{
	"version": "1.0",
	"modules": {
		"design_1": {
			"proto_instances": {
				"/hp_sec/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[4:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[4:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[4:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[4:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[4:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[4:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[4:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[4:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[4:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[4:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec1/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec1/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec1/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec1/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec1/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec1/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec1/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec1/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec1/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec1/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec1/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec2/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec2/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec2/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec2/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec2/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec2/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec2/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec2/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec2/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec2/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec2/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec3/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec3/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec3/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec3/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec3/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec3/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec3/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec3/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec3/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec3/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec3/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec4/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec4/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec4/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec4/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec4/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec4/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec4/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec4/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec4/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec4/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec4/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec6/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec6/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec6/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec6/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec6/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec6/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec6/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec6/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec6/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec6/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec6/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec7/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec7/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec7/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec7/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec7/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec7/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec7/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec7/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec7/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec7/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec7/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with1/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with2/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/CAMC_0/input_X": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_X_TDATA[31:0]"},
						"TDEST": { "actual": "input_X_TDEST[5:0]"},
						"TID": { "actual": "input_X_TID[4:0]"},
						"TKEEP": { "actual": "input_X_TKEEP[3:0]"},
						"TLAST": { "actual": "input_X_TLAST[0:0]"},
						"TREADY": { "actual": "input_X_TREADY"},
						"TSTRB": { "actual": "input_X_TSTRB[3:0]"},
						"TUSER": { "actual": "input_X_TUSER[1:0]"},
						"TVALID": { "actual": "input_X_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/CAMC_0/input_Y": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "input_Y_TDATA[31:0]"},
						"TDEST": { "actual": "input_Y_TDEST[5:0]"},
						"TID": { "actual": "input_Y_TID[4:0]"},
						"TKEEP": { "actual": "input_Y_TKEEP[3:0]"},
						"TLAST": { "actual": "input_Y_TLAST[0:0]"},
						"TREADY": { "actual": "input_Y_TREADY"},
						"TSTRB": { "actual": "input_Y_TSTRB[3:0]"},
						"TUSER": { "actual": "input_Y_TUSER[1:0]"},
						"TVALID": { "actual": "input_Y_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/CAMC_0/outStream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_1_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_1_TDEST[5:0]"},
						"TID": { "actual": "outStream_1_TID[4:0]"},
						"TKEEP": { "actual": "outStream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_1_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_1_TREADY"},
						"TSTRB": { "actual": "outStream_1_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_1_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_1_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/CAMC_0/outStream_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "outStream_2_TDATA[31:0]"},
						"TDEST": { "actual": "outStream_2_TDEST[5:0]"},
						"TID": { "actual": "outStream_2_TID[4:0]"},
						"TKEEP": { "actual": "outStream_2_TKEEP[3:0]"},
						"TLAST": { "actual": "outStream_2_TLAST[0:0]"},
						"TREADY": { "actual": "outStream_2_TREADY"},
						"TSTRB": { "actual": "outStream_2_TSTRB[3:0]"},
						"TUSER": { "actual": "outStream_2_TUSER[1:0]"},
						"TVALID": { "actual": "outStream_2_TVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/CAMC_0/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_CTRL_ARADDR[4:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_CTRL_ARREADY"},
						"ARVALID": { "actual": "s_axi_CTRL_ARVALID"},
						"AWADDR": { "actual": "s_axi_CTRL_AWADDR[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_AWREADY"},
						"AWVALID": { "actual": "s_axi_CTRL_AWVALID"},
						"BREADY": { "actual": "s_axi_CTRL_BREADY"},
						"BRESP": { "actual": "s_axi_CTRL_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_BVALID"},
						"RDATA": { "actual": "s_axi_CTRL_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_RREADY"},
						"RRESP": { "actual": "s_axi_CTRL_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_RVALID"},
						"WDATA": { "actual": "s_axi_CTRL_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_WREADY"},
						"WSTRB": { "actual": "s_axi_CTRL_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_WVALID"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S_rready"},
						"RRESP": { "actual": "M_AXI_MM2S_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/M_AXI_MM2S1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "M_AXI_MM2S1_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_MM2S1_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_MM2S1_arcache[3:0]"},
						"ARLEN": { "actual": "M_AXI_MM2S1_arlen[7:0]"},
						"ARPROT": { "actual": "M_AXI_MM2S1_arprot[2:0]"},
						"ARREADY": { "actual": "M_AXI_MM2S1_arready"},
						"ARSIZE": { "actual": "M_AXI_MM2S1_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_MM2S1_arvalid"},
						"RDATA": { "actual": "M_AXI_MM2S1_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_MM2S1_rlast"},
						"RREADY": { "actual": "M_AXI_MM2S1_rready"},
						"RRESP": { "actual": "M_AXI_MM2S1_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_MM2S1_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM_bready"},
						"BRESP": { "actual": "M_AXI_S2MM_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/M_AXI_S2MM1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"AWADDR": { "actual": "M_AXI_S2MM1_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_S2MM1_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_S2MM1_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_S2MM1_awlen[7:0]"},
						"AWPROT": { "actual": "M_AXI_S2MM1_awprot[2:0]"},
						"AWREADY": { "actual": "M_AXI_S2MM1_awready"},
						"AWSIZE": { "actual": "M_AXI_S2MM1_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_S2MM1_awvalid"},
						"BREADY": { "actual": "M_AXI_S2MM1_bready"},
						"BRESP": { "actual": "M_AXI_S2MM1_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_S2MM1_bvalid"},
						"WDATA": { "actual": "M_AXI_S2MM1_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_S2MM1_wlast"},
						"WREADY": { "actual": "M_AXI_S2MM1_wready"},
						"WSTRB": { "actual": "M_AXI_S2MM1_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_S2MM1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_bram_ctrl_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[12:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[12:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_0/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_0/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_0/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_0/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_0/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_1/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata[31:0]"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep[3:0]"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_1/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache[3:0]"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen[7:0]"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata[31:0]"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_1/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen[7:0]"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_1/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata[31:0]"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/axi_dma_1/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr[9:0]"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr[9:0]"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/hp_sec8/One_port8/CAMC_with3/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pl_clk0"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "peripheral_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec8/One_port8/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI1_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI1_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI1_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI1_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI1_arlock"},
						"ARPROT": { "actual": "S_AXI1_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI1_arready"},
						"ARSIZE": { "actual": "S_AXI1_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI1_arvalid"},
						"AWADDR": { "actual": "S_AXI1_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI1_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI1_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI1_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI1_awlock"},
						"AWPROT": { "actual": "S_AXI1_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI1_awready"},
						"AWSIZE": { "actual": "S_AXI1_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI1_awvalid"},
						"BREADY": { "actual": "S_AXI1_bready"},
						"BRESP": { "actual": "S_AXI1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI1_bvalid"},
						"RDATA": { "actual": "S_AXI1_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI1_rlast"},
						"RREADY": { "actual": "S_AXI1_rready"},
						"RRESP": { "actual": "S_AXI1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI1_rvalid"},
						"WDATA": { "actual": "S_AXI1_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI1_wlast"},
						"WREADY": { "actual": "S_AXI1_wready"},
						"WSTRB": { "actual": "S_AXI1_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI2_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI2_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI2_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI2_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI2_arlock"},
						"ARPROT": { "actual": "S_AXI2_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI2_arready"},
						"ARSIZE": { "actual": "S_AXI2_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI2_arvalid"},
						"AWADDR": { "actual": "S_AXI2_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI2_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI2_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI2_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI2_awlock"},
						"AWPROT": { "actual": "S_AXI2_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI2_awready"},
						"AWSIZE": { "actual": "S_AXI2_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI2_awvalid"},
						"BREADY": { "actual": "S_AXI2_bready"},
						"BRESP": { "actual": "S_AXI2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI2_bvalid"},
						"RDATA": { "actual": "S_AXI2_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI2_rlast"},
						"RREADY": { "actual": "S_AXI2_rready"},
						"RRESP": { "actual": "S_AXI2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI2_rvalid"},
						"WDATA": { "actual": "S_AXI2_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI2_wlast"},
						"WREADY": { "actual": "S_AXI2_wready"},
						"WSTRB": { "actual": "S_AXI2_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI2_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI3_araddr[12:0]"},
						"ARBURST": { "actual": "S_AXI3_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI3_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "S_AXI3_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI3_arlock"},
						"ARPROT": { "actual": "S_AXI3_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI3_arready"},
						"ARSIZE": { "actual": "S_AXI3_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI3_arvalid"},
						"AWADDR": { "actual": "S_AXI3_awaddr[12:0]"},
						"AWBURST": { "actual": "S_AXI3_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI3_awcache[3:0]"},
						"AWLEN": { "actual": "S_AXI3_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI3_awlock"},
						"AWPROT": { "actual": "S_AXI3_awprot[2:0]"},
						"AWREADY": { "actual": "S_AXI3_awready"},
						"AWSIZE": { "actual": "S_AXI3_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI3_awvalid"},
						"BREADY": { "actual": "S_AXI3_bready"},
						"BRESP": { "actual": "S_AXI3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI3_bvalid"},
						"RDATA": { "actual": "S_AXI3_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI3_rlast"},
						"RREADY": { "actual": "S_AXI3_rready"},
						"RRESP": { "actual": "S_AXI3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI3_rvalid"},
						"WDATA": { "actual": "S_AXI3_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI3_wlast"},
						"WREADY": { "actual": "S_AXI3_wready"},
						"WSTRB": { "actual": "S_AXI3_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI3_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE_arready"},
						"ARVALID": { "actual": "S_AXI_LITE_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE_awready"},
						"AWVALID": { "actual": "S_AXI_LITE_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE_bready"},
						"BRESP": { "actual": "S_AXI_LITE_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE_rready"},
						"RRESP": { "actual": "S_AXI_LITE_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE_wready"},
						"WVALID": { "actual": "S_AXI_LITE_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE1_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE1_arready"},
						"ARVALID": { "actual": "S_AXI_LITE1_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE1_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE1_awready"},
						"AWVALID": { "actual": "S_AXI_LITE1_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE1_bready"},
						"BRESP": { "actual": "S_AXI_LITE1_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE1_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE1_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE1_rready"},
						"RRESP": { "actual": "S_AXI_LITE1_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE1_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE1_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE1_wready"},
						"WVALID": { "actual": "S_AXI_LITE1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE2_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE2_arready"},
						"ARVALID": { "actual": "S_AXI_LITE2_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE2_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE2_awready"},
						"AWVALID": { "actual": "S_AXI_LITE2_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE2_bready"},
						"BRESP": { "actual": "S_AXI_LITE2_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE2_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE2_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE2_rready"},
						"RRESP": { "actual": "S_AXI_LITE2_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE2_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE2_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE2_wready"},
						"WVALID": { "actual": "S_AXI_LITE2_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE3_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE3_arready"},
						"ARVALID": { "actual": "S_AXI_LITE3_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE3_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE3_awready"},
						"AWVALID": { "actual": "S_AXI_LITE3_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE3_bready"},
						"BRESP": { "actual": "S_AXI_LITE3_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE3_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE3_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE3_rready"},
						"RRESP": { "actual": "S_AXI_LITE3_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE3_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE3_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE3_wready"},
						"WVALID": { "actual": "S_AXI_LITE3_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE4_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE4_arready"},
						"ARVALID": { "actual": "S_AXI_LITE4_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE4_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE4_awready"},
						"AWVALID": { "actual": "S_AXI_LITE4_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE4_bready"},
						"BRESP": { "actual": "S_AXI_LITE4_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE4_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE4_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE4_rready"},
						"RRESP": { "actual": "S_AXI_LITE4_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE4_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE4_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE4_wready"},
						"WVALID": { "actual": "S_AXI_LITE4_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE5_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE5_arready"},
						"ARVALID": { "actual": "S_AXI_LITE5_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE5_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE5_awready"},
						"AWVALID": { "actual": "S_AXI_LITE5_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE5_bready"},
						"BRESP": { "actual": "S_AXI_LITE5_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE5_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE5_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE5_rready"},
						"RRESP": { "actual": "S_AXI_LITE5_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE5_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE5_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE5_wready"},
						"WVALID": { "actual": "S_AXI_LITE5_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE6_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE6_arready"},
						"ARVALID": { "actual": "S_AXI_LITE6_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE6_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE6_awready"},
						"AWVALID": { "actual": "S_AXI_LITE6_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE6_bready"},
						"BRESP": { "actual": "S_AXI_LITE6_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE6_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE6_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE6_rready"},
						"RRESP": { "actual": "S_AXI_LITE6_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE6_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE6_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE6_wready"},
						"WVALID": { "actual": "S_AXI_LITE6_wvalid"}
					}
				},
				"/hp_sec8/One_port8/S_AXI_LITE7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S_AXI_LITE7_araddr[9:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "S_AXI_LITE7_arready"},
						"ARVALID": { "actual": "S_AXI_LITE7_arvalid"},
						"AWADDR": { "actual": "S_AXI_LITE7_awaddr[9:0]"},
						"AWREADY": { "actual": "S_AXI_LITE7_awready"},
						"AWVALID": { "actual": "S_AXI_LITE7_awvalid"},
						"BREADY": { "actual": "S_AXI_LITE7_bready"},
						"BRESP": { "actual": "S_AXI_LITE7_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_LITE7_bvalid"},
						"RDATA": { "actual": "S_AXI_LITE7_rdata[31:0]"},
						"RREADY": { "actual": "S_AXI_LITE7_rready"},
						"RRESP": { "actual": "S_AXI_LITE7_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_LITE7_rvalid"},
						"WDATA": { "actual": "S_AXI_LITE7_wdata[31:0]"},
						"WREADY": { "actual": "S_AXI_LITE7_wready"},
						"WVALID": { "actual": "S_AXI_LITE7_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[5:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[5:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S01_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S01_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S01_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"WDATA": { "actual": "S01_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARADDR": { "actual": "S02_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S02_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S02_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S02_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S02_AXI_arready"},
						"ARSIZE": { "actual": "S02_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S02_AXI_arvalid"},
						"RDATA": { "actual": "S02_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S02_AXI_rlast"},
						"RREADY": { "actual": "S02_AXI_rready"},
						"RRESP": { "actual": "S02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S02_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S03_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S03_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S03_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S03_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S03_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S03_AXI_awready"},
						"AWSIZE": { "actual": "S03_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S03_AXI_awvalid"},
						"BREADY": { "actual": "S03_AXI_bready"},
						"BRESP": { "actual": "S03_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S03_AXI_bvalid"},
						"WDATA": { "actual": "S03_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S03_AXI_wlast"},
						"WREADY": { "actual": "S03_AXI_wready"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S03_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S04_ACLK"},
						"ARADDR": { "actual": "S04_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S04_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S04_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S04_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S04_AXI_arready"},
						"ARSIZE": { "actual": "S04_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S04_AXI_arvalid"},
						"RDATA": { "actual": "S04_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S04_AXI_rlast"},
						"RREADY": { "actual": "S04_AXI_rready"},
						"RRESP": { "actual": "S04_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S04_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S05_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S05_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S05_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S05_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S05_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S05_AXI_awready"},
						"AWSIZE": { "actual": "S05_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S05_AXI_awvalid"},
						"BREADY": { "actual": "S05_AXI_bready"},
						"BRESP": { "actual": "S05_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S05_AXI_bvalid"},
						"WDATA": { "actual": "S05_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S05_AXI_wlast"},
						"WREADY": { "actual": "S05_AXI_wready"},
						"WSTRB": { "actual": "S05_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S05_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S06_ACLK"},
						"ARADDR": { "actual": "S06_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S06_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S06_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S06_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S06_AXI_arready"},
						"ARSIZE": { "actual": "S06_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S06_AXI_arvalid"},
						"RDATA": { "actual": "S06_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S06_AXI_rlast"},
						"RREADY": { "actual": "S06_AXI_rready"},
						"RRESP": { "actual": "S06_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S06_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S07_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S07_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S07_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S07_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S07_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S07_AXI_awready"},
						"AWSIZE": { "actual": "S07_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S07_AXI_awvalid"},
						"BREADY": { "actual": "S07_AXI_bready"},
						"BRESP": { "actual": "S07_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S07_AXI_bvalid"},
						"WDATA": { "actual": "S07_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S07_AXI_wlast"},
						"WREADY": { "actual": "S07_AXI_wready"},
						"WSTRB": { "actual": "S07_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S07_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S08_ACLK"},
						"ARADDR": { "actual": "S08_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S08_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S08_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S08_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S08_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S08_AXI_arready"},
						"ARSIZE": { "actual": "S08_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S08_AXI_arvalid"},
						"RDATA": { "actual": "S08_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S08_AXI_rlast"},
						"RREADY": { "actual": "S08_AXI_rready"},
						"RRESP": { "actual": "S08_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S08_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S09_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S09_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S09_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S09_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S09_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S09_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S09_AXI_awready"},
						"AWSIZE": { "actual": "S09_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S09_AXI_awvalid"},
						"BREADY": { "actual": "S09_AXI_bready"},
						"BRESP": { "actual": "S09_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S09_AXI_bvalid"},
						"WDATA": { "actual": "S09_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S09_AXI_wlast"},
						"WREADY": { "actual": "S09_AXI_wready"},
						"WSTRB": { "actual": "S09_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S09_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S10_ACLK"},
						"ARADDR": { "actual": "S10_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S10_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S10_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S10_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S10_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S10_AXI_arready"},
						"ARSIZE": { "actual": "S10_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S10_AXI_arvalid"},
						"RDATA": { "actual": "S10_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S10_AXI_rlast"},
						"RREADY": { "actual": "S10_AXI_rready"},
						"RRESP": { "actual": "S10_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S10_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S11_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S11_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S11_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S11_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S11_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S11_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S11_AXI_awready"},
						"AWSIZE": { "actual": "S11_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S11_AXI_awvalid"},
						"BREADY": { "actual": "S11_AXI_bready"},
						"BRESP": { "actual": "S11_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S11_AXI_bvalid"},
						"WDATA": { "actual": "S11_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S11_AXI_wlast"},
						"WREADY": { "actual": "S11_AXI_wready"},
						"WSTRB": { "actual": "S11_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S11_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S12_ACLK"},
						"ARADDR": { "actual": "S12_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S12_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S12_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S12_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S12_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S12_AXI_arready"},
						"ARSIZE": { "actual": "S12_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S12_AXI_arvalid"},
						"RDATA": { "actual": "S12_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S12_AXI_rlast"},
						"RREADY": { "actual": "S12_AXI_rready"},
						"RRESP": { "actual": "S12_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S12_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S13_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S13_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S13_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S13_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S13_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S13_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S13_AXI_awready"},
						"AWSIZE": { "actual": "S13_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S13_AXI_awvalid"},
						"BREADY": { "actual": "S13_AXI_bready"},
						"BRESP": { "actual": "S13_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S13_AXI_bvalid"},
						"WDATA": { "actual": "S13_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S13_AXI_wlast"},
						"WREADY": { "actual": "S13_AXI_wready"},
						"WSTRB": { "actual": "S13_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S13_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S14_ACLK"},
						"ARADDR": { "actual": "S14_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S14_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S14_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S14_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S14_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S14_AXI_arready"},
						"ARSIZE": { "actual": "S14_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S14_AXI_arvalid"},
						"RDATA": { "actual": "S14_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S14_AXI_rlast"},
						"RREADY": { "actual": "S14_AXI_rready"},
						"RRESP": { "actual": "S14_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S14_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S15_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S15_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S15_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S15_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S15_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S15_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S15_AXI_awready"},
						"AWSIZE": { "actual": "S15_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S15_AXI_awvalid"},
						"BREADY": { "actual": "S15_AXI_bready"},
						"BRESP": { "actual": "S15_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S15_AXI_bvalid"},
						"WDATA": { "actual": "S15_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S15_AXI_wlast"},
						"WREADY": { "actual": "S15_AXI_wready"},
						"WSTRB": { "actual": "S15_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S15_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARID": { "actual": "M_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid[0:0]"},
						"BID": { "actual": "M_AXI_bid[5:0]"},
						"BREADY": { "actual": "M_AXI_bready[0:0]"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RID": { "actual": "M_AXI_rid[5:0]"},
						"RLAST": { "actual": "M_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M_AXI_rready[0:0]"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready[0:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready[0:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid[0:0]"},
						"BID": { "actual": "S_AXI_bid[5:0]"},
						"BREADY": { "actual": "S_AXI_bready[0:0]"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RID": { "actual": "S_AXI_rid[5:0]"},
						"RLAST": { "actual": "S_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S_AXI_rready[0:0]"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S_AXI_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "M_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[31:0]"},
						"ARBURST": { "actual": "S_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S_AXI_arcache[3:0]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[7:0]"},
						"ARPROT": { "actual": "S_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[31:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s00_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "M_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "M_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "M_AXI_awlen[15:8]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:1]"},
						"AWPROT": { "actual": "M_AXI_awprot[5:3]"},
						"AWQOS": { "actual": "M_AXI_awqos[7:4]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWBURST": { "actual": "S_AXI_awburst[3:2]"},
						"AWCACHE": { "actual": "S_AXI_awcache[7:4]"},
						"AWLEN": { "actual": "S_AXI_awlen[15:8]"},
						"AWPROT": { "actual": "S_AXI_awprot[5:3]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[5:3]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[7:4]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s01_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "M_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "M_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[23:16]"},
						"ARLOCK": { "actual": "M_AXI_arlock[2:2]"},
						"ARPROT": { "actual": "M_AXI_arprot[8:6]"},
						"ARQOS": { "actual": "M_AXI_arqos[11:8]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARBURST": { "actual": "S_AXI_arburst[5:4]"},
						"ARCACHE": { "actual": "S_AXI_arcache[11:8]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[23:16]"},
						"ARPROT": { "actual": "S_AXI_arprot[8:6]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[8:6]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s02_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "M_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "M_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "M_AXI_awlen[31:24]"},
						"AWLOCK": { "actual": "M_AXI_awlock[3:3]"},
						"AWPROT": { "actual": "M_AXI_awprot[11:9]"},
						"AWQOS": { "actual": "M_AXI_awqos[15:12]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[7:6]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[127:96]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[127:96]"},
						"AWBURST": { "actual": "S_AXI_awburst[7:6]"},
						"AWCACHE": { "actual": "S_AXI_awcache[15:12]"},
						"AWLEN": { "actual": "S_AXI_awlen[31:24]"},
						"AWPROT": { "actual": "S_AXI_awprot[11:9]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[11:9]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[7:6]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[127:96]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[15:12]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s03_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "M_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "M_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[39:32]"},
						"ARLOCK": { "actual": "M_AXI_arlock[4:4]"},
						"ARPROT": { "actual": "M_AXI_arprot[14:12]"},
						"ARQOS": { "actual": "M_AXI_arqos[19:16]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[159:128]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[9:8]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[159:128]"},
						"ARBURST": { "actual": "S_AXI_arburst[9:8]"},
						"ARCACHE": { "actual": "S_AXI_arcache[19:16]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[39:32]"},
						"ARPROT": { "actual": "S_AXI_arprot[14:12]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[14:12]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[159:128]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[9:8]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s04_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "M_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "M_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "M_AXI_awlen[47:40]"},
						"AWLOCK": { "actual": "M_AXI_awlock[5:5]"},
						"AWPROT": { "actual": "M_AXI_awprot[17:15]"},
						"AWQOS": { "actual": "M_AXI_awqos[23:20]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[11:10]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[191:160]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[191:160]"},
						"AWBURST": { "actual": "S_AXI_awburst[11:10]"},
						"AWCACHE": { "actual": "S_AXI_awcache[23:20]"},
						"AWLEN": { "actual": "S_AXI_awlen[47:40]"},
						"AWPROT": { "actual": "S_AXI_awprot[17:15]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[17:15]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[11:10]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[191:160]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[23:20]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s05_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "M_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "M_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[55:48]"},
						"ARLOCK": { "actual": "M_AXI_arlock[6:6]"},
						"ARPROT": { "actual": "M_AXI_arprot[20:18]"},
						"ARQOS": { "actual": "M_AXI_arqos[27:24]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[223:192]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[13:12]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[223:192]"},
						"ARBURST": { "actual": "S_AXI_arburst[13:12]"},
						"ARCACHE": { "actual": "S_AXI_arcache[27:24]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[55:48]"},
						"ARPROT": { "actual": "S_AXI_arprot[20:18]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[20:18]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[223:192]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[13:12]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s06_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "M_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "M_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "M_AXI_awlen[63:56]"},
						"AWLOCK": { "actual": "M_AXI_awlock[7:7]"},
						"AWPROT": { "actual": "M_AXI_awprot[23:21]"},
						"AWQOS": { "actual": "M_AXI_awqos[31:28]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[15:14]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[255:224]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[255:224]"},
						"AWBURST": { "actual": "S_AXI_awburst[15:14]"},
						"AWCACHE": { "actual": "S_AXI_awcache[31:28]"},
						"AWLEN": { "actual": "S_AXI_awlen[63:56]"},
						"AWPROT": { "actual": "S_AXI_awprot[23:21]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[23:21]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[15:14]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[255:224]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[31:28]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s07_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "M_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "M_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[71:64]"},
						"ARLOCK": { "actual": "M_AXI_arlock[8:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[26:24]"},
						"ARQOS": { "actual": "M_AXI_arqos[35:32]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[287:256]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[17:16]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[287:256]"},
						"ARBURST": { "actual": "S_AXI_arburst[17:16]"},
						"ARCACHE": { "actual": "S_AXI_arcache[35:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[71:64]"},
						"ARPROT": { "actual": "S_AXI_arprot[26:24]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[26:24]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[287:256]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[17:16]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s08_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "M_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "M_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "M_AXI_awlen[79:72]"},
						"AWLOCK": { "actual": "M_AXI_awlock[9:9]"},
						"AWPROT": { "actual": "M_AXI_awprot[29:27]"},
						"AWQOS": { "actual": "M_AXI_awqos[39:36]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[19:18]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[319:288]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[319:288]"},
						"AWBURST": { "actual": "S_AXI_awburst[19:18]"},
						"AWCACHE": { "actual": "S_AXI_awcache[39:36]"},
						"AWLEN": { "actual": "S_AXI_awlen[79:72]"},
						"AWPROT": { "actual": "S_AXI_awprot[29:27]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[29:27]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[19:18]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[319:288]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[39:36]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s09_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "M_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "M_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[87:80]"},
						"ARLOCK": { "actual": "M_AXI_arlock[10:10]"},
						"ARPROT": { "actual": "M_AXI_arprot[32:30]"},
						"ARQOS": { "actual": "M_AXI_arqos[43:40]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[351:320]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[21:20]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[351:320]"},
						"ARBURST": { "actual": "S_AXI_arburst[21:20]"},
						"ARCACHE": { "actual": "S_AXI_arcache[43:40]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[87:80]"},
						"ARPROT": { "actual": "S_AXI_arprot[32:30]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[32:30]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[351:320]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[21:20]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s10_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "M_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "M_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "M_AXI_awlen[95:88]"},
						"AWLOCK": { "actual": "M_AXI_awlock[11:11]"},
						"AWPROT": { "actual": "M_AXI_awprot[35:33]"},
						"AWQOS": { "actual": "M_AXI_awqos[47:44]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[23:22]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[383:352]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[383:352]"},
						"AWBURST": { "actual": "S_AXI_awburst[23:22]"},
						"AWCACHE": { "actual": "S_AXI_awcache[47:44]"},
						"AWLEN": { "actual": "S_AXI_awlen[95:88]"},
						"AWPROT": { "actual": "S_AXI_awprot[35:33]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[35:33]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[23:22]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[383:352]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[47:44]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s11_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "M_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "M_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[103:96]"},
						"ARLOCK": { "actual": "M_AXI_arlock[12:12]"},
						"ARPROT": { "actual": "M_AXI_arprot[38:36]"},
						"ARQOS": { "actual": "M_AXI_arqos[51:48]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[415:384]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[25:24]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[415:384]"},
						"ARBURST": { "actual": "S_AXI_arburst[25:24]"},
						"ARCACHE": { "actual": "S_AXI_arcache[51:48]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[103:96]"},
						"ARPROT": { "actual": "S_AXI_arprot[38:36]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[38:36]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[415:384]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[25:24]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s12_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "M_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "M_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "M_AXI_awlen[111:104]"},
						"AWLOCK": { "actual": "M_AXI_awlock[13:13]"},
						"AWPROT": { "actual": "M_AXI_awprot[41:39]"},
						"AWQOS": { "actual": "M_AXI_awqos[55:52]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[27:26]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[447:416]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[447:416]"},
						"AWBURST": { "actual": "S_AXI_awburst[27:26]"},
						"AWCACHE": { "actual": "S_AXI_awcache[55:52]"},
						"AWLEN": { "actual": "S_AXI_awlen[111:104]"},
						"AWPROT": { "actual": "S_AXI_awprot[41:39]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[41:39]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[27:26]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[447:416]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[55:52]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s13_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "M_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "M_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[119:112]"},
						"ARLOCK": { "actual": "M_AXI_arlock[14:14]"},
						"ARPROT": { "actual": "M_AXI_arprot[44:42]"},
						"ARQOS": { "actual": "M_AXI_arqos[59:56]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata[479:448]"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp[29:28]"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[479:448]"},
						"ARBURST": { "actual": "S_AXI_arburst[29:28]"},
						"ARCACHE": { "actual": "S_AXI_arcache[59:56]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[119:112]"},
						"ARPROT": { "actual": "S_AXI_arprot[44:42]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize[44:42]"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata[479:448]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp[29:28]"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s14_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "M_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "M_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "M_AXI_awlen[127:120]"},
						"AWLOCK": { "actual": "M_AXI_awlock[15:15]"},
						"AWPROT": { "actual": "M_AXI_awprot[47:45]"},
						"AWQOS": { "actual": "M_AXI_awqos[63:60]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[31:30]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"WDATA": { "actual": "M_AXI_wdata[511:480]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[511:480]"},
						"AWBURST": { "actual": "S_AXI_awburst[31:30]"},
						"AWCACHE": { "actual": "S_AXI_awcache[63:60]"},
						"AWLEN": { "actual": "S_AXI_awlen[127:120]"},
						"AWPROT": { "actual": "S_AXI_awprot[47:45]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize[47:45]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[31:30]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:480]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:60]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/s15_couplers/auto_us/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[3:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[3:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[3:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[127:0]"},
						"RID": { "actual": "m_axi_rid[3:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[127:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[15:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[3:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[3:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[127:0]"},
						"RID": { "actual": "s_axi_rid[3:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[127:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[15:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[7:4]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[7:4]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[7:4]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[255:128]"},
						"RID": { "actual": "s_axi_rid[7:4]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[255:128]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[31:16]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[11:8]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[11:8]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[11:8]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[383:256]"},
						"RID": { "actual": "s_axi_rid[11:8]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[383:256]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[47:32]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[127:96]"},
						"ARBURST": { "actual": "s_axi_arburst[7:6]"},
						"ARCACHE": { "actual": "s_axi_arcache[15:12]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[15:12]"},
						"ARLEN": { "actual": "s_axi_arlen[31:24]"},
						"ARLOCK": { "actual": "s_axi_arlock[3:3]"},
						"ARPROT": { "actual": "s_axi_arprot[11:9]"},
						"ARQOS": { "actual": "s_axi_arqos[15:12]"},
						"ARREADY": { "actual": "s_axi_arready[3:3]"},
						"ARSIZE": { "actual": "s_axi_arsize[11:9]"},
						"ARVALID": { "actual": "s_axi_arvalid[3:3]"},
						"AWADDR": { "actual": "s_axi_awaddr[127:96]"},
						"AWBURST": { "actual": "s_axi_awburst[7:6]"},
						"AWCACHE": { "actual": "s_axi_awcache[15:12]"},
						"AWID": { "actual": "s_axi_awid[15:12]"},
						"AWLEN": { "actual": "s_axi_awlen[31:24]"},
						"AWLOCK": { "actual": "s_axi_awlock[3:3]"},
						"AWPROT": { "actual": "s_axi_awprot[11:9]"},
						"AWQOS": { "actual": "s_axi_awqos[15:12]"},
						"AWREADY": { "actual": "s_axi_awready[3:3]"},
						"AWSIZE": { "actual": "s_axi_awsize[11:9]"},
						"AWVALID": { "actual": "s_axi_awvalid[3:3]"},
						"BID": { "actual": "s_axi_bid[15:12]"},
						"BREADY": { "actual": "s_axi_bready[3:3]"},
						"BRESP": { "actual": "s_axi_bresp[7:6]"},
						"BVALID": { "actual": "s_axi_bvalid[3:3]"},
						"RDATA": { "actual": "s_axi_rdata[511:384]"},
						"RID": { "actual": "s_axi_rid[15:12]"},
						"RLAST": { "actual": "s_axi_rlast[3:3]"},
						"RREADY": { "actual": "s_axi_rready[3:3]"},
						"RRESP": { "actual": "s_axi_rresp[7:6]"},
						"RVALID": { "actual": "s_axi_rvalid[3:3]"},
						"WDATA": { "actual": "s_axi_wdata[511:384]"},
						"WLAST": { "actual": "s_axi_wlast[3:3]"},
						"WREADY": { "actual": "s_axi_wready[3:3]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:48]"},
						"WVALID": { "actual": "s_axi_wvalid[3:3]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[159:128]"},
						"ARBURST": { "actual": "s_axi_arburst[9:8]"},
						"ARCACHE": { "actual": "s_axi_arcache[19:16]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[19:16]"},
						"ARLEN": { "actual": "s_axi_arlen[39:32]"},
						"ARLOCK": { "actual": "s_axi_arlock[4:4]"},
						"ARPROT": { "actual": "s_axi_arprot[14:12]"},
						"ARQOS": { "actual": "s_axi_arqos[19:16]"},
						"ARREADY": { "actual": "s_axi_arready[4:4]"},
						"ARSIZE": { "actual": "s_axi_arsize[14:12]"},
						"ARVALID": { "actual": "s_axi_arvalid[4:4]"},
						"AWADDR": { "actual": "s_axi_awaddr[159:128]"},
						"AWBURST": { "actual": "s_axi_awburst[9:8]"},
						"AWCACHE": { "actual": "s_axi_awcache[19:16]"},
						"AWID": { "actual": "s_axi_awid[19:16]"},
						"AWLEN": { "actual": "s_axi_awlen[39:32]"},
						"AWLOCK": { "actual": "s_axi_awlock[4:4]"},
						"AWPROT": { "actual": "s_axi_awprot[14:12]"},
						"AWQOS": { "actual": "s_axi_awqos[19:16]"},
						"AWREADY": { "actual": "s_axi_awready[4:4]"},
						"AWSIZE": { "actual": "s_axi_awsize[14:12]"},
						"AWVALID": { "actual": "s_axi_awvalid[4:4]"},
						"BID": { "actual": "s_axi_bid[19:16]"},
						"BREADY": { "actual": "s_axi_bready[4:4]"},
						"BRESP": { "actual": "s_axi_bresp[9:8]"},
						"BVALID": { "actual": "s_axi_bvalid[4:4]"},
						"RDATA": { "actual": "s_axi_rdata[639:512]"},
						"RID": { "actual": "s_axi_rid[19:16]"},
						"RLAST": { "actual": "s_axi_rlast[4:4]"},
						"RREADY": { "actual": "s_axi_rready[4:4]"},
						"RRESP": { "actual": "s_axi_rresp[9:8]"},
						"RVALID": { "actual": "s_axi_rvalid[4:4]"},
						"WDATA": { "actual": "s_axi_wdata[639:512]"},
						"WLAST": { "actual": "s_axi_wlast[4:4]"},
						"WREADY": { "actual": "s_axi_wready[4:4]"},
						"WSTRB": { "actual": "s_axi_wstrb[79:64]"},
						"WVALID": { "actual": "s_axi_wvalid[4:4]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[191:160]"},
						"ARBURST": { "actual": "s_axi_arburst[11:10]"},
						"ARCACHE": { "actual": "s_axi_arcache[23:20]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[23:20]"},
						"ARLEN": { "actual": "s_axi_arlen[47:40]"},
						"ARLOCK": { "actual": "s_axi_arlock[5:5]"},
						"ARPROT": { "actual": "s_axi_arprot[17:15]"},
						"ARQOS": { "actual": "s_axi_arqos[23:20]"},
						"ARREADY": { "actual": "s_axi_arready[5:5]"},
						"ARSIZE": { "actual": "s_axi_arsize[17:15]"},
						"ARVALID": { "actual": "s_axi_arvalid[5:5]"},
						"AWADDR": { "actual": "s_axi_awaddr[191:160]"},
						"AWBURST": { "actual": "s_axi_awburst[11:10]"},
						"AWCACHE": { "actual": "s_axi_awcache[23:20]"},
						"AWID": { "actual": "s_axi_awid[23:20]"},
						"AWLEN": { "actual": "s_axi_awlen[47:40]"},
						"AWLOCK": { "actual": "s_axi_awlock[5:5]"},
						"AWPROT": { "actual": "s_axi_awprot[17:15]"},
						"AWQOS": { "actual": "s_axi_awqos[23:20]"},
						"AWREADY": { "actual": "s_axi_awready[5:5]"},
						"AWSIZE": { "actual": "s_axi_awsize[17:15]"},
						"AWVALID": { "actual": "s_axi_awvalid[5:5]"},
						"BID": { "actual": "s_axi_bid[23:20]"},
						"BREADY": { "actual": "s_axi_bready[5:5]"},
						"BRESP": { "actual": "s_axi_bresp[11:10]"},
						"BVALID": { "actual": "s_axi_bvalid[5:5]"},
						"RDATA": { "actual": "s_axi_rdata[767:640]"},
						"RID": { "actual": "s_axi_rid[23:20]"},
						"RLAST": { "actual": "s_axi_rlast[5:5]"},
						"RREADY": { "actual": "s_axi_rready[5:5]"},
						"RRESP": { "actual": "s_axi_rresp[11:10]"},
						"RVALID": { "actual": "s_axi_rvalid[5:5]"},
						"WDATA": { "actual": "s_axi_wdata[767:640]"},
						"WLAST": { "actual": "s_axi_wlast[5:5]"},
						"WREADY": { "actual": "s_axi_wready[5:5]"},
						"WSTRB": { "actual": "s_axi_wstrb[95:80]"},
						"WVALID": { "actual": "s_axi_wvalid[5:5]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[223:192]"},
						"ARBURST": { "actual": "s_axi_arburst[13:12]"},
						"ARCACHE": { "actual": "s_axi_arcache[27:24]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[27:24]"},
						"ARLEN": { "actual": "s_axi_arlen[55:48]"},
						"ARLOCK": { "actual": "s_axi_arlock[6:6]"},
						"ARPROT": { "actual": "s_axi_arprot[20:18]"},
						"ARQOS": { "actual": "s_axi_arqos[27:24]"},
						"ARREADY": { "actual": "s_axi_arready[6:6]"},
						"ARSIZE": { "actual": "s_axi_arsize[20:18]"},
						"ARVALID": { "actual": "s_axi_arvalid[6:6]"},
						"AWADDR": { "actual": "s_axi_awaddr[223:192]"},
						"AWBURST": { "actual": "s_axi_awburst[13:12]"},
						"AWCACHE": { "actual": "s_axi_awcache[27:24]"},
						"AWID": { "actual": "s_axi_awid[27:24]"},
						"AWLEN": { "actual": "s_axi_awlen[55:48]"},
						"AWLOCK": { "actual": "s_axi_awlock[6:6]"},
						"AWPROT": { "actual": "s_axi_awprot[20:18]"},
						"AWQOS": { "actual": "s_axi_awqos[27:24]"},
						"AWREADY": { "actual": "s_axi_awready[6:6]"},
						"AWSIZE": { "actual": "s_axi_awsize[20:18]"},
						"AWVALID": { "actual": "s_axi_awvalid[6:6]"},
						"BID": { "actual": "s_axi_bid[27:24]"},
						"BREADY": { "actual": "s_axi_bready[6:6]"},
						"BRESP": { "actual": "s_axi_bresp[13:12]"},
						"BVALID": { "actual": "s_axi_bvalid[6:6]"},
						"RDATA": { "actual": "s_axi_rdata[895:768]"},
						"RID": { "actual": "s_axi_rid[27:24]"},
						"RLAST": { "actual": "s_axi_rlast[6:6]"},
						"RREADY": { "actual": "s_axi_rready[6:6]"},
						"RRESP": { "actual": "s_axi_rresp[13:12]"},
						"RVALID": { "actual": "s_axi_rvalid[6:6]"},
						"WDATA": { "actual": "s_axi_wdata[895:768]"},
						"WLAST": { "actual": "s_axi_wlast[6:6]"},
						"WREADY": { "actual": "s_axi_wready[6:6]"},
						"WSTRB": { "actual": "s_axi_wstrb[111:96]"},
						"WVALID": { "actual": "s_axi_wvalid[6:6]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[255:224]"},
						"ARBURST": { "actual": "s_axi_arburst[15:14]"},
						"ARCACHE": { "actual": "s_axi_arcache[31:28]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[31:28]"},
						"ARLEN": { "actual": "s_axi_arlen[63:56]"},
						"ARLOCK": { "actual": "s_axi_arlock[7:7]"},
						"ARPROT": { "actual": "s_axi_arprot[23:21]"},
						"ARQOS": { "actual": "s_axi_arqos[31:28]"},
						"ARREADY": { "actual": "s_axi_arready[7:7]"},
						"ARSIZE": { "actual": "s_axi_arsize[23:21]"},
						"ARVALID": { "actual": "s_axi_arvalid[7:7]"},
						"AWADDR": { "actual": "s_axi_awaddr[255:224]"},
						"AWBURST": { "actual": "s_axi_awburst[15:14]"},
						"AWCACHE": { "actual": "s_axi_awcache[31:28]"},
						"AWID": { "actual": "s_axi_awid[31:28]"},
						"AWLEN": { "actual": "s_axi_awlen[63:56]"},
						"AWLOCK": { "actual": "s_axi_awlock[7:7]"},
						"AWPROT": { "actual": "s_axi_awprot[23:21]"},
						"AWQOS": { "actual": "s_axi_awqos[31:28]"},
						"AWREADY": { "actual": "s_axi_awready[7:7]"},
						"AWSIZE": { "actual": "s_axi_awsize[23:21]"},
						"AWVALID": { "actual": "s_axi_awvalid[7:7]"},
						"BID": { "actual": "s_axi_bid[31:28]"},
						"BREADY": { "actual": "s_axi_bready[7:7]"},
						"BRESP": { "actual": "s_axi_bresp[15:14]"},
						"BVALID": { "actual": "s_axi_bvalid[7:7]"},
						"RDATA": { "actual": "s_axi_rdata[1023:896]"},
						"RID": { "actual": "s_axi_rid[31:28]"},
						"RLAST": { "actual": "s_axi_rlast[7:7]"},
						"RREADY": { "actual": "s_axi_rready[7:7]"},
						"RRESP": { "actual": "s_axi_rresp[15:14]"},
						"RVALID": { "actual": "s_axi_rvalid[7:7]"},
						"WDATA": { "actual": "s_axi_wdata[1023:896]"},
						"WLAST": { "actual": "s_axi_wlast[7:7]"},
						"WREADY": { "actual": "s_axi_wready[7:7]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:112]"},
						"WVALID": { "actual": "s_axi_wvalid[7:7]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[287:256]"},
						"ARBURST": { "actual": "s_axi_arburst[17:16]"},
						"ARCACHE": { "actual": "s_axi_arcache[35:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[35:32]"},
						"ARLEN": { "actual": "s_axi_arlen[71:64]"},
						"ARLOCK": { "actual": "s_axi_arlock[8:8]"},
						"ARPROT": { "actual": "s_axi_arprot[26:24]"},
						"ARQOS": { "actual": "s_axi_arqos[35:32]"},
						"ARREADY": { "actual": "s_axi_arready[8:8]"},
						"ARSIZE": { "actual": "s_axi_arsize[26:24]"},
						"ARVALID": { "actual": "s_axi_arvalid[8:8]"},
						"AWADDR": { "actual": "s_axi_awaddr[287:256]"},
						"AWBURST": { "actual": "s_axi_awburst[17:16]"},
						"AWCACHE": { "actual": "s_axi_awcache[35:32]"},
						"AWID": { "actual": "s_axi_awid[35:32]"},
						"AWLEN": { "actual": "s_axi_awlen[71:64]"},
						"AWLOCK": { "actual": "s_axi_awlock[8:8]"},
						"AWPROT": { "actual": "s_axi_awprot[26:24]"},
						"AWQOS": { "actual": "s_axi_awqos[35:32]"},
						"AWREADY": { "actual": "s_axi_awready[8:8]"},
						"AWSIZE": { "actual": "s_axi_awsize[26:24]"},
						"AWVALID": { "actual": "s_axi_awvalid[8:8]"},
						"BID": { "actual": "s_axi_bid[35:32]"},
						"BREADY": { "actual": "s_axi_bready[8:8]"},
						"BRESP": { "actual": "s_axi_bresp[17:16]"},
						"BVALID": { "actual": "s_axi_bvalid[8:8]"},
						"RDATA": { "actual": "s_axi_rdata[1151:1024]"},
						"RID": { "actual": "s_axi_rid[35:32]"},
						"RLAST": { "actual": "s_axi_rlast[8:8]"},
						"RREADY": { "actual": "s_axi_rready[8:8]"},
						"RRESP": { "actual": "s_axi_rresp[17:16]"},
						"RVALID": { "actual": "s_axi_rvalid[8:8]"},
						"WDATA": { "actual": "s_axi_wdata[1151:1024]"},
						"WLAST": { "actual": "s_axi_wlast[8:8]"},
						"WREADY": { "actual": "s_axi_wready[8:8]"},
						"WSTRB": { "actual": "s_axi_wstrb[143:128]"},
						"WVALID": { "actual": "s_axi_wvalid[8:8]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[319:288]"},
						"ARBURST": { "actual": "s_axi_arburst[19:18]"},
						"ARCACHE": { "actual": "s_axi_arcache[39:36]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[39:36]"},
						"ARLEN": { "actual": "s_axi_arlen[79:72]"},
						"ARLOCK": { "actual": "s_axi_arlock[9:9]"},
						"ARPROT": { "actual": "s_axi_arprot[29:27]"},
						"ARQOS": { "actual": "s_axi_arqos[39:36]"},
						"ARREADY": { "actual": "s_axi_arready[9:9]"},
						"ARSIZE": { "actual": "s_axi_arsize[29:27]"},
						"ARVALID": { "actual": "s_axi_arvalid[9:9]"},
						"AWADDR": { "actual": "s_axi_awaddr[319:288]"},
						"AWBURST": { "actual": "s_axi_awburst[19:18]"},
						"AWCACHE": { "actual": "s_axi_awcache[39:36]"},
						"AWID": { "actual": "s_axi_awid[39:36]"},
						"AWLEN": { "actual": "s_axi_awlen[79:72]"},
						"AWLOCK": { "actual": "s_axi_awlock[9:9]"},
						"AWPROT": { "actual": "s_axi_awprot[29:27]"},
						"AWQOS": { "actual": "s_axi_awqos[39:36]"},
						"AWREADY": { "actual": "s_axi_awready[9:9]"},
						"AWSIZE": { "actual": "s_axi_awsize[29:27]"},
						"AWVALID": { "actual": "s_axi_awvalid[9:9]"},
						"BID": { "actual": "s_axi_bid[39:36]"},
						"BREADY": { "actual": "s_axi_bready[9:9]"},
						"BRESP": { "actual": "s_axi_bresp[19:18]"},
						"BVALID": { "actual": "s_axi_bvalid[9:9]"},
						"RDATA": { "actual": "s_axi_rdata[1279:1152]"},
						"RID": { "actual": "s_axi_rid[39:36]"},
						"RLAST": { "actual": "s_axi_rlast[9:9]"},
						"RREADY": { "actual": "s_axi_rready[9:9]"},
						"RRESP": { "actual": "s_axi_rresp[19:18]"},
						"RVALID": { "actual": "s_axi_rvalid[9:9]"},
						"WDATA": { "actual": "s_axi_wdata[1279:1152]"},
						"WLAST": { "actual": "s_axi_wlast[9:9]"},
						"WREADY": { "actual": "s_axi_wready[9:9]"},
						"WSTRB": { "actual": "s_axi_wstrb[159:144]"},
						"WVALID": { "actual": "s_axi_wvalid[9:9]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[351:320]"},
						"ARBURST": { "actual": "s_axi_arburst[21:20]"},
						"ARCACHE": { "actual": "s_axi_arcache[43:40]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[43:40]"},
						"ARLEN": { "actual": "s_axi_arlen[87:80]"},
						"ARLOCK": { "actual": "s_axi_arlock[10:10]"},
						"ARPROT": { "actual": "s_axi_arprot[32:30]"},
						"ARQOS": { "actual": "s_axi_arqos[43:40]"},
						"ARREADY": { "actual": "s_axi_arready[10:10]"},
						"ARSIZE": { "actual": "s_axi_arsize[32:30]"},
						"ARVALID": { "actual": "s_axi_arvalid[10:10]"},
						"AWADDR": { "actual": "s_axi_awaddr[351:320]"},
						"AWBURST": { "actual": "s_axi_awburst[21:20]"},
						"AWCACHE": { "actual": "s_axi_awcache[43:40]"},
						"AWID": { "actual": "s_axi_awid[43:40]"},
						"AWLEN": { "actual": "s_axi_awlen[87:80]"},
						"AWLOCK": { "actual": "s_axi_awlock[10:10]"},
						"AWPROT": { "actual": "s_axi_awprot[32:30]"},
						"AWQOS": { "actual": "s_axi_awqos[43:40]"},
						"AWREADY": { "actual": "s_axi_awready[10:10]"},
						"AWSIZE": { "actual": "s_axi_awsize[32:30]"},
						"AWVALID": { "actual": "s_axi_awvalid[10:10]"},
						"BID": { "actual": "s_axi_bid[43:40]"},
						"BREADY": { "actual": "s_axi_bready[10:10]"},
						"BRESP": { "actual": "s_axi_bresp[21:20]"},
						"BVALID": { "actual": "s_axi_bvalid[10:10]"},
						"RDATA": { "actual": "s_axi_rdata[1407:1280]"},
						"RID": { "actual": "s_axi_rid[43:40]"},
						"RLAST": { "actual": "s_axi_rlast[10:10]"},
						"RREADY": { "actual": "s_axi_rready[10:10]"},
						"RRESP": { "actual": "s_axi_rresp[21:20]"},
						"RVALID": { "actual": "s_axi_rvalid[10:10]"},
						"WDATA": { "actual": "s_axi_wdata[1407:1280]"},
						"WLAST": { "actual": "s_axi_wlast[10:10]"},
						"WREADY": { "actual": "s_axi_wready[10:10]"},
						"WSTRB": { "actual": "s_axi_wstrb[175:160]"},
						"WVALID": { "actual": "s_axi_wvalid[10:10]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[383:352]"},
						"ARBURST": { "actual": "s_axi_arburst[23:22]"},
						"ARCACHE": { "actual": "s_axi_arcache[47:44]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[47:44]"},
						"ARLEN": { "actual": "s_axi_arlen[95:88]"},
						"ARLOCK": { "actual": "s_axi_arlock[11:11]"},
						"ARPROT": { "actual": "s_axi_arprot[35:33]"},
						"ARQOS": { "actual": "s_axi_arqos[47:44]"},
						"ARREADY": { "actual": "s_axi_arready[11:11]"},
						"ARSIZE": { "actual": "s_axi_arsize[35:33]"},
						"ARVALID": { "actual": "s_axi_arvalid[11:11]"},
						"AWADDR": { "actual": "s_axi_awaddr[383:352]"},
						"AWBURST": { "actual": "s_axi_awburst[23:22]"},
						"AWCACHE": { "actual": "s_axi_awcache[47:44]"},
						"AWID": { "actual": "s_axi_awid[47:44]"},
						"AWLEN": { "actual": "s_axi_awlen[95:88]"},
						"AWLOCK": { "actual": "s_axi_awlock[11:11]"},
						"AWPROT": { "actual": "s_axi_awprot[35:33]"},
						"AWQOS": { "actual": "s_axi_awqos[47:44]"},
						"AWREADY": { "actual": "s_axi_awready[11:11]"},
						"AWSIZE": { "actual": "s_axi_awsize[35:33]"},
						"AWVALID": { "actual": "s_axi_awvalid[11:11]"},
						"BID": { "actual": "s_axi_bid[47:44]"},
						"BREADY": { "actual": "s_axi_bready[11:11]"},
						"BRESP": { "actual": "s_axi_bresp[23:22]"},
						"BVALID": { "actual": "s_axi_bvalid[11:11]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1408]"},
						"RID": { "actual": "s_axi_rid[47:44]"},
						"RLAST": { "actual": "s_axi_rlast[11:11]"},
						"RREADY": { "actual": "s_axi_rready[11:11]"},
						"RRESP": { "actual": "s_axi_rresp[23:22]"},
						"RVALID": { "actual": "s_axi_rvalid[11:11]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1408]"},
						"WLAST": { "actual": "s_axi_wlast[11:11]"},
						"WREADY": { "actual": "s_axi_wready[11:11]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:176]"},
						"WVALID": { "actual": "s_axi_wvalid[11:11]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[415:384]"},
						"ARBURST": { "actual": "s_axi_arburst[25:24]"},
						"ARCACHE": { "actual": "s_axi_arcache[51:48]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[51:48]"},
						"ARLEN": { "actual": "s_axi_arlen[103:96]"},
						"ARLOCK": { "actual": "s_axi_arlock[12:12]"},
						"ARPROT": { "actual": "s_axi_arprot[38:36]"},
						"ARQOS": { "actual": "s_axi_arqos[51:48]"},
						"ARREADY": { "actual": "s_axi_arready[12:12]"},
						"ARSIZE": { "actual": "s_axi_arsize[38:36]"},
						"ARVALID": { "actual": "s_axi_arvalid[12:12]"},
						"AWADDR": { "actual": "s_axi_awaddr[415:384]"},
						"AWBURST": { "actual": "s_axi_awburst[25:24]"},
						"AWCACHE": { "actual": "s_axi_awcache[51:48]"},
						"AWID": { "actual": "s_axi_awid[51:48]"},
						"AWLEN": { "actual": "s_axi_awlen[103:96]"},
						"AWLOCK": { "actual": "s_axi_awlock[12:12]"},
						"AWPROT": { "actual": "s_axi_awprot[38:36]"},
						"AWQOS": { "actual": "s_axi_awqos[51:48]"},
						"AWREADY": { "actual": "s_axi_awready[12:12]"},
						"AWSIZE": { "actual": "s_axi_awsize[38:36]"},
						"AWVALID": { "actual": "s_axi_awvalid[12:12]"},
						"BID": { "actual": "s_axi_bid[51:48]"},
						"BREADY": { "actual": "s_axi_bready[12:12]"},
						"BRESP": { "actual": "s_axi_bresp[25:24]"},
						"BVALID": { "actual": "s_axi_bvalid[12:12]"},
						"RDATA": { "actual": "s_axi_rdata[1663:1536]"},
						"RID": { "actual": "s_axi_rid[51:48]"},
						"RLAST": { "actual": "s_axi_rlast[12:12]"},
						"RREADY": { "actual": "s_axi_rready[12:12]"},
						"RRESP": { "actual": "s_axi_rresp[25:24]"},
						"RVALID": { "actual": "s_axi_rvalid[12:12]"},
						"WDATA": { "actual": "s_axi_wdata[1663:1536]"},
						"WLAST": { "actual": "s_axi_wlast[12:12]"},
						"WREADY": { "actual": "s_axi_wready[12:12]"},
						"WSTRB": { "actual": "s_axi_wstrb[207:192]"},
						"WVALID": { "actual": "s_axi_wvalid[12:12]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[447:416]"},
						"ARBURST": { "actual": "s_axi_arburst[27:26]"},
						"ARCACHE": { "actual": "s_axi_arcache[55:52]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[55:52]"},
						"ARLEN": { "actual": "s_axi_arlen[111:104]"},
						"ARLOCK": { "actual": "s_axi_arlock[13:13]"},
						"ARPROT": { "actual": "s_axi_arprot[41:39]"},
						"ARQOS": { "actual": "s_axi_arqos[55:52]"},
						"ARREADY": { "actual": "s_axi_arready[13:13]"},
						"ARSIZE": { "actual": "s_axi_arsize[41:39]"},
						"ARVALID": { "actual": "s_axi_arvalid[13:13]"},
						"AWADDR": { "actual": "s_axi_awaddr[447:416]"},
						"AWBURST": { "actual": "s_axi_awburst[27:26]"},
						"AWCACHE": { "actual": "s_axi_awcache[55:52]"},
						"AWID": { "actual": "s_axi_awid[55:52]"},
						"AWLEN": { "actual": "s_axi_awlen[111:104]"},
						"AWLOCK": { "actual": "s_axi_awlock[13:13]"},
						"AWPROT": { "actual": "s_axi_awprot[41:39]"},
						"AWQOS": { "actual": "s_axi_awqos[55:52]"},
						"AWREADY": { "actual": "s_axi_awready[13:13]"},
						"AWSIZE": { "actual": "s_axi_awsize[41:39]"},
						"AWVALID": { "actual": "s_axi_awvalid[13:13]"},
						"BID": { "actual": "s_axi_bid[55:52]"},
						"BREADY": { "actual": "s_axi_bready[13:13]"},
						"BRESP": { "actual": "s_axi_bresp[27:26]"},
						"BVALID": { "actual": "s_axi_bvalid[13:13]"},
						"RDATA": { "actual": "s_axi_rdata[1791:1664]"},
						"RID": { "actual": "s_axi_rid[55:52]"},
						"RLAST": { "actual": "s_axi_rlast[13:13]"},
						"RREADY": { "actual": "s_axi_rready[13:13]"},
						"RRESP": { "actual": "s_axi_rresp[27:26]"},
						"RVALID": { "actual": "s_axi_rvalid[13:13]"},
						"WDATA": { "actual": "s_axi_wdata[1791:1664]"},
						"WLAST": { "actual": "s_axi_wlast[13:13]"},
						"WREADY": { "actual": "s_axi_wready[13:13]"},
						"WSTRB": { "actual": "s_axi_wstrb[223:208]"},
						"WVALID": { "actual": "s_axi_wvalid[13:13]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[479:448]"},
						"ARBURST": { "actual": "s_axi_arburst[29:28]"},
						"ARCACHE": { "actual": "s_axi_arcache[59:56]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[59:56]"},
						"ARLEN": { "actual": "s_axi_arlen[119:112]"},
						"ARLOCK": { "actual": "s_axi_arlock[14:14]"},
						"ARPROT": { "actual": "s_axi_arprot[44:42]"},
						"ARQOS": { "actual": "s_axi_arqos[59:56]"},
						"ARREADY": { "actual": "s_axi_arready[14:14]"},
						"ARSIZE": { "actual": "s_axi_arsize[44:42]"},
						"ARVALID": { "actual": "s_axi_arvalid[14:14]"},
						"AWADDR": { "actual": "s_axi_awaddr[479:448]"},
						"AWBURST": { "actual": "s_axi_awburst[29:28]"},
						"AWCACHE": { "actual": "s_axi_awcache[59:56]"},
						"AWID": { "actual": "s_axi_awid[59:56]"},
						"AWLEN": { "actual": "s_axi_awlen[119:112]"},
						"AWLOCK": { "actual": "s_axi_awlock[14:14]"},
						"AWPROT": { "actual": "s_axi_awprot[44:42]"},
						"AWQOS": { "actual": "s_axi_awqos[59:56]"},
						"AWREADY": { "actual": "s_axi_awready[14:14]"},
						"AWSIZE": { "actual": "s_axi_awsize[44:42]"},
						"AWVALID": { "actual": "s_axi_awvalid[14:14]"},
						"BID": { "actual": "s_axi_bid[59:56]"},
						"BREADY": { "actual": "s_axi_bready[14:14]"},
						"BRESP": { "actual": "s_axi_bresp[29:28]"},
						"BVALID": { "actual": "s_axi_bvalid[14:14]"},
						"RDATA": { "actual": "s_axi_rdata[1919:1792]"},
						"RID": { "actual": "s_axi_rid[59:56]"},
						"RLAST": { "actual": "s_axi_rlast[14:14]"},
						"RREADY": { "actual": "s_axi_rready[14:14]"},
						"RRESP": { "actual": "s_axi_rresp[29:28]"},
						"RVALID": { "actual": "s_axi_rvalid[14:14]"},
						"WDATA": { "actual": "s_axi_wdata[1919:1792]"},
						"WLAST": { "actual": "s_axi_wlast[14:14]"},
						"WREADY": { "actual": "s_axi_wready[14:14]"},
						"WSTRB": { "actual": "s_axi_wstrb[239:224]"},
						"WVALID": { "actual": "s_axi_wvalid[14:14]"}
					}
				},
				"/hp_sec8/One_port8/axi_interconnect_0/xbar/S15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[511:480]"},
						"ARBURST": { "actual": "s_axi_arburst[31:30]"},
						"ARCACHE": { "actual": "s_axi_arcache[63:60]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[63:60]"},
						"ARLEN": { "actual": "s_axi_arlen[127:120]"},
						"ARLOCK": { "actual": "s_axi_arlock[15:15]"},
						"ARPROT": { "actual": "s_axi_arprot[47:45]"},
						"ARQOS": { "actual": "s_axi_arqos[63:60]"},
						"ARREADY": { "actual": "s_axi_arready[15:15]"},
						"ARSIZE": { "actual": "s_axi_arsize[47:45]"},
						"ARVALID": { "actual": "s_axi_arvalid[15:15]"},
						"AWADDR": { "actual": "s_axi_awaddr[511:480]"},
						"AWBURST": { "actual": "s_axi_awburst[31:30]"},
						"AWCACHE": { "actual": "s_axi_awcache[63:60]"},
						"AWID": { "actual": "s_axi_awid[63:60]"},
						"AWLEN": { "actual": "s_axi_awlen[127:120]"},
						"AWLOCK": { "actual": "s_axi_awlock[15:15]"},
						"AWPROT": { "actual": "s_axi_awprot[47:45]"},
						"AWQOS": { "actual": "s_axi_awqos[63:60]"},
						"AWREADY": { "actual": "s_axi_awready[15:15]"},
						"AWSIZE": { "actual": "s_axi_awsize[47:45]"},
						"AWVALID": { "actual": "s_axi_awvalid[15:15]"},
						"BID": { "actual": "s_axi_bid[63:60]"},
						"BREADY": { "actual": "s_axi_bready[15:15]"},
						"BRESP": { "actual": "s_axi_bresp[31:30]"},
						"BVALID": { "actual": "s_axi_bvalid[15:15]"},
						"RDATA": { "actual": "s_axi_rdata[2047:1920]"},
						"RID": { "actual": "s_axi_rid[63:60]"},
						"RLAST": { "actual": "s_axi_rlast[15:15]"},
						"RREADY": { "actual": "s_axi_rready[15:15]"},
						"RRESP": { "actual": "s_axi_rresp[31:30]"},
						"RVALID": { "actual": "s_axi_rvalid[15:15]"},
						"WDATA": { "actual": "s_axi_wdata[2047:1920]"},
						"WLAST": { "actual": "s_axi_wlast[15:15]"},
						"WREADY": { "actual": "s_axi_wready[15:15]"},
						"WSTRB": { "actual": "s_axi_wstrb[255:240]"},
						"WVALID": { "actual": "s_axi_wvalid[15:15]"}
					}
				},
				"/hp_sec8/One_port8/s_axi_CTRL": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL_arready"},
						"ARVALID": { "actual": "s_axi_CTRL_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL_awready"},
						"AWVALID": { "actual": "s_axi_CTRL_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL_bready"},
						"BRESP": { "actual": "s_axi_CTRL_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL_rready"},
						"RRESP": { "actual": "s_axi_CTRL_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL_wready"},
						"WSTRB": { "actual": "s_axi_CTRL_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL_wvalid"}
					}
				},
				"/hp_sec8/One_port8/s_axi_CTRL1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL1_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL1_arready"},
						"ARVALID": { "actual": "s_axi_CTRL1_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL1_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL1_awready"},
						"AWVALID": { "actual": "s_axi_CTRL1_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL1_bready"},
						"BRESP": { "actual": "s_axi_CTRL1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL1_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL1_rready"},
						"RRESP": { "actual": "s_axi_CTRL1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL1_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL1_wready"},
						"WSTRB": { "actual": "s_axi_CTRL1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL1_wvalid"}
					}
				},
				"/hp_sec8/One_port8/s_axi_CTRL2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL2_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL2_arready"},
						"ARVALID": { "actual": "s_axi_CTRL2_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL2_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL2_awready"},
						"AWVALID": { "actual": "s_axi_CTRL2_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL2_bready"},
						"BRESP": { "actual": "s_axi_CTRL2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL2_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL2_rready"},
						"RRESP": { "actual": "s_axi_CTRL2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL2_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL2_wready"},
						"WSTRB": { "actual": "s_axi_CTRL2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL2_wvalid"}
					}
				},
				"/hp_sec8/One_port8/s_axi_CTRL3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_CTRL3_araddr[4:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_CTRL3_arready"},
						"ARVALID": { "actual": "s_axi_CTRL3_arvalid"},
						"AWADDR": { "actual": "s_axi_CTRL3_awaddr[4:0]"},
						"AWREADY": { "actual": "s_axi_CTRL3_awready"},
						"AWVALID": { "actual": "s_axi_CTRL3_awvalid"},
						"BREADY": { "actual": "s_axi_CTRL3_bready"},
						"BRESP": { "actual": "s_axi_CTRL3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_CTRL3_bvalid"},
						"RDATA": { "actual": "s_axi_CTRL3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_CTRL3_rready"},
						"RRESP": { "actual": "s_axi_CTRL3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_CTRL3_rvalid"},
						"WDATA": { "actual": "s_axi_CTRL3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_CTRL3_wready"},
						"WSTRB": { "actual": "s_axi_CTRL3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_CTRL3_wvalid"}
					}
				},
				"/hp_sec8/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M03_AXI_araddr[12:0]"},
						"ARBURST": { "actual": "M03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M03_AXI_arcache[3:0]"},
						"ARLEN": { "actual": "M03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARSIZE": { "actual": "M03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M03_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[12:0]"},
						"AWBURST": { "actual": "M03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M03_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWSIZE": { "actual": "M03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M03_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RLAST": { "actual": "M03_AXI_rlast"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M03_AXI_wlast"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M04_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M05_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M06_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M06_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M06_AXI_arready"},
						"ARVALID": { "actual": "M06_AXI_arvalid"},
						"AWADDR": { "actual": "M06_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M06_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M06_AXI_awready"},
						"AWVALID": { "actual": "M06_AXI_awvalid"},
						"BREADY": { "actual": "M06_AXI_bready"},
						"BRESP": { "actual": "M06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M06_AXI_bvalid"},
						"RDATA": { "actual": "M06_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M06_AXI_rready"},
						"RRESP": { "actual": "M06_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M06_AXI_rvalid"},
						"WDATA": { "actual": "M06_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M06_AXI_wready"},
						"WSTRB": { "actual": "M06_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M06_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M07_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M07_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M07_AXI_arready"},
						"ARVALID": { "actual": "M07_AXI_arvalid"},
						"AWADDR": { "actual": "M07_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M07_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M07_AXI_awready"},
						"AWVALID": { "actual": "M07_AXI_awvalid"},
						"BREADY": { "actual": "M07_AXI_bready"},
						"BRESP": { "actual": "M07_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M07_AXI_bvalid"},
						"RDATA": { "actual": "M07_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M07_AXI_rready"},
						"RRESP": { "actual": "M07_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M07_AXI_rvalid"},
						"WDATA": { "actual": "M07_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M07_AXI_wready"},
						"WSTRB": { "actual": "M07_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M07_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M08_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M08_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M08_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M08_AXI_arready"},
						"ARVALID": { "actual": "M08_AXI_arvalid"},
						"AWADDR": { "actual": "M08_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M08_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M08_AXI_awready"},
						"AWVALID": { "actual": "M08_AXI_awvalid"},
						"BREADY": { "actual": "M08_AXI_bready"},
						"BRESP": { "actual": "M08_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M08_AXI_bvalid"},
						"RDATA": { "actual": "M08_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M08_AXI_rready"},
						"RRESP": { "actual": "M08_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M08_AXI_rvalid"},
						"WDATA": { "actual": "M08_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M08_AXI_wready"},
						"WSTRB": { "actual": "M08_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M08_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M09_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M09_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M09_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M09_AXI_arready"},
						"ARVALID": { "actual": "M09_AXI_arvalid"},
						"AWADDR": { "actual": "M09_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M09_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M09_AXI_awready"},
						"AWVALID": { "actual": "M09_AXI_awvalid"},
						"BREADY": { "actual": "M09_AXI_bready"},
						"BRESP": { "actual": "M09_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M09_AXI_bvalid"},
						"RDATA": { "actual": "M09_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M09_AXI_rready"},
						"RRESP": { "actual": "M09_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M09_AXI_rvalid"},
						"WDATA": { "actual": "M09_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M09_AXI_wready"},
						"WSTRB": { "actual": "M09_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M09_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M10_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M10_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M10_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M10_AXI_arready"},
						"ARVALID": { "actual": "M10_AXI_arvalid"},
						"AWADDR": { "actual": "M10_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M10_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M10_AXI_awready"},
						"AWVALID": { "actual": "M10_AXI_awvalid"},
						"BREADY": { "actual": "M10_AXI_bready"},
						"BRESP": { "actual": "M10_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M10_AXI_bvalid"},
						"RDATA": { "actual": "M10_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M10_AXI_rready"},
						"RRESP": { "actual": "M10_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M10_AXI_rvalid"},
						"WDATA": { "actual": "M10_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M10_AXI_wready"},
						"WSTRB": { "actual": "M10_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M10_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M11_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M11_AXI_araddr[9:0]"},
						"ARPROT": { "actual": "M11_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M11_AXI_arready"},
						"ARVALID": { "actual": "M11_AXI_arvalid"},
						"AWADDR": { "actual": "M11_AXI_awaddr[9:0]"},
						"AWPROT": { "actual": "M11_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M11_AXI_awready"},
						"AWVALID": { "actual": "M11_AXI_awvalid"},
						"BREADY": { "actual": "M11_AXI_bready"},
						"BRESP": { "actual": "M11_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M11_AXI_bvalid"},
						"RDATA": { "actual": "M11_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M11_AXI_rready"},
						"RRESP": { "actual": "M11_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M11_AXI_rvalid"},
						"WDATA": { "actual": "M11_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M11_AXI_wready"},
						"WSTRB": { "actual": "M11_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M11_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M12_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M12_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M12_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M12_AXI_arready"},
						"ARVALID": { "actual": "M12_AXI_arvalid"},
						"AWADDR": { "actual": "M12_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M12_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M12_AXI_awready"},
						"AWVALID": { "actual": "M12_AXI_awvalid"},
						"BREADY": { "actual": "M12_AXI_bready"},
						"BRESP": { "actual": "M12_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M12_AXI_bvalid"},
						"RDATA": { "actual": "M12_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M12_AXI_rready"},
						"RRESP": { "actual": "M12_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M12_AXI_rvalid"},
						"WDATA": { "actual": "M12_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M12_AXI_wready"},
						"WSTRB": { "actual": "M12_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M12_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M13_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M13_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M13_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M13_AXI_arready"},
						"ARVALID": { "actual": "M13_AXI_arvalid"},
						"AWADDR": { "actual": "M13_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M13_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M13_AXI_awready"},
						"AWVALID": { "actual": "M13_AXI_awvalid"},
						"BREADY": { "actual": "M13_AXI_bready"},
						"BRESP": { "actual": "M13_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M13_AXI_bvalid"},
						"RDATA": { "actual": "M13_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M13_AXI_rready"},
						"RRESP": { "actual": "M13_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M13_AXI_rvalid"},
						"WDATA": { "actual": "M13_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M13_AXI_wready"},
						"WSTRB": { "actual": "M13_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M13_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M14_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M14_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M14_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M14_AXI_arready"},
						"ARVALID": { "actual": "M14_AXI_arvalid"},
						"AWADDR": { "actual": "M14_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M14_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M14_AXI_awready"},
						"AWVALID": { "actual": "M14_AXI_awvalid"},
						"BREADY": { "actual": "M14_AXI_bready"},
						"BRESP": { "actual": "M14_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M14_AXI_bvalid"},
						"RDATA": { "actual": "M14_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M14_AXI_rready"},
						"RRESP": { "actual": "M14_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M14_AXI_rvalid"},
						"WDATA": { "actual": "M14_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M14_AXI_wready"},
						"WSTRB": { "actual": "M14_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M14_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/M15_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M15_AXI_araddr[4:0]"},
						"ARPROT": { "actual": "M15_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M15_AXI_arready"},
						"ARVALID": { "actual": "M15_AXI_arvalid"},
						"AWADDR": { "actual": "M15_AXI_awaddr[4:0]"},
						"AWPROT": { "actual": "M15_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M15_AXI_awready"},
						"AWVALID": { "actual": "M15_AXI_awvalid"},
						"BREADY": { "actual": "M15_AXI_bready"},
						"BRESP": { "actual": "M15_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M15_AXI_bvalid"},
						"RDATA": { "actual": "M15_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M15_AXI_rready"},
						"RRESP": { "actual": "M15_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M15_AXI_rvalid"},
						"WDATA": { "actual": "M15_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M15_AXI_wready"},
						"WSTRB": { "actual": "M15_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M15_AXI_wvalid"}
					}
				},
				"/hp_sec8/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[3:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S00_AXI_buser[113:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[3:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/smartconnect_0/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[3:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M00_AXI_buser[113:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RID": { "actual": "M00_AXI_rid[3:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "M00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/smartconnect_0/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARID": { "actual": "M01_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWID": { "actual": "M01_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BID": { "actual": "M01_AXI_bid[3:0]"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M01_AXI_buser[113:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RID": { "actual": "M01_AXI_rid[3:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M01_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "M01_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/smartconnect_0/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARID": { "actual": "M02_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWID": { "actual": "M02_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BID": { "actual": "M02_AXI_bid[3:0]"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M02_AXI_buser[113:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RID": { "actual": "M02_AXI_rid[3:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M02_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "M02_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/smartconnect_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/smartconnect_1/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[3:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M00_AXI_buser[113:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[127:0]"},
						"RID": { "actual": "M00_AXI_rid[3:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/smartconnect_1/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARID": { "actual": "M01_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWID": { "actual": "M01_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BID": { "actual": "M01_AXI_bid[3:0]"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M01_AXI_buser[113:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[127:0]"},
						"RID": { "actual": "M01_AXI_rid[3:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M01_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M01_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/smartconnect_1/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/smartconnect_2/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARID": { "actual": "M00_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M00_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M00_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid[3:0]"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M00_AXI_buser[113:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[127:0]"},
						"RID": { "actual": "M00_AXI_rid[3:0]"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/smartconnect_2/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARID": { "actual": "M01_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWID": { "actual": "M01_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BID": { "actual": "M01_AXI_bid[3:0]"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M01_AXI_buser[113:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[127:0]"},
						"RID": { "actual": "M01_AXI_rid[3:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M01_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M01_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/smartconnect_2/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M02_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "M02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M02_AXI_arcache[3:0]"},
						"ARID": { "actual": "M02_AXI_arid[3:0]"},
						"ARLEN": { "actual": "M02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARSIZE": { "actual": "M02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M02_AXI_aruser[129:0]"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "M02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M02_AXI_awcache[3:0]"},
						"AWID": { "actual": "M02_AXI_awid[3:0]"},
						"AWLEN": { "actual": "M02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWSIZE": { "actual": "M02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M02_AXI_awuser[129:0]"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BID": { "actual": "M02_AXI_bid[3:0]"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BUSER": { "actual": "M02_AXI_buser[113:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[127:0]"},
						"RID": { "actual": "M02_AXI_rid[3:0]"},
						"RLAST": { "actual": "M02_AXI_rlast"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M02_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M02_AXI_wlast"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M02_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/smartconnect_2/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[39:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[39:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_fpd_aclk"},
						"ARADDR": { "actual": "maxigp0_araddr[39:0]"},
						"ARBURST": { "actual": "maxigp0_arburst[1:0]"},
						"ARCACHE": { "actual": "maxigp0_arcache[3:0]"},
						"ARID": { "actual": "maxigp0_arid[15:0]"},
						"ARLEN": { "actual": "maxigp0_arlen[7:0]"},
						"ARLOCK": { "actual": "maxigp0_arlock"},
						"ARPROT": { "actual": "maxigp0_arprot[2:0]"},
						"ARQOS": { "actual": "maxigp0_arqos[3:0]"},
						"ARREADY": { "actual": "maxigp0_arready"},
						"ARSIZE": { "actual": "maxigp0_arsize[2:0]"},
						"ARUSER": { "actual": "maxigp0_aruser[15:0]"},
						"ARVALID": { "actual": "maxigp0_arvalid"},
						"AWADDR": { "actual": "maxigp0_awaddr[39:0]"},
						"AWBURST": { "actual": "maxigp0_awburst[1:0]"},
						"AWCACHE": { "actual": "maxigp0_awcache[3:0]"},
						"AWID": { "actual": "maxigp0_awid[15:0]"},
						"AWLEN": { "actual": "maxigp0_awlen[7:0]"},
						"AWLOCK": { "actual": "maxigp0_awlock"},
						"AWPROT": { "actual": "maxigp0_awprot[2:0]"},
						"AWQOS": { "actual": "maxigp0_awqos[3:0]"},
						"AWREADY": { "actual": "maxigp0_awready"},
						"AWSIZE": { "actual": "maxigp0_awsize[2:0]"},
						"AWUSER": { "actual": "maxigp0_awuser[15:0]"},
						"AWVALID": { "actual": "maxigp0_awvalid"},
						"BID": { "actual": "maxigp0_bid[15:0]"},
						"BREADY": { "actual": "maxigp0_bready"},
						"BRESP": { "actual": "maxigp0_bresp[1:0]"},
						"BVALID": { "actual": "maxigp0_bvalid"},
						"RDATA": { "actual": "maxigp0_rdata[127:0]"},
						"RID": { "actual": "maxigp0_rid[15:0]"},
						"RLAST": { "actual": "maxigp0_rlast"},
						"RREADY": { "actual": "maxigp0_rready"},
						"RRESP": { "actual": "maxigp0_rresp[1:0]"},
						"RVALID": { "actual": "maxigp0_rvalid"},
						"WDATA": { "actual": "maxigp0_wdata[127:0]"},
						"WLAST": { "actual": "maxigp0_wlast"},
						"WREADY": { "actual": "maxigp0_wready"},
						"WSTRB": { "actual": "maxigp0_wstrb[15:0]"},
						"WVALID": { "actual": "maxigp0_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm0_lpd_aclk"},
						"ARADDR": { "actual": "maxigp2_araddr[39:0]"},
						"ARBURST": { "actual": "maxigp2_arburst[1:0]"},
						"ARCACHE": { "actual": "maxigp2_arcache[3:0]"},
						"ARID": { "actual": "maxigp2_arid[15:0]"},
						"ARLEN": { "actual": "maxigp2_arlen[7:0]"},
						"ARLOCK": { "actual": "maxigp2_arlock"},
						"ARPROT": { "actual": "maxigp2_arprot[2:0]"},
						"ARQOS": { "actual": "maxigp2_arqos[3:0]"},
						"ARREADY": { "actual": "maxigp2_arready"},
						"ARSIZE": { "actual": "maxigp2_arsize[2:0]"},
						"ARUSER": { "actual": "maxigp2_aruser[15:0]"},
						"ARVALID": { "actual": "maxigp2_arvalid"},
						"AWADDR": { "actual": "maxigp2_awaddr[39:0]"},
						"AWBURST": { "actual": "maxigp2_awburst[1:0]"},
						"AWCACHE": { "actual": "maxigp2_awcache[3:0]"},
						"AWID": { "actual": "maxigp2_awid[15:0]"},
						"AWLEN": { "actual": "maxigp2_awlen[7:0]"},
						"AWLOCK": { "actual": "maxigp2_awlock"},
						"AWPROT": { "actual": "maxigp2_awprot[2:0]"},
						"AWQOS": { "actual": "maxigp2_awqos[3:0]"},
						"AWREADY": { "actual": "maxigp2_awready"},
						"AWSIZE": { "actual": "maxigp2_awsize[2:0]"},
						"AWUSER": { "actual": "maxigp2_awuser[15:0]"},
						"AWVALID": { "actual": "maxigp2_awvalid"},
						"BID": { "actual": "maxigp2_bid[15:0]"},
						"BREADY": { "actual": "maxigp2_bready"},
						"BRESP": { "actual": "maxigp2_bresp[1:0]"},
						"BVALID": { "actual": "maxigp2_bvalid"},
						"RDATA": { "actual": "maxigp2_rdata[31:0]"},
						"RID": { "actual": "maxigp2_rid[15:0]"},
						"RLAST": { "actual": "maxigp2_rlast"},
						"RREADY": { "actual": "maxigp2_rready"},
						"RRESP": { "actual": "maxigp2_rresp[1:0]"},
						"RVALID": { "actual": "maxigp2_rvalid"},
						"WDATA": { "actual": "maxigp2_wdata[31:0]"},
						"WLAST": { "actual": "maxigp2_wlast"},
						"WREADY": { "actual": "maxigp2_wready"},
						"WSTRB": { "actual": "maxigp2_wstrb[3:0]"},
						"WVALID": { "actual": "maxigp2_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "maxihpm1_fpd_aclk"},
						"ARADDR": { "actual": "maxigp1_araddr[39:0]"},
						"ARBURST": { "actual": "maxigp1_arburst[1:0]"},
						"ARCACHE": { "actual": "maxigp1_arcache[3:0]"},
						"ARID": { "actual": "maxigp1_arid[15:0]"},
						"ARLEN": { "actual": "maxigp1_arlen[7:0]"},
						"ARLOCK": { "actual": "maxigp1_arlock"},
						"ARPROT": { "actual": "maxigp1_arprot[2:0]"},
						"ARQOS": { "actual": "maxigp1_arqos[3:0]"},
						"ARREADY": { "actual": "maxigp1_arready"},
						"ARSIZE": { "actual": "maxigp1_arsize[2:0]"},
						"ARUSER": { "actual": "maxigp1_aruser[15:0]"},
						"ARVALID": { "actual": "maxigp1_arvalid"},
						"AWADDR": { "actual": "maxigp1_awaddr[39:0]"},
						"AWBURST": { "actual": "maxigp1_awburst[1:0]"},
						"AWCACHE": { "actual": "maxigp1_awcache[3:0]"},
						"AWID": { "actual": "maxigp1_awid[15:0]"},
						"AWLEN": { "actual": "maxigp1_awlen[7:0]"},
						"AWLOCK": { "actual": "maxigp1_awlock"},
						"AWPROT": { "actual": "maxigp1_awprot[2:0]"},
						"AWQOS": { "actual": "maxigp1_awqos[3:0]"},
						"AWREADY": { "actual": "maxigp1_awready"},
						"AWSIZE": { "actual": "maxigp1_awsize[2:0]"},
						"AWUSER": { "actual": "maxigp1_awuser[15:0]"},
						"AWVALID": { "actual": "maxigp1_awvalid"},
						"BID": { "actual": "maxigp1_bid[15:0]"},
						"BREADY": { "actual": "maxigp1_bready"},
						"BRESP": { "actual": "maxigp1_bresp[1:0]"},
						"BVALID": { "actual": "maxigp1_bvalid"},
						"RDATA": { "actual": "maxigp1_rdata[127:0]"},
						"RID": { "actual": "maxigp1_rid[15:0]"},
						"RLAST": { "actual": "maxigp1_rlast"},
						"RREADY": { "actual": "maxigp1_rready"},
						"RRESP": { "actual": "maxigp1_rresp[1:0]"},
						"RVALID": { "actual": "maxigp1_rvalid"},
						"WDATA": { "actual": "maxigp1_wdata[127:0]"},
						"WLAST": { "actual": "maxigp1_wlast"},
						"WREADY": { "actual": "maxigp1_wready"},
						"WSTRB": { "actual": "maxigp1_wstrb[15:0]"},
						"WVALID": { "actual": "maxigp1_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_ACP_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxiacp_fpd_aclk"},
						"ARADDR": { "actual": "saxiacp_araddr[39:0]"},
						"ARBURST": { "actual": "saxiacp_arburst[1:0]"},
						"ARCACHE": { "actual": "saxiacp_arcache[3:0]"},
						"ARID": { "actual": "saxiacp_arid[4:0]"},
						"ARLEN": { "actual": "saxiacp_arlen[7:0]"},
						"ARLOCK": { "actual": "saxiacp_arlock"},
						"ARPROT": { "actual": "saxiacp_arprot[2:0]"},
						"ARQOS": { "actual": "saxiacp_arqos[3:0]"},
						"ARREADY": { "actual": "saxiacp_arready"},
						"ARSIZE": { "actual": "saxiacp_arsize[2:0]"},
						"ARUSER": { "actual": "saxiacp_aruser[1:0]"},
						"ARVALID": { "actual": "saxiacp_arvalid"},
						"AWADDR": { "actual": "saxiacp_awaddr[39:0]"},
						"AWBURST": { "actual": "saxiacp_awburst[1:0]"},
						"AWCACHE": { "actual": "saxiacp_awcache[3:0]"},
						"AWID": { "actual": "saxiacp_awid[4:0]"},
						"AWLEN": { "actual": "saxiacp_awlen[7:0]"},
						"AWLOCK": { "actual": "saxiacp_awlock"},
						"AWPROT": { "actual": "saxiacp_awprot[2:0]"},
						"AWQOS": { "actual": "saxiacp_awqos[3:0]"},
						"AWREADY": { "actual": "saxiacp_awready"},
						"AWSIZE": { "actual": "saxiacp_awsize[2:0]"},
						"AWUSER": { "actual": "saxiacp_awuser[1:0]"},
						"AWVALID": { "actual": "saxiacp_awvalid"},
						"BID": { "actual": "saxiacp_bid[4:0]"},
						"BREADY": { "actual": "saxiacp_bready"},
						"BRESP": { "actual": "saxiacp_bresp[1:0]"},
						"BVALID": { "actual": "saxiacp_bvalid"},
						"RDATA": { "actual": "saxiacp_rdata[127:0]"},
						"RID": { "actual": "saxiacp_rid[4:0]"},
						"RLAST": { "actual": "saxiacp_rlast"},
						"RREADY": { "actual": "saxiacp_rready"},
						"RRESP": { "actual": "saxiacp_rresp[1:0]"},
						"RVALID": { "actual": "saxiacp_rvalid"},
						"WDATA": { "actual": "saxiacp_wdata[127:0]"},
						"WLAST": { "actual": "saxiacp_wlast"},
						"WREADY": { "actual": "saxiacp_wready"},
						"WSTRB": { "actual": "saxiacp_wstrb[15:0]"},
						"WVALID": { "actual": "saxiacp_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HP0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp0_fpd_aclk"},
						"ARADDR": { "actual": "saxigp2_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp2_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp2_arcache[3:0]"},
						"ARID": { "actual": "saxigp2_arid[5:0]"},
						"ARLEN": { "actual": "saxigp2_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp2_arlock"},
						"ARPROT": { "actual": "saxigp2_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp2_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp2_arready"},
						"ARSIZE": { "actual": "saxigp2_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp2_aruser"},
						"ARVALID": { "actual": "saxigp2_arvalid"},
						"AWADDR": { "actual": "saxigp2_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp2_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp2_awcache[3:0]"},
						"AWID": { "actual": "saxigp2_awid[5:0]"},
						"AWLEN": { "actual": "saxigp2_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp2_awlock"},
						"AWPROT": { "actual": "saxigp2_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp2_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp2_awready"},
						"AWSIZE": { "actual": "saxigp2_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp2_awuser"},
						"AWVALID": { "actual": "saxigp2_awvalid"},
						"BID": { "actual": "saxigp2_bid[5:0]"},
						"BREADY": { "actual": "saxigp2_bready"},
						"BRESP": { "actual": "saxigp2_bresp[1:0]"},
						"BVALID": { "actual": "saxigp2_bvalid"},
						"RDATA": { "actual": "saxigp2_rdata[127:0]"},
						"RID": { "actual": "saxigp2_rid[5:0]"},
						"RLAST": { "actual": "saxigp2_rlast"},
						"RREADY": { "actual": "saxigp2_rready"},
						"RRESP": { "actual": "saxigp2_rresp[1:0]"},
						"RVALID": { "actual": "saxigp2_rvalid"},
						"WDATA": { "actual": "saxigp2_wdata[127:0]"},
						"WLAST": { "actual": "saxigp2_wlast"},
						"WREADY": { "actual": "saxigp2_wready"},
						"WSTRB": { "actual": "saxigp2_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp2_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HP1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp1_fpd_aclk"},
						"ARADDR": { "actual": "saxigp3_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp3_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp3_arcache[3:0]"},
						"ARID": { "actual": "saxigp3_arid[5:0]"},
						"ARLEN": { "actual": "saxigp3_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp3_arlock"},
						"ARPROT": { "actual": "saxigp3_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp3_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp3_arready"},
						"ARSIZE": { "actual": "saxigp3_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp3_aruser"},
						"ARVALID": { "actual": "saxigp3_arvalid"},
						"AWADDR": { "actual": "saxigp3_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp3_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp3_awcache[3:0]"},
						"AWID": { "actual": "saxigp3_awid[5:0]"},
						"AWLEN": { "actual": "saxigp3_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp3_awlock"},
						"AWPROT": { "actual": "saxigp3_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp3_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp3_awready"},
						"AWSIZE": { "actual": "saxigp3_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp3_awuser"},
						"AWVALID": { "actual": "saxigp3_awvalid"},
						"BID": { "actual": "saxigp3_bid[5:0]"},
						"BREADY": { "actual": "saxigp3_bready"},
						"BRESP": { "actual": "saxigp3_bresp[1:0]"},
						"BVALID": { "actual": "saxigp3_bvalid"},
						"RDATA": { "actual": "saxigp3_rdata[127:0]"},
						"RID": { "actual": "saxigp3_rid[5:0]"},
						"RLAST": { "actual": "saxigp3_rlast"},
						"RREADY": { "actual": "saxigp3_rready"},
						"RRESP": { "actual": "saxigp3_rresp[1:0]"},
						"RVALID": { "actual": "saxigp3_rvalid"},
						"WDATA": { "actual": "saxigp3_wdata[127:0]"},
						"WLAST": { "actual": "saxigp3_wlast"},
						"WREADY": { "actual": "saxigp3_wready"},
						"WSTRB": { "actual": "saxigp3_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp3_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HP2_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp2_fpd_aclk"},
						"ARADDR": { "actual": "saxigp4_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp4_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp4_arcache[3:0]"},
						"ARID": { "actual": "saxigp4_arid[5:0]"},
						"ARLEN": { "actual": "saxigp4_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp4_arlock"},
						"ARPROT": { "actual": "saxigp4_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp4_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp4_arready"},
						"ARSIZE": { "actual": "saxigp4_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp4_aruser"},
						"ARVALID": { "actual": "saxigp4_arvalid"},
						"AWADDR": { "actual": "saxigp4_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp4_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp4_awcache[3:0]"},
						"AWID": { "actual": "saxigp4_awid[5:0]"},
						"AWLEN": { "actual": "saxigp4_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp4_awlock"},
						"AWPROT": { "actual": "saxigp4_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp4_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp4_awready"},
						"AWSIZE": { "actual": "saxigp4_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp4_awuser"},
						"AWVALID": { "actual": "saxigp4_awvalid"},
						"BID": { "actual": "saxigp4_bid[5:0]"},
						"BREADY": { "actual": "saxigp4_bready"},
						"BRESP": { "actual": "saxigp4_bresp[1:0]"},
						"BVALID": { "actual": "saxigp4_bvalid"},
						"RDATA": { "actual": "saxigp4_rdata[127:0]"},
						"RID": { "actual": "saxigp4_rid[5:0]"},
						"RLAST": { "actual": "saxigp4_rlast"},
						"RREADY": { "actual": "saxigp4_rready"},
						"RRESP": { "actual": "saxigp4_rresp[1:0]"},
						"RVALID": { "actual": "saxigp4_rvalid"},
						"WDATA": { "actual": "saxigp4_wdata[127:0]"},
						"WLAST": { "actual": "saxigp4_wlast"},
						"WREADY": { "actual": "saxigp4_wready"},
						"WSTRB": { "actual": "saxigp4_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp4_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HP3_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihp3_fpd_aclk"},
						"ARADDR": { "actual": "saxigp5_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp5_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp5_arcache[3:0]"},
						"ARID": { "actual": "saxigp5_arid[5:0]"},
						"ARLEN": { "actual": "saxigp5_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp5_arlock"},
						"ARPROT": { "actual": "saxigp5_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp5_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp5_arready"},
						"ARSIZE": { "actual": "saxigp5_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp5_aruser"},
						"ARVALID": { "actual": "saxigp5_arvalid"},
						"AWADDR": { "actual": "saxigp5_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp5_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp5_awcache[3:0]"},
						"AWID": { "actual": "saxigp5_awid[5:0]"},
						"AWLEN": { "actual": "saxigp5_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp5_awlock"},
						"AWPROT": { "actual": "saxigp5_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp5_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp5_awready"},
						"AWSIZE": { "actual": "saxigp5_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp5_awuser"},
						"AWVALID": { "actual": "saxigp5_awvalid"},
						"BID": { "actual": "saxigp5_bid[5:0]"},
						"BREADY": { "actual": "saxigp5_bready"},
						"BRESP": { "actual": "saxigp5_bresp[1:0]"},
						"BVALID": { "actual": "saxigp5_bvalid"},
						"RDATA": { "actual": "saxigp5_rdata[127:0]"},
						"RID": { "actual": "saxigp5_rid[5:0]"},
						"RLAST": { "actual": "saxigp5_rlast"},
						"RREADY": { "actual": "saxigp5_rready"},
						"RRESP": { "actual": "saxigp5_rresp[1:0]"},
						"RVALID": { "actual": "saxigp5_rvalid"},
						"WDATA": { "actual": "saxigp5_wdata[127:0]"},
						"WLAST": { "actual": "saxigp5_wlast"},
						"WREADY": { "actual": "saxigp5_wready"},
						"WSTRB": { "actual": "saxigp5_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp5_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihpc0_fpd_aclk"},
						"ARADDR": { "actual": "saxigp0_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp0_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp0_arcache[3:0]"},
						"ARID": { "actual": "saxigp0_arid[5:0]"},
						"ARLEN": { "actual": "saxigp0_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp0_arlock"},
						"ARPROT": { "actual": "saxigp0_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp0_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp0_arready"},
						"ARSIZE": { "actual": "saxigp0_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp0_aruser"},
						"ARVALID": { "actual": "saxigp0_arvalid"},
						"AWADDR": { "actual": "saxigp0_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp0_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp0_awcache[3:0]"},
						"AWID": { "actual": "saxigp0_awid[5:0]"},
						"AWLEN": { "actual": "saxigp0_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp0_awlock"},
						"AWPROT": { "actual": "saxigp0_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp0_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp0_awready"},
						"AWSIZE": { "actual": "saxigp0_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp0_awuser"},
						"AWVALID": { "actual": "saxigp0_awvalid"},
						"BID": { "actual": "saxigp0_bid[5:0]"},
						"BREADY": { "actual": "saxigp0_bready"},
						"BRESP": { "actual": "saxigp0_bresp[1:0]"},
						"BVALID": { "actual": "saxigp0_bvalid"},
						"RDATA": { "actual": "saxigp0_rdata[127:0]"},
						"RID": { "actual": "saxigp0_rid[5:0]"},
						"RLAST": { "actual": "saxigp0_rlast"},
						"RREADY": { "actual": "saxigp0_rready"},
						"RRESP": { "actual": "saxigp0_rresp[1:0]"},
						"RVALID": { "actual": "saxigp0_rvalid"},
						"WDATA": { "actual": "saxigp0_wdata[127:0]"},
						"WLAST": { "actual": "saxigp0_wlast"},
						"WREADY": { "actual": "saxigp0_wready"},
						"WSTRB": { "actual": "saxigp0_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp0_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_HPC1_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxihpc1_fpd_aclk"},
						"ARADDR": { "actual": "saxigp1_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp1_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp1_arcache[3:0]"},
						"ARID": { "actual": "saxigp1_arid[5:0]"},
						"ARLEN": { "actual": "saxigp1_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp1_arlock"},
						"ARPROT": { "actual": "saxigp1_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp1_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp1_arready"},
						"ARSIZE": { "actual": "saxigp1_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp1_aruser"},
						"ARVALID": { "actual": "saxigp1_arvalid"},
						"AWADDR": { "actual": "saxigp1_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp1_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp1_awcache[3:0]"},
						"AWID": { "actual": "saxigp1_awid[5:0]"},
						"AWLEN": { "actual": "saxigp1_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp1_awlock"},
						"AWPROT": { "actual": "saxigp1_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp1_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp1_awready"},
						"AWSIZE": { "actual": "saxigp1_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp1_awuser"},
						"AWVALID": { "actual": "saxigp1_awvalid"},
						"BID": { "actual": "saxigp1_bid[5:0]"},
						"BREADY": { "actual": "saxigp1_bready"},
						"BRESP": { "actual": "saxigp1_bresp[1:0]"},
						"BVALID": { "actual": "saxigp1_bvalid"},
						"RDATA": { "actual": "saxigp1_rdata[127:0]"},
						"RID": { "actual": "saxigp1_rid[5:0]"},
						"RLAST": { "actual": "saxigp1_rlast"},
						"RREADY": { "actual": "saxigp1_rready"},
						"RRESP": { "actual": "saxigp1_rresp[1:0]"},
						"RVALID": { "actual": "saxigp1_rvalid"},
						"WDATA": { "actual": "saxigp1_wdata[127:0]"},
						"WLAST": { "actual": "saxigp1_wlast"},
						"WREADY": { "actual": "saxigp1_wready"},
						"WSTRB": { "actual": "saxigp1_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp1_wvalid"}
					}
				},
				"/zynq_ultra_ps_e_0/S_AXI_LPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "saxi_lpd_aclk"},
						"ARADDR": { "actual": "saxigp6_araddr[48:0]"},
						"ARBURST": { "actual": "saxigp6_arburst[1:0]"},
						"ARCACHE": { "actual": "saxigp6_arcache[3:0]"},
						"ARID": { "actual": "saxigp6_arid[5:0]"},
						"ARLEN": { "actual": "saxigp6_arlen[7:0]"},
						"ARLOCK": { "actual": "saxigp6_arlock"},
						"ARPROT": { "actual": "saxigp6_arprot[2:0]"},
						"ARQOS": { "actual": "saxigp6_arqos[3:0]"},
						"ARREADY": { "actual": "saxigp6_arready"},
						"ARSIZE": { "actual": "saxigp6_arsize[2:0]"},
						"ARUSER": { "actual": "saxigp6_aruser"},
						"ARVALID": { "actual": "saxigp6_arvalid"},
						"AWADDR": { "actual": "saxigp6_awaddr[48:0]"},
						"AWBURST": { "actual": "saxigp6_awburst[1:0]"},
						"AWCACHE": { "actual": "saxigp6_awcache[3:0]"},
						"AWID": { "actual": "saxigp6_awid[5:0]"},
						"AWLEN": { "actual": "saxigp6_awlen[7:0]"},
						"AWLOCK": { "actual": "saxigp6_awlock"},
						"AWPROT": { "actual": "saxigp6_awprot[2:0]"},
						"AWQOS": { "actual": "saxigp6_awqos[3:0]"},
						"AWREADY": { "actual": "saxigp6_awready"},
						"AWSIZE": { "actual": "saxigp6_awsize[2:0]"},
						"AWUSER": { "actual": "saxigp6_awuser"},
						"AWVALID": { "actual": "saxigp6_awvalid"},
						"BID": { "actual": "saxigp6_bid[5:0]"},
						"BREADY": { "actual": "saxigp6_bready"},
						"BRESP": { "actual": "saxigp6_bresp[1:0]"},
						"BVALID": { "actual": "saxigp6_bvalid"},
						"RDATA": { "actual": "saxigp6_rdata[127:0]"},
						"RID": { "actual": "saxigp6_rid[5:0]"},
						"RLAST": { "actual": "saxigp6_rlast"},
						"RREADY": { "actual": "saxigp6_rready"},
						"RRESP": { "actual": "saxigp6_rresp[1:0]"},
						"RVALID": { "actual": "saxigp6_rvalid"},
						"WDATA": { "actual": "saxigp6_wdata[127:0]"},
						"WLAST": { "actual": "saxigp6_wlast"},
						"WREADY": { "actual": "saxigp6_wready"},
						"WSTRB": { "actual": "saxigp6_wstrb[15:0]"},
						"WVALID": { "actual": "saxigp6_wvalid"}
					}
				}
			}
		}
	}
}
