<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::RCC::AHBENR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c.html">RCC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html">AHBENR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::RCC::AHBENR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>AHB Peripheral Clock enable register (RCC_AHBENR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9453d285ed09aedc26df0e37d336debe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a9453d285ed09aedc26df0e37d336debe">DMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 0, 1 &gt;</td></tr>
<tr class="memdesc:a9453d285ed09aedc26df0e37d336debe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 clock enable.  <a href="#a9453d285ed09aedc26df0e37d336debe">More...</a><br /></td></tr>
<tr class="separator:a9453d285ed09aedc26df0e37d336debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab125490c3d19564a496500d1a2fbe651"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#ab125490c3d19564a496500d1a2fbe651">SRAMEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 2, 1 &gt;</td></tr>
<tr class="memdesc:ab125490c3d19564a496500d1a2fbe651"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM interface clock enable.  <a href="#ab125490c3d19564a496500d1a2fbe651">More...</a><br /></td></tr>
<tr class="separator:ab125490c3d19564a496500d1a2fbe651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab40cfea8dbc35a7014865842505def6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#aab40cfea8dbc35a7014865842505def6">FLITFEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 4, 1 &gt;</td></tr>
<tr class="memdesc:aab40cfea8dbc35a7014865842505def6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLITF clock enable.  <a href="#aab40cfea8dbc35a7014865842505def6">More...</a><br /></td></tr>
<tr class="separator:aab40cfea8dbc35a7014865842505def6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1">CRCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 6, 1 &gt;</td></tr>
<tr class="memdesc:a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> clock enable.  <a href="#a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1">More...</a><br /></td></tr>
<tr class="separator:a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec45709dc0fe288fb1fe61577c777f3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a5ec45709dc0fe288fb1fe61577c777f3">IOPAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 17, 1 &gt;</td></tr>
<tr class="memdesc:a5ec45709dc0fe288fb1fe61577c777f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O port A clock enable.  <a href="#a5ec45709dc0fe288fb1fe61577c777f3">More...</a><br /></td></tr>
<tr class="separator:a5ec45709dc0fe288fb1fe61577c777f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f81c0ccdf254036e32ee1a921023933"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a5f81c0ccdf254036e32ee1a921023933">IOPBEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 18, 1 &gt;</td></tr>
<tr class="memdesc:a5f81c0ccdf254036e32ee1a921023933"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O port B clock enable.  <a href="#a5f81c0ccdf254036e32ee1a921023933">More...</a><br /></td></tr>
<tr class="separator:a5f81c0ccdf254036e32ee1a921023933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9465aeacd4fefc2a5411cb12de701b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a9e9465aeacd4fefc2a5411cb12de701b">IOPCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 19, 1 &gt;</td></tr>
<tr class="memdesc:a9e9465aeacd4fefc2a5411cb12de701b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O port C clock enable.  <a href="#a9e9465aeacd4fefc2a5411cb12de701b">More...</a><br /></td></tr>
<tr class="separator:a9e9465aeacd4fefc2a5411cb12de701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa364dec22becb73f800dded3b9d25d63"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#aa364dec22becb73f800dded3b9d25d63">IOPDEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 20, 1 &gt;</td></tr>
<tr class="memdesc:aa364dec22becb73f800dded3b9d25d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O port D clock enable.  <a href="#aa364dec22becb73f800dded3b9d25d63">More...</a><br /></td></tr>
<tr class="separator:aa364dec22becb73f800dded3b9d25d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10499499c2cc4d586c8feedb359ed29f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a10499499c2cc4d586c8feedb359ed29f">IOPFEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 22, 1 &gt;</td></tr>
<tr class="memdesc:a10499499c2cc4d586c8feedb359ed29f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O port F clock enable.  <a href="#a10499499c2cc4d586c8feedb359ed29f">More...</a><br /></td></tr>
<tr class="separator:a10499499c2cc4d586c8feedb359ed29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AHB Peripheral Clock enable register (RCC_AHBENR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a9453d285ed09aedc26df0e37d336debe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a9453d285ed09aedc26df0e37d336debe">STM32LIB::reg::RCC::AHBENR::DMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 clock enable. </p>

</div>
</div>
<a class="anchor" id="ab125490c3d19564a496500d1a2fbe651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#ab125490c3d19564a496500d1a2fbe651">STM32LIB::reg::RCC::AHBENR::SRAMEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRAM interface clock enable. </p>

</div>
</div>
<a class="anchor" id="aab40cfea8dbc35a7014865842505def6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#aab40cfea8dbc35a7014865842505def6">STM32LIB::reg::RCC::AHBENR::FLITFEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FLITF clock enable. </p>

</div>
</div>
<a class="anchor" id="a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a4f7977d3fffc0ebd1cfe1cb6bd0d1ab1">STM32LIB::reg::RCC::AHBENR::CRCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> clock enable. </p>

</div>
</div>
<a class="anchor" id="a5ec45709dc0fe288fb1fe61577c777f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a5ec45709dc0fe288fb1fe61577c777f3">STM32LIB::reg::RCC::AHBENR::IOPAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O port A clock enable. </p>

</div>
</div>
<a class="anchor" id="a5f81c0ccdf254036e32ee1a921023933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a5f81c0ccdf254036e32ee1a921023933">STM32LIB::reg::RCC::AHBENR::IOPBEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O port B clock enable. </p>

</div>
</div>
<a class="anchor" id="a9e9465aeacd4fefc2a5411cb12de701b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a9e9465aeacd4fefc2a5411cb12de701b">STM32LIB::reg::RCC::AHBENR::IOPCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O port C clock enable. </p>

</div>
</div>
<a class="anchor" id="aa364dec22becb73f800dded3b9d25d63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#aa364dec22becb73f800dded3b9d25d63">STM32LIB::reg::RCC::AHBENR::IOPDEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O port D clock enable. </p>

</div>
</div>
<a class="anchor" id="a10499499c2cc4d586c8feedb359ed29f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html#a10499499c2cc4d586c8feedb359ed29f">STM32LIB::reg::RCC::AHBENR::IOPFEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021014, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O port F clock enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
