# RTL Programming Review using SystemVerilog

!!! info
    - Contributors：TA 汎穎、TA 宜蓁、TA 卉蓁、TA 峻豪
    - Deadline : ==2024/XX/XX==
    - Last updated : 2024/XX/XX

---

!!! danger
    如果你還不熟悉 Verilog/SystemVerilog，請先看 []() 和 []()。

透過該Lab學習SystemVerilog，作業會有2題，一題是Combinational ciruit設計，另一題是Sequential circuit設計

## Chapter 1. Digital Circuit Basics

TBD

### Combinational Circuit

TBD

### Sequential Circuit

TBD

## Assignment

### Part 1. Radix-4 Booth Multiplier with Wallace Tree

TBD

### Part 2. Universal Asynchronous Receiver/Transmitter

TBD

### Start to Do Assignment

TBD
