

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1571|     1571|  7.855 us|  7.855 us|  1571|  1571|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1569|     1569|        10|          8|          1|   196|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    3278|   1365|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3311|   1534|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s  |        0|  22|  3278|  1365|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        0|  22|  3278|  1365|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_163_p2                        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp23  |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_169_p2                       |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  38|          22|          15|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_100_p4  |   9|          2|    8|         16|
    |indvar_flatten_reg_96                    |   9|          2|    8|         16|
    |layer11_out_blk_n                        |   9|          2|    1|          2|
    |layer12_out_blk_n                        |   9|          2|    1|          2|
    |layer12_out_write                        |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 131|         27|   23|         55|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_191                                                                                |   8|   0|    8|          0|
    |ap_CS_fsm                                                                                       |  10|   0|   10|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                         |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_196                                                                               |   1|   0|    1|          0|
    |icmp_ln24_reg_196_pp0_iter1_reg                                                                 |   1|   0|    1|          0|
    |indvar_flatten_reg_96                                                                           |   8|   0|    8|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  33|   0|   33|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config12>|  return value|
|layer11_out_dout     |   in|   32|     ap_fifo|                                                             layer11_out|       pointer|
|layer11_out_empty_n  |   in|    1|     ap_fifo|                                                             layer11_out|       pointer|
|layer11_out_read     |  out|    1|     ap_fifo|                                                             layer11_out|       pointer|
|layer12_out_din      |  out|   32|     ap_fifo|                                                             layer12_out|       pointer|
|layer12_out_full_n   |   in|    1|     ap_fifo|                                                             layer12_out|       pointer|
|layer12_out_write    |  out|    1|     ap_fifo|                                                             layer12_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

