================================================================================ 
Commit: 4248f79d48bfffe01890bd5d90cee7383b1aa66a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:41:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2365_00

Hsd-es-id: no sighting
Original commit date: Fri Sep 4 10:31:48 2020 -0700
Change-Id: Id9baa14336a31cd8ce756a8df83b1372d5962bbc
Original commit hash: 54d51dfb7072330707011784594e458da954e94b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 549ebbc8ab84cc0f37d629259400f27e07e8cca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:41:12 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:Updated power menagement test config.

EnergyEfficientPState : 0x1
EnergyEfficientTurbo : 0x1
RaceToHalt  : 0x1

Hsd-es-id: 16011724063
[internal-only]:

Original commit date: Fri Sep 4 01:17:04 2020 +0530
Change-Id: Ic2bf56524f90d3beed30703ce5ff966c5fbc9d82
Original commit hash: b5a70ea0594729b3415b27b4c090ff866b81e4b9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 991bb805448855fb363c12a1f037c5200ced0419 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:41:09 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:PS thresholds updated per VR spec'20.

Hsd-es-id: 16011724318
[internal-only]:

Original commit date: Fri Sep 4 20:09:20 2020 +0530
Change-Id: Idb582b52ffd81a81acbe4e17581621b31b86e73b
Original commit hash: c98c36c108007b3b02252db4517802ebfb0dd163

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a6f3e4ec414e2355a340665dd9251ccdfefc22e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:41:05 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:TDC Current value update in JSL BIOS.

Current TDC value updated from 5A to 10 A.

Hsd-es-id: 16011715615
[internal-only]:

Original commit date: Fri Sep 4 17:24:14 2020 +0530
Change-Id: I7a534063f15a38c4be3272e98ad9770c036f7fff
Original commit hash: 9237c0c9462fbe9eb73e8315bd875b055d9900e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 0dbb36d59b9e7e3861bbacec1e3b418af7cb9918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:41:01 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "JSL-N:TDC Current value update in JSL BIOS."

This reverts commit 8e2152a95121935598f81a77e76c5812482fd18b.

Hsd-es-id: N/A
Original commit date: Fri Sep 4 05:25:10 2020 -0700
Change-Id: Id0656c2ceb5358050b9e6a1d448ccbe4f57dc02d
Original commit hash: 03b2643b216dd574417e2e69233644bff4f47e64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: db124a0a8f42fcc1cec3ebe7965706f6f59ce086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:58 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:TDC Current value update in JSL BIOS.

Current TDC value updated from 5A to 10 A.

Hsd-es-id: 16011715615
[internal-only]:

Original commit date: Fri Sep 4 00:57:15 2020 +0530
Change-Id: I4101a5310d9d239a1f59e729cf77a31e9d67d4e9
Original commit hash: adce115d4d81a022662aa97f62f97365c6d6bb66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3d61122de2e80bc3aa5da48bcb6823302de1c968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:55 2020 +0530 
-------------------------------------------------------------------------------- 
Discrete Sensor Hub support on JSL+ Windows 10X [BIOS RCR]

Adding DSH sensor support on JSL+

Hsd-es-id:16011610686
Original commit date: Wed Aug 26 20:25:20 2020 +0530
Change-Id: I86df77190215a227d3ebfdebd6ecc46561041395
Original commit hash: 4f3df6ba310b41524a38ac281f53ee70cb8f0941

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cDsh.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 223d8d2e3fb56f4cbf1dd550584c661a45827144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:49 2020 +0530 
-------------------------------------------------------------------------------- 
JSL A0 Microcode Update: changing the uCode from m_01_906c0_0000000B to m_01_906c0_0000000F

Unit tests Done on production silicon:
1. Boot to shell, OS
2. WR from OS & Shell
3. Sx cycles from OS

Hsd-es-id: N/A

Original commit date: Fri Sep 4 10:11:26 2020 +0530
Change-Id: I032edc1b083cff14860c35391b2d4c302f8601da
Original commit hash: 5534bf9f470718db98278cff1c252552c695909c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m_01_906c0_0000000f.pdb
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4cc928ebdabb0bc9567c174a2fd343a47a5e64f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:45 2020 +0530 
-------------------------------------------------------------------------------- 
[C1S] - Remove the option to enable of  PPIN feature on Production BIOS and keep it as a BIOS option on Debug BIOS only.

Cherry picked from 767c88632cdcf7241612d80e691d05fb74b92549.

Hsd-es-id: 16011716280
[internal-only]:

Original commit date: Wed Sep 2 12:19:36 2020 +0530
Change-Id: I9a113a83722692b3dc0a01eb867d72156658ca7d
Original commit hash: 743ad47aed335df1e472375430697b4fa1c631a8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c175b6d9bee0510b8c9b08714986ff69c4e1dbc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:42 2020 +0530 
-------------------------------------------------------------------------------- 
Sync ICL fix to JSL : TraceHub memory size calculation and policy adjustment.

Hsd-es-id: 1607187552, 1607154670

[internal-only]:

Original commit date: Wed Sep 2 12:25:24 2020 +0800
Change-Id: Ib8caceb433f697f3b39dfa38683d8322cb668643
Original commit hash: fc0234c3eca2698141758e9bd985a984cc3ba187

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: a03b27565aac0b2e34375e65046fcc7de1bf903b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:38 2020 +0530 
-------------------------------------------------------------------------------- 
JSL-N:Loadlines values updated as per VR spec'20.

Hsd-es-id: 16011715615
[internal-only]:

Original commit date: Fri Sep 4 01:07:10 2020 +0530
Change-Id: I0ac71a63f3307dc7cac18922b14186ff184f88fa
Original commit hash: 31e0311718a19361d4254e103b8e8009d4d7245c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 79712ee7ccb6bf06b48f11e0446bd12b6500e8e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:31 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2364_00

Hsd-es-id: no sighting
Original commit date: Thu Sep 3 18:00:02 2020 -0700
Change-Id: I300a5f3b79fdb139ae009109f35b1cb52eb9d140
Original commit hash: bdfccb6eea52137fdd542390deb32547f701a746

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b3e6912320e4a539dd9f542ce1c79cd94a568de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:28 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][MRC]:Update to ICL MRC 4.104

[Issue/Feature Description]
1.  Regarding New MRC version0.4.100, read timing optimization Shift Rx Vref Training is activate conditionally depending on RdT Margin.
    This would improve Rd voltage balance but form the result, it would degrade RdT left and right about 4 ticks.

2.  MRC_DRAM_ADDRESS and DRAM_ADDRESS structures do not match

[Resolution]
1.  The reason the Margins that stored in MrcData is not accurate/correct and it's updated only after RMT that's why we see margin improvement when  we ran RMT per task.
    The solution is to run RMT for Rdt in the beginning of MrcReadTimingCenteringOpt () to update the value.

2. Update MEMORY_ADDRESS_ENCODE_DECODE_PROTOCOL to revision 2

[Impacted Platform]
JSP

Hsd-es-id: 1508171306 22010654910
[internal-only]:

Original commit date: Tue Aug 11 14:56:41 2020 +0800
Change-Id: Iae012cb5334284816ec8991589753e8ce0133748
Original commit hash: 37315843e4a19f218093ccf64013e6e51abdea2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncodeDecode.h

================================================================================ 
Commit: 24910201919239f10ebae6299f644434a13b94e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:24 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2363_00

Hsd-es-id: no sighting
Original commit date: Wed Sep 2 16:51:05 2020 -0700
Change-Id: Ib47c7a46c2fcd9f7dc947c34ae4c115b4b8ead8d
Original commit hash: a998f438a60b8137f3d6efddda8535de9eccb1f1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b7c8a42270aebd1fc651afda93a1cbcfa380ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2362_00

Hsd-es-id: no sighting
Original commit date: Tue Sep 1 17:32:14 2020 -0700
Change-Id: Iceca2b4b7bf5d81bd3c5ea97c9f5723c0102f2a8
Original commit hash: e05a0eff2293b5c0c9fd5cd63ccdb186c853a1b2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec365a7113ff30e19f0755da9834bf4e4bafde56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2361_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 31 17:32:20 2020 -0700
Change-Id: I342951145c8bd7554a0c21e51cd894c1b031c312
Original commit hash: a0ff89fdc6cdac5ac2888ec4c064cecb21ee87dd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea161833cc7167717cdf7c0cc720174d4393da61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:14 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL-FSP] SoC specific FIVR configuration should be programmed by SiC code
Updating the PCDs of FSP-FIVR configuration in FSP-UPD structure

Hsd-es-id:16011672557
Original commit date: Mon Aug 31 11:55:47 2020 +0530
Change-Id: I17a1c905484daf3a3774737c28d9e214bb007053
Original commit hash: 1045c8b31be93eff25af93e923199cfa45a6bf55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: b7b676a73739e3639f202f602b99037c13ba2f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2357_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 30 17:50:15 2020 -0700
Change-Id: I5c6690e9f68ad834502ac04f4ede776daa58e6c8
Original commit hash: b225b8ba82e0a3857eed4559e3498998297386f3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9dc06b0139a2ec296e784522648286a9cf72978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2356_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 29 17:14:50 2020 -0700
Change-Id: I8749c46a2347fbb46e116313e43f7caa109f7136
Original commit hash: 3ec656c1eaed2dee3c225c1f8058e4fb07f02e72

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02542c80d57e0850b6d8a48766d21057cc70add2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2355_00

Hsd-es-id: no sighting
Original commit date: Fri Aug 28 20:09:15 2020 -0700
Change-Id: Idb8fcaf8c0749ca785466e0a4f69e74e2c6644ac
Original commit hash: 1700ff6d9f3bcbb23cd771cf2fad6929b89a732f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b87fe5511b7f0ce0c715af4fd8a95f41de6ffbb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:40:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2354_00

Hsd-es-id: no sighting
Original commit date: Thu Aug 27 21:03:07 2020 -0700
Change-Id: Idd437eb70efe1b105cbd5b4b53f46d6d7808ddfa
Original commit hash: f517c0560db8693bb7464fceaa2870659b113dbc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac05ae1daf8a1905c7bc9cf371f43edf71f13c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:57 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2353_01

Hsd-es-id: no sighting
Original commit date: Wed Aug 26 18:03:13 2020 -0700
Change-Id: Ia29c62fad5040d467c058b6de7c3f2f6b192d5d0
Original commit hash: 0370d2fc429751c91a5f089ce9ada87974f77df9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb35d9c27de33dedbdad67b6a6e40f4b8c3ed0d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:53 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2353_00

Hsd-es-id: no sighting
Original commit date: Wed Aug 26 02:44:54 2020 -0700
Change-Id: I0fa726eb5da5b904b420f3b2de0a2ad18e9b98f6
Original commit hash: 94cff2fee6334fec4b72e23009f054aaf294f45a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 922638b11a8af0e4070aca07da1a22f59297d877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:50 2020 +0530 
-------------------------------------------------------------------------------- 
Clkreq mapping for JSL Lp4x onboard LAN

 -Updated condition based on BomId

Hsd-es-id: 16011515932
Original commit date: Wed Aug 19 11:00:11 2020 +0530
Change-Id: Id4274dce01f56be1abf878493ac61ce825b2030e
Original commit hash: 7d7a6c6f345dacd39a92e5f959ae19895edc7384

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 365b022233beb3003a0dd87ce5a25ad85fb926cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:47 2020 +0530 
-------------------------------------------------------------------------------- 
JSL: FIVR Clock on CPU Code and Frequency not changing according to the BIOS SET FREQ

Updated mchbar offset for default frequency of 38 Mhz.
Corrected display frequency Issues in setup.

Hsd-es-id: 1508238766
Original commit date: Tue Aug 11 12:21:14 2020 +0530
Change-Id: I660f46285f9abb657e103e538acba0a9d788b03d
Original commit hash: f53e6936d7259d2c57142dd377874b679f410abd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: c33baef201254401ad405298e6ff798b33717928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2352_00

Hsd-es-id: no sighting
Original commit date: Tue Aug 25 17:53:09 2020 -0700
Change-Id: Id7ce39823994bc82dcb28bbf0c367d68b9e78650
Original commit hash: e52f2c8ff1e1105c9d114e93003fd54f1d6e8453

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 064b9a93f9a58a353d7ea7ce06fb5ea7aaf131cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:40 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] SeamlessRecoverySupportLib: Support new version of image header

EFI_FIRMWARE_MANAGEMENT_CAPSULE_IMAGE_HEADER is updated to version 3 in EDK2.
Current implementation doesn't support it, so that the image header size is
wrong. Add version check before calculating the image header size.

Hsd-es-id: 16011598502
Original commit date: Thu Aug 20 20:58:47 2020 +0800
Change-Id: Ice34134d57d4961da48ac0e22c6e574c00c2e9d6
Original commit hash: 4d8c771cbbe43ab413d4088e6738bcfa8c6d3ef7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 869381d059b3b859c3eb40f78ce00b692437921a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:36 2020 +0530 
-------------------------------------------------------------------------------- 
Rename BIOS menu item for Gfx: 'GT PM Support' - should be called 'Configure GT for use'

Hsd-es-id: 16011607686
Original commit date: Tue Aug 18 11:16:07 2020 +0530
Change-Id: I745a723ce7f6137792a06314eddc07de4dd89434
Original commit hash: 871d0c4872d10678c96cd10f4718795fa63913c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8497a6bb172dd0991db932e6a2119f5f46e1f5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:33 2020 +0530 
-------------------------------------------------------------------------------- 
Code cleanup for jasperlake project

 -Removed unnecessary microcode entry

 -Updated microcode detail for chm release note generation

Hsd-es-id: N/A
Original commit date: Fri Aug 7 16:01:13 2020 +0530
Change-Id: I5b3bf9b0d75c00952e14753dd71dbc76c4cc21d8
Original commit hash: 5c0c71f8983aee5f8f6c0faa7bdbd43fe9b77cc9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c9625d84fbeb88bb6d2bc0708c8812ab333f02bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 15 15:39:29 2020 +0530 
-------------------------------------------------------------------------------- 
Converged ACM release v1.14.10 CBNT [JSPP]

Staging Debug and PW for release v1.14.10 [Padded 128KB]

Hsd-es-id: 14011856977
Original commit date: Wed Aug 12 11:35:54 2020 -0700
Change-Id: I9d26903fedc41732a27af8a74404e98577a88809
Original commit hash: 4eda30d66add5fd303a7a9c7a9c932fc251a3212

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin
