#   step REPORT : Synthesizing module : alb_mss_fpga_sram_0000
#   step REPORT : [39.349] Optimizing module : alb_mss_fpga_sram_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fpga_sram_0000 is 1
#   step REPORT : [6.1822] Got memory alb_mss_fpga_sram_0000.mem_r (268435456 x 128) with 0 read port(s), 0 write port(s), and 1 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem | 34359738368 |   128 | 268435456 |  CW: 1   NCW: 0   R: 0    |alb_mss_fpga_sram_0000.mem_r
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1691] Total net count: 465
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 6-input LUTs: 3
#   step REPORT : [6.1696] Total LUT area: 3
#   step REPORT : [6.1697] State    : 28
#   step REPORT : [6.1697]   (FF)   : 28
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fpga_sram_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  28 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 303 |                   1 |                   0 |                   0 |                   0 || alb_mss_fpga_sram_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fpga_sram_0000' to 'edif/alb_mss_fpga_sram_0000/alb_mss_fpga_sram_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fpga_sram_0000/alb_mss_fpga_sram_0000.edf.gz'
#   step SERIALIZE : #bytes in: 12601, #bytes out: 4980, compression ratio: 2.530321
#   step REPORT : [87.28] Resource usage for alb_mss_fpga_sram_0000: 0.106s 0.0M
