// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1485\sampleModel1485_3_sub\Mysubsystem_11.v
// Created: 2024-08-12 10:21:47
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1485_3_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (u,
           Out1,
           Out2,
           Out3);


  input   [7:0] u;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk119_out1;  // uint8
  wire [7:0] cfblk44_out1;  // uint8
  wire [7:0] cfblk71_out1;  // uint8
  wire [7:0] cfblk155_out1;  // uint8


  assign dtc_out = u;



  assign cfblk119_out1 = dtc_out;



  assign cfblk44_out1 = (cfblk119_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk44_out1;

  assign Out2 = cfblk119_out1;

  assign cfblk71_out1 = (cfblk44_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  cfblk155 u_cfblk155 (.In1(cfblk71_out1),  // uint8
                       .Out1(cfblk155_out1)  // uint8
                       );

  assign Out3 = cfblk155_out1;

endmodule  // Mysubsystem_11

