\hypertarget{stm32f1xx__it_8c}{}\doxysection{stm32/\+Core/\+Src/stm32f1xx\+\_\+it.c File Reference}
\label{stm32f1xx__it_8c}\index{stm32/Core/Src/stm32f1xx\_it.c@{stm32/Core/Src/stm32f1xx\_it.c}}


Interrupt Service Routines.  


\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}{N\+M\+I\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Non maskable interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}{Hard\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Hard fault interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}{Mem\+Manage\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Memory management fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}{Bus\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Prefetch fault, memory access fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}{Usage\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Undefined instruction or illegal state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}{Debug\+Mon\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Debug monitor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a0c3390d4dc5cfceccbeda71aa672d99d}{D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles D\+M\+A1 channel2 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_aadb8937353693c94b0d8e32fc6f18fc2}{D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles D\+M\+A1 channel3 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_abd16b3391557c4a3a8020d675e2c452f}{D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles D\+M\+A1 channel5 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}{T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles T\+I\+M1 update interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f1xx__it_8c_a7139cd4baabbbcbab0c1fe6d7d4ae1cc}{U\+S\+A\+R\+T1\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles U\+S\+A\+R\+T1 global interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
D\+M\+A\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f1xx__it_8c_ad70fe79aa3139fc9184d8ffb5dfba323}{hdma\+\_\+spi1\+\_\+rx}}
\item 
D\+M\+A\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f1xx__it_8c_ac8cdcfbb7adfcccc5717da58e1e10ae4}{hdma\+\_\+spi1\+\_\+tx}}
\item 
D\+M\+A\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f1xx__it_8c_a34251392f0d5e2461e3aef615918c235}{hdma\+\_\+usart1\+\_\+rx}}
\item 
U\+A\+R\+T\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f1xx__it_8c_a2cf715bef37f7e8ef385a30974a5f0d5}{huart1}}
\item 
T\+I\+M\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}{htim1}}
\item 
os\+Message\+Q\+Id \mbox{\hyperlink{stm32f1xx__it_8c_a780d3f65f4c313624026d555df7f289a}{U\+A\+R\+T\+Queue\+Handle}}
\item 
os\+Message\+Q\+Id \mbox{\hyperlink{stm32f1xx__it_8c_a8c37aca57d037596b651eb312178a9d9}{S\+P\+I\+Tx\+Queue\+Handle}}
\item 
os\+Message\+Q\+Id \mbox{\hyperlink{stm32f1xx__it_8c_a5ee0f2482bbc2a2b4776be1815a21340}{S\+P\+I\+Rx\+Queue\+Handle}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Interrupt Service Routines. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2021 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}\label{stm32f1xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!BusFault\_Handler@{BusFault\_Handler}}
\index{BusFault\_Handler@{BusFault\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{BusFault\_Handler()}{BusFault\_Handler()}}
{\footnotesize\ttfamily void Bus\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Prefetch fault, memory access fault. 



Definition at line 123 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}\label{stm32f1xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!DebugMon\_Handler@{DebugMon\_Handler}}
\index{DebugMon\_Handler@{DebugMon\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DebugMon\_Handler()}{DebugMon\_Handler()}}
{\footnotesize\ttfamily void Debug\+Mon\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Debug monitor. 



Definition at line 153 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a0c3390d4dc5cfceccbeda71aa672d99d}\label{stm32f1xx__it_8c_a0c3390d4dc5cfceccbeda71aa672d99d}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!DMA1\_Channel2\_IRQHandler@{DMA1\_Channel2\_IRQHandler}}
\index{DMA1\_Channel2\_IRQHandler@{DMA1\_Channel2\_IRQHandler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2\_IRQHandler()}{DMA1\_Channel2\_IRQHandler()}}
{\footnotesize\ttfamily void D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles D\+M\+A1 channel2 global interrupt. 



Definition at line 173 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_aadb8937353693c94b0d8e32fc6f18fc2}\label{stm32f1xx__it_8c_aadb8937353693c94b0d8e32fc6f18fc2}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!DMA1\_Channel3\_IRQHandler@{DMA1\_Channel3\_IRQHandler}}
\index{DMA1\_Channel3\_IRQHandler@{DMA1\_Channel3\_IRQHandler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3\_IRQHandler()}{DMA1\_Channel3\_IRQHandler()}}
{\footnotesize\ttfamily void D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles D\+M\+A1 channel3 global interrupt. 



Definition at line 193 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_abd16b3391557c4a3a8020d675e2c452f}\label{stm32f1xx__it_8c_abd16b3391557c4a3a8020d675e2c452f}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!DMA1\_Channel5\_IRQHandler@{DMA1\_Channel5\_IRQHandler}}
\index{DMA1\_Channel5\_IRQHandler@{DMA1\_Channel5\_IRQHandler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5\_IRQHandler()}{DMA1\_Channel5\_IRQHandler()}}
{\footnotesize\ttfamily void D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles D\+M\+A1 channel5 global interrupt. 



Definition at line 213 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}\label{stm32f1xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!HardFault\_Handler@{HardFault\_Handler}}
\index{HardFault\_Handler@{HardFault\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{HardFault\_Handler()}{HardFault\_Handler()}}
{\footnotesize\ttfamily void Hard\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Hard fault interrupt. 



Definition at line 93 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}\label{stm32f1xx__it_8c_a3150f74512510287a942624aa9b44cc5}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!MemManage\_Handler@{MemManage\_Handler}}
\index{MemManage\_Handler@{MemManage\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{MemManage\_Handler()}{MemManage\_Handler()}}
{\footnotesize\ttfamily void Mem\+Manage\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Memory management fault. 



Definition at line 108 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}\label{stm32f1xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!NMI\_Handler@{NMI\_Handler}}
\index{NMI\_Handler@{NMI\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{NMI\_Handler()}{NMI\_Handler()}}
{\footnotesize\ttfamily void N\+M\+I\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Non maskable interrupt. 



Definition at line 78 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}\label{stm32f1xx__it_8c_a51741dbf9b0de1b8b56b5a6f1ef2e694}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!TIM1\_UP\_IRQHandler@{TIM1\_UP\_IRQHandler}}
\index{TIM1\_UP\_IRQHandler@{TIM1\_UP\_IRQHandler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{TIM1\_UP\_IRQHandler()}{TIM1\_UP\_IRQHandler()}}
{\footnotesize\ttfamily void T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles T\+I\+M1 update interrupt. 



Definition at line 233 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}\label{stm32f1xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!UsageFault\_Handler@{UsageFault\_Handler}}
\index{UsageFault\_Handler@{UsageFault\_Handler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{UsageFault\_Handler()}{UsageFault\_Handler()}}
{\footnotesize\ttfamily void Usage\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Undefined instruction or illegal state. 



Definition at line 138 of file stm32f1xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a7139cd4baabbbcbab0c1fe6d7d4ae1cc}\label{stm32f1xx__it_8c_a7139cd4baabbbcbab0c1fe6d7d4ae1cc}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!USART1\_IRQHandler@{USART1\_IRQHandler}}
\index{USART1\_IRQHandler@{USART1\_IRQHandler}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{USART1\_IRQHandler()}{USART1\_IRQHandler()}}
{\footnotesize\ttfamily void U\+S\+A\+R\+T1\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles U\+S\+A\+R\+T1 global interrupt. 



Definition at line 247 of file stm32f1xx\+\_\+it.\+c.



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{stm32f1xx__it_8c_ad70fe79aa3139fc9184d8ffb5dfba323}\label{stm32f1xx__it_8c_ad70fe79aa3139fc9184d8ffb5dfba323}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!hdma\_spi1\_rx@{hdma\_spi1\_rx}}
\index{hdma\_spi1\_rx@{hdma\_spi1\_rx}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hdma\_spi1\_rx}{hdma\_spi1\_rx}}
{\footnotesize\ttfamily D\+M\+A\+\_\+\+Handle\+Type\+Def hdma\+\_\+spi1\+\_\+rx}



Definition at line 28 of file spi.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_ac8cdcfbb7adfcccc5717da58e1e10ae4}\label{stm32f1xx__it_8c_ac8cdcfbb7adfcccc5717da58e1e10ae4}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!hdma\_spi1\_tx@{hdma\_spi1\_tx}}
\index{hdma\_spi1\_tx@{hdma\_spi1\_tx}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hdma\_spi1\_tx}{hdma\_spi1\_tx}}
{\footnotesize\ttfamily D\+M\+A\+\_\+\+Handle\+Type\+Def hdma\+\_\+spi1\+\_\+tx}



Definition at line 29 of file spi.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a34251392f0d5e2461e3aef615918c235}\label{stm32f1xx__it_8c_a34251392f0d5e2461e3aef615918c235}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!hdma\_usart1\_rx@{hdma\_usart1\_rx}}
\index{hdma\_usart1\_rx@{hdma\_usart1\_rx}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hdma\_usart1\_rx}{hdma\_usart1\_rx}}
{\footnotesize\ttfamily D\+M\+A\+\_\+\+Handle\+Type\+Def hdma\+\_\+usart1\+\_\+rx}



Definition at line 28 of file usart.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}\label{stm32f1xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!htim1@{htim1}}
\index{htim1@{htim1}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{htim1}{htim1}}
{\footnotesize\ttfamily T\+I\+M\+\_\+\+Handle\+Type\+Def htim1}



Definition at line 29 of file stm32f1xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a2cf715bef37f7e8ef385a30974a5f0d5}\label{stm32f1xx__it_8c_a2cf715bef37f7e8ef385a30974a5f0d5}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!huart1@{huart1}}
\index{huart1@{huart1}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{huart1}{huart1}}
{\footnotesize\ttfamily U\+A\+R\+T\+\_\+\+Handle\+Type\+Def huart1}

File Name \+: \mbox{\hyperlink{freertos_8c}{freertos.\+c}} Description \+: Code for freertos applications

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2021 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Ultimate Liberty license S\+L\+A0044, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: www.\+st.\+com/\+S\+L\+A0044 

Definition at line 27 of file usart.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a5ee0f2482bbc2a2b4776be1815a21340}\label{stm32f1xx__it_8c_a5ee0f2482bbc2a2b4776be1815a21340}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!SPIRxQueueHandle@{SPIRxQueueHandle}}
\index{SPIRxQueueHandle@{SPIRxQueueHandle}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{SPIRxQueueHandle}{SPIRxQueueHandle}}
{\footnotesize\ttfamily os\+Message\+Q\+Id S\+P\+I\+Rx\+Queue\+Handle}



Definition at line 65 of file freertos.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a8c37aca57d037596b651eb312178a9d9}\label{stm32f1xx__it_8c_a8c37aca57d037596b651eb312178a9d9}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!SPITxQueueHandle@{SPITxQueueHandle}}
\index{SPITxQueueHandle@{SPITxQueueHandle}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{SPITxQueueHandle}{SPITxQueueHandle}}
{\footnotesize\ttfamily os\+Message\+Q\+Id S\+P\+I\+Tx\+Queue\+Handle}



Definition at line 64 of file freertos.\+c.

\mbox{\Hypertarget{stm32f1xx__it_8c_a780d3f65f4c313624026d555df7f289a}\label{stm32f1xx__it_8c_a780d3f65f4c313624026d555df7f289a}} 
\index{stm32f1xx\_it.c@{stm32f1xx\_it.c}!UARTQueueHandle@{UARTQueueHandle}}
\index{UARTQueueHandle@{UARTQueueHandle}!stm32f1xx\_it.c@{stm32f1xx\_it.c}}
\doxysubsubsection{\texorpdfstring{UARTQueueHandle}{UARTQueueHandle}}
{\footnotesize\ttfamily os\+Message\+Q\+Id U\+A\+R\+T\+Queue\+Handle}



Definition at line 63 of file freertos.\+c.

