{"vcs1":{"timestamp_begin":1745151769.073219362, "rt":6.22, "ut":6.31, "st":0.47}}
{"vcselab":{"timestamp_begin":1745151775.378534508, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1745151775.734730433, "rt":0.34, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745151768.459323194}
{"VCS_COMP_START_TIME": 1745151768.459323194}
{"VCS_COMP_END_TIME": 1745151776.223473395}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 473280}}
{"vcselab": {"peak_mem": 166736}}
