-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:50:53 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_0/design_1_noc_tg_pmon_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4496)
`protect data_block
MXpuvxtHED7/brP9nZWIyT+S8lNtwDHoy9SlUKqaamYcMpnhzHuCD7pWKVuJp2any/nxzxwPuJvu
l1hlJfhl49Hq6fbu8bvWExNrMdp53EB5BL/PdfgPFXXWeAzIZhEeT1jthrXEI1Tog3PV58SCaKN8
UInTlt/W54VsKbe7+VlHw0QPppepUEo1OziYPoogjOfSVctFQA9TlMErSShfFiFpJVJngcB/3jvE
bQtPe873FJuv0XiLjbAWqypjjycKDb3PTWeiPbwqmngj2IGXu8ccumYz9Mf0ni45PZ0fgWv4utcM
llGP++plajSJkjBQPDWEwN4K3UhmRd6EUg4UzkA9F+LUE0lv//1vqjpH++aen1CoVklLezcVc3A+
RweJJNIW5zZoNbsQrN+ICd1llEOm3olwFVUvHlcgbXjqQH/WdyOxKKJxcXPSB4Wm/5EZZ2C+SO1g
Wg/q7FwNb5bmJudjG+qy6oer1gstB8hFD74S4p6UYt+MEbAkiwML9YvpaUY8n126V3zLp+sWPPfI
IQuhZBg6DCzvDNASbHzZcuhdgqgpVZKOu9seloSA9bUOTfeLYSv0ipuCPIL/VuI4crWeeuNQshGp
7a3caIHiur2g74b523lfy2lukwuYXYo05gTSsjuhJ9DyVD8Zi0C+DSmF9YJJNIODxLEz0hqQH/oq
KZiyl/jFTOWmRtXcQreIsi9V6CHGjkZ+iiux7DCA4mX1Qgj9jGjl172mJTWB7dFPX4vnx1hqXqmc
UB/WhcoQb8Fqkk8BAlfRA6Bjm5ALxd0LB2k/ppTlNeShvSO/5Fmq7iGjoccxZtbCvt1wdztYj4pA
P4zb9S9Gt2nMrJiGBkQIlO0Jpy8RRPheZjKPDbfVOmBYxbduPZUKzMMdRqVMDFJ7KDoVbxolxxTn
j1sPT9co6rV8XrgpipJHFA6DlfAtEPEmc1F2xb90xgHtUW5CXB9o/snio6ntfkEKxvjPNXK1I3cO
XsbrmMB8pU657OFfeb91T9zGqnW1LNvuOJhJ//xtdyZ7OLikhri8BJclDnMP0QmJf1vnUOCFvm6Y
iFEaUktjPUNBXn7wjvKHRkWIeJo8ykAS4MM2PLUUbw0Qd6xVWTqRpvetuPfksVeEhF3CeGln8w4X
45QaBbdV0t5KSRLWnHph0R6FX/pT1EYYinVl+PIIjLRwU6+epjf/STLHxuN+VQZfryK0Ui483OSA
V6mMnr1/typTxdHBx952MZuo4Uj86u6JwERRpu+1C46HOY7Cnn+a9wEHXgpHZ7ZvmRrtpo3m4F24
/s6ECF7wJjxTm/tVKpeCXWbx5bINBC0ERs3Kpts1YgpviSapuRVn6ZxFQWxu6wEGBkkT7xm7kU91
lgkFXR785hz3ekFxANPzdX7QRA1/qEaizUt8SgHqFMJWvfHn/YySUPUY4kfv0dl5hlZyD/Km6sFx
24n1n9jH2z3rsaJZHKWXGlutR0crX0zdWQZJdpUZO/N99uVUq8bdgfoX/Lw2sjov3T8ggNhCzPih
dpy8mqdd3jzFkYvbj9/CF1ydt7CQq1WRrgo659WNJMgaNjottLxFfOwuShkhKriDtoKMEQB5eBhq
TfoWFVIaq+8OdjZygK1UrNTdLVb8ND4uOOg4lQkJnJ6bz7fIsjZMxDkrjeQLOqZfBpVyunVY9jJA
6qvjeDn07yXyi6rPzBzOHmUDY5mAW/qQ1r40K6Mtapmi4oYC7dYUSGldMFS7EAmX3OomgSrMlIC6
xZrXt9mh6/OVKxM1t5P5ev0k7QHcl+kml1L5iNgRhqt1U0wzrnwgMgM0BKKn4bAVXkHePssffB2s
0XtTUMuukuKi9CBK/3pwIV3GXYujuxavwFAu7G+D3Jhb+lDTYmqIFpJQY/OnhRTna2G2XKQ6/RQB
1e0llwFMmmdIIGapJ5NvzBD3PcK88AMpD3JODY3/Az2Nl6vhhFtu7SG1cZYaXlQ43W1rfbsTzS16
pDwMbJ0bm9cBYWoJZy84GJdSw4o1J5LQ25Ld3MYqni0UZVn8fbUkkjBxmAuJdmSK2yL/l4W6QrQc
cdzLxvxFdKd1coN8te2esMIN+ZUYjkivy5SX4BFi9de+6Z0OPQ+OLvZEoEruW1V+MOda1TuLg4Ny
IGUJM/AfeYBR8Xv+1haLs+CnFWQ33rtiTyxUwwsoAhNQyZrHzCUwAcEI3K0lMLa3Z/2/v6CA4tGS
ouspbHmhfNvQumuKm4EiQePHCMvc/81TZQVcK1ZpfLAa+7NxYDjjbrhh8AICedV8qVWO4wz82d+K
w08RaF6NM0fCUcvzinv2iH3PLjRqiXVjgUVoYvsWL/qEhtJ1Zq8jbzkOzNjL4L88h3vjSLhhFZA4
4wldYjPj4SOoa1eWVyAwff2vv0uYSC11U3h2IkMuxVjipzhWR5km9FiLIozVN3XmzL59DTnRDVSx
jjONMJHRn3A7fxAfjDHcMIACN9qYZNf+PsVWKe/mThNrB5u7Ui0wLkEnqD4d71mf2ixCC5VhI2DB
l7SlmfnShxp2SIDasyLNyzpX5cDsl0Kz+JNRp2eIrrNoDaZzvnk49OPe6oLGR0tDgYrYB9Z2CXti
jUivfbr8AE/k6q4bvyYysX7vNOQrtnOe6DqlmoCKsduDtJJp0l8XWND+Wi/DQ3uFB9nP2hBrZhaB
2QvR+pgSaV76XdOIuxW3v9ULf8X1P1jo/LEdAgrfnCgszrDaXcnPbbTbpWie4EDRc5VicMlVo7Pl
Jcrjj9jUIdTM5ql1NKhAQ4EfHqgKVpL3D+W5Sjxqkiy4oHbZegqGEa1HpQEFQyjAZUr82/y2Cpid
DzgEvzi0t4Rh+EsReAknmSuyeEv/5ijEeoYb5vvjLnxiiP1j4ICFfWzB0/ZGIAyaK2fvJxVTozRC
6FFGaV5YrzUWswHoc7thrBy2sMqNH7USX1IU6fiJ+96A2ihogsm0VxciqZ0MfJAdGzTEuC188ESC
Nr/MDDf31dwnlo2Ah9IsSfKSdc/v63tqCNG2glP+mHX4xmUocsifPoAxJCM8CdZyLjcwU+sczVfl
HXIlmuLh1Ox3rXYkMCRj9PA4wiZSUBpVCVzrE6y0G2mw04H5BYyM5MbOr5czBPm//kRnrsAH3tZp
WE/z9osBPEh2FU1xAzFUTmmFmku5/9+5I1/pE49KB2sj2uf+ui+dYlHt7gto6PCetMZo5wOJ1sBj
uMQKOUpeiUkC/mJ6/rvFONkN/7eS1ZvqFnF7bRPYHKuCf6zTFBZHH26LFRho0n7pHIz+gycNFci+
0AZSMURmSo2iklgfLi6uXlxhXfMvR9EN1w2CFBj+vZYuq2zy5/ZmqdFYVeBbq/zGXXf1NBJe0MQK
5KrXYROsOBukP8WeaqnKsxjCRdj3Ls4iA245COK0WPFhZQL4S7Sh9VEmwAPsO5o1z8pNYVI2DnwZ
jKbV7ktPksKUfEUF11DiP7l1ckpRchTF2R2n7GmOA93HGwMZPoARhPYUfmpbQd+sQj0+g1J0A4tc
YwrjkUVNM08V3lyFmI2YRWcHRwJd72rV282hVSsXz2YxSFnqWX+UrxZS4ZrSUf6E0xY3pE2Tplds
3z4gyNz3Y2OIBeft3AhHy39zTWoNXerXIRljr7+kDc9xt2gWt4hV2VWsJdq8qSLoFHlF5mVZFCqg
Boc/1bqggPotZ+/mgReQ57y1sFf3kT9JpiH4a9ohRYqjgSjDCu8GvHHb8F8WpEqWulRE8ARQy2OT
FkOr2CPyzoAZji4+8EWAbG5uaiTNGEhClngk1uJx0vKsTixZkSFkgEiNW5Ubc+p/luo3Uks7g1Vg
6OjaHThzaNGhcs1gq+vKqg0VU8mk/sZndj2DaWkCKpzuWsPBXcn3e2gs3s6P4rcDVgWRzFS4d5RA
v299L98AVvmY4TJO8a59WcblkGFI772299W8U2tUqXGokt35/YuMuND18drZIJcx/38fQbg4KS9L
xVo/+exFzHzzeezht7ER6ljAYw9DpobgoXU9iaSmgoAnfxLcd8yWJfcyGNbq7+pvtMs9tFTKWw5h
a++aEQpzhreumVAE6hOqZxSIEJe8Fg7Q/2ORzbtz3SCMHR7FUaTwBdarYUzhcINz5RaYMWpn+EaG
4pZ+BdaOJ58A0aoMyaYSDiSP90IHSONH4/P8Y++rkGREcuDG/8UVwETXFLd1FrXEW7X/yuLX26eF
vZ0V7XPrnX69njd6OuDR3OcxcRNI19AgylXJcnDGzb90Rg1o9bWrpvLlzDCSZX3Mds10AgHUnxnn
GG2IN5Kzt73fIXhTJCQNasselj+aR8KFdmPhtxOYVaCf+hTlCoj5KHbGPbu3u9cop1SX9+wvOzrt
P9awpkSuyKbN5ne5RXKJQn/eexb1KGLu+ZdI9wZ6eKd8RutXUvz/mB0fDkI1rUnGPWC+9bnk7zky
GX4f0lWF4zPKQszzNhs8ltfoAwgd/weib3jy59evaEOagwULoQ62fgh4ersHlyjlW4dZnMxHVJtJ
d4yRpxiqwpURuL4mSjGhOh1u0r0AtEBRhyT0WXmjnQYzhEvgaYdXkJg4hMx1uc9u06m8gf6rnMJw
S3lv3Umw8+93npJrkW7sPidv47Z44g1WnjP/EQUNfXYSMa3ODdTQ3hElWsyJPw8TArwPE4yJZLC5
YLxq+1dMFFWhzNPrnXrSNb1E3Di+uL+3WE5Euu4mrDBRR6IFn08bblbFIUNrAbYfY5OUlUhSWp1p
MXeMRqhXMOQbVuRZzOiCihpFu/JJVhVopET26eGThhdBoAJKYBpS56P1+U4Ba9CAS2v739k8mJoR
Eg67z9uOThLTdiepY4qAMp4M/yOB9W56EQxJhQIMJ5ouna3RD5amo4RxPu4HsA3Le0+Mgk5tFVjY
JyC8P4tu89/DqaPzsvHxT6fcNc745z+GbEjo8Sa4O3w9jj+TgH3pCPOez6DS3XTfXb3a5Er2w7gM
QdeDOV2auVHUp9Ar2x2KBq2moPJqsPB4v0C454BBNCFse6P5zCj3wZGYE+E2FT2Z2hVZVN+fvZL+
fbdXe0vmOV2GEIBxX5jJAy003Ddq8Fp08QKaQjVi5hO8x5EqArpkJdrjQCvGARWT/nw4QTX1h6Xt
KCZ1AO5AwOp5DBlK1nGYHf4dOBgCAXRYwfWZ86o5GiYelAR9+qBg1I1ccHbrnGENAR/eObIJ93PN
+LOkeq25QHWzvAVOYM9f9BvECfG+xclq82U7VhERhWJCyNvqJNz9QWWwCr4PakQid/0mSeHl010h
OyZ2eHLEXMNzIv+eP3BJYewBE+VzTHuLWi8KHcvPgHWn79mHaAK9cXcifFcftNIL/5LMKPctjMkr
cCO5CSdjKhvpAYQKU64wb/hXe68eUj4GZge4SZQyjJBU7MnDdPjQ8NtPmx0mMcofbLGmZJLtrnKF
A5k5hEmSrLtCKc/i1tMbReR042J88SA9ThxlZVdEyjqJhBHQGLmIlUntLoeDrsh2sFYQ/f6WCHDS
5Rc30nxZpdWF5chQGsEE1zdUjP+97LRw1jltZ4+TzlvtQZl2cEpbdO/quYVegxq7G1nFPtqFy49b
OD+eyB0vCPnUSUXGdJPMegykKDpuUtI4SpJ52b0OdAqFneghOxVnP4tFUZlCmOQAWno7k3C1DCaG
wDY6sRo5LFOyGJoXOQY6oHfbfFUurQT8M75P2Lmv2gdsPWYWs1GVZPYkDLZqlD+/RbJJbqAHh5Cx
BBC4s7Llzus91a8sM9+G0LqfPRz6ojx+WzUGPiDLRxCPYHp1rXOjvpL0DwwWvHMnYAWBNPsADkFE
q4G79aOdlqpdpO6nZRsk4JTL/gFRv9vx7llmhLTE0A6+DRc5jSTvsfA65EVcTrTTST+VgvESL35P
ltHKipEBIvR/j+/EsUEUWbxTy3g6hAGf4gwZNxemdoAUcBcHJs1XaJMSj1QUoxZP9J+tWKYx/+8M
10sh/f5dz8fJKycPau/2IL8ZjYjQkEVcuGHzuKC2FUpT8rxKBoYNjEQtory/ORWm6cY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_0 : entity is "design_1_noc_tg_pmon_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_0;

architecture STRUCTURE of design_1_noc_tg_pmon_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 0;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
