0.7
2020.1
May 27 2020
20:09:33
C:/DATA/2024/7mo semestre/SEP/Proyectos/ram_reader/ram_reader.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/ram_reader/ram_reader.srcs/sources_1/ip/levels/sim/levels.v,1714753674,verilog,,,,levels,,,,,,,,
C:/DATA/2024/7mo semestre/SEP/Proyectos/ram_reader/ram_reader.srcs/sources_1/new/ram_reader.vhd,1714779679,vhdl,,,,ram_reader,,,,,,,,
