\doxysection{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def}\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}


USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIEPCTL}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6} 
uint32\+\_\+t {\bfseries Reserved04}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIEPINT}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb} 
uint32\+\_\+t {\bfseries Reserved0C}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIEPTSIZ}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DIEPDMA}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries DTXFSTS}
\item 
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6} 
uint32\+\_\+t {\bfseries Reserved18}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
