Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date             : Sat Jun 17 21:28:04 2017
| Host             : DESKTOP-U9SQQEI running 64-bit major release  (build 9200)
| Command          : 
| Design           : game
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.290 |
| Dynamic (W)              | 3.209 |
| Device Static (W)        | 0.081 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 68.5  |
| Junction Temperature (C) | 41.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.372 |     3987 |       --- |             --- |
|   LUT as Logic |     1.212 |     2878 |     20800 |           13.84 |
|   Register     |     0.107 |      480 |     41600 |            1.15 |
|   BUFG         |     0.038 |        4 |        32 |           12.50 |
|   CARRY4       |     0.011 |       22 |      8150 |            0.27 |
|   F7/F8 Muxes  |     0.004 |      208 |     32600 |            0.64 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     1.690 |     3385 |       --- |             --- |
| I/O            |     0.147 |       20 |       106 |           18.87 |
| Static Power   |     0.081 |          |           |                 |
| Total          |     3.290 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     3.100 |       3.082 |      0.018 |
| Vccaux    |       1.800 |     0.018 |       0.005 |      0.013 |
| Vcco33    |       3.300 |     0.037 |       0.036 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------+-----------+
| Name      | Power (W) |
+-----------+-----------+
| game      |     3.209 |
|   clkdiv1 |     0.072 |
|   gd      |     0.282 |
|     ran   |     0.282 |
|   gl      |     0.316 |
|     ran   |     0.316 |
|   gr      |     0.303 |
|     ran   |     0.303 |
|   gu      |     0.290 |
|     ran   |     0.290 |
|   seg0    |    <0.001 |
|   seg1    |    <0.001 |
|   seg10   |     0.000 |
|   seg11   |    <0.001 |
|   seg12   |    <0.001 |
|   seg13   |    <0.001 |
|   seg14   |    <0.001 |
|   seg15   |    <0.001 |
|   seg2    |    <0.001 |
|   seg3    |    <0.001 |
|   seg4    |    <0.001 |
|   seg5    |    <0.001 |
|   seg6    |     0.000 |
|   seg7    |    <0.001 |
|   seg8    |    <0.001 |
|   seg9    |     0.000 |
|   shake_0 |     0.113 |
|   shake_1 |     0.133 |
|   shake_2 |     0.115 |
|   shake_3 |     0.115 |
|   vga_0   |     1.228 |
+-----------+-----------+


