#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x555d54ae38c0 .scope module, "ex_mem" "ex_mem" 2 66;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_rs_1";
    .port_info 2 /INPUT 32 "i_rs_2";
    .port_info 3 /INPUT 5 "i_rd_num";
    .port_info 4 /INPUT 32 "i_alu_out";
    .port_info 5 /INPUT 7 "i_opcode";
    .port_info 6 /INPUT 3 "i_func_3";
    .port_info 7 /INPUT 1 "i_op_type";
    .port_info 8 /OUTPUT 32 "rs_1";
    .port_info 9 /OUTPUT 32 "rs_2";
    .port_info 10 /OUTPUT 5 "rd_num";
    .port_info 11 /OUTPUT 32 "alu_out";
    .port_info 12 /OUTPUT 7 "opcode";
    .port_info 13 /OUTPUT 3 "func_3";
    .port_info 14 /OUTPUT 1 "op_type";
v0x555d54ae2200_0 .var "alu_out", 31 0;
o0x7fee3be8e048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b0c0b0_0 .net "clk", 0 0, o0x7fee3be8e048;  0 drivers
v0x555d54b10540_0 .var "func_3", 2 0;
o0x7fee3be8e0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54aaf2e0_0 .net "i_alu_out", 31 0, o0x7fee3be8e0a8;  0 drivers
o0x7fee3be8e0d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555d54b2ddf0_0 .net "i_func_3", 2 0, o0x7fee3be8e0d8;  0 drivers
o0x7fee3be8e108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b2ded0_0 .net "i_op_type", 0 0, o0x7fee3be8e108;  0 drivers
o0x7fee3be8e138 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x555d54b2df90_0 .net "i_opcode", 6 0, o0x7fee3be8e138;  0 drivers
o0x7fee3be8e168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555d54b2e070_0 .net "i_rd_num", 4 0, o0x7fee3be8e168;  0 drivers
o0x7fee3be8e198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2e150_0 .net "i_rs_1", 31 0, o0x7fee3be8e198;  0 drivers
o0x7fee3be8e1c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2e230_0 .net "i_rs_2", 31 0, o0x7fee3be8e1c8;  0 drivers
v0x555d54b2e310_0 .var "op_type", 0 0;
v0x555d54b2e3d0_0 .var "opcode", 6 0;
v0x555d54b2e4b0_0 .var "rd_num", 4 0;
v0x555d54b2e590_0 .var "rs_1", 31 0;
v0x555d54b2e670_0 .var "rs_2", 31 0;
E_0x555d54afce80 .event posedge, v0x555d54b0c0b0_0;
S_0x555d54aedaf0 .scope module, "id_ex" "id_ex" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc";
    .port_info 2 /INPUT 32 "i_rs_1";
    .port_info 3 /INPUT 32 "i_rs_2";
    .port_info 4 /INPUT 5 "i_rd_num";
    .port_info 5 /INPUT 12 "i_imm_12";
    .port_info 6 /INPUT 20 "i_imm_20";
    .port_info 7 /INPUT 7 "i_opcode";
    .port_info 8 /INPUT 3 "i_func_3";
    .port_info 9 /INPUT 7 "i_func_7";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /OUTPUT 32 "rs_1";
    .port_info 12 /OUTPUT 32 "rs_2";
    .port_info 13 /OUTPUT 5 "rd_num";
    .port_info 14 /OUTPUT 12 "imm_12";
    .port_info 15 /OUTPUT 20 "imm_20";
    .port_info 16 /OUTPUT 7 "opcode";
    .port_info 17 /OUTPUT 3 "func_3";
    .port_info 18 /OUTPUT 7 "func_7";
o0x7fee3be8e5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b2e9f0_0 .net "clk", 0 0, o0x7fee3be8e5b8;  0 drivers
v0x555d54b2ead0_0 .var "func_3", 2 0;
v0x555d54b2ebb0_0 .var "func_7", 6 0;
o0x7fee3be8e648 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555d54b2ec70_0 .net "i_func_3", 2 0, o0x7fee3be8e648;  0 drivers
o0x7fee3be8e678 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x555d54b2ed50_0 .net "i_func_7", 6 0, o0x7fee3be8e678;  0 drivers
o0x7fee3be8e6a8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x555d54b2ee30_0 .net "i_imm_12", 11 0, o0x7fee3be8e6a8;  0 drivers
o0x7fee3be8e6d8 .functor BUFZ 20, C4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2ef10_0 .net "i_imm_20", 19 0, o0x7fee3be8e6d8;  0 drivers
o0x7fee3be8e708 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x555d54b2eff0_0 .net "i_opcode", 6 0, o0x7fee3be8e708;  0 drivers
o0x7fee3be8e738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2f0d0_0 .net "i_pc", 31 0, o0x7fee3be8e738;  0 drivers
o0x7fee3be8e768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555d54b2f240_0 .net "i_rd_num", 4 0, o0x7fee3be8e768;  0 drivers
o0x7fee3be8e798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2f320_0 .net "i_rs_1", 31 0, o0x7fee3be8e798;  0 drivers
o0x7fee3be8e7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2f400_0 .net "i_rs_2", 31 0, o0x7fee3be8e7c8;  0 drivers
v0x555d54b2f4e0_0 .var "imm_12", 11 0;
v0x555d54b2f5c0_0 .var "imm_20", 19 0;
v0x555d54b2f6a0_0 .var "opcode", 6 0;
v0x555d54b2f780_0 .var "pc", 31 0;
v0x555d54b2f860_0 .var "rd_num", 4 0;
v0x555d54b2f940_0 .var "rs_1", 31 0;
v0x555d54b2fa20_0 .var "rs_2", 31 0;
E_0x555d54afc3a0 .event posedge, v0x555d54b2e9f0_0;
S_0x555d54ae6e40 .scope module, "mem_wb" "mem_wb" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_mem_out";
    .port_info 2 /INPUT 5 "i_rd_num";
    .port_info 3 /INPUT 32 "i_alu_out";
    .port_info 4 /INPUT 1 "i_op_type";
    .port_info 5 /OUTPUT 32 "mem_out";
    .port_info 6 /OUTPUT 5 "rd_num";
    .port_info 7 /OUTPUT 32 "alu_out";
    .port_info 8 /OUTPUT 1 "op_type";
v0x555d54b12a90_0 .var "alu_out", 31 0;
o0x7fee3be8ed08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b2fea0_0 .net "clk", 0 0, o0x7fee3be8ed08;  0 drivers
o0x7fee3be8ed38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b2ff60_0 .net "i_alu_out", 31 0, o0x7fee3be8ed38;  0 drivers
o0x7fee3be8ed68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b30020_0 .net "i_mem_out", 31 0, o0x7fee3be8ed68;  0 drivers
o0x7fee3be8ed98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b30100_0 .net "i_op_type", 0 0, o0x7fee3be8ed98;  0 drivers
o0x7fee3be8edc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555d54b301c0_0 .net "i_rd_num", 4 0, o0x7fee3be8edc8;  0 drivers
v0x555d54b302a0_0 .var "mem_out", 31 0;
v0x555d54b30380_0 .var "op_type", 0 0;
v0x555d54b30440_0 .var "rd_num", 4 0;
E_0x555d54ad0880 .event posedge, v0x555d54b2fea0_0;
S_0x555d54aedc80 .scope module, "top" "top" 3 6;
 .timescale 0 0;
v0x555d54b34a90_0 .var "clk", 0 0;
v0x555d54b34b30_0 .var "counter", 31 0;
v0x555d54b34c10_0 .var "rst", 0 0;
S_0x555d54b30640 .scope module, "verilog_riscv_0" "verilog_riscv" 3 11, 4 9 0, S_0x555d54aedc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "leds";
o0x7fee3be8f7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b33d10_0 .net "b_taken", 0 0, o0x7fee3be8f7b8;  0 drivers
v0x555d54b33dd0_0 .net "clk", 0 0, v0x555d54b34a90_0;  1 drivers
v0x555d54b33e70_0 .net "if_id_instr_wire", 31 0, v0x555d54b335d0_0;  1 drivers
v0x555d54b33f10_0 .net "if_id_pc_wire", 31 0, v0x555d54b336a0_0;  1 drivers
o0x7fee3be8f9c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555d54b34000_0 .net "leds", 3 1, o0x7fee3be8f9c8;  0 drivers
v0x555d54b34130_0 .net "mem_con_address_1", 31 0, v0x555d54b33880_0;  1 drivers
v0x555d54b341f0_0 .net "mem_con_o_val_1", 31 0, v0x555d54b324d0_0;  1 drivers
v0x555d54b342b0_0 .net "rst", 0 0, v0x555d54b34c10_0;  1 drivers
v0x555d54b34350_0 .var "tmp_address_0", 31 0;
o0x7fee3be8f788 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d54b344a0_0 .net "tmp_b_pc", 31 0, o0x7fee3be8f788;  0 drivers
v0x555d54b34560_0 .var "tmp_i_val_0", 31 0;
v0x555d54b34650_0 .net "tmp_if_id_instr", 31 0, v0x555d54b30d70_0;  1 drivers
v0x555d54b34710_0 .net "tmp_if_id_pc", 31 0, v0x555d54b30e50_0;  1 drivers
v0x555d54b347b0_0 .net "tmp_o_val_0", 31 0, v0x555d54b31b10_0;  1 drivers
v0x555d54b348a0_0 .var "tmp_op_type_0", 0 0;
o0x7fee3be8f7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d54b34990_0 .net "tmp_stall", 0 0, o0x7fee3be8f7e8;  0 drivers
S_0x555d54b30810 .scope module, "if_id_0" "if_id" 4 31, 2 20 0, S_0x555d54b30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "i_pc";
    .port_info 3 /INPUT 32 "i_instr";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "instr";
v0x555d54b30af0_0 .net "clk", 0 0, v0x555d54b34a90_0;  alias, 1 drivers
v0x555d54b30bd0_0 .net "i_instr", 31 0, v0x555d54b335d0_0;  alias, 1 drivers
v0x555d54b30cb0_0 .net "i_pc", 31 0, v0x555d54b336a0_0;  alias, 1 drivers
v0x555d54b30d70_0 .var "instr", 31 0;
v0x555d54b30e50_0 .var "pc", 31 0;
v0x555d54b30f80_0 .net "rst", 0 0, v0x555d54b34c10_0;  alias, 1 drivers
E_0x555d54b129c0 .event posedge, v0x555d54b30af0_0;
S_0x555d54b31100 .scope module, "memory_controller_0" "memory_controller" 4 48, 5 7 0, S_0x555d54b30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "address_0";
    .port_info 2 /INPUT 32 "i_val_0";
    .port_info 3 /INPUT 1 "op_type_0";
    .port_info 4 /INPUT 32 "address_1";
    .port_info 5 /INPUT 32 "i_val_1";
    .port_info 6 /INPUT 1 "op_type_1";
    .port_info 7 /OUTPUT 32 "o_val_0";
    .port_info 8 /OUTPUT 32 "o_val_1";
v0x555d54b32850_0 .net "address_0", 31 0, v0x555d54b34350_0;  1 drivers
v0x555d54b32930_0 .net "address_1", 31 0, v0x555d54b33880_0;  alias, 1 drivers
v0x555d54b329d0_0 .net "i_val_0", 31 0, v0x555d54b34560_0;  1 drivers
L_0x7fee3be45018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d54b32ad0_0 .net "i_val_1", 31 0, L_0x7fee3be45018;  1 drivers
v0x555d54b32ba0_0 .net "o_val_0", 31 0, v0x555d54b31b10_0;  alias, 1 drivers
v0x555d54b32c90_0 .net "o_val_1", 31 0, v0x555d54b324d0_0;  alias, 1 drivers
v0x555d54b32d60_0 .net "op_type_0", 0 0, v0x555d54b348a0_0;  1 drivers
L_0x7fee3be45060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d54b32e30_0 .net "op_type_1", 0 0, L_0x7fee3be45060;  1 drivers
v0x555d54b32f00_0 .net "rst", 0 0, v0x555d54b34c10_0;  alias, 1 drivers
S_0x555d54b31430 .scope module, "cache_0" "cache" 5 20, 6 6 0, S_0x555d54b31100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "i_val";
    .port_info 3 /INPUT 1 "op_type";
    .port_info 4 /OUTPUT 32 "o_val";
P_0x555d54b31610 .param/l "CACHE_SIZE" 0 6 6, C4<00000000000000000000000100000000>;
P_0x555d54b31650 .param/l "CACHE_TYPE" 0 6 7, C4<0>;
v0x555d54b31890_0 .net "address", 31 0, v0x555d54b34350_0;  alias, 1 drivers
v0x555d54b31990_0 .net "i_val", 31 0, v0x555d54b34560_0;  alias, 1 drivers
v0x555d54b31a70 .array "mem_cell", 0 256, 31 0;
v0x555d54b31b10_0 .var "o_val", 31 0;
v0x555d54b31bf0_0 .net "op_type", 0 0, v0x555d54b348a0_0;  alias, 1 drivers
v0x555d54b31d00_0 .net "rst", 0 0, v0x555d54b34c10_0;  alias, 1 drivers
E_0x555d54b12720 .event edge, v0x555d54b31990_0, v0x555d54b31890_0, v0x555d54b31bf0_0;
E_0x555d54b31830 .event edge, v0x555d54b30f80_0;
S_0x555d54b31e20 .scope module, "cache_1" "cache" 5 29, 6 6 0, S_0x555d54b31100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "i_val";
    .port_info 3 /INPUT 1 "op_type";
    .port_info 4 /OUTPUT 32 "o_val";
P_0x555d54b316f0 .param/l "CACHE_SIZE" 0 6 6, C4<00000000000000000000000111101100>;
P_0x555d54b31730 .param/l "CACHE_TYPE" 0 6 7, C4<1>;
v0x555d54b32250_0 .net "address", 31 0, v0x555d54b33880_0;  alias, 1 drivers
v0x555d54b32350_0 .net "i_val", 31 0, L_0x7fee3be45018;  alias, 1 drivers
v0x555d54b32430 .array "mem_cell", 0 492, 31 0;
v0x555d54b324d0_0 .var "o_val", 31 0;
v0x555d54b325b0_0 .net "op_type", 0 0, L_0x7fee3be45060;  alias, 1 drivers
v0x555d54b326c0_0 .net "rst", 0 0, v0x555d54b34c10_0;  alias, 1 drivers
E_0x555d54b321f0 .event edge, v0x555d54b32350_0, v0x555d54b32250_0, v0x555d54b325b0_0;
S_0x555d54b33040 .scope module, "stage_1_0" "stage_1" 4 38, 7 6 0, S_0x555d54b30640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "b_taken";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "b_pc";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "if_id_pc";
    .port_info 8 /OUTPUT 32 "if_id_instr";
v0x555d54b33330_0 .net "b_pc", 31 0, o0x7fee3be8f788;  alias, 0 drivers
v0x555d54b33410_0 .net "b_taken", 0 0, o0x7fee3be8f7b8;  alias, 0 drivers
v0x555d54b334d0_0 .net "clk", 0 0, v0x555d54b34a90_0;  alias, 1 drivers
v0x555d54b335d0_0 .var "if_id_instr", 31 0;
v0x555d54b336a0_0 .var "if_id_pc", 31 0;
v0x555d54b33790_0 .net "instr", 31 0, v0x555d54b324d0_0;  alias, 1 drivers
v0x555d54b33880_0 .var "pc", 31 0;
v0x555d54b33970_0 .net "rst", 0 0, v0x555d54b34c10_0;  alias, 1 drivers
v0x555d54b33aa0_0 .net "stall", 0 0, o0x7fee3be8f7e8;  alias, 0 drivers
    .scope S_0x555d54ae38c0;
T_0 ;
    %wait E_0x555d54afce80;
    %load/vec4 v0x555d54b2e150_0;
    %assign/vec4 v0x555d54b2e590_0, 0;
    %load/vec4 v0x555d54b2e230_0;
    %assign/vec4 v0x555d54b2e670_0, 0;
    %load/vec4 v0x555d54b2e070_0;
    %assign/vec4 v0x555d54b2e4b0_0, 0;
    %load/vec4 v0x555d54aaf2e0_0;
    %assign/vec4 v0x555d54ae2200_0, 0;
    %load/vec4 v0x555d54b2df90_0;
    %assign/vec4 v0x555d54b2e3d0_0, 0;
    %load/vec4 v0x555d54b10540_0;
    %assign/vec4 v0x555d54b10540_0, 0;
    %load/vec4 v0x555d54b2ded0_0;
    %assign/vec4 v0x555d54b2e310_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555d54aedaf0;
T_1 ;
    %wait E_0x555d54afc3a0;
    %load/vec4 v0x555d54b2f0d0_0;
    %assign/vec4 v0x555d54b2f780_0, 0;
    %load/vec4 v0x555d54b2f320_0;
    %assign/vec4 v0x555d54b2f940_0, 0;
    %load/vec4 v0x555d54b2f400_0;
    %assign/vec4 v0x555d54b2fa20_0, 0;
    %load/vec4 v0x555d54b2f240_0;
    %assign/vec4 v0x555d54b2f860_0, 0;
    %load/vec4 v0x555d54b2ee30_0;
    %assign/vec4 v0x555d54b2f4e0_0, 0;
    %load/vec4 v0x555d54b2ef10_0;
    %assign/vec4 v0x555d54b2f5c0_0, 0;
    %load/vec4 v0x555d54b2eff0_0;
    %assign/vec4 v0x555d54b2f6a0_0, 0;
    %load/vec4 v0x555d54b2ec70_0;
    %assign/vec4 v0x555d54b2ead0_0, 0;
    %load/vec4 v0x555d54b2ed50_0;
    %assign/vec4 v0x555d54b2ebb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d54ae6e40;
T_2 ;
    %wait E_0x555d54ad0880;
    %load/vec4 v0x555d54b30020_0;
    %assign/vec4 v0x555d54b302a0_0, 0;
    %load/vec4 v0x555d54b301c0_0;
    %assign/vec4 v0x555d54b30440_0, 0;
    %load/vec4 v0x555d54b2ff60_0;
    %assign/vec4 v0x555d54b12a90_0, 0;
    %load/vec4 v0x555d54b30100_0;
    %assign/vec4 v0x555d54b30380_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555d54b30810;
T_3 ;
    %wait E_0x555d54b129c0;
    %load/vec4 v0x555d54b30cb0_0;
    %assign/vec4 v0x555d54b30e50_0, 0;
    %load/vec4 v0x555d54b30bd0_0;
    %assign/vec4 v0x555d54b30d70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d54b33040;
T_4 ;
    %wait E_0x555d54b31830;
    %pushi/vec4 300, 0, 32;
    %assign/vec4 v0x555d54b33880_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555d54b33040;
T_5 ;
    %wait E_0x555d54b129c0;
    %vpi_call 7 21 "$display", "---begin fetch---" {0 0 0};
    %load/vec4 v0x555d54b33aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x555d54b33410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x555d54b33330_0;
    %assign/vec4 v0x555d54b33880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d54b336a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d54b335d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555d54b33880_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555d54b33880_0, 0;
    %load/vec4 v0x555d54b33880_0;
    %assign/vec4 v0x555d54b336a0_0, 0;
    %load/vec4 v0x555d54b33790_0;
    %assign/vec4 v0x555d54b335d0_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555d54b33880_0;
    %assign/vec4 v0x555d54b336a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d54b335d0_0, 0;
T_5.1 ;
    %vpi_call 7 38 "$display", "stall is %d ", v0x555d54b33aa0_0 {0 0 0};
    %vpi_call 7 39 "$display", "instr is %0h ", v0x555d54b33790_0 {0 0 0};
    %vpi_call 7 40 "$display", "pc is %0h ", v0x555d54b33880_0 {0 0 0};
    %vpi_call 7 41 "$display", "---end fetch---" {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x555d54b31430;
T_6 ;
    %wait E_0x555d54b31830;
    %load/vec4 v0x555d54b31d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555d54b31d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555d54b31430;
T_7 ;
    %wait E_0x555d54b12720;
    %load/vec4 v0x555d54b31bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %ix/getv 4, v0x555d54b31890_0;
    %load/vec4a v0x555d54b31a70, 4;
    %assign/vec4 v0x555d54b31b10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555d54b31bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x555d54b31990_0;
    %ix/getv 3, v0x555d54b31890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b31a70, 0, 4;
    %pushi/vec4 2147483647, 2147483647, 32;
    %assign/vec4 v0x555d54b31b10_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555d54b31e20;
T_8 ;
    %wait E_0x555d54b31830;
    %load/vec4 v0x555d54b326c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555d54b326c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555d54b31e20;
T_9 ;
    %wait E_0x555d54b321f0;
    %load/vec4 v0x555d54b325b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %ix/getv 4, v0x555d54b32250_0;
    %load/vec4a v0x555d54b32430, 4;
    %assign/vec4 v0x555d54b324d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555d54b325b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x555d54b32350_0;
    %ix/getv 3, v0x555d54b32250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d54b32430, 0, 4;
    %pushi/vec4 2147483647, 2147483647, 32;
    %assign/vec4 v0x555d54b324d0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555d54aedc80;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x555d54b34a90_0;
    %inv;
    %store/vec4 v0x555d54b34a90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555d54aedc80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d54b34a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d54b34c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d54b34b30_0, 0;
    %end;
    .thread T_11;
    .scope S_0x555d54aedc80;
T_12 ;
    %wait E_0x555d54b129c0;
    %load/vec4 v0x555d54b34b30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555d54b34b30_0, 0;
    %load/vec4 v0x555d54b34b30_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 3 23 "$finish" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./pipe_regs.v";
    "top.v";
    "./verilog_riscv.v";
    "./memory_controller.v";
    "./cache.v";
    "./stage_1.v";
