library ieee;
use ieee.std_logic_1164.all;

entity oneBit2to1Mux is
	port 
		(
			input0, input1 : IN STD_LOGIC;
			sel : in std_logic;
			mux_out : out std_logic
		);
end oneBit2to1Mux;


architecture struct of oneBit2to1Mux is 
signal int_inp : std_logic_vector(1 downto 0);
begin 
	-- SELECTION LOGIC
	int_inp(1) <= inp(1) nand ctrl;
	int_inp(0) <= inp(0) nand (not ctrl);
	--drive output : 
	outp <= int_inp(1) nand int_inp(0);
end struct;
