// Seed: 85595691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1
    , id_7,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4
    , id_8,
    output wor id_5
);
  assign id_0 = (1'b0);
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8
  );
  wire id_9, id_10;
  wire id_11;
  assign id_9 = id_10;
  tri0 id_12 = 1;
  wire id_13;
  assign id_12 = 1'd0;
endmodule
