# system info packet_presence_detection_tb_gen_tb on 2025.11.14.17:01:02
system_info:
name,value
DEVICE,10M16SAU169C8G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1763136058
#
#
# Files generated for packet_presence_detection_tb_gen_tb on 2025.11.14.17:01:02
files:
filepath,kind,attributes,module,is_top
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/packet_presence_detection_tb_gen_tb.v,VERILOG,,packet_presence_detection_tb_gen_tb,true
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/packet_presence_detection_tb_gen.v,VERILOG,,packet_presence_detection_tb_gen,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/packet_presence_detection.sv,SYSTEM_VERILOG,,packet_presence_detection,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/short_shift.v,VERILOG,,packet_presence_detection,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/long_shift.v,VERILOG,,packet_presence_detection,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
ip/packet_presence_detection/testbench/packet_presence_detection_tb_gen_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst,packet_presence_detection_tb_gen
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst.packet_presence_detection_0,packet_presence_detection
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst.st_splitter_0,altera_avalon_st_splitter
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst.rst_controller,altera_reset_controller
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst_cfg_bfm,altera_conduit_bfm
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst_clk_bfm,altera_avalon_clock_source
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst_reset_bfm,altera_avalon_reset_source
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst_sink_bfm,altera_avalon_st_source_bfm
packet_presence_detection_tb_gen_tb.packet_presence_detection_tb_gen_inst_source_bfm,altera_avalon_st_sink_bfm
