#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Mar 10 18:08:17 2018
# Process ID: 4352
# Current directory: C:/Users/zdw7287/Downloads/custom/axi_test/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11404 C:\Users\zdw7287\Downloads\custom\axi_test\project\axi_test.xpr
# Log file: C:/Users/zdw7287/Downloads/custom/axi_test/project/vivado.log
# Journal file: C:/Users/zdw7287/Downloads/custom/axi_test/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zdw7287/Downloads/custom/axi_test/project/axi_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zdw7287/Downloads/custom/axi_test/src/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_cells axi_gpio_0]
create_peripheral rit.edu user my_pwm 1.0 -dir C:/Users/zdw7287/Downloads/custom/axi_test/ip
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core rit.edu:user:my_pwm:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core rit.edu:user:my_pwm:1.0]
write_peripheral [ipx::find_open_core rit.edu:user:my_pwm:1.0]
set_property  ip_repo_paths  {C:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0 C:/Users/zdw7287/Downloads/custom/axi_test/ip} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_pwm_v1_0 -directory C:/Users/zdw7287/Downloads/custom/axi_test/ip c:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0/src {C:/Users/zdw7287/Downloads/custom/axi_test/ip/pwm/pwm_top.vhd C:/Users/zdw7287/Downloads/custom/axi_test/ip/pwm/pwm.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/zdw7287/Downloads/custom/axi_test/ip/my_pwm_1.0
startgroup
create_bd_cell -type ip -vlnv rit.edu:user:my_pwm:1.0 my_pwm_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins my_pwm_0/S00_AXI]
save_bd_design
