/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire [20:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_68z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [2:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~celloutsig_0_39z;
  assign celloutsig_0_15z = ~in_data[89];
  assign celloutsig_0_20z = ~celloutsig_0_3z[1];
  assign celloutsig_0_39z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_36z[5]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | in_data[14]) & in_data[92]);
  assign celloutsig_1_13z = ~((celloutsig_1_11z | celloutsig_1_11z) & celloutsig_1_10z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_9z[1] | celloutsig_1_4z[0]) & celloutsig_1_4z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[1] | celloutsig_0_5z) & celloutsig_0_8z[14]);
  assign celloutsig_0_19z = ~((celloutsig_0_3z[1] | celloutsig_0_18z[1]) & celloutsig_0_7z);
  assign celloutsig_0_23z = ~((celloutsig_0_20z | celloutsig_0_22z[4]) & celloutsig_0_21z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] | celloutsig_0_1z) & (in_data[57] | celloutsig_0_2z));
  assign celloutsig_0_7z = ~((in_data[48] | celloutsig_0_6z[10]) & (in_data[32] | celloutsig_0_6z[14]));
  assign celloutsig_0_24z = ~((celloutsig_0_18z[1] | celloutsig_0_20z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_56z = celloutsig_0_26z | celloutsig_0_25z;
  assign celloutsig_1_15z = celloutsig_1_10z[1] | celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_8z[12] | celloutsig_0_12z[2];
  assign celloutsig_0_44z = celloutsig_0_2z ^ celloutsig_0_17z[20];
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] + celloutsig_1_0z[3:1];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { in_data[41:36], celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_23z };
  reg [7:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _22_ <= 8'h00;
    else _22_ <= { celloutsig_0_14z[2:1], celloutsig_0_73z, celloutsig_0_68z, celloutsig_0_3z[1], celloutsig_0_1z };
  assign out_data[39:32] = _22_;
  reg [9:0] _23_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _23_ <= 10'h000;
    else _23_ <= { celloutsig_0_6z[9], celloutsig_0_6z[13], celloutsig_0_6z[13], celloutsig_0_6z[14], celloutsig_0_6z[11:10], celloutsig_0_6z[3], celloutsig_0_6z[14], celloutsig_0_6z[11:10] };
  assign { _02_[9:5], _00_, _02_[3:0] } = _23_;
  assign celloutsig_0_68z = { celloutsig_0_59z[1:0], celloutsig_0_44z } & celloutsig_0_40z;
  assign celloutsig_0_8z = { celloutsig_0_6z[10:9], celloutsig_0_6z[13], celloutsig_0_6z[13], celloutsig_0_6z[14], celloutsig_0_6z[11:10], celloutsig_0_6z[3], celloutsig_0_6z[14], celloutsig_0_6z[11:10], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } & { in_data[44:30], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[18:14] >= in_data[13:9];
  assign celloutsig_0_73z = celloutsig_0_37z[19:9] >= { celloutsig_0_17z[8:4], celloutsig_0_17z[14], celloutsig_0_17z[2:1], celloutsig_0_65z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_1_12z = { celloutsig_1_0z[2:0], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_11z } >= celloutsig_1_7z[5:0];
  assign celloutsig_0_1z = in_data[61:58] >= in_data[81:78];
  assign celloutsig_0_2z = { in_data[14:4], celloutsig_0_0z } > { in_data[18:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_48z = { celloutsig_0_37z[8:1], celloutsig_0_42z, celloutsig_0_46z } && { _02_[5], celloutsig_0_24z, celloutsig_0_44z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_35z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } && { celloutsig_1_0z[3:2], celloutsig_1_1z };
  assign celloutsig_1_5z = ! { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_32z = celloutsig_0_25z & ~(celloutsig_0_2z);
  assign celloutsig_1_17z = celloutsig_1_9z[1] & ~(celloutsig_1_4z[2]);
  assign celloutsig_0_25z = celloutsig_0_3z[1] & ~(celloutsig_0_16z);
  assign celloutsig_0_3z = in_data[83:81] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_14z[3:1] % { 1'h1, celloutsig_0_4z, celloutsig_0_39z };
  assign celloutsig_0_27z = _02_[9:7] % { 1'h1, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_17z[23:17], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_31z } % { 1'h1, celloutsig_0_8z[13:5] };
  assign celloutsig_0_42z = { celloutsig_0_6z[13], celloutsig_0_6z[13], celloutsig_0_6z[14], celloutsig_0_6z[11], celloutsig_0_20z } % { 1'h1, _01_[2:1], celloutsig_0_35z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[175:167] % { 1'h1, in_data[133:126] };
  assign celloutsig_0_14z = { _02_[7:5], celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_10z[4:1] };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:0], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_13z } !== { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_30z = _02_[7:5] !== { celloutsig_0_27z[2], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_59z = ~ { in_data[46:45], celloutsig_0_44z };
  assign celloutsig_1_4z = ~ in_data[129:127];
  assign celloutsig_0_12z = ~ in_data[73:71];
  assign celloutsig_0_18z = ~ celloutsig_0_8z[7:5];
  assign celloutsig_0_22z = ~ { celloutsig_0_21z[1:0], celloutsig_0_12z };
  assign celloutsig_1_8z = celloutsig_1_1z[6:0] | celloutsig_1_1z[8:2];
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_16z = | { in_data[11:9], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_31z = | { celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_26z = celloutsig_0_25z & celloutsig_0_24z;
  assign celloutsig_0_28z = celloutsig_0_21z[4] & celloutsig_0_2z;
  assign celloutsig_0_37z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_1z, _02_[9:5], _00_, _02_[3:0] } >> { in_data[58:41], celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_20z };
  assign celloutsig_1_3z = { in_data[155:151], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> in_data[163:148];
  assign celloutsig_1_9z = celloutsig_1_0z >> { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_7z[7:2] >> celloutsig_1_3z[13:8];
  assign celloutsig_0_10z = { in_data[81:77], celloutsig_0_7z } >> { in_data[23:21], celloutsig_0_3z };
  assign celloutsig_0_21z = { _00_, _02_[3:0], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_2z } >> { _02_[6:5], _00_, _02_[3:0], celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_17z[13:7], celloutsig_0_14z } >>> { in_data[59:55], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_38z[7], celloutsig_0_42z, celloutsig_0_12z, celloutsig_0_7z } >>> { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_48z, celloutsig_0_39z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_75z = celloutsig_0_27z >>> { out_data[39:38], celloutsig_0_30z };
  assign celloutsig_1_0z = in_data[185:182] >>> in_data[180:177];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } >>> celloutsig_1_3z[14:7];
  assign celloutsig_0_35z = ~((celloutsig_0_17z[7] & celloutsig_0_20z) | celloutsig_0_9z);
  assign celloutsig_0_65z = ~((celloutsig_0_56z & celloutsig_0_19z) | (celloutsig_0_51z[5] & celloutsig_0_10z[4]));
  assign { celloutsig_0_6z[13], celloutsig_0_6z[14], celloutsig_0_6z[11:9], celloutsig_0_6z[3] } = ~ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_17z[14:4], celloutsig_0_17z[21:16], celloutsig_0_17z[2:0], celloutsig_0_17z[15], celloutsig_0_17z[25:22] } = ~ { celloutsig_0_13z, _02_[9:5], _00_, _02_[3:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, in_data[59:56] };
  assign _02_[4] = _00_;
  assign celloutsig_0_17z[3] = celloutsig_0_17z[14];
  assign { celloutsig_0_6z[12], celloutsig_0_6z[8:4], celloutsig_0_6z[2:0] } = { celloutsig_0_6z[14:13], celloutsig_0_6z[13], celloutsig_0_6z[14], celloutsig_0_6z[11:10], celloutsig_0_6z[14], celloutsig_0_6z[11:10] };
  assign { out_data[128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z };
endmodule
