# Research Resources for Superconducting Computing

## Architecture
- [SuperNPU: An Extremely Fast Neural Processing Unit Using Superconducting Logic Devices](https://microarch.org/micro53/papers/738300a058.pdf) (**MICRO '20**)
- [Temporal and SFQ pulse-streams encoding for area-efficient superconducting accelerators](https://dl.acm.org/doi/10.1145/3503222.3507765) (**ASPLOS '22**)
- [A Computational Temporal Logic for Superconducting Accelerators](https://dl.acm.org/doi/10.1145/3373376.3378517) (**ASPLOS '20**) ([code](https://github.com/UCSBarchlab/Superconducting-Temporal-Logic))
- [Superconducting Hyperdimensional Associative Memory Circuit for Scalable Machine Learning](https://ieeexplore.ieee.org/abstract/document/10113676) (**TASC '23**)
- [SRNoC: A Statically-Scheduled Circuit-Switched Superconducting Race Logic NoC](https://ieeexplore.ieee.org/abstract/document/9460541) (**IPDPS '21**)
- [An Area Efficient Superconducting Unary CNN Accelerator](https://ieeexplore.ieee.org/abstract/document/10129299) (**ISQED '23**)
- [A case for superconducting accelerators](https://dl.acm.org/doi/abs/10.1145/3310273.3321561?casa_token=bUQyUEHRnh8AAAAA:aBKCTUwZfusoqA1Cvxlj6po9xc9YpwOeUnyeDRt5xA_AQ_hfdwEQGfQL47v8bhlNodnaPK36B3yg) (**CF '19**)
- []() (** '**)

## Device
- [A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic](https://ieeexplore.ieee.org/document/8662351) (**ISSCC '19**)
- [Superconducting Shuttle-Flux Shift Register for Race Logic and Its Applications](https://ieeexplore.ieee.org/document/9913788) (**TCSI '22**)

Pull requests are welcome!
