{"vcs1":{"timestamp_begin":1680533246.084887899, "rt":1.09, "ut":0.27, "st":0.14}}
{"vcselab":{"timestamp_begin":1680533247.204458626, "rt":1.25, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680533248.477454695, "rt":0.79, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533245.805118194}
{"VCS_COMP_START_TIME": 1680533245.805118194}
{"VCS_COMP_END_TIME": 1680533249.990351131}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340088}}
{"stitch_vcselab": {"peak_mem": 239012}}
