--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Timer.twx Timer.ncd -o Timer.twr Timer.pcf -ucf Timer.ucf

Design file:              Timer.ncd
Physical constraint file: Timer.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    3.833(R)|   -0.742(R)|gclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock gclk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
alarm        |    8.595(R)|gclk_BUFGP        |   0.000|
seg_bin_m0<0>|    8.699(R)|gclk_BUFGP        |   0.000|
seg_bin_m0<1>|    9.853(R)|gclk_BUFGP        |   0.000|
seg_bin_m0<2>|   10.054(R)|gclk_BUFGP        |   0.000|
seg_bin_m0<3>|    9.769(R)|gclk_BUFGP        |   0.000|
seg_bin_m1<0>|    9.882(R)|gclk_BUFGP        |   0.000|
seg_bin_m1<1>|   10.152(R)|gclk_BUFGP        |   0.000|
seg_bin_m1<2>|    9.861(R)|gclk_BUFGP        |   0.000|
seg_bin_s0<0>|    9.557(R)|gclk_BUFGP        |   0.000|
seg_bin_s0<1>|    9.413(R)|gclk_BUFGP        |   0.000|
seg_bin_s0<2>|    9.609(R)|gclk_BUFGP        |   0.000|
seg_bin_s0<3>|    9.869(R)|gclk_BUFGP        |   0.000|
seg_bin_s1<0>|    9.867(R)|gclk_BUFGP        |   0.000|
seg_bin_s1<1>|   10.123(R)|gclk_BUFGP        |   0.000|
seg_bin_s1<2>|    9.962(R)|gclk_BUFGP        |   0.000|
seg_bin_s1<3>|   10.146(R)|gclk_BUFGP        |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gclk           |    6.297|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 12 09:33:05 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 321 MB



