

================================================================
== Vitis HLS Report for 'processImage_Pipeline_Initialize2x16'
================================================================
* Date:           Wed Sep  4 13:42:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialize2x  |      320|      320|         1|          1|          1|   320|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../source/haar.cpp:2952]   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%store_ln2952 = store i9 0, i9 %x" [../source/haar.cpp:2952]   --->   Operation 5 'store' 'store_ln2952' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45.15"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_13 = load i9 %x" [../source/haar.cpp:3007]   --->   Operation 7 'load' 'x_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.11ns)   --->   "%icmp_ln3007 = icmp_eq  i9 %x_13, i9 320" [../source/haar.cpp:3007]   --->   Operation 8 'icmp' 'icmp_ln3007' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.11ns)   --->   "%add_ln3007 = add i9 %x_13, i9 1" [../source/haar.cpp:3007]   --->   Operation 9 'add' 'add_ln3007' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln3007 = br i1 %icmp_ln3007, void %for.inc45.15.split, void %for.inc45.16.preheader.exitStub" [../source/haar.cpp:3007]   --->   Operation 10 'br' 'br_ln3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln3007 = zext i9 %x_13" [../source/haar.cpp:3007]   --->   Operation 11 'zext' 'zext_ln3007' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln2952 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2952]   --->   Operation 12 'specpipeline' 'specpipeline_ln2952' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2952 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320" [../source/haar.cpp:2952]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln2952' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln3007 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../source/haar.cpp:3007]   --->   Operation 14 'specloopname' 'specloopname_ln3007' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_15_addr = getelementptr i8 %L_15, i64 0, i64 %zext_ln3007" [../source/haar.cpp:3008]   --->   Operation 15 'getelementptr' 'L_15_addr' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln3008 = store i8 0, i9 %L_15_addr" [../source/haar.cpp:3008]   --->   Operation 16 'store' 'store_ln3008' <Predicate = (!icmp_ln3007)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln2952 = store i9 %add_ln3007, i9 %x" [../source/haar.cpp:2952]   --->   Operation 17 'store' 'store_ln2952' <Predicate = (!icmp_ln3007)> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln3007 = br void %for.inc45.15" [../source/haar.cpp:3007]   --->   Operation 18 'br' 'br_ln3007' <Predicate = (!icmp_ln3007)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln3007)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.986ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln2952', ../source/haar.cpp:2952) of constant 0 on local variable 'x', ../source/haar.cpp:2952 [3]  (1.610 ns)
	'load' operation 9 bit ('x', ../source/haar.cpp:3007) on local variable 'x', ../source/haar.cpp:2952 [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln3007', ../source/haar.cpp:3007) [7]  (2.119 ns)
	'store' operation 0 bit ('store_ln3008', ../source/haar.cpp:3008) of constant 0 on array 'L_15' [16]  (3.257 ns)
	blocking operation 8.88178e-16 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
