============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:49:07 pm
  Module:                 es_naive_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                Type       Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)               launch                                    0 R 
TOP
  stoch2bin
    countval_reg[1]/CLK                               0             0 R 
    countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
    drc_bufs180/A                                          +0     115   
    drc_bufs180/Y         BUFX2             3 16.6   22   +48     162 F 
    g133/A                                                 +0     162   
    g133/YC               HAX1              1  3.4   20   +54     217 F 
    g129/B                                                 +0     217   
    g129/YC               HAX1              1  3.4   20   +50     267 F 
    g125/B                                                 +0     267   
    g125/YC               HAX1              1  3.4   20   +50     317 F 
    g121/B                                                 +0     317   
    g121/YC               HAX1              1  3.4   20   +50     368 F 
    g117/B                                                 +0     368   
    g117/YC               HAX1              1  1.8   15   +47     414 F 
    g3/B                                                   +0     414   
    g3/Y                  AND2X1            1  5.0   25   +50     464 F 
    g192/A                                                 +0     464   
    g192/Y                XOR2X1            1  2.0   42   +34     498 R 
    countval_reg[6]/D     DFFSR                            +0     498   
    countval_reg[6]/CLK   setup                       0   +84     583 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)               capture                                5000 R 
                          uncertainty                     -50    4950 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4367ps 
Start-point  : TOP/stoch2bin/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[6]/D
