@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: MT531 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Found signal identified as System clock which controls 96 sequential elements including operands_c\[3\][7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Found inferred clock fc|clock which controls 139 sequential elements including result[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
