 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Elevador_3pisos                     Date: 10-23-2022,  2:31AM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
12 /72  ( 17%) 37  /360  ( 10%) 22 /216 ( 10%)   12 /72  ( 17%) 17 /34  ( 50%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18       10/54       22/90       3/ 9
FB2           3/18        4/54        6/90       7/ 9
FB3           3/18        4/54        7/90       3/ 9
FB4           1/18        4/54        2/90       4/ 7
             -----       -----       -----      -----    
             12/72       22/216      37/360     17/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    13      28
Output        :    9           9    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     17          17

** Power Data **

There are 12 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Elevador_3pisos.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
display<4>          2     4     FB1_2   1    I/O     O       STD  FAST RESET
display<5>          2     4     FB1_8   4    I/O     O       STD  FAST RESET
mup                 2     4     FB2_2   35   I/O     O       STD  FAST RESET
display<2>          2     4     FB2_6   37   I/O     O       STD  FAST RESET
mdw                 2     4     FB2_15  43   I/O     O       STD  FAST RESET
display<6>          3     4     FB3_2   11   I/O     O       STD  FAST RESET
display<1>          2     4     FB3_9   14   I/O     O       STD  FAST RESET
display<3>          2     4     FB3_15  20   I/O     O       STD  FAST RESET
display<0>          2     4     FB4_2   25   I/O     O       STD  FAST RESET

** 3 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
state_FSM_FFd3      5     8     FB1_16  STD  RESET
state_FSM_FFd1      6     10    FB1_17  STD  RESET
state_FSM_FFd2      7     9     FB1_18  STD  RESET

** 8 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_9   5~   GCK/I/O GCK
p2                  FB2_5   36   I/O     I
f2                  FB2_9   39   GSR/I/O I
f3                  FB2_11  40   GTS/I/O I
p3                  FB2_14  42   GTS/I/O I
p1                  FB4_11  28   I/O     I
reset               FB4_14  29   I/O     I
f1                  FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB1_1         (b)     (b)
display<4>            2       0     0   3     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
display<5>            2       0     0   3     FB1_8   4     I/O     O
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
state_FSM_FFd3        5       0     0   0     FB1_16        (b)     (b)
state_FSM_FFd1        6       1<-   0   0     FB1_17  9     I/O     (b)
state_FSM_FFd2        7       3<- /\1   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: f1                 5: p2                 8: state_FSM_FFd1 
  2: f2                 6: p3                 9: state_FSM_FFd2 
  3: f3                 7: reset             10: state_FSM_FFd3 
  4: p1               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
display<4>           ......XXXX.............................. 4
display<5>           ......XXXX.............................. 4
state_FSM_FFd3       ..XXXXXXXX.............................. 8
state_FSM_FFd1       XXXXXXXXXX.............................. 10
state_FSM_FFd2       .XXXXXXXXX.............................. 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
mup                   2       0     0   3     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
display<2>            2       0     0   3     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
mdw                   2       0     0   3     FB2_15  43    I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: reset              3: state_FSM_FFd2     4: state_FSM_FFd3 
  2: state_FSM_FFd1   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
mup                  XXXX.................................... 4
display<2>           XXXX.................................... 4
mdw                  XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
display<6>            3       0     0   2     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
display<1>            2       0     0   3     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
display<3>            2       0     0   3     FB3_15  20    I/O     O
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: reset              3: state_FSM_FFd2     4: state_FSM_FFd3 
  2: state_FSM_FFd1   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
display<6>           XXXX.................................... 4
display<1>           XXXX.................................... 4
display<3>           XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
display<0>            2       0     0   3     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     I
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: reset              3: state_FSM_FFd2     4: state_FSM_FFd3 
  2: state_FSM_FFd1   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
display<0>           XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********



FDCPE_display0: FDCPE port map (display(0),display_D(0),clk,'0','0');
display_D(0) <= ((reset)
	OR (NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND NOT state_FSM_FFd1));

FDCPE_display1: FDCPE port map (display(1),display_D(1),clk,'0','0');
display_D(1) <= ((NOT reset AND state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (NOT reset AND NOT state_FSM_FFd3 AND state_FSM_FFd2 AND 
	NOT state_FSM_FFd1));

FDCPE_display2: FDCPE port map (display(2),display_D(2),clk,'0','0');
display_D(2) <= ((NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2)
	OR (NOT reset AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	state_FSM_FFd1));

FDCPE_display3: FDCPE port map (display(3),display_D(3),clk,'0','0');
display_D(3) <= ((NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2)
	OR (NOT reset AND NOT state_FSM_FFd3 AND state_FSM_FFd1));

FDCPE_display4: FDCPE port map (display(4),display_D(4),clk,'0','0');
display_D(4) <= ((NOT reset AND state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (NOT reset AND state_FSM_FFd2 AND NOT state_FSM_FFd1));

FDCPE_display5: FDCPE port map (display(5),display_D(5),clk,'0','0');
display_D(5) <= ((NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2 AND 
	state_FSM_FFd1)
	OR (NOT reset AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	state_FSM_FFd1));

FDCPE_display6: FDCPE port map (display(6),display_D(6),clk,'0','0');
display_D(6) <= ((reset)
	OR (NOT state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND state_FSM_FFd1));

FDCPE_mdw: FDCPE port map (mdw,mdw_D,clk,'0','0');
mdw_D <= ((NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2 AND 
	state_FSM_FFd1)
	OR (NOT reset AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	state_FSM_FFd1));

FDCPE_mup: FDCPE port map (mup,mup_D,clk,'0','0');
mup_D <= ((NOT reset AND state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (NOT reset AND NOT state_FSM_FFd3 AND state_FSM_FFd2 AND 
	NOT state_FSM_FFd1));

FTCPE_state_FSM_FFd1: FTCPE port map (state_FSM_FFd1,state_FSM_FFd1_T,clk,'0','0');
state_FSM_FFd1_T <= ((NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2 AND 
	NOT state_FSM_FFd1 AND NOT p2 AND p3 AND NOT p1)
	OR (reset AND state_FSM_FFd1)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND state_FSM_FFd1 AND 
	f2)
	OR (NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND state_FSM_FFd1 AND 
	f1)
	OR (f3 AND NOT reset AND NOT state_FSM_FFd3 AND state_FSM_FFd2 AND 
	NOT state_FSM_FFd1)
	OR (NOT reset AND state_FSM_FFd3 AND state_FSM_FFd2 AND 
	NOT state_FSM_FFd1 AND NOT p2 AND NOT p3 AND p1));

FTCPE_state_FSM_FFd2: FTCPE port map (state_FSM_FFd2,state_FSM_FFd2_T,clk,'0','0');
state_FSM_FFd2_T <= ((state_FSM_FFd3 AND state_FSM_FFd2 AND NOT state_FSM_FFd1 AND 
	NOT p2 AND p3 AND NOT p1)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND NOT state_FSM_FFd1 AND 
	NOT p2 AND NOT p3 AND p1)
	OR (NOT reset AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	NOT state_FSM_FFd1 AND NOT p2 AND p3 AND NOT p1)
	OR (reset AND state_FSM_FFd2)
	OR (f3 AND NOT reset AND state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	state_FSM_FFd1)
	OR (NOT reset AND state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	NOT state_FSM_FFd1 AND f2)
	OR (NOT state_FSM_FFd3 AND state_FSM_FFd2 AND state_FSM_FFd1 AND 
	NOT p2 AND NOT p3 AND p1));

FTCPE_state_FSM_FFd3: FTCPE port map (state_FSM_FFd3,state_FSM_FFd3_T,clk,'0','0');
state_FSM_FFd3_T <= ((reset AND state_FSM_FFd3)
	OR (f3 AND state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	state_FSM_FFd1)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND NOT state_FSM_FFd1 AND 
	NOT p2 AND NOT p3 AND p1)
	OR (NOT reset AND NOT state_FSM_FFd3 AND state_FSM_FFd2 AND 
	state_FSM_FFd1 AND p2 AND NOT p3 AND NOT p1)
	OR (NOT reset AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	NOT state_FSM_FFd1 AND p2 AND NOT p3 AND NOT p1));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 display<4>                       23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 display<0>                    
  4 display<5>                       26 KPR                           
  5 clk                              27 KPR                           
  6 KPR                              28 p1                            
  7 KPR                              29 reset                         
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 display<6>                       33 KPR                           
 12 KPR                              34 f1                            
 13 KPR                              35 mup                           
 14 display<1>                       36 p2                            
 15 TDI                              37 display<2>                    
 16 TMS                              38 KPR                           
 17 TCK                              39 f2                            
 18 KPR                              40 f3                            
 19 KPR                              41 VCC                           
 20 display<3>                       42 p3                            
 21 VCC                              43 mdw                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
