
ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009654  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08009854  08009854  0000a854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099bc  080099bc  0000b1a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080099bc  080099bc  0000a9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099c4  080099c4  0000b1a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099c4  080099c4  0000a9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099c8  080099c8  0000a9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080099cc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000060  08009a2c  0000b060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000100  08009acc  0000b100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005e14  200001a0  08009b6c  0000b1a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20005fb4  08009b6c  0000bfb4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002e95d  00000000  00000000  0000b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006450  00000000  00000000  00039b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002270  00000000  00000000  0003ff80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a9b  00000000  00000000  000421f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00030fd3  00000000  00000000  00043c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002e390  00000000  00000000  00074c5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011a771  00000000  00000000  000a2fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001bd75f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009244  00000000  00000000  001bd7a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004a  00000000  00000000  001c69e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a0 	.word	0x200001a0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800983c 	.word	0x0800983c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a4 	.word	0x200001a4
 800023c:	0800983c 	.word	0x0800983c

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b988 	b.w	8000568 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	468e      	mov	lr, r1
 8000278:	4604      	mov	r4, r0
 800027a:	4688      	mov	r8, r1
 800027c:	2b00      	cmp	r3, #0
 800027e:	d14a      	bne.n	8000316 <__udivmoddi4+0xa6>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d962      	bls.n	800034c <__udivmoddi4+0xdc>
 8000286:	fab2 f682 	clz	r6, r2
 800028a:	b14e      	cbz	r6, 80002a0 <__udivmoddi4+0x30>
 800028c:	f1c6 0320 	rsb	r3, r6, #32
 8000290:	fa01 f806 	lsl.w	r8, r1, r6
 8000294:	fa20 f303 	lsr.w	r3, r0, r3
 8000298:	40b7      	lsls	r7, r6
 800029a:	ea43 0808 	orr.w	r8, r3, r8
 800029e:	40b4      	lsls	r4, r6
 80002a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a4:	fa1f fc87 	uxth.w	ip, r7
 80002a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ac:	0c23      	lsrs	r3, r4, #16
 80002ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80002b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002b6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x62>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002c4:	f080 80ea 	bcs.w	800049c <__udivmoddi4+0x22c>
 80002c8:	429a      	cmp	r2, r3
 80002ca:	f240 80e7 	bls.w	800049c <__udivmoddi4+0x22c>
 80002ce:	3902      	subs	r1, #2
 80002d0:	443b      	add	r3, r7
 80002d2:	1a9a      	subs	r2, r3, r2
 80002d4:	b2a3      	uxth	r3, r4
 80002d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002da:	fb0e 2210 	mls	r2, lr, r0, r2
 80002de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002e6:	459c      	cmp	ip, r3
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0x8e>
 80002ea:	18fb      	adds	r3, r7, r3
 80002ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f0:	f080 80d6 	bcs.w	80004a0 <__udivmoddi4+0x230>
 80002f4:	459c      	cmp	ip, r3
 80002f6:	f240 80d3 	bls.w	80004a0 <__udivmoddi4+0x230>
 80002fa:	443b      	add	r3, r7
 80002fc:	3802      	subs	r0, #2
 80002fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000302:	eba3 030c 	sub.w	r3, r3, ip
 8000306:	2100      	movs	r1, #0
 8000308:	b11d      	cbz	r5, 8000312 <__udivmoddi4+0xa2>
 800030a:	40f3      	lsrs	r3, r6
 800030c:	2200      	movs	r2, #0
 800030e:	e9c5 3200 	strd	r3, r2, [r5]
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	428b      	cmp	r3, r1
 8000318:	d905      	bls.n	8000326 <__udivmoddi4+0xb6>
 800031a:	b10d      	cbz	r5, 8000320 <__udivmoddi4+0xb0>
 800031c:	e9c5 0100 	strd	r0, r1, [r5]
 8000320:	2100      	movs	r1, #0
 8000322:	4608      	mov	r0, r1
 8000324:	e7f5      	b.n	8000312 <__udivmoddi4+0xa2>
 8000326:	fab3 f183 	clz	r1, r3
 800032a:	2900      	cmp	r1, #0
 800032c:	d146      	bne.n	80003bc <__udivmoddi4+0x14c>
 800032e:	4573      	cmp	r3, lr
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0xc8>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 8105 	bhi.w	8000542 <__udivmoddi4+0x2d2>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb6e 0203 	sbc.w	r2, lr, r3
 800033e:	2001      	movs	r0, #1
 8000340:	4690      	mov	r8, r2
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0e5      	beq.n	8000312 <__udivmoddi4+0xa2>
 8000346:	e9c5 4800 	strd	r4, r8, [r5]
 800034a:	e7e2      	b.n	8000312 <__udivmoddi4+0xa2>
 800034c:	2a00      	cmp	r2, #0
 800034e:	f000 8090 	beq.w	8000472 <__udivmoddi4+0x202>
 8000352:	fab2 f682 	clz	r6, r2
 8000356:	2e00      	cmp	r6, #0
 8000358:	f040 80a4 	bne.w	80004a4 <__udivmoddi4+0x234>
 800035c:	1a8a      	subs	r2, r1, r2
 800035e:	0c03      	lsrs	r3, r0, #16
 8000360:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000364:	b280      	uxth	r0, r0
 8000366:	b2bc      	uxth	r4, r7
 8000368:	2101      	movs	r1, #1
 800036a:	fbb2 fcfe 	udiv	ip, r2, lr
 800036e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000372:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000376:	fb04 f20c 	mul.w	r2, r4, ip
 800037a:	429a      	cmp	r2, r3
 800037c:	d907      	bls.n	800038e <__udivmoddi4+0x11e>
 800037e:	18fb      	adds	r3, r7, r3
 8000380:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x11c>
 8000386:	429a      	cmp	r2, r3
 8000388:	f200 80e0 	bhi.w	800054c <__udivmoddi4+0x2dc>
 800038c:	46c4      	mov	ip, r8
 800038e:	1a9b      	subs	r3, r3, r2
 8000390:	fbb3 f2fe 	udiv	r2, r3, lr
 8000394:	fb0e 3312 	mls	r3, lr, r2, r3
 8000398:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800039c:	fb02 f404 	mul.w	r4, r2, r4
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0x144>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x142>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f200 80ca 	bhi.w	8000546 <__udivmoddi4+0x2d6>
 80003b2:	4602      	mov	r2, r0
 80003b4:	1b1b      	subs	r3, r3, r4
 80003b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ba:	e7a5      	b.n	8000308 <__udivmoddi4+0x98>
 80003bc:	f1c1 0620 	rsb	r6, r1, #32
 80003c0:	408b      	lsls	r3, r1
 80003c2:	fa22 f706 	lsr.w	r7, r2, r6
 80003c6:	431f      	orrs	r7, r3
 80003c8:	fa0e f401 	lsl.w	r4, lr, r1
 80003cc:	fa20 f306 	lsr.w	r3, r0, r6
 80003d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d8:	4323      	orrs	r3, r4
 80003da:	fa00 f801 	lsl.w	r8, r0, r1
 80003de:	fa1f fc87 	uxth.w	ip, r7
 80003e2:	fbbe f0f9 	udiv	r0, lr, r9
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	fa02 f201 	lsl.w	r2, r2, r1
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x1a0>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8000402:	f080 809c 	bcs.w	800053e <__udivmoddi4+0x2ce>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f240 8099 	bls.w	800053e <__udivmoddi4+0x2ce>
 800040c:	3802      	subs	r0, #2
 800040e:	443c      	add	r4, r7
 8000410:	eba4 040e 	sub.w	r4, r4, lr
 8000414:	fa1f fe83 	uxth.w	lr, r3
 8000418:	fbb4 f3f9 	udiv	r3, r4, r9
 800041c:	fb09 4413 	mls	r4, r9, r3, r4
 8000420:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000424:	fb03 fc0c 	mul.w	ip, r3, ip
 8000428:	45a4      	cmp	ip, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x1ce>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000432:	f080 8082 	bcs.w	800053a <__udivmoddi4+0x2ca>
 8000436:	45a4      	cmp	ip, r4
 8000438:	d97f      	bls.n	800053a <__udivmoddi4+0x2ca>
 800043a:	3b02      	subs	r3, #2
 800043c:	443c      	add	r4, r7
 800043e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000442:	eba4 040c 	sub.w	r4, r4, ip
 8000446:	fba0 ec02 	umull	lr, ip, r0, r2
 800044a:	4564      	cmp	r4, ip
 800044c:	4673      	mov	r3, lr
 800044e:	46e1      	mov	r9, ip
 8000450:	d362      	bcc.n	8000518 <__udivmoddi4+0x2a8>
 8000452:	d05f      	beq.n	8000514 <__udivmoddi4+0x2a4>
 8000454:	b15d      	cbz	r5, 800046e <__udivmoddi4+0x1fe>
 8000456:	ebb8 0203 	subs.w	r2, r8, r3
 800045a:	eb64 0409 	sbc.w	r4, r4, r9
 800045e:	fa04 f606 	lsl.w	r6, r4, r6
 8000462:	fa22 f301 	lsr.w	r3, r2, r1
 8000466:	431e      	orrs	r6, r3
 8000468:	40cc      	lsrs	r4, r1
 800046a:	e9c5 6400 	strd	r6, r4, [r5]
 800046e:	2100      	movs	r1, #0
 8000470:	e74f      	b.n	8000312 <__udivmoddi4+0xa2>
 8000472:	fbb1 fcf2 	udiv	ip, r1, r2
 8000476:	0c01      	lsrs	r1, r0, #16
 8000478:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800047c:	b280      	uxth	r0, r0
 800047e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000482:	463b      	mov	r3, r7
 8000484:	4638      	mov	r0, r7
 8000486:	463c      	mov	r4, r7
 8000488:	46b8      	mov	r8, r7
 800048a:	46be      	mov	lr, r7
 800048c:	2620      	movs	r6, #32
 800048e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000492:	eba2 0208 	sub.w	r2, r2, r8
 8000496:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800049a:	e766      	b.n	800036a <__udivmoddi4+0xfa>
 800049c:	4601      	mov	r1, r0
 800049e:	e718      	b.n	80002d2 <__udivmoddi4+0x62>
 80004a0:	4610      	mov	r0, r2
 80004a2:	e72c      	b.n	80002fe <__udivmoddi4+0x8e>
 80004a4:	f1c6 0220 	rsb	r2, r6, #32
 80004a8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ac:	40b7      	lsls	r7, r6
 80004ae:	40b1      	lsls	r1, r6
 80004b0:	fa20 f202 	lsr.w	r2, r0, r2
 80004b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b8:	430a      	orrs	r2, r1
 80004ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80004be:	b2bc      	uxth	r4, r7
 80004c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004c4:	0c11      	lsrs	r1, r2, #16
 80004c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ca:	fb08 f904 	mul.w	r9, r8, r4
 80004ce:	40b0      	lsls	r0, r6
 80004d0:	4589      	cmp	r9, r1
 80004d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004d6:	b280      	uxth	r0, r0
 80004d8:	d93e      	bls.n	8000558 <__udivmoddi4+0x2e8>
 80004da:	1879      	adds	r1, r7, r1
 80004dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004e0:	d201      	bcs.n	80004e6 <__udivmoddi4+0x276>
 80004e2:	4589      	cmp	r9, r1
 80004e4:	d81f      	bhi.n	8000526 <__udivmoddi4+0x2b6>
 80004e6:	eba1 0109 	sub.w	r1, r1, r9
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004f6:	b292      	uxth	r2, r2
 80004f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004fc:	4542      	cmp	r2, r8
 80004fe:	d229      	bcs.n	8000554 <__udivmoddi4+0x2e4>
 8000500:	18ba      	adds	r2, r7, r2
 8000502:	f109 31ff 	add.w	r1, r9, #4294967295
 8000506:	d2c4      	bcs.n	8000492 <__udivmoddi4+0x222>
 8000508:	4542      	cmp	r2, r8
 800050a:	d2c2      	bcs.n	8000492 <__udivmoddi4+0x222>
 800050c:	f1a9 0102 	sub.w	r1, r9, #2
 8000510:	443a      	add	r2, r7
 8000512:	e7be      	b.n	8000492 <__udivmoddi4+0x222>
 8000514:	45f0      	cmp	r8, lr
 8000516:	d29d      	bcs.n	8000454 <__udivmoddi4+0x1e4>
 8000518:	ebbe 0302 	subs.w	r3, lr, r2
 800051c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000520:	3801      	subs	r0, #1
 8000522:	46e1      	mov	r9, ip
 8000524:	e796      	b.n	8000454 <__udivmoddi4+0x1e4>
 8000526:	eba7 0909 	sub.w	r9, r7, r9
 800052a:	4449      	add	r1, r9
 800052c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000530:	fbb1 f9fe 	udiv	r9, r1, lr
 8000534:	fb09 f804 	mul.w	r8, r9, r4
 8000538:	e7db      	b.n	80004f2 <__udivmoddi4+0x282>
 800053a:	4673      	mov	r3, lr
 800053c:	e77f      	b.n	800043e <__udivmoddi4+0x1ce>
 800053e:	4650      	mov	r0, sl
 8000540:	e766      	b.n	8000410 <__udivmoddi4+0x1a0>
 8000542:	4608      	mov	r0, r1
 8000544:	e6fd      	b.n	8000342 <__udivmoddi4+0xd2>
 8000546:	443b      	add	r3, r7
 8000548:	3a02      	subs	r2, #2
 800054a:	e733      	b.n	80003b4 <__udivmoddi4+0x144>
 800054c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000550:	443b      	add	r3, r7
 8000552:	e71c      	b.n	800038e <__udivmoddi4+0x11e>
 8000554:	4649      	mov	r1, r9
 8000556:	e79c      	b.n	8000492 <__udivmoddi4+0x222>
 8000558:	eba1 0109 	sub.w	r1, r1, r9
 800055c:	46c4      	mov	ip, r8
 800055e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000562:	fb09 f804 	mul.w	r8, r9, r4
 8000566:	e7c4      	b.n	80004f2 <__udivmoddi4+0x282>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000572:	4b26      	ldr	r3, [pc, #152]	@ (800060c <_DoInit+0xa0>)
 8000574:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000576:	22a8      	movs	r2, #168	@ 0xa8
 8000578:	2100      	movs	r1, #0
 800057a:	6838      	ldr	r0, [r7, #0]
 800057c:	f009 f86e 	bl	800965c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	2203      	movs	r2, #3
 8000584:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	2203      	movs	r2, #3
 800058a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	4a20      	ldr	r2, [pc, #128]	@ (8000610 <_DoInit+0xa4>)
 8000590:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	4a1f      	ldr	r2, [pc, #124]	@ (8000614 <_DoInit+0xa8>)
 8000596:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800059e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	2200      	movs	r2, #0
 80005a4:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	2200      	movs	r2, #0
 80005aa:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	2200      	movs	r2, #0
 80005b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	4a16      	ldr	r2, [pc, #88]	@ (8000610 <_DoInit+0xa4>)
 80005b6:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	4a17      	ldr	r2, [pc, #92]	@ (8000618 <_DoInit+0xac>)
 80005bc:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	2210      	movs	r2, #16
 80005c2:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	2200      	movs	r2, #0
 80005c8:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	2200      	movs	r2, #0
 80005ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	2200      	movs	r2, #0
 80005d4:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80005d6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80005da:	2300      	movs	r3, #0
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	e00c      	b.n	80005fa <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f1c3 030f 	rsb	r3, r3, #15
 80005e6:	4a0d      	ldr	r2, [pc, #52]	@ (800061c <_DoInit+0xb0>)
 80005e8:	5cd1      	ldrb	r1, [r2, r3]
 80005ea:	683a      	ldr	r2, [r7, #0]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4413      	add	r3, r2
 80005f0:	460a      	mov	r2, r1
 80005f2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	3301      	adds	r3, #1
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2b0f      	cmp	r3, #15
 80005fe:	d9ef      	bls.n	80005e0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000600:	f3bf 8f5f 	dmb	sy
}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	200001bc 	.word	0x200001bc
 8000610:	08009854 	.word	0x08009854
 8000614:	20000264 	.word	0x20000264
 8000618:	20000664 	.word	0x20000664
 800061c:	0800995c 	.word	0x0800995c

08000620 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	@ 0x28
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800062c:	2300      	movs	r3, #0
 800062e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	691b      	ldr	r3, [r3, #16]
 800063a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800063c:	69ba      	ldr	r2, [r7, #24]
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	429a      	cmp	r2, r3
 8000642:	d905      	bls.n	8000650 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8000644:	69ba      	ldr	r2, [r7, #24]
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	3b01      	subs	r3, #1
 800064c:	627b      	str	r3, [r7, #36]	@ 0x24
 800064e:	e007      	b.n	8000660 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	69b9      	ldr	r1, [r7, #24]
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	1acb      	subs	r3, r1, r3
 800065a:	4413      	add	r3, r2
 800065c:	3b01      	subs	r3, #1
 800065e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	689a      	ldr	r2, [r3, #8]
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	1ad3      	subs	r3, r2, r3
 8000668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800066a:	4293      	cmp	r3, r2
 800066c:	bf28      	it	cs
 800066e:	4613      	movcs	r3, r2
 8000670:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4293      	cmp	r3, r2
 8000678:	bf28      	it	cs
 800067a:	4613      	movcs	r3, r2
 800067c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	69fb      	ldr	r3, [r7, #28]
 8000684:	4413      	add	r3, r2
 8000686:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800068a:	68b9      	ldr	r1, [r7, #8]
 800068c:	6978      	ldr	r0, [r7, #20]
 800068e:	f009 f871 	bl	8009774 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000692:	6a3a      	ldr	r2, [r7, #32]
 8000694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000696:	4413      	add	r3, r2
 8000698:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800069e:	4413      	add	r3, r2
 80006a0:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80006aa:	69fa      	ldr	r2, [r7, #28]
 80006ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ae:	4413      	add	r3, r2
 80006b0:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	689b      	ldr	r3, [r3, #8]
 80006b6:	69fa      	ldr	r2, [r7, #28]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d101      	bne.n	80006c0 <_WriteBlocking+0xa0>
      WrOff = 0u;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80006c0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	69fa      	ldr	r2, [r7, #28]
 80006c8:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d1b2      	bne.n	8000636 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80006d0:	6a3b      	ldr	r3, [r7, #32]
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3728      	adds	r7, #40	@ 0x28
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80006da:	b580      	push	{r7, lr}
 80006dc:	b088      	sub	sp, #32
 80006de:	af00      	add	r7, sp, #0
 80006e0:	60f8      	str	r0, [r7, #12]
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	689a      	ldr	r2, [r3, #8]
 80006f0:	69fb      	ldr	r3, [r7, #28]
 80006f2:	1ad3      	subs	r3, r2, r3
 80006f4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80006f6:	69ba      	ldr	r2, [r7, #24]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d911      	bls.n	8000722 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	685a      	ldr	r2, [r3, #4]
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	4413      	add	r3, r2
 8000706:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8000708:	687a      	ldr	r2, [r7, #4]
 800070a:	68b9      	ldr	r1, [r7, #8]
 800070c:	6938      	ldr	r0, [r7, #16]
 800070e:	f009 f831 	bl	8009774 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000712:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8000716:	69fa      	ldr	r2, [r7, #28]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	441a      	add	r2, r3
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8000720:	e01f      	b.n	8000762 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8000722:	69bb      	ldr	r3, [r7, #24]
 8000724:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	685a      	ldr	r2, [r3, #4]
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	4413      	add	r3, r2
 800072e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8000730:	697a      	ldr	r2, [r7, #20]
 8000732:	68b9      	ldr	r1, [r7, #8]
 8000734:	6938      	ldr	r0, [r7, #16]
 8000736:	f009 f81d 	bl	8009774 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	4413      	add	r3, r2
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	4619      	mov	r1, r3
 8000752:	6938      	ldr	r0, [r7, #16]
 8000754:	f009 f80e 	bl	8009774 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000758:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	697a      	ldr	r2, [r7, #20]
 8000760:	60da      	str	r2, [r3, #12]
}
 8000762:	bf00      	nop
 8000764:	3720      	adds	r7, #32
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800076a:	b480      	push	{r7}
 800076c:	b087      	sub	sp, #28
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	691b      	ldr	r3, [r3, #16]
 8000776:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	68db      	ldr	r3, [r3, #12]
 800077c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	429a      	cmp	r2, r3
 8000784:	d808      	bhi.n	8000798 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	689a      	ldr	r2, [r3, #8]
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	1ad2      	subs	r2, r2, r3
 800078e:	693b      	ldr	r3, [r7, #16]
 8000790:	4413      	add	r3, r2
 8000792:	3b01      	subs	r3, #1
 8000794:	617b      	str	r3, [r7, #20]
 8000796:	e004      	b.n	80007a2 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	3b01      	subs	r3, #1
 80007a0:	617b      	str	r3, [r7, #20]
  }
  return r;
 80007a2:	697b      	ldr	r3, [r7, #20]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	371c      	adds	r7, #28
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	1c5a      	adds	r2, r3, #1
 80007c4:	4613      	mov	r3, r2
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	4413      	add	r3, r2
 80007ca:	00db      	lsls	r3, r3, #3
 80007cc:	4a1f      	ldr	r2, [pc, #124]	@ (800084c <SEGGER_RTT_WriteNoLock+0x9c>)
 80007ce:	4413      	add	r3, r2
 80007d0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	695b      	ldr	r3, [r3, #20]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d029      	beq.n	800082e <SEGGER_RTT_WriteNoLock+0x7e>
 80007da:	2b02      	cmp	r3, #2
 80007dc:	d82e      	bhi.n	800083c <SEGGER_RTT_WriteNoLock+0x8c>
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <SEGGER_RTT_WriteNoLock+0x38>
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d013      	beq.n	800080e <SEGGER_RTT_WriteNoLock+0x5e>
 80007e6:	e029      	b.n	800083c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80007e8:	6978      	ldr	r0, [r7, #20]
 80007ea:	f7ff ffbe 	bl	800076a <_GetAvailWriteSpace>
 80007ee:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80007f0:	693a      	ldr	r2, [r7, #16]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d202      	bcs.n	80007fe <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80007fc:	e021      	b.n	8000842 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	69b9      	ldr	r1, [r7, #24]
 8000806:	6978      	ldr	r0, [r7, #20]
 8000808:	f7ff ff67 	bl	80006da <_WriteNoCheck>
    break;
 800080c:	e019      	b.n	8000842 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800080e:	6978      	ldr	r0, [r7, #20]
 8000810:	f7ff ffab 	bl	800076a <_GetAvailWriteSpace>
 8000814:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	693b      	ldr	r3, [r7, #16]
 800081a:	4293      	cmp	r3, r2
 800081c:	bf28      	it	cs
 800081e:	4613      	movcs	r3, r2
 8000820:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8000822:	69fa      	ldr	r2, [r7, #28]
 8000824:	69b9      	ldr	r1, [r7, #24]
 8000826:	6978      	ldr	r0, [r7, #20]
 8000828:	f7ff ff57 	bl	80006da <_WriteNoCheck>
    break;
 800082c:	e009      	b.n	8000842 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	69b9      	ldr	r1, [r7, #24]
 8000832:	6978      	ldr	r0, [r7, #20]
 8000834:	f7ff fef4 	bl	8000620 <_WriteBlocking>
 8000838:	61f8      	str	r0, [r7, #28]
    break;
 800083a:	e002      	b.n	8000842 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]
    break;
 8000840:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8000842:	69fb      	ldr	r3, [r7, #28]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3720      	adds	r7, #32
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200001bc 	.word	0x200001bc

08000850 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800085c:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <SEGGER_RTT_Write+0x48>)
 800085e:	61fb      	str	r3, [r7, #28]
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	b2db      	uxtb	r3, r3
 8000866:	2b53      	cmp	r3, #83	@ 0x53
 8000868:	d001      	beq.n	800086e <SEGGER_RTT_Write+0x1e>
 800086a:	f7ff fe7f 	bl	800056c <_DoInit>
  SEGGER_RTT_LOCK();
 800086e:	f3ef 8311 	mrs	r3, BASEPRI
 8000872:	f04f 0120 	mov.w	r1, #32
 8000876:	f381 8811 	msr	BASEPRI, r1
 800087a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	68b9      	ldr	r1, [r7, #8]
 8000880:	68f8      	ldr	r0, [r7, #12]
 8000882:	f7ff ff95 	bl	80007b0 <SEGGER_RTT_WriteNoLock>
 8000886:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800088e:	697b      	ldr	r3, [r7, #20]
}
 8000890:	4618      	mov	r0, r3
 8000892:	3720      	adds	r7, #32
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	200001bc 	.word	0x200001bc

0800089c <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	460b      	mov	r3, r1
 80008a6:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	1c5a      	adds	r2, r3, #1
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	d80e      	bhi.n	80008d8 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	4413      	add	r3, r2
 80008c2:	78fa      	ldrb	r2, [r7, #3]
 80008c4:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	68db      	ldr	r3, [r3, #12]
 80008d2:	1c5a      	adds	r2, r3, #1
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	689a      	ldr	r2, [r3, #8]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d115      	bne.n	8000910 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	6918      	ldr	r0, [r3, #16]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6819      	ldr	r1, [r3, #0]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	461a      	mov	r2, r3
 80008f2:	f7ff ffad 	bl	8000850 <SEGGER_RTT_Write>
 80008f6:	4602      	mov	r2, r0
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	689b      	ldr	r3, [r3, #8]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d004      	beq.n	800090a <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	f04f 32ff 	mov.w	r2, #4294967295
 8000906:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8000908:	e002      	b.n	8000910 <_StoreChar+0x74>
      p->Cnt = 0u;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
}
 8000910:	bf00      	nop
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	@ 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
 8000924:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800092a:	2301      	movs	r3, #1
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800092e:	2301      	movs	r3, #1
 8000930:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000932:	e007      	b.n	8000944 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8000934:	6a3a      	ldr	r2, [r7, #32]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	fbb2 f3f3 	udiv	r3, r2, r3
 800093c:	623b      	str	r3, [r7, #32]
    Width++;
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3301      	adds	r3, #1
 8000942:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000944:	6a3a      	ldr	r2, [r7, #32]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	429a      	cmp	r2, r3
 800094a:	d2f3      	bcs.n	8000934 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800094c:	683a      	ldr	r2, [r7, #0]
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	429a      	cmp	r2, r3
 8000952:	d901      	bls.n	8000958 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8000958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	2b00      	cmp	r3, #0
 8000960:	d125      	bne.n	80009ae <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8000962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000964:	2b00      	cmp	r3, #0
 8000966:	d022      	beq.n	80009ae <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8000968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	2b00      	cmp	r3, #0
 8000970:	d005      	beq.n	800097e <_PrintUnsigned+0x66>
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d102      	bne.n	800097e <_PrintUnsigned+0x66>
        c = '0';
 8000978:	2330      	movs	r3, #48	@ 0x30
 800097a:	76fb      	strb	r3, [r7, #27]
 800097c:	e001      	b.n	8000982 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800097e:	2320      	movs	r3, #32
 8000980:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000982:	e00b      	b.n	800099c <_PrintUnsigned+0x84>
        FieldWidth--;
 8000984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000986:	3b01      	subs	r3, #1
 8000988:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800098a:	7efb      	ldrb	r3, [r7, #27]
 800098c:	4619      	mov	r1, r3
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f7ff ff84 	bl	800089c <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	2b00      	cmp	r3, #0
 800099a:	db07      	blt.n	80009ac <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800099c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d005      	beq.n	80009ae <_PrintUnsigned+0x96>
 80009a2:	69fa      	ldr	r2, [r7, #28]
 80009a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d3ec      	bcc.n	8000984 <_PrintUnsigned+0x6c>
 80009aa:	e000      	b.n	80009ae <_PrintUnsigned+0x96>
          break;
 80009ac:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	68db      	ldr	r3, [r3, #12]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	db55      	blt.n	8000a62 <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d903      	bls.n	80009c4 <_PrintUnsigned+0xac>
        NumDigits--;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	3b01      	subs	r3, #1
 80009c0:	603b      	str	r3, [r7, #0]
 80009c2:	e009      	b.n	80009d8 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 80009c4:	68ba      	ldr	r2, [r7, #8]
 80009c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009cc:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d200      	bcs.n	80009d8 <_PrintUnsigned+0xc0>
          break;
 80009d6:	e005      	b.n	80009e4 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 80009d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80009e2:	e7e8      	b.n	80009b6 <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 80009e4:	68ba      	ldr	r2, [r7, #8]
 80009e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ec:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009f2:	fb02 f303 	mul.w	r3, r2, r3
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 80009fc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a6c <_PrintUnsigned+0x154>)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	4413      	add	r3, r2
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	4619      	mov	r1, r3
 8000a06:	68f8      	ldr	r0, [r7, #12]
 8000a08:	f7ff ff48 	bl	800089c <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	db08      	blt.n	8000a26 <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8000a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1df      	bne.n	80009e4 <_PrintUnsigned+0xcc>
 8000a24:	e000      	b.n	8000a28 <_PrintUnsigned+0x110>
        break;
 8000a26:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8000a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d017      	beq.n	8000a62 <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8000a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d014      	beq.n	8000a62 <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a38:	e00a      	b.n	8000a50 <_PrintUnsigned+0x138>
          FieldWidth--;
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8000a40:	2120      	movs	r1, #32
 8000a42:	68f8      	ldr	r0, [r7, #12]
 8000a44:	f7ff ff2a 	bl	800089c <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	db07      	blt.n	8000a60 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d005      	beq.n	8000a62 <_PrintUnsigned+0x14a>
 8000a56:	69fa      	ldr	r2, [r7, #28]
 8000a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d3ed      	bcc.n	8000a3a <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8000a5e:	e000      	b.n	8000a62 <_PrintUnsigned+0x14a>
            break;
 8000a60:	bf00      	nop
}
 8000a62:	bf00      	nop
 8000a64:	3728      	adds	r7, #40	@ 0x28
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	08009970 	.word	0x08009970

08000a70 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
 8000a7c:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	bfb8      	it	lt
 8000a84:	425b      	neglt	r3, r3
 8000a86:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000a8c:	e007      	b.n	8000a9e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a96:	613b      	str	r3, [r7, #16]
    Width++;
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	daf3      	bge.n	8000a8e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8000aa6:	683a      	ldr	r2, [r7, #0]
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d901      	bls.n	8000ab2 <_PrintInt+0x42>
    Width = NumDigits;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d00a      	beq.n	8000ace <_PrintInt+0x5e>
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	db04      	blt.n	8000ac8 <_PrintInt+0x58>
 8000abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac0:	f003 0304 	and.w	r3, r3, #4
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d002      	beq.n	8000ace <_PrintInt+0x5e>
    FieldWidth--;
 8000ac8:	6a3b      	ldr	r3, [r7, #32]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8000ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad0:	f003 0302 	and.w	r3, r3, #2
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d002      	beq.n	8000ade <_PrintInt+0x6e>
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d01c      	beq.n	8000b18 <_PrintInt+0xa8>
 8000ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d117      	bne.n	8000b18 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8000ae8:	6a3b      	ldr	r3, [r7, #32]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d014      	beq.n	8000b18 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000aee:	e00a      	b.n	8000b06 <_PrintInt+0x96>
        FieldWidth--;
 8000af0:	6a3b      	ldr	r3, [r7, #32]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8000af6:	2120      	movs	r1, #32
 8000af8:	68f8      	ldr	r0, [r7, #12]
 8000afa:	f7ff fecf 	bl	800089c <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	db07      	blt.n	8000b16 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b06:	6a3b      	ldr	r3, [r7, #32]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d005      	beq.n	8000b18 <_PrintInt+0xa8>
 8000b0c:	697a      	ldr	r2, [r7, #20]
 8000b0e:	6a3b      	ldr	r3, [r7, #32]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d3ed      	bcc.n	8000af0 <_PrintInt+0x80>
 8000b14:	e000      	b.n	8000b18 <_PrintInt+0xa8>
          break;
 8000b16:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	db4a      	blt.n	8000bb6 <_PrintInt+0x146>
    if (v < 0) {
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	da07      	bge.n	8000b36 <_PrintInt+0xc6>
      v = -v;
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	425b      	negs	r3, r3
 8000b2a:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8000b2c:	212d      	movs	r1, #45	@ 0x2d
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f7ff feb4 	bl	800089c <_StoreChar>
 8000b34:	e008      	b.n	8000b48 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8000b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b38:	f003 0304 	and.w	r3, r3, #4
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8000b40:	212b      	movs	r1, #43	@ 0x2b
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f7ff feaa 	bl	800089c <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db32      	blt.n	8000bb6 <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8000b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b52:	f003 0302 	and.w	r3, r3, #2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d01f      	beq.n	8000b9a <_PrintInt+0x12a>
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d11a      	bne.n	8000b9a <_PrintInt+0x12a>
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d117      	bne.n	8000b9a <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8000b6a:	6a3b      	ldr	r3, [r7, #32]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d014      	beq.n	8000b9a <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b70:	e00a      	b.n	8000b88 <_PrintInt+0x118>
            FieldWidth--;
 8000b72:	6a3b      	ldr	r3, [r7, #32]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8000b78:	2130      	movs	r1, #48	@ 0x30
 8000b7a:	68f8      	ldr	r0, [r7, #12]
 8000b7c:	f7ff fe8e 	bl	800089c <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	db07      	blt.n	8000b98 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b88:	6a3b      	ldr	r3, [r7, #32]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d005      	beq.n	8000b9a <_PrintInt+0x12a>
 8000b8e:	697a      	ldr	r2, [r7, #20]
 8000b90:	6a3b      	ldr	r3, [r7, #32]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d3ed      	bcc.n	8000b72 <_PrintInt+0x102>
 8000b96:	e000      	b.n	8000b9a <_PrintInt+0x12a>
              break;
 8000b98:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	db09      	blt.n	8000bb6 <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8000ba2:	68b9      	ldr	r1, [r7, #8]
 8000ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	6a3b      	ldr	r3, [r7, #32]
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	68f8      	ldr	r0, [r7, #12]
 8000bb2:	f7ff feb1 	bl	8000918 <_PrintUnsigned>
      }
    }
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3718      	adds	r7, #24
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b0a4      	sub	sp, #144	@ 0x90
 8000bc4:	af02      	add	r7, sp, #8
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8000bd2:	2340      	movs	r3, #64	@ 0x40
 8000bd4:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	3301      	adds	r3, #1
 8000bee:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8000bf0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	f000 81d9 	beq.w	8000fac <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8000bfa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000bfe:	2b25      	cmp	r3, #37	@ 0x25
 8000c00:	f040 81c7 	bne.w	8000f92 <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8000c04:	2300      	movs	r3, #0
 8000c06:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8000c16:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000c1a:	3b23      	subs	r3, #35	@ 0x23
 8000c1c:	2b0d      	cmp	r3, #13
 8000c1e:	d83f      	bhi.n	8000ca0 <SEGGER_RTT_vprintf+0xe0>
 8000c20:	a201      	add	r2, pc, #4	@ (adr r2, 8000c28 <SEGGER_RTT_vprintf+0x68>)
 8000c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c26:	bf00      	nop
 8000c28:	08000c91 	.word	0x08000c91
 8000c2c:	08000ca1 	.word	0x08000ca1
 8000c30:	08000ca1 	.word	0x08000ca1
 8000c34:	08000ca1 	.word	0x08000ca1
 8000c38:	08000ca1 	.word	0x08000ca1
 8000c3c:	08000ca1 	.word	0x08000ca1
 8000c40:	08000ca1 	.word	0x08000ca1
 8000c44:	08000ca1 	.word	0x08000ca1
 8000c48:	08000c81 	.word	0x08000c81
 8000c4c:	08000ca1 	.word	0x08000ca1
 8000c50:	08000c61 	.word	0x08000c61
 8000c54:	08000ca1 	.word	0x08000ca1
 8000c58:	08000ca1 	.word	0x08000ca1
 8000c5c:	08000c71 	.word	0x08000c71
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8000c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c62:	f043 0301 	orr.w	r3, r3, #1
 8000c66:	677b      	str	r3, [r7, #116]	@ 0x74
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	e01b      	b.n	8000ca8 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8000c70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c72:	f043 0302 	orr.w	r3, r3, #2
 8000c76:	677b      	str	r3, [r7, #116]	@ 0x74
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	e013      	b.n	8000ca8 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8000c80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c82:	f043 0304 	orr.w	r3, r3, #4
 8000c86:	677b      	str	r3, [r7, #116]	@ 0x74
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	e00b      	b.n	8000ca8 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8000c90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c92:	f043 0308 	orr.w	r3, r3, #8
 8000c96:	677b      	str	r3, [r7, #116]	@ 0x74
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	e003      	b.n	8000ca8 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000ca6:	bf00      	nop
        }
      } while (v);
 8000ca8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1ae      	bne.n	8000c0e <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8000cbc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8000cc2:	d912      	bls.n	8000cea <SEGGER_RTT_vprintf+0x12a>
 8000cc4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cc8:	2b39      	cmp	r3, #57	@ 0x39
 8000cca:	d80e      	bhi.n	8000cea <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8000cd2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	461a      	mov	r2, r3
 8000cde:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000ce2:	4413      	add	r3, r2
 8000ce4:	3b30      	subs	r3, #48	@ 0x30
 8000ce6:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8000ce8:	e7e4      	b.n	8000cb4 <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8000cfc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d00:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d02:	d132      	bne.n	8000d6a <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	3301      	adds	r3, #1
 8000d08:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d10:	d10d      	bne.n	8000d2e <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	3301      	adds	r3, #1
 8000d16:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	1d19      	adds	r1, r3, #4
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	6011      	str	r1, [r2, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000d2c:	e01d      	b.n	8000d6a <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8000d36:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d3a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d3c:	d915      	bls.n	8000d6a <SEGGER_RTT_vprintf+0x1aa>
 8000d3e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d42:	2b39      	cmp	r3, #57	@ 0x39
 8000d44:	d811      	bhi.n	8000d6a <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8000d46:	2301      	movs	r3, #1
 8000d48:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8000d52:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000d54:	4613      	mov	r3, r2
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	4413      	add	r3, r2
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d62:	4413      	add	r3, r2
 8000d64:	3b30      	subs	r3, #48	@ 0x30
 8000d66:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8000d68:	e7e1      	b.n	8000d2e <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8000d72:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d76:	2b6c      	cmp	r3, #108	@ 0x6c
 8000d78:	d003      	beq.n	8000d82 <SEGGER_RTT_vprintf+0x1c2>
 8000d7a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d7e:	2b68      	cmp	r3, #104	@ 0x68
 8000d80:	d107      	bne.n	8000d92 <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	3301      	adds	r3, #1
 8000d86:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8000d90:	e7ef      	b.n	8000d72 <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8000d92:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d96:	2b25      	cmp	r3, #37	@ 0x25
 8000d98:	f000 80ef 	beq.w	8000f7a <SEGGER_RTT_vprintf+0x3ba>
 8000d9c:	2b25      	cmp	r3, #37	@ 0x25
 8000d9e:	f2c0 80f3 	blt.w	8000f88 <SEGGER_RTT_vprintf+0x3c8>
 8000da2:	2b78      	cmp	r3, #120	@ 0x78
 8000da4:	f300 80f0 	bgt.w	8000f88 <SEGGER_RTT_vprintf+0x3c8>
 8000da8:	2b58      	cmp	r3, #88	@ 0x58
 8000daa:	f2c0 80ed 	blt.w	8000f88 <SEGGER_RTT_vprintf+0x3c8>
 8000dae:	3b58      	subs	r3, #88	@ 0x58
 8000db0:	2b20      	cmp	r3, #32
 8000db2:	f200 80e9 	bhi.w	8000f88 <SEGGER_RTT_vprintf+0x3c8>
 8000db6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dbc <SEGGER_RTT_vprintf+0x1fc>)
 8000db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dbc:	08000ebf 	.word	0x08000ebf
 8000dc0:	08000f89 	.word	0x08000f89
 8000dc4:	08000f89 	.word	0x08000f89
 8000dc8:	08000f89 	.word	0x08000f89
 8000dcc:	08000f89 	.word	0x08000f89
 8000dd0:	08000f89 	.word	0x08000f89
 8000dd4:	08000f89 	.word	0x08000f89
 8000dd8:	08000f89 	.word	0x08000f89
 8000ddc:	08000f89 	.word	0x08000f89
 8000de0:	08000f89 	.word	0x08000f89
 8000de4:	08000f89 	.word	0x08000f89
 8000de8:	08000e41 	.word	0x08000e41
 8000dec:	08000e6b 	.word	0x08000e6b
 8000df0:	08000f89 	.word	0x08000f89
 8000df4:	08000f89 	.word	0x08000f89
 8000df8:	08000f89 	.word	0x08000f89
 8000dfc:	08000f89 	.word	0x08000f89
 8000e00:	08000f89 	.word	0x08000f89
 8000e04:	08000f89 	.word	0x08000f89
 8000e08:	08000f89 	.word	0x08000f89
 8000e0c:	08000f89 	.word	0x08000f89
 8000e10:	08000f89 	.word	0x08000f89
 8000e14:	08000f89 	.word	0x08000f89
 8000e18:	08000f89 	.word	0x08000f89
 8000e1c:	08000f51 	.word	0x08000f51
 8000e20:	08000f89 	.word	0x08000f89
 8000e24:	08000f89 	.word	0x08000f89
 8000e28:	08000ee9 	.word	0x08000ee9
 8000e2c:	08000f89 	.word	0x08000f89
 8000e30:	08000e95 	.word	0x08000e95
 8000e34:	08000f89 	.word	0x08000f89
 8000e38:	08000f89 	.word	0x08000f89
 8000e3c:	08000ebf 	.word	0x08000ebf
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	1d19      	adds	r1, r3, #4
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	6011      	str	r1, [r2, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8000e50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000e54:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8000e58:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000e5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fd1a 	bl	800089c <_StoreChar>
        break;
 8000e68:	e08f      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	1d19      	adds	r1, r3, #4
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	6011      	str	r1, [r2, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8000e7a:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000e7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e80:	9301      	str	r3, [sp, #4]
 8000e82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000e88:	220a      	movs	r2, #10
 8000e8a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000e8e:	f7ff fdef 	bl	8000a70 <_PrintInt>
        break;
 8000e92:	e07a      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	1d19      	adds	r1, r3, #4
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	6011      	str	r1, [r2, #0]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8000ea4:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000ea8:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000eac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000eb6:	220a      	movs	r2, #10
 8000eb8:	f7ff fd2e 	bl	8000918 <_PrintUnsigned>
        break;
 8000ebc:	e065      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	1d19      	adds	r1, r3, #4
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	6011      	str	r1, [r2, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8000ece:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000ed2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000ed6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ed8:	9301      	str	r3, [sp, #4]
 8000eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ee0:	2210      	movs	r2, #16
 8000ee2:	f7ff fd19 	bl	8000918 <_PrintUnsigned>
        break;
 8000ee6:	e050      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	1d19      	adds	r1, r3, #4
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	6011      	str	r1, [r2, #0]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8000ef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d104      	bne.n	8000f06 <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8000efc:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <SEGGER_RTT_vprintf+0x41c>)
 8000efe:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8000f00:	2300      	movs	r3, #0
 8000f02:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8000f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8000f0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f10:	3301      	adds	r3, #1
 8000f12:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8000f14:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d015      	beq.n	8000f48 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8000f1c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d002      	beq.n	8000f2a <SEGGER_RTT_vprintf+0x36a>
 8000f24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d010      	beq.n	8000f4c <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 8000f2a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8000f2e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f32:	4611      	mov	r1, r2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fcb1 	bl	800089c <_StoreChar>
            Precision--;
 8000f3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8000f40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	dadf      	bge.n	8000f06 <SEGGER_RTT_vprintf+0x346>
        }
        break;
 8000f46:	e020      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
              break;
 8000f48:	bf00      	nop
 8000f4a:	e01e      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
              break;
 8000f4c:	bf00      	nop
        break;
 8000f4e:	e01c      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	1d19      	adds	r1, r3, #4
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	6011      	str	r1, [r2, #0]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8000f60:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f64:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000f68:	2300      	movs	r3, #0
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2308      	movs	r3, #8
 8000f72:	2210      	movs	r2, #16
 8000f74:	f7ff fcd0 	bl	8000918 <_PrintUnsigned>
        break;
 8000f78:	e007      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8000f7a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f7e:	2125      	movs	r1, #37	@ 0x25
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fc8b 	bl	800089c <_StoreChar>
        break;
 8000f86:	e000      	b.n	8000f8a <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 8000f88:	bf00      	nop
      }
      sFormat++;
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
 8000f90:	e007      	b.n	8000fa2 <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8000f92:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8000f96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fc7d 	bl	800089c <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8000fa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f6bf ae1c 	bge.w	8000be2 <SEGGER_RTT_vprintf+0x22>
 8000faa:	e000      	b.n	8000fae <SEGGER_RTT_vprintf+0x3ee>
      break;
 8000fac:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8000fae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	dd0d      	ble.n	8000fd0 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8000fb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d006      	beq.n	8000fc8 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8000fba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f7ff fc44 	bl	8000850 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8000fc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000fca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000fcc:	4413      	add	r3, r2
 8000fce:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 8000fd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3788      	adds	r7, #136	@ 0x88
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	08009860 	.word	0x08009860

08000fe0 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8000fe0:	b40e      	push	{r1, r2, r3}
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b085      	sub	sp, #20
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8000fea:	f107 0320 	add.w	r3, r7, #32
 8000fee:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	69f9      	ldr	r1, [r7, #28]
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff fde1 	bl	8000bc0 <SEGGER_RTT_vprintf>
 8000ffe:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 8001000:	68fb      	ldr	r3, [r7, #12]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800100c:	b003      	add	sp, #12
 800100e:	4770      	bx	lr

08001010 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <MX_ETH_Init+0x84>)
 8001016:	4a20      	ldr	r2, [pc, #128]	@ (8001098 <MX_ETH_Init+0x88>)
 8001018:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x02;
 800101a:	4b20      	ldr	r3, [pc, #128]	@ (800109c <MX_ETH_Init+0x8c>)
 800101c:	2202      	movs	r2, #2
 800101e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x00;
 8001020:	4b1e      	ldr	r3, [pc, #120]	@ (800109c <MX_ETH_Init+0x8c>)
 8001022:	2200      	movs	r2, #0
 8001024:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0x00;
 8001026:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <MX_ETH_Init+0x8c>)
 8001028:	2200      	movs	r2, #0
 800102a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0xFA;
 800102c:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <MX_ETH_Init+0x8c>)
 800102e:	22fa      	movs	r2, #250	@ 0xfa
 8001030:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x15;
 8001032:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <MX_ETH_Init+0x8c>)
 8001034:	2215      	movs	r2, #21
 8001036:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x47;
 8001038:	4b18      	ldr	r3, [pc, #96]	@ (800109c <MX_ETH_Init+0x8c>)
 800103a:	2247      	movs	r2, #71	@ 0x47
 800103c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <MX_ETH_Init+0x84>)
 8001040:	4a16      	ldr	r2, [pc, #88]	@ (800109c <MX_ETH_Init+0x8c>)
 8001042:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001044:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <MX_ETH_Init+0x84>)
 8001046:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800104a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800104c:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <MX_ETH_Init+0x84>)
 800104e:	4a14      	ldr	r2, [pc, #80]	@ (80010a0 <MX_ETH_Init+0x90>)
 8001050:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001052:	4b10      	ldr	r3, [pc, #64]	@ (8001094 <MX_ETH_Init+0x84>)
 8001054:	4a13      	ldr	r2, [pc, #76]	@ (80010a4 <MX_ETH_Init+0x94>)
 8001056:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8001058:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <MX_ETH_Init+0x84>)
 800105a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800105e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001060:	480c      	ldr	r0, [pc, #48]	@ (8001094 <MX_ETH_Init+0x84>)
 8001062:	f001 f9bf 	bl	80023e4 <HAL_ETH_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800106c:	f000 fb56 	bl	800171c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001070:	2238      	movs	r2, #56	@ 0x38
 8001072:	2100      	movs	r1, #0
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <MX_ETH_Init+0x98>)
 8001076:	f008 faf1 	bl	800965c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800107a:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <MX_ETH_Init+0x98>)
 800107c:	2221      	movs	r2, #33	@ 0x21
 800107e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001080:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <MX_ETH_Init+0x98>)
 8001082:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001086:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001088:	4b07      	ldr	r3, [pc, #28]	@ (80010a8 <MX_ETH_Init+0x98>)
 800108a:	2200      	movs	r2, #0
 800108c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200006ac 	.word	0x200006ac
 8001098:	40028000 	.word	0x40028000
 800109c:	2000075c 	.word	0x2000075c
 80010a0:	20000100 	.word	0x20000100
 80010a4:	20000060 	.word	0x20000060
 80010a8:	20000674 	.word	0x20000674

080010ac <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08e      	sub	sp, #56	@ 0x38
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001204 <HAL_ETH_MspInit+0x158>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	f040 8096 	bne.w	80011fc <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80010d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010da:	6313      	str	r3, [r2, #48]	@ 0x30
 80010dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010e4:	623b      	str	r3, [r7, #32]
 80010e6:	6a3b      	ldr	r3, [r7, #32]
 80010e8:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ec:	4a46      	ldr	r2, [pc, #280]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80010f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f4:	4b44      	ldr	r3, [pc, #272]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 80010f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	4b41      	ldr	r3, [pc, #260]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001104:	4a40      	ldr	r2, [pc, #256]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001106:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800110a:	6313      	str	r3, [r2, #48]	@ 0x30
 800110c:	4b3e      	ldr	r3, [pc, #248]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800110e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001114:	61bb      	str	r3, [r7, #24]
 8001116:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001118:	4b3b      	ldr	r3, [pc, #236]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800111a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111c:	4a3a      	ldr	r2, [pc, #232]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6313      	str	r3, [r2, #48]	@ 0x30
 8001124:	4b38      	ldr	r3, [pc, #224]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	4b35      	ldr	r3, [pc, #212]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001134:	4a34      	ldr	r2, [pc, #208]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6313      	str	r3, [r2, #48]	@ 0x30
 800113c:	4b32      	ldr	r3, [pc, #200]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001148:	4b2f      	ldr	r3, [pc, #188]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114c:	4a2e      	ldr	r2, [pc, #184]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800114e:	f043 0302 	orr.w	r3, r3, #2
 8001152:	6313      	str	r3, [r2, #48]	@ 0x30
 8001154:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001160:	4b29      	ldr	r3, [pc, #164]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001164:	4a28      	ldr	r2, [pc, #160]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 8001166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800116a:	6313      	str	r3, [r2, #48]	@ 0x30
 800116c:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <HAL_ETH_MspInit+0x15c>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|GPIO_PIN_3|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001178:	233a      	movs	r3, #58	@ 0x3a
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001184:	2303      	movs	r3, #3
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001188:	230b      	movs	r3, #11
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001190:	4619      	mov	r1, r3
 8001192:	481e      	ldr	r0, [pc, #120]	@ (800120c <HAL_ETH_MspInit+0x160>)
 8001194:	f001 fd3a 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|GPIO_PIN_3|GPIO_PIN_7;
 8001198:	238e      	movs	r3, #142	@ 0x8e
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011a8:	230b      	movs	r3, #11
 80011aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b0:	4619      	mov	r1, r3
 80011b2:	4817      	ldr	r0, [pc, #92]	@ (8001210 <HAL_ETH_MspInit+0x164>)
 80011b4:	f001 fd2a 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 80011b8:	f242 0301 	movw	r3, #8193	@ 0x2001
 80011bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ca:	230b      	movs	r3, #11
 80011cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d2:	4619      	mov	r1, r3
 80011d4:	480f      	ldr	r0, [pc, #60]	@ (8001214 <HAL_ETH_MspInit+0x168>)
 80011d6:	f001 fd19 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80011da:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e8:	2303      	movs	r3, #3
 80011ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ec:	230b      	movs	r3, #11
 80011ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	4808      	ldr	r0, [pc, #32]	@ (8001218 <HAL_ETH_MspInit+0x16c>)
 80011f8:	f001 fd08 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3738      	adds	r7, #56	@ 0x38
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40028000 	.word	0x40028000
 8001208:	40023800 	.word	0x40023800
 800120c:	40020800 	.word	0x40020800
 8001210:	40020000 	.word	0x40020000
 8001214:	40020400 	.word	0x40020400
 8001218:	40021800 	.word	0x40021800

0800121c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001220:	4a04      	ldr	r2, [pc, #16]	@ (8001234 <MX_FREERTOS_Init+0x18>)
 8001222:	2100      	movs	r1, #0
 8001224:	4804      	ldr	r0, [pc, #16]	@ (8001238 <MX_FREERTOS_Init+0x1c>)
 8001226:	f005 fb67 	bl	80068f8 <osThreadNew>
 800122a:	4603      	mov	r3, r0
 800122c:	4a03      	ldr	r2, [pc, #12]	@ (800123c <MX_FREERTOS_Init+0x20>)
 800122e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	08009980 	.word	0x08009980
 8001238:	08001241 	.word	0x08001241
 800123c:	20000764 	.word	0x20000764

08001240 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	 AppMain();
 8001248:	f000 fd4a 	bl	8001ce0 <AppMain>
    osDelay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f005 fbf9 	bl	8006a44 <osDelay>
	 AppMain();
 8001252:	bf00      	nop
 8001254:	e7f8      	b.n	8001248 <StartDefaultTask+0x8>
	...

08001258 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08c      	sub	sp, #48	@ 0x30
 800125c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
 800126c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126e:	4b63      	ldr	r3, [pc, #396]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a62      	ldr	r2, [pc, #392]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b60      	ldr	r3, [pc, #384]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	61bb      	str	r3, [r7, #24]
 8001284:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001286:	4b5d      	ldr	r3, [pc, #372]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a5c      	ldr	r2, [pc, #368]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 800128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b5a      	ldr	r3, [pc, #360]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	4b57      	ldr	r3, [pc, #348]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	4a56      	ldr	r2, [pc, #344]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012aa:	4b54      	ldr	r3, [pc, #336]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	4b51      	ldr	r3, [pc, #324]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a50      	ldr	r2, [pc, #320]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b4e      	ldr	r3, [pc, #312]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ce:	4b4b      	ldr	r3, [pc, #300]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a4a      	ldr	r2, [pc, #296]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012d4:	f043 0308 	orr.w	r3, r3, #8
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b48      	ldr	r3, [pc, #288]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0308 	and.w	r3, r3, #8
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012e6:	4b45      	ldr	r3, [pc, #276]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a44      	ldr	r2, [pc, #272]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b42      	ldr	r3, [pc, #264]	@ (80013fc <MX_GPIO_Init+0x1a4>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80012fe:	2200      	movs	r2, #0
 8001300:	2101      	movs	r1, #1
 8001302:	483f      	ldr	r0, [pc, #252]	@ (8001400 <MX_GPIO_Init+0x1a8>)
 8001304:	f001 fe2e 	bl	8002f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001308:	2201      	movs	r2, #1
 800130a:	2104      	movs	r1, #4
 800130c:	483d      	ldr	r0, [pc, #244]	@ (8001404 <MX_GPIO_Init+0x1ac>)
 800130e:	f001 fe29 	bl	8002f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001318:	483a      	ldr	r0, [pc, #232]	@ (8001404 <MX_GPIO_Init+0x1ac>)
 800131a:	f001 fe23 	bl	8002f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800131e:	2200      	movs	r2, #0
 8001320:	2140      	movs	r1, #64	@ 0x40
 8001322:	4839      	ldr	r0, [pc, #228]	@ (8001408 <MX_GPIO_Init+0x1b0>)
 8001324:	f001 fe1e 	bl	8002f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	21c0      	movs	r1, #192	@ 0xc0
 800132c:	4837      	ldr	r0, [pc, #220]	@ (800140c <MX_GPIO_Init+0x1b4>)
 800132e:	f001 fe19 	bl	8002f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001332:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001338:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800133c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001342:	f107 031c 	add.w	r3, r7, #28
 8001346:	4619      	mov	r1, r3
 8001348:	482d      	ldr	r0, [pc, #180]	@ (8001400 <MX_GPIO_Init+0x1a8>)
 800134a:	f001 fc5f 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800134e:	2301      	movs	r3, #1
 8001350:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135a:	2303      	movs	r3, #3
 800135c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135e:	f107 031c 	add.w	r3, r7, #28
 8001362:	4619      	mov	r1, r3
 8001364:	4826      	ldr	r0, [pc, #152]	@ (8001400 <MX_GPIO_Init+0x1a8>)
 8001366:	f001 fc51 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800136a:	2304      	movs	r3, #4
 800136c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137a:	f107 031c 	add.w	r3, r7, #28
 800137e:	4619      	mov	r1, r3
 8001380:	4820      	ldr	r0, [pc, #128]	@ (8001404 <MX_GPIO_Init+0x1ac>)
 8001382:	f001 fc43 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001386:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800138a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4819      	ldr	r0, [pc, #100]	@ (8001404 <MX_GPIO_Init+0x1ac>)
 80013a0:	f001 fc34 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013a4:	2340      	movs	r3, #64	@ 0x40
 80013a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013b4:	f107 031c 	add.w	r3, r7, #28
 80013b8:	4619      	mov	r1, r3
 80013ba:	4813      	ldr	r0, [pc, #76]	@ (8001408 <MX_GPIO_Init+0x1b0>)
 80013bc:	f001 fc26 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013c0:	2380      	movs	r3, #128	@ 0x80
 80013c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013cc:	f107 031c 	add.w	r3, r7, #28
 80013d0:	4619      	mov	r1, r3
 80013d2:	480d      	ldr	r0, [pc, #52]	@ (8001408 <MX_GPIO_Init+0x1b0>)
 80013d4:	f001 fc1a 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013d8:	23c0      	movs	r3, #192	@ 0xc0
 80013da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e4:	2303      	movs	r3, #3
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e8:	f107 031c 	add.w	r3, r7, #28
 80013ec:	4619      	mov	r1, r3
 80013ee:	4807      	ldr	r0, [pc, #28]	@ (800140c <MX_GPIO_Init+0x1b4>)
 80013f0:	f001 fc0c 	bl	8002c0c <HAL_GPIO_Init>

}
 80013f4:	bf00      	nop
 80013f6:	3730      	adds	r7, #48	@ 0x30
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020800 	.word	0x40020800
 8001404:	40020400 	.word	0x40020400
 8001408:	40021800 	.word	0x40021800
 800140c:	40020c00 	.word	0x40020c00

08001410 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001414:	4b11      	ldr	r3, [pc, #68]	@ (800145c <MX_I2S3_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	@ (8001460 <MX_I2S3_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <MX_I2S3_Init+0x4c>)
 800141c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001420:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <MX_I2S3_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <MX_I2S3_Init+0x4c>)
 800142a:	2203      	movs	r2, #3
 800142c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <MX_I2S3_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <MX_I2S3_Init+0x4c>)
 8001436:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800143a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800143c:	4b07      	ldr	r3, [pc, #28]	@ (800145c <MX_I2S3_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <MX_I2S3_Init+0x4c>)
 8001444:	2202      	movs	r2, #2
 8001446:	61da      	str	r2, [r3, #28]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	@ (800145c <MX_I2S3_Init+0x4c>)
 800144a:	f001 fda5 	bl	8002f98 <HAL_I2S_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_I2S3_Init+0x48>
  {
    Error_Handler();
 8001454:	f000 f962 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000768 	.word	0x20000768
 8001460:	40003c00 	.word	0x40003c00

08001464 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b0ae      	sub	sp, #184	@ 0xb8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	2290      	movs	r2, #144	@ 0x90
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f008 f8e9 	bl	800965c <memset>
  if(i2sHandle->Instance==SPI3)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a36      	ldr	r2, [pc, #216]	@ (8001568 <HAL_I2S_MspInit+0x104>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d164      	bne.n	800155e <HAL_I2S_MspInit+0xfa>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001494:	23c0      	movs	r3, #192	@ 0xc0
 8001496:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8001498:	2302      	movs	r3, #2
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800149c:	2302      	movs	r3, #2
 800149e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 80014a4:	2301      	movs	r3, #1
 80014a6:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
 80014a8:	2300      	movs	r3, #0
 80014aa:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4618      	mov	r0, r3
 80014b2:	f002 fe43 	bl	800413c <HAL_RCCEx_PeriphCLKConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_I2S_MspInit+0x5c>
    {
      Error_Handler();
 80014bc:	f000 f92e 	bl	800171c <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014c0:	4b2a      	ldr	r3, [pc, #168]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	4a29      	ldr	r2, [pc, #164]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80014cc:	4b27      	ldr	r3, [pc, #156]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d8:	4b24      	ldr	r3, [pc, #144]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014dc:	4a23      	ldr	r2, [pc, #140]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e4:	4b21      	ldr	r3, [pc, #132]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f0:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f4:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014f6:	f043 0304 	orr.w	r3, r3, #4
 80014fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <HAL_I2S_MspInit+0x108>)
 80014fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	60bb      	str	r3, [r7, #8]
 8001506:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001508:	2310      	movs	r3, #16
 800150a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001520:	2306      	movs	r3, #6
 8001522:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800152a:	4619      	mov	r1, r3
 800152c:	4810      	ldr	r0, [pc, #64]	@ (8001570 <HAL_I2S_MspInit+0x10c>)
 800152e:	f001 fb6d 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001532:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001536:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153a:	2302      	movs	r3, #2
 800153c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800154c:	2306      	movs	r3, #6
 800154e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001552:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001556:	4619      	mov	r1, r3
 8001558:	4806      	ldr	r0, [pc, #24]	@ (8001574 <HAL_I2S_MspInit+0x110>)
 800155a:	f001 fb57 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800155e:	bf00      	nop
 8001560:	37b8      	adds	r7, #184	@ 0xb8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40003c00 	.word	0x40003c00
 800156c:	40023800 	.word	0x40023800
 8001570:	40020000 	.word	0x40020000
 8001574:	40020800 	.word	0x40020800

08001578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800157c:	f000 f88e 	bl	800169c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001580:	f000 fd76 	bl	8002070 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001584:	f000 f818 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001588:	f7ff fe66 	bl	8001258 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800158c:	f000 fa70 	bl	8001a70 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001590:	f000 fafe 	bl	8001b90 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 8001594:	f000 f910 	bl	80017b8 <MX_SPI2_Init>
  MX_ETH_Init();
 8001598:	f7ff fd3a 	bl	8001010 <MX_ETH_Init>
  MX_RNG_Init();
 800159c:	f000 f8c4 	bl	8001728 <MX_RNG_Init>
  MX_I2S3_Init();
 80015a0:	f7ff ff36 	bl	8001410 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80015a4:	f005 f93e 	bl	8006824 <osKernelInitialize>
  MX_FREERTOS_Init();
 80015a8:	f7ff fe38 	bl	800121c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80015ac:	f005 f96e 	bl	800688c <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  AppMain();
 80015b0:	f000 fb96 	bl	8001ce0 <AppMain>
 80015b4:	e7fc      	b.n	80015b0 <main+0x38>
	...

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b094      	sub	sp, #80	@ 0x50
 80015bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	2234      	movs	r2, #52	@ 0x34
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f008 f848 	bl	800965c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80015dc:	f002 f848 	bl	8003670 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001694 <SystemClock_Config+0xdc>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001694 <SystemClock_Config+0xdc>)
 80015e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ec:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <SystemClock_Config+0xdc>)
 80015ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015f8:	4b27      	ldr	r3, [pc, #156]	@ (8001698 <SystemClock_Config+0xe0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001600:	4a25      	ldr	r2, [pc, #148]	@ (8001698 <SystemClock_Config+0xe0>)
 8001602:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b23      	ldr	r3, [pc, #140]	@ (8001698 <SystemClock_Config+0xe0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001614:	2301      	movs	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001618:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800161c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161e:	2302      	movs	r3, #2
 8001620:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001622:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001626:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001628:	2304      	movs	r3, #4
 800162a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800162c:	2360      	movs	r3, #96	@ 0x60
 800162e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001630:	2302      	movs	r3, #2
 8001632:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001634:	2304      	movs	r3, #4
 8001636:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001638:	2302      	movs	r3, #2
 800163a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4618      	mov	r0, r3
 8001642:	f002 f875 	bl	8003730 <HAL_RCC_OscConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800164c:	f000 f866 	bl	800171c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001650:	f002 f81e 	bl	8003690 <HAL_PWREx_EnableOverDrive>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800165a:	f000 f85f 	bl	800171c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165e:	230f      	movs	r3, #15
 8001660:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001662:	2302      	movs	r3, #2
 8001664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800166a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001674:	f107 0308 	add.w	r3, r7, #8
 8001678:	2103      	movs	r1, #3
 800167a:	4618      	mov	r0, r3
 800167c:	f002 fb06 	bl	8003c8c <HAL_RCC_ClockConfig>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001686:	f000 f849 	bl	800171c <Error_Handler>
  }
}
 800168a:	bf00      	nop
 800168c:	3750      	adds	r7, #80	@ 0x50
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	40007000 	.word	0x40007000

0800169c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80016a2:	463b      	mov	r3, r7
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80016ae:	f000 fe21 	bl	80022f4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016b2:	2301      	movs	r3, #1
 80016b4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2007c000;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <MPU_Config+0x58>)
 80016bc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 80016be:	230d      	movs	r3, #13
 80016c0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80016c6:	2301      	movs	r3, #1
 80016c8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80016ca:	2303      	movs	r3, #3
 80016cc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80016ce:	2301      	movs	r3, #1
 80016d0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80016d2:	2301      	movs	r3, #1
 80016d4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80016de:	463b      	mov	r3, r7
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 fe3f 	bl	8002364 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 80016e6:	2006      	movs	r0, #6
 80016e8:	f000 fe1c 	bl	8002324 <HAL_MPU_Enable>

}
 80016ec:	bf00      	nop
 80016ee:	3710      	adds	r7, #16
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	2007c000 	.word	0x2007c000

080016f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d101      	bne.n	800170e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800170a:	f000 fccd 	bl	80020a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40001000 	.word	0x40001000

0800171c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001720:	b672      	cpsid	i
}
 8001722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <Error_Handler+0x8>

08001728 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800172c:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <MX_RNG_Init+0x20>)
 800172e:	4a07      	ldr	r2, [pc, #28]	@ (800174c <MX_RNG_Init+0x24>)
 8001730:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	@ (8001748 <MX_RNG_Init+0x20>)
 8001734:	f003 f92a 	bl	800498c <HAL_RNG_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800173e:	f7ff ffed 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200007a8 	.word	0x200007a8
 800174c:	50060800 	.word	0x50060800

08001750 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b0a8      	sub	sp, #160	@ 0xa0
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	2290      	movs	r2, #144	@ 0x90
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f007 ff7b 	bl	800965c <memset>
  if(rngHandle->Instance==RNG)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a11      	ldr	r2, [pc, #68]	@ (80017b0 <HAL_RNG_MspInit+0x60>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d11b      	bne.n	80017a8 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001770:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001774:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001776:	2300      	movs	r3, #0
 8001778:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	4618      	mov	r0, r3
 8001782:	f002 fcdb 	bl	800413c <HAL_RCCEx_PeriphCLKConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 800178c:	f7ff ffc6 	bl	800171c <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001790:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <HAL_RNG_MspInit+0x64>)
 8001792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001794:	4a07      	ldr	r2, [pc, #28]	@ (80017b4 <HAL_RNG_MspInit+0x64>)
 8001796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800179a:	6353      	str	r3, [r2, #52]	@ 0x34
 800179c:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_RNG_MspInit+0x64>)
 800179e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80017a8:	bf00      	nop
 80017aa:	37a0      	adds	r7, #160	@ 0xa0
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	50060800 	.word	0x50060800
 80017b4:	40023800 	.word	0x40023800

080017b8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <MX_SPI2_Init+0x74>)
 80017be:	4a1c      	ldr	r2, [pc, #112]	@ (8001830 <MX_SPI2_Init+0x78>)
 80017c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <MX_SPI2_Init+0x74>)
 80017c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017ca:	4b18      	ldr	r3, [pc, #96]	@ (800182c <MX_SPI2_Init+0x74>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <MX_SPI2_Init+0x74>)
 80017d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017d6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80017d8:	4b14      	ldr	r3, [pc, #80]	@ (800182c <MX_SPI2_Init+0x74>)
 80017da:	2202      	movs	r2, #2
 80017dc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017de:	4b13      	ldr	r3, [pc, #76]	@ (800182c <MX_SPI2_Init+0x74>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <MX_SPI2_Init+0x74>)
 80017e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	@ (800182c <MX_SPI2_Init+0x74>)
 80017ee:	2238      	movs	r2, #56	@ 0x38
 80017f0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <MX_SPI2_Init+0x74>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	@ (800182c <MX_SPI2_Init+0x74>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <MX_SPI2_Init+0x74>)
 8001800:	2200      	movs	r2, #0
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <MX_SPI2_Init+0x74>)
 8001806:	2207      	movs	r2, #7
 8001808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <MX_SPI2_Init+0x74>)
 800180c:	2200      	movs	r2, #0
 800180e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <MX_SPI2_Init+0x74>)
 8001812:	2200      	movs	r2, #0
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_SPI2_Init+0x74>)
 8001818:	f003 f8e2 	bl	80049e0 <HAL_SPI_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001822:	f7ff ff7b 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200007b8 	.word	0x200007b8
 8001830:	40003800 	.word	0x40003800

08001834 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	@ 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a17      	ldr	r2, [pc, #92]	@ (80018b0 <HAL_SPI_MspInit+0x7c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d128      	bne.n	80018a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001856:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185a:	4a16      	ldr	r2, [pc, #88]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001860:	6413      	str	r3, [r2, #64]	@ 0x40
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a10      	ldr	r2, [pc, #64]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <HAL_SPI_MspInit+0x80>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001886:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001898:	2305      	movs	r3, #5
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4619      	mov	r1, r3
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <HAL_SPI_MspInit+0x84>)
 80018a4:	f001 f9b2 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80018a8:	bf00      	nop
 80018aa:	3728      	adds	r7, #40	@ 0x28
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40003800 	.word	0x40003800
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020400 	.word	0x40020400

080018bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	4a10      	ldr	r2, [pc, #64]	@ (8001908 <HAL_MspInit+0x4c>)
 80018c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <HAL_MspInit+0x4c>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018da:	4b0b      	ldr	r3, [pc, #44]	@ (8001908 <HAL_MspInit+0x4c>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018de:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <HAL_MspInit+0x4c>)
 80018e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e6:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_MspInit+0x4c>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	210f      	movs	r1, #15
 80018f6:	f06f 0001 	mvn.w	r0, #1
 80018fa:	f000 fcd1 	bl	80022a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800

0800190c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08e      	sub	sp, #56	@ 0x38
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001914:	2300      	movs	r3, #0
 8001916:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800191c:	4b33      	ldr	r3, [pc, #204]	@ (80019ec <HAL_InitTick+0xe0>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001920:	4a32      	ldr	r2, [pc, #200]	@ (80019ec <HAL_InitTick+0xe0>)
 8001922:	f043 0310 	orr.w	r3, r3, #16
 8001926:	6413      	str	r3, [r2, #64]	@ 0x40
 8001928:	4b30      	ldr	r3, [pc, #192]	@ (80019ec <HAL_InitTick+0xe0>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192c:	f003 0310 	and.w	r3, r3, #16
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001934:	f107 0210 	add.w	r2, r7, #16
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f002 fbca 	bl	80040d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800194a:	2b00      	cmp	r3, #0
 800194c:	d103      	bne.n	8001956 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800194e:	f002 fb9b 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 8001952:	6378      	str	r0, [r7, #52]	@ 0x34
 8001954:	e004      	b.n	8001960 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001956:	f002 fb97 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 800195a:	4603      	mov	r3, r0
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001962:	4a23      	ldr	r2, [pc, #140]	@ (80019f0 <HAL_InitTick+0xe4>)
 8001964:	fba2 2303 	umull	r2, r3, r2, r3
 8001968:	0c9b      	lsrs	r3, r3, #18
 800196a:	3b01      	subs	r3, #1
 800196c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800196e:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_InitTick+0xe8>)
 8001970:	4a21      	ldr	r2, [pc, #132]	@ (80019f8 <HAL_InitTick+0xec>)
 8001972:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001974:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <HAL_InitTick+0xe8>)
 8001976:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800197a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800197c:	4a1d      	ldr	r2, [pc, #116]	@ (80019f4 <HAL_InitTick+0xe8>)
 800197e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001980:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001982:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <HAL_InitTick+0xe8>)
 8001984:	2200      	movs	r2, #0
 8001986:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001988:	4b1a      	ldr	r3, [pc, #104]	@ (80019f4 <HAL_InitTick+0xe8>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198e:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <HAL_InitTick+0xe8>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001994:	4817      	ldr	r0, [pc, #92]	@ (80019f4 <HAL_InitTick+0xe8>)
 8001996:	f003 fbcd 	bl	8005134 <HAL_TIM_Base_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80019a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d11b      	bne.n	80019e0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80019a8:	4812      	ldr	r0, [pc, #72]	@ (80019f4 <HAL_InitTick+0xe8>)
 80019aa:	f003 fc25 	bl	80051f8 <HAL_TIM_Base_Start_IT>
 80019ae:	4603      	mov	r3, r0
 80019b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d111      	bne.n	80019e0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019bc:	2036      	movs	r0, #54	@ 0x36
 80019be:	f000 fc8b 	bl	80022d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b0f      	cmp	r3, #15
 80019c6:	d808      	bhi.n	80019da <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80019c8:	2200      	movs	r2, #0
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	2036      	movs	r0, #54	@ 0x36
 80019ce:	f000 fc67 	bl	80022a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <HAL_InitTick+0xf0>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6013      	str	r3, [r2, #0]
 80019d8:	e002      	b.n	80019e0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3738      	adds	r7, #56	@ 0x38
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40023800 	.word	0x40023800
 80019f0:	431bde83 	.word	0x431bde83
 80019f4:	2000081c 	.word	0x2000081c
 80019f8:	40001000 	.word	0x40001000
 80019fc:	20000004 	.word	0x20000004

08001a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <NMI_Handler+0x4>

08001a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <MemManage_Handler+0x4>

08001a18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <BusFault_Handler+0x4>

08001a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <UsageFault_Handler+0x4>

08001a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <TIM6_DAC_IRQHandler+0x10>)
 8001a3e:	f003 fc53 	bl	80052e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2000081c 	.word	0x2000081c

08001a4c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <SystemInit+0x20>)
 8001a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a56:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <SystemInit+0x20>)
 8001a58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a76:	4a15      	ldr	r2, [pc, #84]	@ (8001acc <MX_USART3_UART_Init+0x5c>)
 8001a78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a7a:	4b13      	ldr	r3, [pc, #76]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a96:	220c      	movs	r2, #12
 8001a98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aac:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ab2:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <MX_USART3_UART_Init+0x58>)
 8001ab4:	f003 fe0c 	bl	80056d0 <HAL_UART_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001abe:	f7ff fe2d 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000868 	.word	0x20000868
 8001acc:	40004800 	.word	0x40004800

08001ad0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b0ae      	sub	sp, #184	@ 0xb8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	2290      	movs	r2, #144	@ 0x90
 8001aee:	2100      	movs	r1, #0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f007 fdb3 	bl	800965c <memset>
  if(uartHandle->Instance==USART3)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a22      	ldr	r2, [pc, #136]	@ (8001b84 <HAL_UART_MspInit+0xb4>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d13c      	bne.n	8001b7a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b04:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b06:	2300      	movs	r3, #0
 8001b08:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f002 fb14 	bl	800413c <HAL_RCCEx_PeriphCLKConfig>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b1a:	f7ff fdff 	bl	800171c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	4a19      	ldr	r2, [pc, #100]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b2a:	4b17      	ldr	r3, [pc, #92]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b36:	4b14      	ldr	r3, [pc, #80]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b3c:	f043 0308 	orr.w	r3, r3, #8
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <HAL_UART_MspInit+0xb8>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001b4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b68:	2307      	movs	r3, #7
 8001b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b6e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <HAL_UART_MspInit+0xbc>)
 8001b76:	f001 f849 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	37b8      	adds	r7, #184	@ 0xb8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40004800 	.word	0x40004800
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40020c00 	.word	0x40020c00

08001b90 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001b94:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b96:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001b9c:	4b12      	ldr	r3, [pc, #72]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001b9e:	2206      	movs	r2, #6
 8001ba0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001bd2:	4805      	ldr	r0, [pc, #20]	@ (8001be8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bd4:	f001 fc11 	bl	80033fa <HAL_PCD_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001bde:	f7ff fd9d 	bl	800171c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200008f0 	.word	0x200008f0

08001bec <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b0ae      	sub	sp, #184	@ 0xb8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2290      	movs	r2, #144	@ 0x90
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f007 fd25 	bl	800965c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c1a:	d159      	bne.n	8001cd0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001c1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001c20:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f002 fa85 	bl	800413c <HAL_RCCEx_PeriphCLKConfig>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001c38:	f7ff fd70 	bl	800171c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3c:	4b26      	ldr	r3, [pc, #152]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c40:	4a25      	ldr	r2, [pc, #148]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c48:	4b23      	ldr	r3, [pc, #140]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001c54:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001c58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c6e:	230a      	movs	r3, #10
 8001c70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c74:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4818      	ldr	r0, [pc, #96]	@ (8001cdc <HAL_PCD_MspInit+0xf0>)
 8001c7c:	f000 ffc6 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4810      	ldr	r0, [pc, #64]	@ (8001cdc <HAL_PCD_MspInit+0xf0>)
 8001c9c:	f000 ffb6 	bl	8002c0c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ca4:	4a0c      	ldr	r2, [pc, #48]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001caa:	6353      	str	r3, [r2, #52]	@ 0x34
 8001cac:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbc:	4a06      	ldr	r2, [pc, #24]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001cbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc4:	4b04      	ldr	r3, [pc, #16]	@ (8001cd8 <HAL_PCD_MspInit+0xec>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	37b8      	adds	r7, #184	@ 0xb8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <AppMain>:
#include "TCP_IP.h"
#include "proj_tasks.h"
#include "mic.h"


void AppMain(void){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af02      	add	r7, sp, #8

	//Task to create network interface and socket
	xTaskCreate(vInterfaceSocketTask, "Task Initialize Interface & Socket",
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	2328      	movs	r3, #40	@ 0x28
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001cf4:	490a      	ldr	r1, [pc, #40]	@ (8001d20 <AppMain+0x40>)
 8001cf6:	480b      	ldr	r0, [pc, #44]	@ (8001d24 <AppMain+0x44>)
 8001cf8:	f005 fd3a 	bl	8007770 <xTaskCreate>

	//test LCD

	//configureI2S();
	//getAudio();
	lcd_4SPI_init();
 8001cfc:	f000 f8d6 	bl	8001eac <lcd_4SPI_init>
	setPageaddressing();
 8001d00:	f000 f860 	bl	8001dc4 <setPageaddressing>

	//THIS WORKS, COLUMN SEEMS TO NOT
	lcd_setpage_address(1);
 8001d04:	2001      	movs	r0, #1
 8001d06:	f000 f873 	bl	8001df0 <lcd_setpage_address>
	lcd_setcolumn_address(32);
 8001d0a:	2020      	movs	r0, #32
 8001d0c:	f000 f88a 	bl	8001e24 <lcd_setcolumn_address>

	while(1){
		//SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
		getAudio();
 8001d10:	f000 f8e6 	bl	8001ee0 <getAudio>
		HAL_Delay(2000);
 8001d14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d18:	f000 f9e6 	bl	80020e8 <HAL_Delay>
		getAudio();
 8001d1c:	bf00      	nop
 8001d1e:	e7f7      	b.n	8001d10 <AppMain+0x30>
 8001d20:	08009874 	.word	0x08009874
 8001d24:	08002009 	.word	0x08002009

08001d28 <lcd_transfer>:

#include <lcd.h>
#include "main.h"
#include "stm32f7xx_hal.h"

HAL_StatusTypeDef lcd_transfer(uint8_t data){
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	71fb      	strb	r3, [r7, #7]
	//pull CS low
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2140      	movs	r1, #64	@ 0x40
 8001d36:	480b      	ldr	r0, [pc, #44]	@ (8001d64 <lcd_transfer+0x3c>)
 8001d38:	f001 f914 	bl	8002f64 <HAL_GPIO_WritePin>

	//transmit the data

	HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &data, 1, 1000);
 8001d3c:	1df9      	adds	r1, r7, #7
 8001d3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d42:	2201      	movs	r2, #1
 8001d44:	4808      	ldr	r0, [pc, #32]	@ (8001d68 <lcd_transfer+0x40>)
 8001d46:	f002 fef6 	bl	8004b36 <HAL_SPI_Transmit>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK){

	}
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001d4e:	2201      	movs	r2, #1
 8001d50:	2140      	movs	r1, #64	@ 0x40
 8001d52:	4804      	ldr	r0, [pc, #16]	@ (8001d64 <lcd_transfer+0x3c>)
 8001d54:	f001 f906 	bl	8002f64 <HAL_GPIO_WritePin>

	return HAL_OK;
 8001d58:	2300      	movs	r3, #0

}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40020c00 	.word	0x40020c00
 8001d68:	200007b8 	.word	0x200007b8

08001d6c <onLCD>:

	return HAL_OK;
}

//turn LCD on to match RAM data
HAL_StatusTypeDef  onLCD(void){
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0

	//lcd on data
	uint8_t data = 0xAF;
 8001d72:	23af      	movs	r3, #175	@ 0xaf
 8001d74:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	4806      	ldr	r0, [pc, #24]	@ (8001d94 <onLCD+0x28>)
 8001d7c:	f001 f8f2 	bl	8002f64 <HAL_GPIO_WritePin>


	return lcd_transfer(data);
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ffd0 	bl	8001d28 <lcd_transfer>
 8001d88:	4603      	mov	r3, r0

}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40020c00 	.word	0x40020c00

08001d98 <offLCD>:
	return lcd_transfer(data);
}


//turn lcd OFF
HAL_StatusTypeDef  offLCD(void){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0

	//lcd off data
	uint8_t data = 0xAE;
 8001d9e:	23ae      	movs	r3, #174	@ 0xae
 8001da0:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2180      	movs	r1, #128	@ 0x80
 8001da6:	4806      	ldr	r0, [pc, #24]	@ (8001dc0 <offLCD+0x28>)
 8001da8:	f001 f8dc 	bl	8002f64 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff ffba 	bl	8001d28 <lcd_transfer>
 8001db4:	4603      	mov	r3, r0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40020c00 	.word	0x40020c00

08001dc4 <setPageaddressing>:




//set page(horizontal) addressing after R/W a byte of SPI data
HAL_StatusTypeDef setPageaddressing(){
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
	uint8_t data = 0x20;
 8001dca:	2320      	movs	r3, #32
 8001dcc:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2180      	movs	r1, #128	@ 0x80
 8001dd2:	4806      	ldr	r0, [pc, #24]	@ (8001dec <setPageaddressing+0x28>)
 8001dd4:	f001 f8c6 	bl	8002f64 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff ffa4 	bl	8001d28 <lcd_transfer>
 8001de0:	4603      	mov	r3, r0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40020c00 	.word	0x40020c00

08001df0 <lcd_setpage_address>:
}


//set the page address for writing pixels
//page number must be between 0-15
HAL_StatusTypeDef  lcd_setpage_address(int page_num){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

	//convert int to uint8
	uint8_t pg_num = page_num;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	73fb      	strb	r3, [r7, #15]
	//data byte for page address
	uint8_t data = 0xB0 | pg_num;
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001e02:	73bb      	strb	r3, [r7, #14]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2180      	movs	r1, #128	@ 0x80
 8001e08:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <lcd_setpage_address+0x30>)
 8001e0a:	f001 f8ab 	bl	8002f64 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001e0e:	7bbb      	ldrb	r3, [r7, #14]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff ff89 	bl	8001d28 <lcd_transfer>
 8001e16:	4603      	mov	r3, r0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40020c00 	.word	0x40020c00

08001e24 <lcd_setcolumn_address>:

//set the column address for writing pixels
// must be between 0 and 127, there are 128 columns
HAL_StatusTypeDef  lcd_setcolumn_address(int column_num){
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]

	if(column_num >= 128 || column_num < 0){
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e30:	dc02      	bgt.n	8001e38 <lcd_setcolumn_address+0x14>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	da01      	bge.n	8001e3c <lcd_setcolumn_address+0x18>
		return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e030      	b.n	8001e9e <lcd_setcolumn_address+0x7a>
	}

	uint8_t num_conv = (uint8_t) column_num;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	73fb      	strb	r3, [r7, #15]

	uint8_t high_address = 0b00010000;
 8001e40:	2310      	movs	r3, #16
 8001e42:	73bb      	strb	r3, [r7, #14]
	uint8_t low_address = 0x00;
 8001e44:	2300      	movs	r3, #0
 8001e46:	737b      	strb	r3, [r7, #13]

	high_address = high_address | ((num_conv >> 4) & 0x0F);
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
 8001e4a:	091b      	lsrs	r3, r3, #4
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	b25a      	sxtb	r2, r3
 8001e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b25b      	sxtb	r3, r3
 8001e58:	73bb      	strb	r3, [r7, #14]
	low_address = low_address | (num_conv & 0x0F);
 8001e5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	b25a      	sxtb	r2, r3
 8001e64:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	b25b      	sxtb	r3, r3
 8001e6c:	737b      	strb	r3, [r7, #13]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2180      	movs	r1, #128	@ 0x80
 8001e72:	480d      	ldr	r0, [pc, #52]	@ (8001ea8 <lcd_setcolumn_address+0x84>)
 8001e74:	f001 f876 	bl	8002f64 <HAL_GPIO_WritePin>

	if(lcd_transfer(high_address) != HAL_OK){
 8001e78:	7bbb      	ldrb	r3, [r7, #14]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff54 	bl	8001d28 <lcd_transfer>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <lcd_setcolumn_address+0x66>
		return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e009      	b.n	8001e9e <lcd_setcolumn_address+0x7a>
	}
	if(lcd_transfer(low_address) != HAL_OK){
 8001e8a:	7b7b      	ldrb	r3, [r7, #13]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff4b 	bl	8001d28 <lcd_transfer>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <lcd_setcolumn_address+0x78>
		return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <lcd_setcolumn_address+0x7a>
	}

	return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40020c00 	.word	0x40020c00

08001eac <lcd_4SPI_init>:
}

//initialize SPI protocol with 4 wire setup
//includes SCL,SI,A0, and /CS
//Pins: PB10 -> SCK, PC3 -> SI(MOSI), RES -> PC0, A0(D/C) -> PD7, CS -> PD6
HAL_StatusTypeDef lcd_4SPI_init(){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	2140      	movs	r1, #64	@ 0x40
 8001eb4:	4808      	ldr	r0, [pc, #32]	@ (8001ed8 <lcd_4SPI_init+0x2c>)
 8001eb6:	f001 f855 	bl	8002f64 <HAL_GPIO_WritePin>

	//pull RES pin up
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	4807      	ldr	r0, [pc, #28]	@ (8001edc <lcd_4SPI_init+0x30>)
 8001ec0:	f001 f850 	bl	8002f64 <HAL_GPIO_WritePin>

	//dummy transmission for SPI

	onLCD();
 8001ec4:	f7ff ff52 	bl	8001d6c <onLCD>
	offLCD();
 8001ec8:	f7ff ff66 	bl	8001d98 <offLCD>

	//this is the column where the lcd starts
	lcd_setcolumn_address(32);
 8001ecc:	2020      	movs	r0, #32
 8001ece:	f7ff ffa9 	bl	8001e24 <lcd_setcolumn_address>

	return HAL_OK;
 8001ed2:	2300      	movs	r3, #0

}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40020c00 	.word	0x40020c00
 8001edc:	40020800 	.word	0x40020800

08001ee0 <getAudio>:
 * 		SDA -> PC12 (WHITE)
 */


//get audio from the mic
uint32_t getAudio(){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;
	    uint32_t timeout_I2S = 5000;
 8001ee6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001eea:	61bb      	str	r3, [r7, #24]

	    // For 24-bit data in 32-bit frame, each sample is one 32-bit word
	    uint32_t i2sRxBuffer[1]; // Single 32-bit sample

	    // Clear any previous errors
	    __HAL_I2S_CLEAR_OVRFLAG(&hi2s3);
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe8 <getAudio+0x108>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe8 <getAudio+0x108>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
	    __HAL_I2S_CLEAR_UDRFLAG(&hi2s3);
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	4b38      	ldr	r3, [pc, #224]	@ (8001fe8 <getAudio+0x108>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
	    hi2s3.ErrorCode = HAL_I2S_ERROR_NONE;
 8001f10:	4b35      	ldr	r3, [pc, #212]	@ (8001fe8 <getAudio+0x108>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	63da      	str	r2, [r3, #60]	@ 0x3c

	    // Debug current configuration
	    SEGGER_RTT_printf(0, "I2S CFGR: 0x%08X\r\n", hi2s3.Instance->I2SCFGR);
 8001f16:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <getAudio+0x108>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4933      	ldr	r1, [pc, #204]	@ (8001fec <getAudio+0x10c>)
 8001f20:	2000      	movs	r0, #0
 8001f22:	f7ff f85d 	bl	8000fe0 <SEGGER_RTT_printf>
	    SEGGER_RTT_printf(0, "I2S SR: 0x%08X\r\n", hi2s3.Instance->SR);
 8001f26:	4b30      	ldr	r3, [pc, #192]	@ (8001fe8 <getAudio+0x108>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4930      	ldr	r1, [pc, #192]	@ (8001ff0 <getAudio+0x110>)
 8001f30:	2000      	movs	r0, #0
 8001f32:	f7ff f855 	bl	8000fe0 <SEGGER_RTT_printf>

	    // Make sure I2S is enabled
	    if (!(hi2s3.Instance->I2SCFGR & SPI_I2SCFGR_I2SE)) {
 8001f36:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe8 <getAudio+0x108>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d10a      	bne.n	8001f5a <getAudio+0x7a>
	        __HAL_I2S_ENABLE(&hi2s3);
 8001f44:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <getAudio+0x108>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	69da      	ldr	r2, [r3, #28]
 8001f4a:	4b27      	ldr	r3, [pc, #156]	@ (8001fe8 <getAudio+0x108>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001f52:	61da      	str	r2, [r3, #28]
	        // Give microphone time to stabilize after clock starts
	        HAL_Delay(50);
 8001f54:	2032      	movs	r0, #50	@ 0x32
 8001f56:	f000 f8c7 	bl	80020e8 <HAL_Delay>
	    }

	    // For 32-bit frame: pass buffer as uint16_t* but with size for 32-bit data
	    // Each 32-bit sample = 2 uint16_t elements in the HAL function
	    status = HAL_I2S_Receive(&hi2s3, (uint16_t*)i2sRxBuffer, 2, timeout_I2S);
 8001f5a:	f107 010c 	add.w	r1, r7, #12
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	2202      	movs	r2, #2
 8001f62:	4821      	ldr	r0, [pc, #132]	@ (8001fe8 <getAudio+0x108>)
 8001f64:	f001 f8fe 	bl	8003164 <HAL_I2S_Receive>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	75fb      	strb	r3, [r7, #23]

	    if (status != HAL_OK) {
 8001f6c:	7dfb      	ldrb	r3, [r7, #23]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d018      	beq.n	8001fa4 <getAudio+0xc4>
	        SEGGER_RTT_printf(0, "I2S Receive Error: %d\r\n", status);
 8001f72:	7dfb      	ldrb	r3, [r7, #23]
 8001f74:	461a      	mov	r2, r3
 8001f76:	491f      	ldr	r1, [pc, #124]	@ (8001ff4 <getAudio+0x114>)
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f7ff f831 	bl	8000fe0 <SEGGER_RTT_printf>
	        SEGGER_RTT_printf(0, "I2S State: %d\r\n", hi2s3.State);
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe8 <getAudio+0x108>)
 8001f80:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	461a      	mov	r2, r3
 8001f88:	491b      	ldr	r1, [pc, #108]	@ (8001ff8 <getAudio+0x118>)
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f7ff f828 	bl	8000fe0 <SEGGER_RTT_printf>
	        SEGGER_RTT_printf(0, "I2S Error Code: 0x%08X\r\n", hi2s3.ErrorCode);
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <getAudio+0x108>)
 8001f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f94:	461a      	mov	r2, r3
 8001f96:	4919      	ldr	r1, [pc, #100]	@ (8001ffc <getAudio+0x11c>)
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f7ff f821 	bl	8000fe0 <SEGGER_RTT_printf>
	        return 0xDEAD;
 8001f9e:	f64d 63ad 	movw	r3, #57005	@ 0xdead
 8001fa2:	e01c      	b.n	8001fde <getAudio+0xfe>
	    }

	    // The ICS43434 sends 24-bit data in 32-bit frame
	    // The 24-bit audio data is usually in the upper 24 bits
	    uint32_t rawSample = i2sRxBuffer[0];
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	613b      	str	r3, [r7, #16]

	    SEGGER_RTT_printf(0, "Raw 32-bit sample: 0x%08X\r\n", rawSample);
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4915      	ldr	r1, [pc, #84]	@ (8002000 <getAudio+0x120>)
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff f817 	bl	8000fe0 <SEGGER_RTT_printf>

	    // Extract 24-bit audio data (usually upper 24 bits, lower 8 bits are padding)
	    int32_t audioData = (int32_t)(rawSample >> 8); // Shift right 8 bits to get 24-bit data
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	61fb      	str	r3, [r7, #28]
	    // Sign extend if needed (24-bit to 32-bit)
	    if (audioData & 0x800000) {
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <getAudio+0xea>
	        audioData |= 0xFF000000; // Sign extend negative numbers
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001fc8:	61fb      	str	r3, [r7, #28]
	    }

	    SEGGER_RTT_printf(0, "24-bit audio data: 0x%06X (%d)\r\n", audioData & 0xFFFFFF, audioData);
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	490c      	ldr	r1, [pc, #48]	@ (8002004 <getAudio+0x124>)
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f7ff f803 	bl	8000fe0 <SEGGER_RTT_printf>

	    return 0xBACF;
 8001fda:	f64b 23cf 	movw	r3, #47823	@ 0xbacf
	}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3720      	adds	r7, #32
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000768 	.word	0x20000768
 8001fec:	08009898 	.word	0x08009898
 8001ff0:	080098ac 	.word	0x080098ac
 8001ff4:	080098c0 	.word	0x080098c0
 8001ff8:	080098d8 	.word	0x080098d8
 8001ffc:	080098e8 	.word	0x080098e8
 8002000:	08009904 	.word	0x08009904
 8002004:	08009920 	.word	0x08009920

08002008 <vInterfaceSocketTask>:

//store Mic data, use 8 chars for 64 bits in case
static char TxBuffer[8];

//initailize network interface and create socket, only 1 for my current applications
void vInterfaceSocketTask(void * argument) {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

	//Initialize Socket
	//xClientSocket = ConfigTCPClientSocket();

    for(;;) {
        vTaskDelay(1000);
 8002010:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002014:	f005 fd0c 	bl	8007a30 <vTaskDelay>
 8002018:	e7fa      	b.n	8002010 <vInterfaceSocketTask+0x8>
	...

0800201c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800201c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002054 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002020:	f7ff fd14 	bl	8001a4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002024:	480c      	ldr	r0, [pc, #48]	@ (8002058 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002026:	490d      	ldr	r1, [pc, #52]	@ (800205c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002028:	4a0d      	ldr	r2, [pc, #52]	@ (8002060 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800202a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800202c:	e002      	b.n	8002034 <LoopCopyDataInit>

0800202e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800202e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002032:	3304      	adds	r3, #4

08002034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002038:	d3f9      	bcc.n	800202e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800203a:	4a0a      	ldr	r2, [pc, #40]	@ (8002064 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800203c:	4c0a      	ldr	r4, [pc, #40]	@ (8002068 <LoopFillZerobss+0x22>)
  movs r3, #0
 800203e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002040:	e001      	b.n	8002046 <LoopFillZerobss>

08002042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002044:	3204      	adds	r2, #4

08002046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002048:	d3fb      	bcc.n	8002042 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800204a:	f007 fb6d 	bl	8009728 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800204e:	f7ff fa93 	bl	8001578 <main>
  bx  lr    
 8002052:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002054:	2007c000 	.word	0x2007c000
  ldr r0, =_sdata
 8002058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800205c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002060:	080099cc 	.word	0x080099cc
  ldr r2, =_sbss
 8002064:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 8002068:	20005fb4 	.word	0x20005fb4

0800206c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800206c:	e7fe      	b.n	800206c <ADC_IRQHandler>
	...

08002070 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002074:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <HAL_Init+0x34>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <HAL_Init+0x34>)
 800207a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800207e:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <HAL_Init+0x34>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a07      	ldr	r2, [pc, #28]	@ (80020a4 <HAL_Init+0x34>)
 8002086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800208a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800208c:	2003      	movs	r0, #3
 800208e:	f000 f8fc 	bl	800228a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002092:	200f      	movs	r0, #15
 8002094:	f7ff fc3a 	bl	800190c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002098:	f7ff fc10 	bl	80018bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40023c00 	.word	0x40023c00

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000008 	.word	0x20000008
 80020cc:	20000dd0 	.word	0x20000dd0

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000dd0 	.word	0x20000dd0

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	@ (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008

08002130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002140:	4b0b      	ldr	r3, [pc, #44]	@ (8002170 <__NVIC_SetPriorityGrouping+0x40>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800214c:	4013      	ands	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 800215a:	4313      	orrs	r3, r2
 800215c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800215e:	4a04      	ldr	r2, [pc, #16]	@ (8002170 <__NVIC_SetPriorityGrouping+0x40>)
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	60d3      	str	r3, [r2, #12]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00
 8002174:	05fa0000 	.word	0x05fa0000

08002178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800217c:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <__NVIC_GetPriorityGrouping+0x18>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	f003 0307 	and.w	r3, r3, #7
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	db0b      	blt.n	80021be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f003 021f 	and.w	r2, r3, #31
 80021ac:	4907      	ldr	r1, [pc, #28]	@ (80021cc <__NVIC_EnableIRQ+0x38>)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2001      	movs	r0, #1
 80021b6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100

080021d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	6039      	str	r1, [r7, #0]
 80021da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	db0a      	blt.n	80021fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	490c      	ldr	r1, [pc, #48]	@ (800221c <__NVIC_SetPriority+0x4c>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	0112      	lsls	r2, r2, #4
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	440b      	add	r3, r1
 80021f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f8:	e00a      	b.n	8002210 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4908      	ldr	r1, [pc, #32]	@ (8002220 <__NVIC_SetPriority+0x50>)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	3b04      	subs	r3, #4
 8002208:	0112      	lsls	r2, r2, #4
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	440b      	add	r3, r1
 800220e:	761a      	strb	r2, [r3, #24]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000e100 	.word	0xe000e100
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002224:	b480      	push	{r7}
 8002226:	b089      	sub	sp, #36	@ 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f1c3 0307 	rsb	r3, r3, #7
 800223e:	2b04      	cmp	r3, #4
 8002240:	bf28      	it	cs
 8002242:	2304      	movcs	r3, #4
 8002244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	3304      	adds	r3, #4
 800224a:	2b06      	cmp	r3, #6
 800224c:	d902      	bls.n	8002254 <NVIC_EncodePriority+0x30>
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3b03      	subs	r3, #3
 8002252:	e000      	b.n	8002256 <NVIC_EncodePriority+0x32>
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43da      	mvns	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800226c:	f04f 31ff 	mov.w	r1, #4294967295
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	43d9      	mvns	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	4313      	orrs	r3, r2
         );
}
 800227e:	4618      	mov	r0, r3
 8002280:	3724      	adds	r7, #36	@ 0x24
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ff4c 	bl	8002130 <__NVIC_SetPriorityGrouping>
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022b2:	f7ff ff61 	bl	8002178 <__NVIC_GetPriorityGrouping>
 80022b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	68b9      	ldr	r1, [r7, #8]
 80022bc:	6978      	ldr	r0, [r7, #20]
 80022be:	f7ff ffb1 	bl	8002224 <NVIC_EncodePriority>
 80022c2:	4602      	mov	r2, r0
 80022c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff ff80 	bl	80021d0 <__NVIC_SetPriority>
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff54 	bl	8002194 <__NVIC_EnableIRQ>
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80022f8:	f3bf 8f5f 	dmb	sy
}
 80022fc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80022fe:	4b07      	ldr	r3, [pc, #28]	@ (800231c <HAL_MPU_Disable+0x28>)
 8002300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002302:	4a06      	ldr	r2, [pc, #24]	@ (800231c <HAL_MPU_Disable+0x28>)
 8002304:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002308:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800230a:	4b05      	ldr	r3, [pc, #20]	@ (8002320 <HAL_MPU_Disable+0x2c>)
 800230c:	2200      	movs	r2, #0
 800230e:	605a      	str	r2, [r3, #4]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	e000ed00 	.word	0xe000ed00
 8002320:	e000ed90 	.word	0xe000ed90

08002324 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800232c:	4a0b      	ldr	r2, [pc, #44]	@ (800235c <HAL_MPU_Enable+0x38>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002336:	4b0a      	ldr	r3, [pc, #40]	@ (8002360 <HAL_MPU_Enable+0x3c>)
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	4a09      	ldr	r2, [pc, #36]	@ (8002360 <HAL_MPU_Enable+0x3c>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002340:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002342:	f3bf 8f4f 	dsb	sy
}
 8002346:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002348:	f3bf 8f6f 	isb	sy
}
 800234c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000ed90 	.word	0xe000ed90
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	785a      	ldrb	r2, [r3, #1]
 8002370:	4b1b      	ldr	r3, [pc, #108]	@ (80023e0 <HAL_MPU_ConfigRegion+0x7c>)
 8002372:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <HAL_MPU_ConfigRegion+0x7c>)
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	4a19      	ldr	r2, [pc, #100]	@ (80023e0 <HAL_MPU_ConfigRegion+0x7c>)
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002380:	4a17      	ldr	r2, [pc, #92]	@ (80023e0 <HAL_MPU_ConfigRegion+0x7c>)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	7b1b      	ldrb	r3, [r3, #12]
 800238c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7adb      	ldrb	r3, [r3, #11]
 8002392:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002394:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	7a9b      	ldrb	r3, [r3, #10]
 800239a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800239c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	7b5b      	ldrb	r3, [r3, #13]
 80023a2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80023a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	7b9b      	ldrb	r3, [r3, #14]
 80023aa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80023ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	7bdb      	ldrb	r3, [r3, #15]
 80023b2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80023b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7a5b      	ldrb	r3, [r3, #9]
 80023ba:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80023bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	7a1b      	ldrb	r3, [r3, #8]
 80023c2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80023c4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	7812      	ldrb	r2, [r2, #0]
 80023ca:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80023cc:	4a04      	ldr	r2, [pc, #16]	@ (80023e0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80023ce:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80023d0:	6113      	str	r3, [r2, #16]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	e000ed90 	.word	0xe000ed90

080023e4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e086      	b.n	8002504 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d106      	bne.n	800240e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7fe fe4f 	bl	80010ac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240e:	4b3f      	ldr	r3, [pc, #252]	@ (800250c <HAL_ETH_Init+0x128>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	4a3e      	ldr	r2, [pc, #248]	@ (800250c <HAL_ETH_Init+0x128>)
 8002414:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002418:	6453      	str	r3, [r2, #68]	@ 0x44
 800241a:	4b3c      	ldr	r3, [pc, #240]	@ (800250c <HAL_ETH_Init+0x128>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002426:	4b3a      	ldr	r3, [pc, #232]	@ (8002510 <HAL_ETH_Init+0x12c>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	4a39      	ldr	r2, [pc, #228]	@ (8002510 <HAL_ETH_Init+0x12c>)
 800242c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002430:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002432:	4b37      	ldr	r3, [pc, #220]	@ (8002510 <HAL_ETH_Init+0x12c>)
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	4935      	ldr	r1, [pc, #212]	@ (8002510 <HAL_ETH_Init+0x12c>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002440:	4b33      	ldr	r3, [pc, #204]	@ (8002510 <HAL_ETH_Init+0x12c>)
 8002442:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800245a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800245c:	f7ff fe38 	bl	80020d0 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002462:	e011      	b.n	8002488 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002464:	f7ff fe34 	bl	80020d0 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002472:	d909      	bls.n	8002488 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2204      	movs	r2, #4
 8002478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	22e0      	movs	r2, #224	@ 0xe0
 8002480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e03d      	b.n	8002504 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1e4      	bne.n	8002464 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 fa40 	bl	8002920 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 faeb 	bl	8002a7c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fb41 	bl	8002b2e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	461a      	mov	r2, r3
 80024b2:	2100      	movs	r1, #0
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f000 faa9 	bl	8002a0c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80024c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002514 <HAL_ETH_Init+0x130>)
 80024d8:	430b      	orrs	r3, r1
 80024da:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80024ee:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2210      	movs	r2, #16
 80024fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	40013800 	.word	0x40013800
 8002514:	00020060 	.word	0x00020060

08002518 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002526:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002540:	4b4b      	ldr	r3, [pc, #300]	@ (8002670 <HAL_ETH_IRQHandler+0x158>)
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00e      	beq.n	800256e <HAL_ETH_IRQHandler+0x56>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d009      	beq.n	800256e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002562:	461a      	mov	r2, r3
 8002564:	4b43      	ldr	r3, [pc, #268]	@ (8002674 <HAL_ETH_IRQHandler+0x15c>)
 8002566:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f004 f8f3 	bl	8006754 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d00f      	beq.n	8002598 <HAL_ETH_IRQHandler+0x80>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00a      	beq.n	8002598 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800258a:	461a      	mov	r2, r3
 800258c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002590:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f004 f90e 	bl	80067b4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d042      	beq.n	8002628 <HAL_ETH_IRQHandler+0x110>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d03d      	beq.n	8002628 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f043 0208 	orr.w	r2, r3, #8
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d01a      	beq.n	80025fc <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025ce:	695a      	ldr	r2, [r3, #20]
 80025d0:	4b29      	ldr	r3, [pc, #164]	@ (8002678 <HAL_ETH_IRQHandler+0x160>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6812      	ldr	r2, [r2, #0]
 80025e8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 80025ec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025f0:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	22e0      	movs	r2, #224	@ 0xe0
 80025f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80025fa:	e012      	b.n	8002622 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002604:	695a      	ldr	r2, [r3, #20]
 8002606:	f248 6380 	movw	r3, #34432	@ 0x8680
 800260a:	4013      	ands	r3, r2
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800261a:	461a      	mov	r2, r3
 800261c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002620:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f004 f83a 	bl	800669c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00e      	beq.n	8002650 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002638:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f81a 	bl	800267c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d006      	beq.n	8002668 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800265a:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_ETH_IRQHandler+0x158>)
 800265c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002660:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f814 	bl	8002690 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002668:	bf00      	nop
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40013c00 	.word	0x40013c00
 8002674:	00010040 	.word	0x00010040
 8002678:	007e2000 	.word	0x007e2000

0800267c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	4b53      	ldr	r3, [pc, #332]	@ (8002808 <ETH_SetMACConfig+0x164>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	7b9b      	ldrb	r3, [r3, #14]
 80026c2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	7c12      	ldrb	r2, [r2, #16]
 80026c8:	2a00      	cmp	r2, #0
 80026ca:	d102      	bne.n	80026d2 <ETH_SetMACConfig+0x2e>
 80026cc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80026d0:	e000      	b.n	80026d4 <ETH_SetMACConfig+0x30>
 80026d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80026d4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	7c52      	ldrb	r2, [r2, #17]
 80026da:	2a00      	cmp	r2, #0
 80026dc:	d102      	bne.n	80026e4 <ETH_SetMACConfig+0x40>
 80026de:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80026e2:	e000      	b.n	80026e6 <ETH_SetMACConfig+0x42>
 80026e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80026e6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80026ec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	7fdb      	ldrb	r3, [r3, #31]
 80026f2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80026f4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80026fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	7f92      	ldrb	r2, [r2, #30]
 8002700:	2a00      	cmp	r2, #0
 8002702:	d102      	bne.n	800270a <ETH_SetMACConfig+0x66>
 8002704:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002708:	e000      	b.n	800270c <ETH_SetMACConfig+0x68>
 800270a:	2200      	movs	r2, #0
                        macconf->Speed |
 800270c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	7f1b      	ldrb	r3, [r3, #28]
 8002712:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002714:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800271a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	791b      	ldrb	r3, [r3, #4]
 8002720:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002722:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	f892 2020 	ldrb.w	r2, [r2, #32]
 800272a:	2a00      	cmp	r2, #0
 800272c:	d102      	bne.n	8002734 <ETH_SetMACConfig+0x90>
 800272e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002732:	e000      	b.n	8002736 <ETH_SetMACConfig+0x92>
 8002734:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002736:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	7bdb      	ldrb	r3, [r3, #15]
 800273c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800273e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002744:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800274c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800274e:	4313      	orrs	r3, r2
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002766:	2001      	movs	r0, #1
 8002768:	f7ff fcbe 	bl	80020e8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002782:	4013      	ands	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800278a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002792:	2a00      	cmp	r2, #0
 8002794:	d101      	bne.n	800279a <ETH_SetMACConfig+0xf6>
 8002796:	2280      	movs	r2, #128	@ 0x80
 8002798:	e000      	b.n	800279c <ETH_SetMACConfig+0xf8>
 800279a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800279c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80027a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80027aa:	2a01      	cmp	r2, #1
 80027ac:	d101      	bne.n	80027b2 <ETH_SetMACConfig+0x10e>
 80027ae:	2208      	movs	r2, #8
 80027b0:	e000      	b.n	80027b4 <ETH_SetMACConfig+0x110>
 80027b2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80027b4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80027bc:	2a01      	cmp	r2, #1
 80027be:	d101      	bne.n	80027c4 <ETH_SetMACConfig+0x120>
 80027c0:	2204      	movs	r2, #4
 80027c2:	e000      	b.n	80027c6 <ETH_SetMACConfig+0x122>
 80027c4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80027c6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80027ce:	2a01      	cmp	r2, #1
 80027d0:	d101      	bne.n	80027d6 <ETH_SetMACConfig+0x132>
 80027d2:	2202      	movs	r2, #2
 80027d4:	e000      	b.n	80027d8 <ETH_SetMACConfig+0x134>
 80027d6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80027d8:	4313      	orrs	r3, r2
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	4313      	orrs	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80027f0:	2001      	movs	r0, #1
 80027f2:	f7ff fc79 	bl	80020e8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	619a      	str	r2, [r3, #24]
}
 80027fe:	bf00      	nop
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	fd20810f 	.word	0xfd20810f

0800280c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	4b3d      	ldr	r3, [pc, #244]	@ (800291c <ETH_SetDMAConfig+0x110>)
 8002826:	4013      	ands	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	7b1b      	ldrb	r3, [r3, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d102      	bne.n	8002838 <ETH_SetDMAConfig+0x2c>
 8002832:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002836:	e000      	b.n	800283a <ETH_SetDMAConfig+0x2e>
 8002838:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	7b5b      	ldrb	r3, [r3, #13]
 800283e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002840:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	7f52      	ldrb	r2, [r2, #29]
 8002846:	2a00      	cmp	r2, #0
 8002848:	d102      	bne.n	8002850 <ETH_SetDMAConfig+0x44>
 800284a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800284e:	e000      	b.n	8002852 <ETH_SetDMAConfig+0x46>
 8002850:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002852:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	7b9b      	ldrb	r3, [r3, #14]
 8002858:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800285a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002860:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	7f1b      	ldrb	r3, [r3, #28]
 8002866:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002868:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	7f9b      	ldrb	r3, [r3, #30]
 800286e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002870:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002876:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800287e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002880:	4313      	orrs	r3, r2
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002890:	461a      	mov	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80028a2:	2001      	movs	r0, #1
 80028a4:	f7ff fc20 	bl	80020e8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028b0:	461a      	mov	r2, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	791b      	ldrb	r3, [r3, #4]
 80028ba:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80028c0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80028c6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80028cc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028d4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80028d6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028dc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80028de:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80028e4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6812      	ldr	r2, [r2, #0]
 80028ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028f2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002900:	2001      	movs	r0, #1
 8002902:	f7ff fbf1 	bl	80020e8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800290e:	461a      	mov	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6013      	str	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	f8de3f23 	.word	0xf8de3f23

08002920 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b0a6      	sub	sp, #152	@ 0x98
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002928:	2301      	movs	r3, #1
 800292a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800292e:	2301      	movs	r3, #1
 8002930:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002934:	2300      	movs	r3, #0
 8002936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002938:	2300      	movs	r3, #0
 800293a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800293e:	2301      	movs	r3, #1
 8002940:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800294a:	2301      	movs	r3, #1
 800294c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002950:	2301      	movs	r3, #1
 8002952:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002956:	2300      	movs	r3, #0
 8002958:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800295c:	2300      	movs	r3, #0
 800295e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002962:	2300      	movs	r3, #0
 8002964:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002966:	2300      	movs	r3, #0
 8002968:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800296c:	2300      	movs	r3, #0
 800296e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002970:	2300      	movs	r3, #0
 8002972:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002976:	2300      	movs	r3, #0
 8002978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002982:	2300      	movs	r3, #0
 8002984:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002988:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800298c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800298e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002992:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002994:	2300      	movs	r3, #0
 8002996:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800299a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800299e:	4619      	mov	r1, r3
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff fe7f 	bl	80026a4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80029a6:	2301      	movs	r3, #1
 80029a8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80029aa:	2301      	movs	r3, #1
 80029ac:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80029ae:	2301      	movs	r3, #1
 80029b0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80029b4:	2301      	movs	r3, #1
 80029b6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80029bc:	2300      	movs	r3, #0
 80029be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80029cc:	2301      	movs	r3, #1
 80029ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80029d2:	2301      	movs	r3, #1
 80029d4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80029d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029da:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80029dc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80029e0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80029e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029e6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80029e8:	2301      	movs	r3, #1
 80029ea:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80029f2:	2300      	movs	r3, #0
 80029f4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80029f6:	f107 0308 	add.w	r3, r7, #8
 80029fa:	4619      	mov	r1, r3
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ff05 	bl	800280c <ETH_SetDMAConfig>
}
 8002a02:	bf00      	nop
 8002a04:	3798      	adds	r7, #152	@ 0x98
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b087      	sub	sp, #28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3305      	adds	r3, #5
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	021b      	lsls	r3, r3, #8
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	3204      	adds	r2, #4
 8002a24:	7812      	ldrb	r2, [r2, #0]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	4b11      	ldr	r3, [pc, #68]	@ (8002a74 <ETH_MACAddressConfig+0x68>)
 8002a2e:	4413      	add	r3, r2
 8002a30:	461a      	mov	r2, r3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3303      	adds	r3, #3
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	061a      	lsls	r2, r3, #24
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3302      	adds	r3, #2
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	041b      	lsls	r3, r3, #16
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	021b      	lsls	r3, r3, #8
 8002a50:	4313      	orrs	r3, r2
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	7812      	ldrb	r2, [r2, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <ETH_MACAddressConfig+0x6c>)
 8002a5e:	4413      	add	r3, r2
 8002a60:	461a      	mov	r2, r3
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	6013      	str	r3, [r2, #0]
}
 8002a66:	bf00      	nop
 8002a68:	371c      	adds	r7, #28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40028040 	.word	0x40028040
 8002a78:	40028044 	.word	0x40028044

08002a7c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	e03e      	b.n	8002b08 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68d9      	ldr	r1, [r3, #12]
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	4613      	mov	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	00db      	lsls	r3, r3, #3
 8002a98:	440b      	add	r3, r1
 8002a9a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	3206      	adds	r2, #6
 8002abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d80c      	bhi.n	8002aec <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68d9      	ldr	r1, [r3, #12]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	440b      	add	r3, r1
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	e004      	b.n	8002af6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	461a      	mov	r2, r3
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d9bd      	bls.n	8002a8a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68da      	ldr	r2, [r3, #12]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b20:	611a      	str	r2, [r3, #16]
}
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b085      	sub	sp, #20
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	e048      	b.n	8002bce <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6919      	ldr	r1, [r3, #16]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	440b      	add	r3, r1
 8002b4c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2200      	movs	r2, #0
 8002b58:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002b78:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	3212      	adds	r2, #18
 8002b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d80c      	bhi.n	8002bbe <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6919      	ldr	r1, [r3, #16]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1c5a      	adds	r2, r3, #1
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	60da      	str	r2, [r3, #12]
 8002bbc:	e004      	b.n	8002bc8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2b03      	cmp	r3, #3
 8002bd2:	d9b3      	bls.n	8002b3c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691a      	ldr	r2, [r3, #16]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bfe:	60da      	str	r2, [r3, #12]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b089      	sub	sp, #36	@ 0x24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002c22:	2300      	movs	r3, #0
 8002c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
 8002c2a:	e175      	b.n	8002f18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	f040 8164 	bne.w	8002f12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d005      	beq.n	8002c62 <HAL_GPIO_Init+0x56>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d130      	bne.n	8002cc4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	2203      	movs	r2, #3
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43db      	mvns	r3, r3
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	4013      	ands	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c98:	2201      	movs	r2, #1
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f003 0201 	and.w	r2, r3, #1
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d017      	beq.n	8002d00 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	2203      	movs	r2, #3
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d123      	bne.n	8002d54 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	08da      	lsrs	r2, r3, #3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3208      	adds	r2, #8
 8002d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	220f      	movs	r2, #15
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	691a      	ldr	r2, [r3, #16]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	08da      	lsrs	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	3208      	adds	r2, #8
 8002d4e:	69b9      	ldr	r1, [r7, #24]
 8002d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	2203      	movs	r2, #3
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f003 0203 	and.w	r2, r3, #3
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80be 	beq.w	8002f12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d96:	4b66      	ldr	r3, [pc, #408]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	4a65      	ldr	r2, [pc, #404]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002da2:	4b63      	ldr	r3, [pc, #396]	@ (8002f30 <HAL_GPIO_Init+0x324>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002dae:	4a61      	ldr	r2, [pc, #388]	@ (8002f34 <HAL_GPIO_Init+0x328>)
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	220f      	movs	r2, #15
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a58      	ldr	r2, [pc, #352]	@ (8002f38 <HAL_GPIO_Init+0x32c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d037      	beq.n	8002e4a <HAL_GPIO_Init+0x23e>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a57      	ldr	r2, [pc, #348]	@ (8002f3c <HAL_GPIO_Init+0x330>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d031      	beq.n	8002e46 <HAL_GPIO_Init+0x23a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a56      	ldr	r2, [pc, #344]	@ (8002f40 <HAL_GPIO_Init+0x334>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d02b      	beq.n	8002e42 <HAL_GPIO_Init+0x236>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a55      	ldr	r2, [pc, #340]	@ (8002f44 <HAL_GPIO_Init+0x338>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d025      	beq.n	8002e3e <HAL_GPIO_Init+0x232>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a54      	ldr	r2, [pc, #336]	@ (8002f48 <HAL_GPIO_Init+0x33c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d01f      	beq.n	8002e3a <HAL_GPIO_Init+0x22e>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a53      	ldr	r2, [pc, #332]	@ (8002f4c <HAL_GPIO_Init+0x340>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d019      	beq.n	8002e36 <HAL_GPIO_Init+0x22a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a52      	ldr	r2, [pc, #328]	@ (8002f50 <HAL_GPIO_Init+0x344>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d013      	beq.n	8002e32 <HAL_GPIO_Init+0x226>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a51      	ldr	r2, [pc, #324]	@ (8002f54 <HAL_GPIO_Init+0x348>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d00d      	beq.n	8002e2e <HAL_GPIO_Init+0x222>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a50      	ldr	r2, [pc, #320]	@ (8002f58 <HAL_GPIO_Init+0x34c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d007      	beq.n	8002e2a <HAL_GPIO_Init+0x21e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d101      	bne.n	8002e26 <HAL_GPIO_Init+0x21a>
 8002e22:	2309      	movs	r3, #9
 8002e24:	e012      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e26:	230a      	movs	r3, #10
 8002e28:	e010      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e2a:	2308      	movs	r3, #8
 8002e2c:	e00e      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e2e:	2307      	movs	r3, #7
 8002e30:	e00c      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e32:	2306      	movs	r3, #6
 8002e34:	e00a      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e36:	2305      	movs	r3, #5
 8002e38:	e008      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	e006      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e004      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e002      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <HAL_GPIO_Init+0x240>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	69fa      	ldr	r2, [r7, #28]
 8002e4e:	f002 0203 	and.w	r2, r2, #3
 8002e52:	0092      	lsls	r2, r2, #2
 8002e54:	4093      	lsls	r3, r2
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002e5c:	4935      	ldr	r1, [pc, #212]	@ (8002f34 <HAL_GPIO_Init+0x328>)
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	3302      	adds	r3, #2
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e8e:	4a34      	ldr	r2, [pc, #208]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e94:	4b32      	ldr	r3, [pc, #200]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eb8:	4a29      	ldr	r2, [pc, #164]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ebe:	4b28      	ldr	r3, [pc, #160]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f0c:	4a14      	ldr	r2, [pc, #80]	@ (8002f60 <HAL_GPIO_Init+0x354>)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	3301      	adds	r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	2b0f      	cmp	r3, #15
 8002f1c:	f67f ae86 	bls.w	8002c2c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3724      	adds	r7, #36	@ 0x24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40013800 	.word	0x40013800
 8002f38:	40020000 	.word	0x40020000
 8002f3c:	40020400 	.word	0x40020400
 8002f40:	40020800 	.word	0x40020800
 8002f44:	40020c00 	.word	0x40020c00
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40021400 	.word	0x40021400
 8002f50:	40021800 	.word	0x40021800
 8002f54:	40021c00 	.word	0x40021c00
 8002f58:	40022000 	.word	0x40022000
 8002f5c:	40022400 	.word	0x40022400
 8002f60:	40013c00 	.word	0x40013c00

08002f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	807b      	strh	r3, [r7, #2]
 8002f70:	4613      	mov	r3, r2
 8002f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f74:	787b      	ldrb	r3, [r7, #1]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f7a:	887a      	ldrh	r2, [r7, #2]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002f80:	e003      	b.n	8002f8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	041a      	lsls	r2, r3, #16
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	619a      	str	r2, [r3, #24]
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
	...

08002f98 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0d2      	b.n	8003150 <HAL_I2S_Init+0x1b8>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d106      	bne.n	8002fc4 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7fe fa50 	bl	8001464 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69d9      	ldr	r1, [r3, #28]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4b60      	ldr	r3, [pc, #384]	@ (8003158 <HAL_I2S_Init+0x1c0>)
 8002fd8:	400b      	ands	r3, r1
 8002fda:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d067      	beq.n	80030bc <HAL_I2S_Init+0x124>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d102      	bne.n	8002ffa <HAL_I2S_Init+0x62>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002ff4:	2310      	movs	r3, #16
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	e001      	b.n	8002ffe <HAL_I2S_Init+0x66>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002ffa:	2320      	movs	r3, #32
 8002ffc:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	2b20      	cmp	r3, #32
 8003004:	d802      	bhi.n	800300c <HAL_I2S_Init+0x74>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	617b      	str	r3, [r7, #20]
    }

    /* If an external I2S clock has to be used, the specific define should be set
    in the project configuration or in the stm32f3xx_conf.h file */
    if (hi2s->Init.ClockSource == I2S_CLOCK_EXTERNAL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d102      	bne.n	800301a <HAL_I2S_Init+0x82>
    {
      /* Set the I2S clock to the external clock  value */
      i2sclk = EXTERNAL_CLOCK_VALUE;
 8003014:	4b51      	ldr	r3, [pc, #324]	@ (800315c <HAL_I2S_Init+0x1c4>)
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	e003      	b.n	8003022 <HAL_I2S_Init+0x8a>
    }
    else
    {
      /* Get the I2S source clock value */
      i2sclk = I2S_GetClockFreq(hi2s);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f968 	bl	80032f0 <I2S_GetClockFreq>
 8003020:	60f8      	str	r0, [r7, #12]
    }

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800302a:	d125      	bne.n	8003078 <HAL_I2S_Init+0xe0>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d010      	beq.n	8003056 <HAL_I2S_Init+0xbe>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	fbb2 f2f3 	udiv	r2, r2, r3
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	461a      	mov	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003050:	3305      	adds	r3, #5
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	e01f      	b.n	8003096 <HAL_I2S_Init+0xfe>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003060:	4613      	mov	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4413      	add	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	461a      	mov	r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003072:	3305      	adds	r3, #5
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	e00e      	b.n	8003096 <HAL_I2S_Init+0xfe>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	461a      	mov	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	3305      	adds	r3, #5
 8003094:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4a31      	ldr	r2, [pc, #196]	@ (8003160 <HAL_I2S_Init+0x1c8>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	08db      	lsrs	r3, r3, #3
 80030a0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	085b      	lsrs	r3, r3, #1
 80030b2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	021b      	lsls	r3, r3, #8
 80030b8:	61bb      	str	r3, [r7, #24]
 80030ba:	e003      	b.n	80030c4 <HAL_I2S_Init+0x12c>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80030bc:	2302      	movs	r3, #2
 80030be:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d902      	bls.n	80030d0 <HAL_I2S_Init+0x138>
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	2bff      	cmp	r3, #255	@ 0xff
 80030ce:	d907      	bls.n	80030e0 <HAL_I2S_Init+0x148>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	f043 0210 	orr.w	r2, r3, #16
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	63da      	str	r2, [r3, #60]	@ 0x3c
    return  HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e037      	b.n	8003150 <HAL_I2S_Init+0x1b8>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	ea42 0103 	orr.w	r1, r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	69da      	ldr	r2, [r3, #28]
 80030fa:	4b17      	ldr	r3, [pc, #92]	@ (8003158 <HAL_I2S_Init+0x1c0>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	6851      	ldr	r1, [r2, #4]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6892      	ldr	r2, [r2, #8]
 8003106:	4311      	orrs	r1, r2
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	68d2      	ldr	r2, [r2, #12]
 800310c:	4311      	orrs	r1, r2
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6992      	ldr	r2, [r2, #24]
 8003112:	430a      	orrs	r2, r1
 8003114:	431a      	orrs	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800311e:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b30      	cmp	r3, #48	@ 0x30
 8003126:	d003      	beq.n	8003130 <HAL_I2S_Init+0x198>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2bb0      	cmp	r3, #176	@ 0xb0
 800312e:	d107      	bne.n	8003140 <HAL_I2S_Init+0x1a8>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	69da      	ldr	r2, [r3, #28]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800313e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	63da      	str	r2, [r3, #60]	@ 0x3c
  hi2s->State     = HAL_I2S_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800314e:	2300      	movs	r3, #0
}
 8003150:	4618      	mov	r0, r3
 8003152:	3720      	adds	r7, #32
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	fffff040 	.word	0xfffff040
 800315c:	00bb8000 	.word	0x00bb8000
 8003160:	cccccccd 	.word	0xcccccccd

08003164 <HAL_I2S_Receive>:
  * @note   In I2S Master Receiver mode, just after enabling the peripheral the clock will be generate
  *         in continuous way and as the I2S is not disabled at the end of the I2S transaction.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b088      	sub	sp, #32
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d002      	beq.n	8003180 <HAL_I2S_Receive+0x1c>
 800317a:	88fb      	ldrh	r3, [r7, #6]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_I2S_Receive+0x20>
  {
    return  HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0b0      	b.n	80032e6 <HAL_I2S_Receive+0x182>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	d001      	beq.n	8003194 <HAL_I2S_Receive+0x30>
  {
    return HAL_BUSY;
 8003190:	2302      	movs	r3, #2
 8003192:	e0a8      	b.n	80032e6 <HAL_I2S_Receive+0x182>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_I2S_Receive+0x40>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e0a0      	b.n	80032e6 <HAL_I2S_Receive+0x182>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2204      	movs	r2, #4
 80031b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hi2s->pRxBuffPtr = pData;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	68ba      	ldr	r2, [r7, #8]
 80031be:	629a      	str	r2, [r3, #40]	@ 0x28

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	61fb      	str	r3, [r7, #28]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d002      	beq.n	80031d8 <HAL_I2S_Receive+0x74>
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	2b05      	cmp	r3, #5
 80031d6:	d10a      	bne.n	80031ee <HAL_I2S_Receive+0x8a>
  {
    hi2s->RxXferSize = (Size << 1U);
 80031d8:	88fb      	ldrh	r3, [r7, #6]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    hi2s->RxXferCount = (Size << 1U);
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80031ec:	e005      	b.n	80031fa <HAL_I2S_Receive+0x96>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	88fa      	ldrh	r2, [r7, #6]
 80031f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    hi2s->RxXferCount = Size;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	88fa      	ldrh	r2, [r7, #6]
 80031f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  }

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003208:	d007      	beq.n	800321a <HAL_I2S_Receive+0xb6>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69da      	ldr	r2, [r3, #28]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003218:	61da      	str	r2, [r3, #28]
  }

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003224:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003228:	d14f      	bne.n	80032ca <HAL_I2S_Receive+0x166>
  {
    /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800322a:	2300      	movs	r3, #0
 800322c:	61bb      	str	r3, [r7, #24]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	61bb      	str	r3, [r7, #24]
 800323e:	69bb      	ldr	r3, [r7, #24]
  }

  /* Receive data */
  while (hi2s->RxXferCount > 0U)
 8003240:	e043      	b.n	80032ca <HAL_I2S_Receive+0x166>
  {
    /* Wait until RXNE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	2201      	movs	r2, #1
 8003246:	2101      	movs	r1, #1
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 f89d 	bl	8003388 <I2S_WaitFlagStateUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00f      	beq.n	8003274 <HAL_I2S_Receive+0x110>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003258:	f043 0201 	orr.w	r2, r3, #1
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	63da      	str	r2, [r3, #60]	@ 0x3c
      hi2s->State = HAL_I2S_STATE_READY;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      __HAL_UNLOCK(hi2s);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e038      	b.n	80032e6 <HAL_I2S_Receive+0x182>
    }

    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327e:	b292      	uxth	r2, r2
 8003280:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003286:	1c9a      	adds	r2, r3, #2
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	629a      	str	r2, [r3, #40]	@ 0x28
    hi2s->RxXferCount--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Check if an overrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032a4:	2b40      	cmp	r3, #64	@ 0x40
 80032a6:	d110      	bne.n	80032ca <HAL_I2S_Receive+0x166>
    {
      /* Clear overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	697b      	ldr	r3, [r7, #20]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c2:	f043 0202 	orr.w	r2, r3, #2
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  while (hi2s->RxXferCount > 0U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1b6      	bne.n	8003242 <HAL_I2S_Receive+0xde>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  __HAL_UNLOCK(hi2s);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3720      	adds	r7, #32
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
	...

080032f0 <I2S_GetClockFreq>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *               the configuration information for I2S module.
  * @retval I2S Clock Input
  */
static uint32_t I2S_GetClockFreq(I2S_HandleTypeDef *hi2s)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t i2sclocksource;

  /* Configure I2S Clock based on I2S source clock selection */

  /* I2S_CLK_x : I2S Block Clock configuration for different clock sources selected */
  switch (hi2s->Init.ClockSource)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d02d      	beq.n	800335c <I2S_GetClockFreq+0x6c>
 8003300:	2b02      	cmp	r3, #2
 8003302:	d12e      	bne.n	8003362 <I2S_GetClockFreq+0x72>
  {
    case I2S_CLOCK_PLL :
    {
      /* Configure the PLLI2S division factor */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003304:	4b1c      	ldr	r3, [pc, #112]	@ (8003378 <I2S_GetClockFreq+0x88>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d108      	bne.n	8003322 <I2S_GetClockFreq+0x32>
      {
        /* In Case the PLL Source is HSI (Internal Clock) */
        vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003310:	4b19      	ldr	r3, [pc, #100]	@ (8003378 <I2S_GetClockFreq+0x88>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003318:	4a18      	ldr	r2, [pc, #96]	@ (800337c <I2S_GetClockFreq+0x8c>)
 800331a:	fbb2 f3f3 	udiv	r3, r2, r3
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	e007      	b.n	8003332 <I2S_GetClockFreq+0x42>
      }
      else
      {
        /* In Case the PLL Source is HSE (External Clock) */
        vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8003322:	4b15      	ldr	r3, [pc, #84]	@ (8003378 <I2S_GetClockFreq+0x88>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800332a:	4a15      	ldr	r2, [pc, #84]	@ (8003380 <I2S_GetClockFreq+0x90>)
 800332c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003330:	617b      	str	r3, [r7, #20]
      }

      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* I2S_CLK(first level) = PLLI2S_VCO Output/PLLI2SR */
      tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U;
 8003332:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <I2S_GetClockFreq+0x88>)
 8003334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003338:	0f1b      	lsrs	r3, r3, #28
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	60fb      	str	r3, [r7, #12]
      i2sclocksource = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg);
 8003340:	4b0d      	ldr	r3, [pc, #52]	@ (8003378 <I2S_GetClockFreq+0x88>)
 8003342:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003346:	099b      	lsrs	r3, r3, #6
 8003348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	fb03 f202 	mul.w	r2, r3, r2
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	fbb2 f3f3 	udiv	r3, r2, r3
 8003358:	613b      	str	r3, [r7, #16]

      break;
 800335a:	e005      	b.n	8003368 <I2S_GetClockFreq+0x78>
    }
    case I2S_CLOCK_EXTERNAL :
    {
      i2sclocksource = EXTERNAL_CLOCK_VALUE;
 800335c:	4b09      	ldr	r3, [pc, #36]	@ (8003384 <I2S_GetClockFreq+0x94>)
 800335e:	613b      	str	r3, [r7, #16]
      break;
 8003360:	e002      	b.n	8003368 <I2S_GetClockFreq+0x78>
    }
    default :
    {
      i2sclocksource = 0U;
 8003362:	2300      	movs	r3, #0
 8003364:	613b      	str	r3, [r7, #16]
      break;
 8003366:	bf00      	nop
    }
  }

  /* the return result is the value of I2S clock */
  return i2sclocksource;
 8003368:	693b      	ldr	r3, [r7, #16]
}
 800336a:	4618      	mov	r0, r3
 800336c:	371c      	adds	r7, #28
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800
 800337c:	00f42400 	.word	0x00f42400
 8003380:	007a1200 	.word	0x007a1200
 8003384:	00bb8000 	.word	0x00bb8000

08003388 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	4613      	mov	r3, r2
 8003396:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003398:	f7fe fe9a 	bl	80020d0 <HAL_GetTick>
 800339c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800339e:	e018      	b.n	80033d2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a6:	d014      	beq.n	80033d2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80033a8:	f7fe fe92 	bl	80020d0 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d902      	bls.n	80033be <I2S_WaitFlagStateUntilTimeout+0x36>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e00f      	b.n	80033f2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	4013      	ands	r3, r2
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	429a      	cmp	r2, r3
 80033e0:	bf0c      	ite	eq
 80033e2:	2301      	moveq	r3, #1
 80033e4:	2300      	movne	r3, #0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	461a      	mov	r2, r3
 80033ea:	79fb      	ldrb	r3, [r7, #7]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1d7      	bne.n	80033a0 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b086      	sub	sp, #24
 80033fe:	af02      	add	r7, sp, #8
 8003400:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e108      	b.n	800361e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d106      	bne.n	800342c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7fe fbe0 	bl	8001bec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2203      	movs	r2, #3
 8003430:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800343a:	d102      	bne.n	8003442 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f002 fe6a 	bl	8006120 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	7c1a      	ldrb	r2, [r3, #16]
 8003454:	f88d 2000 	strb.w	r2, [sp]
 8003458:	3304      	adds	r3, #4
 800345a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800345c:	f002 fe06 	bl	800606c <USB_CoreInit>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2202      	movs	r2, #2
 800346a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e0d5      	b.n	800361e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2100      	movs	r1, #0
 8003478:	4618      	mov	r0, r3
 800347a:	f002 fe62 	bl	8006142 <USB_SetCurrentMode>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d005      	beq.n	8003490 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0c6      	b.n	800361e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]
 8003494:	e04a      	b.n	800352c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003496:	7bfa      	ldrb	r2, [r7, #15]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4413      	add	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	3315      	adds	r3, #21
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034aa:	7bfa      	ldrb	r2, [r7, #15]
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	4413      	add	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	3314      	adds	r3, #20
 80034ba:	7bfa      	ldrb	r2, [r7, #15]
 80034bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034be:	7bfa      	ldrb	r2, [r7, #15]
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
 80034c2:	b298      	uxth	r0, r3
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	4413      	add	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	440b      	add	r3, r1
 80034d0:	332e      	adds	r3, #46	@ 0x2e
 80034d2:	4602      	mov	r2, r0
 80034d4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034d6:	7bfa      	ldrb	r2, [r7, #15]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	3318      	adds	r3, #24
 80034e6:	2200      	movs	r2, #0
 80034e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034ea:	7bfa      	ldrb	r2, [r7, #15]
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	331c      	adds	r3, #28
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	3320      	adds	r3, #32
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003512:	7bfa      	ldrb	r2, [r7, #15]
 8003514:	6879      	ldr	r1, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	4413      	add	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	3324      	adds	r3, #36	@ 0x24
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	3301      	adds	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	791b      	ldrb	r3, [r3, #4]
 8003530:	7bfa      	ldrb	r2, [r7, #15]
 8003532:	429a      	cmp	r2, r3
 8003534:	d3af      	bcc.n	8003496 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003536:	2300      	movs	r3, #0
 8003538:	73fb      	strb	r3, [r7, #15]
 800353a:	e044      	b.n	80035c6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800353c:	7bfa      	ldrb	r2, [r7, #15]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003552:	7bfa      	ldrb	r2, [r7, #15]
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003564:	7bfa      	ldrb	r2, [r7, #15]
 8003566:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003568:	7bfa      	ldrb	r2, [r7, #15]
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	4613      	mov	r3, r2
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800357e:	7bfa      	ldrb	r2, [r7, #15]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	4413      	add	r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003594:	7bfa      	ldrb	r2, [r7, #15]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035aa:	7bfa      	ldrb	r2, [r7, #15]
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	4613      	mov	r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	440b      	add	r3, r1
 80035b8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	3301      	adds	r3, #1
 80035c4:	73fb      	strb	r3, [r7, #15]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	791b      	ldrb	r3, [r3, #4]
 80035ca:	7bfa      	ldrb	r2, [r7, #15]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d3b5      	bcc.n	800353c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	7c1a      	ldrb	r2, [r3, #16]
 80035d8:	f88d 2000 	strb.w	r2, [sp]
 80035dc:	3304      	adds	r3, #4
 80035de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035e0:	f002 fdfc 	bl	80061dc <USB_DevInit>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d005      	beq.n	80035f6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2202      	movs	r2, #2
 80035ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e013      	b.n	800361e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	7b1b      	ldrb	r3, [r3, #12]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d102      	bne.n	8003612 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f80b 	bl	8003628 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f002 ffb7 	bl	800658a <USB_DevDisconnect>

  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2201      	movs	r2, #1
 800363a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003656:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_PCDEx_ActivateLPM+0x44>)
 8003658:	4313      	orrs	r3, r2
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	10000003 	.word	0x10000003

08003670 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003674:	4b05      	ldr	r3, [pc, #20]	@ (800368c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a04      	ldr	r2, [pc, #16]	@ (800368c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800367a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367e:	6013      	str	r3, [r2, #0]
}
 8003680:	bf00      	nop
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	40007000 	.word	0x40007000

08003690 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800369a:	4b23      	ldr	r3, [pc, #140]	@ (8003728 <HAL_PWREx_EnableOverDrive+0x98>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	4a22      	ldr	r2, [pc, #136]	@ (8003728 <HAL_PWREx_EnableOverDrive+0x98>)
 80036a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80036a6:	4b20      	ldr	r3, [pc, #128]	@ (8003728 <HAL_PWREx_EnableOverDrive+0x98>)
 80036a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80036b2:	4b1e      	ldr	r3, [pc, #120]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1d      	ldr	r2, [pc, #116]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036bc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036be:	f7fe fd07 	bl	80020d0 <HAL_GetTick>
 80036c2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036c4:	e009      	b.n	80036da <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036c6:	f7fe fd03 	bl	80020d0 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036d4:	d901      	bls.n	80036da <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e022      	b.n	8003720 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036da:	4b14      	ldr	r3, [pc, #80]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e6:	d1ee      	bne.n	80036c6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036e8:	4b10      	ldr	r3, [pc, #64]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a0f      	ldr	r2, [pc, #60]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036f2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036f4:	f7fe fcec 	bl	80020d0 <HAL_GetTick>
 80036f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036fa:	e009      	b.n	8003710 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036fc:	f7fe fce8 	bl	80020d0 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800370a:	d901      	bls.n	8003710 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e007      	b.n	8003720 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003710:	4b06      	ldr	r3, [pc, #24]	@ (800372c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003718:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800371c:	d1ee      	bne.n	80036fc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40023800 	.word	0x40023800
 800372c:	40007000 	.word	0x40007000

08003730 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e29b      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 8087 	beq.w	8003862 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003754:	4b96      	ldr	r3, [pc, #600]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f003 030c 	and.w	r3, r3, #12
 800375c:	2b04      	cmp	r3, #4
 800375e:	d00c      	beq.n	800377a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003760:	4b93      	ldr	r3, [pc, #588]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b08      	cmp	r3, #8
 800376a:	d112      	bne.n	8003792 <HAL_RCC_OscConfig+0x62>
 800376c:	4b90      	ldr	r3, [pc, #576]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003774:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003778:	d10b      	bne.n	8003792 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800377a:	4b8d      	ldr	r3, [pc, #564]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d06c      	beq.n	8003860 <HAL_RCC_OscConfig+0x130>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d168      	bne.n	8003860 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e275      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800379a:	d106      	bne.n	80037aa <HAL_RCC_OscConfig+0x7a>
 800379c:	4b84      	ldr	r3, [pc, #528]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a83      	ldr	r2, [pc, #524]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a6:	6013      	str	r3, [r2, #0]
 80037a8:	e02e      	b.n	8003808 <HAL_RCC_OscConfig+0xd8>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10c      	bne.n	80037cc <HAL_RCC_OscConfig+0x9c>
 80037b2:	4b7f      	ldr	r3, [pc, #508]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a7e      	ldr	r2, [pc, #504]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	4b7c      	ldr	r3, [pc, #496]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a7b      	ldr	r2, [pc, #492]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	e01d      	b.n	8003808 <HAL_RCC_OscConfig+0xd8>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCC_OscConfig+0xc0>
 80037d6:	4b76      	ldr	r3, [pc, #472]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a75      	ldr	r2, [pc, #468]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037e0:	6013      	str	r3, [r2, #0]
 80037e2:	4b73      	ldr	r3, [pc, #460]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a72      	ldr	r2, [pc, #456]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	e00b      	b.n	8003808 <HAL_RCC_OscConfig+0xd8>
 80037f0:	4b6f      	ldr	r3, [pc, #444]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a6e      	ldr	r2, [pc, #440]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037fa:	6013      	str	r3, [r2, #0]
 80037fc:	4b6c      	ldr	r3, [pc, #432]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a6b      	ldr	r2, [pc, #428]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003802:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003806:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d013      	beq.n	8003838 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003810:	f7fe fc5e 	bl	80020d0 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003818:	f7fe fc5a 	bl	80020d0 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	@ 0x64
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e229      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382a:	4b61      	ldr	r3, [pc, #388]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0xe8>
 8003836:	e014      	b.n	8003862 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fe fc4a 	bl	80020d0 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003840:	f7fe fc46 	bl	80020d0 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b64      	cmp	r3, #100	@ 0x64
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e215      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003852:	4b57      	ldr	r3, [pc, #348]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f0      	bne.n	8003840 <HAL_RCC_OscConfig+0x110>
 800385e:	e000      	b.n	8003862 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003860:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d069      	beq.n	8003942 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800386e:	4b50      	ldr	r3, [pc, #320]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00b      	beq.n	8003892 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800387a:	4b4d      	ldr	r3, [pc, #308]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b08      	cmp	r3, #8
 8003884:	d11c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x190>
 8003886:	4b4a      	ldr	r3, [pc, #296]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d116      	bne.n	80038c0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003892:	4b47      	ldr	r3, [pc, #284]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d005      	beq.n	80038aa <HAL_RCC_OscConfig+0x17a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d001      	beq.n	80038aa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e1e9      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038aa:	4b41      	ldr	r3, [pc, #260]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	493d      	ldr	r1, [pc, #244]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038be:	e040      	b.n	8003942 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d023      	beq.n	8003910 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038c8:	4b39      	ldr	r3, [pc, #228]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a38      	ldr	r2, [pc, #224]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d4:	f7fe fbfc 	bl	80020d0 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038dc:	f7fe fbf8 	bl	80020d0 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e1c7      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ee:	4b30      	ldr	r3, [pc, #192]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038fa:	4b2d      	ldr	r3, [pc, #180]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4929      	ldr	r1, [pc, #164]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800390a:	4313      	orrs	r3, r2
 800390c:	600b      	str	r3, [r1, #0]
 800390e:	e018      	b.n	8003942 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003910:	4b27      	ldr	r3, [pc, #156]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a26      	ldr	r2, [pc, #152]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fe fbd8 	bl	80020d0 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003924:	f7fe fbd4 	bl	80020d0 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e1a3      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003936:	4b1e      	ldr	r3, [pc, #120]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d038      	beq.n	80039c0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d019      	beq.n	800398a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003956:	4b16      	ldr	r3, [pc, #88]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800395a:	4a15      	ldr	r2, [pc, #84]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003962:	f7fe fbb5 	bl	80020d0 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800396a:	f7fe fbb1 	bl	80020d0 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e180      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397c:	4b0c      	ldr	r3, [pc, #48]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800397e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x23a>
 8003988:	e01a      	b.n	80039c0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800398a:	4b09      	ldr	r3, [pc, #36]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 800398c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800398e:	4a08      	ldr	r2, [pc, #32]	@ (80039b0 <HAL_RCC_OscConfig+0x280>)
 8003990:	f023 0301 	bic.w	r3, r3, #1
 8003994:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003996:	f7fe fb9b 	bl	80020d0 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800399e:	f7fe fb97 	bl	80020d0 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d903      	bls.n	80039b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e166      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
 80039b0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b4:	4b92      	ldr	r3, [pc, #584]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 80039b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1ee      	bne.n	800399e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 80a4 	beq.w	8003b16 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ce:	4b8c      	ldr	r3, [pc, #560]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10d      	bne.n	80039f6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80039da:	4b89      	ldr	r3, [pc, #548]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 80039dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039de:	4a88      	ldr	r2, [pc, #544]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 80039e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039e6:	4b86      	ldr	r3, [pc, #536]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 80039e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ee:	60bb      	str	r3, [r7, #8]
 80039f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039f2:	2301      	movs	r3, #1
 80039f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039f6:	4b83      	ldr	r3, [pc, #524]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d118      	bne.n	8003a34 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a02:	4b80      	ldr	r3, [pc, #512]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a7f      	ldr	r2, [pc, #508]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a0e:	f7fe fb5f 	bl	80020d0 <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a16:	f7fe fb5b 	bl	80020d0 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b64      	cmp	r3, #100	@ 0x64
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e12a      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a28:	4b76      	ldr	r3, [pc, #472]	@ (8003c04 <HAL_RCC_OscConfig+0x4d4>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d106      	bne.n	8003a4a <HAL_RCC_OscConfig+0x31a>
 8003a3c:	4b70      	ldr	r3, [pc, #448]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a40:	4a6f      	ldr	r2, [pc, #444]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a42:	f043 0301 	orr.w	r3, r3, #1
 8003a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a48:	e02d      	b.n	8003aa6 <HAL_RCC_OscConfig+0x376>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10c      	bne.n	8003a6c <HAL_RCC_OscConfig+0x33c>
 8003a52:	4b6b      	ldr	r3, [pc, #428]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a56:	4a6a      	ldr	r2, [pc, #424]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a58:	f023 0301 	bic.w	r3, r3, #1
 8003a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a5e:	4b68      	ldr	r3, [pc, #416]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a62:	4a67      	ldr	r2, [pc, #412]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a64:	f023 0304 	bic.w	r3, r3, #4
 8003a68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6a:	e01c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x376>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b05      	cmp	r3, #5
 8003a72:	d10c      	bne.n	8003a8e <HAL_RCC_OscConfig+0x35e>
 8003a74:	4b62      	ldr	r3, [pc, #392]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a78:	4a61      	ldr	r2, [pc, #388]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a7a:	f043 0304 	orr.w	r3, r3, #4
 8003a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a80:	4b5f      	ldr	r3, [pc, #380]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a84:	4a5e      	ldr	r2, [pc, #376]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a86:	f043 0301 	orr.w	r3, r3, #1
 8003a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8c:	e00b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x376>
 8003a8e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a92:	4a5b      	ldr	r2, [pc, #364]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a94:	f023 0301 	bic.w	r3, r3, #1
 8003a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9a:	4b59      	ldr	r3, [pc, #356]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9e:	4a58      	ldr	r2, [pc, #352]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003aa0:	f023 0304 	bic.w	r3, r3, #4
 8003aa4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d015      	beq.n	8003ada <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aae:	f7fe fb0f 	bl	80020d0 <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab4:	e00a      	b.n	8003acc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab6:	f7fe fb0b 	bl	80020d0 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e0d8      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003acc:	4b4c      	ldr	r3, [pc, #304]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0ee      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x386>
 8003ad8:	e014      	b.n	8003b04 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ada:	f7fe faf9 	bl	80020d0 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae0:	e00a      	b.n	8003af8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae2:	f7fe faf5 	bl	80020d0 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e0c2      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af8:	4b41      	ldr	r3, [pc, #260]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1ee      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d105      	bne.n	8003b16 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b14:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80ae 	beq.w	8003c7c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b20:	4b37      	ldr	r3, [pc, #220]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 030c 	and.w	r3, r3, #12
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d06d      	beq.n	8003c08 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d14b      	bne.n	8003bcc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b34:	4b32      	ldr	r3, [pc, #200]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a31      	ldr	r2, [pc, #196]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fe fac6 	bl	80020d0 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b48:	f7fe fac2 	bl	80020d0 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e091      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5a:	4b29      	ldr	r3, [pc, #164]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1f0      	bne.n	8003b48 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69da      	ldr	r2, [r3, #28]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	019b      	lsls	r3, r3, #6
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b7c:	085b      	lsrs	r3, r3, #1
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	041b      	lsls	r3, r3, #16
 8003b82:	431a      	orrs	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	061b      	lsls	r3, r3, #24
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b90:	071b      	lsls	r3, r3, #28
 8003b92:	491b      	ldr	r1, [pc, #108]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b98:	4b19      	ldr	r3, [pc, #100]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a18      	ldr	r2, [pc, #96]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fe fa94 	bl	80020d0 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bac:	f7fe fa90 	bl	80020d0 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e05f      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bbe:	4b10      	ldr	r3, [pc, #64]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0x47c>
 8003bca:	e057      	b.n	8003c7c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fe fa7a 	bl	80020d0 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be0:	f7fe fa76 	bl	80020d0 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e045      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf2:	4b03      	ldr	r3, [pc, #12]	@ (8003c00 <HAL_RCC_OscConfig+0x4d0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x4b0>
 8003bfe:	e03d      	b.n	8003c7c <HAL_RCC_OscConfig+0x54c>
 8003c00:	40023800 	.word	0x40023800
 8003c04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c08:	4b1f      	ldr	r3, [pc, #124]	@ (8003c88 <HAL_RCC_OscConfig+0x558>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d030      	beq.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d129      	bne.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d122      	bne.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c38:	4013      	ands	r3, r2
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c3e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d119      	bne.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4e:	085b      	lsrs	r3, r3, #1
 8003c50:	3b01      	subs	r3, #1
 8003c52:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d10f      	bne.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d107      	bne.n	8003c78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c72:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d001      	beq.n	8003c7c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e000      	b.n	8003c7e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40023800 	.word	0x40023800

08003c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0d0      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b6a      	ldr	r3, [pc, #424]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 030f 	and.w	r3, r3, #15
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d910      	bls.n	8003cd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b67      	ldr	r3, [pc, #412]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 020f 	bic.w	r2, r3, #15
 8003cba:	4965      	ldr	r1, [pc, #404]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc2:	4b63      	ldr	r3, [pc, #396]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0b8      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d020      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cec:	4b59      	ldr	r3, [pc, #356]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	4a58      	ldr	r2, [pc, #352]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003cf2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cf6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d04:	4b53      	ldr	r3, [pc, #332]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	4a52      	ldr	r2, [pc, #328]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d10:	4b50      	ldr	r3, [pc, #320]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	494d      	ldr	r1, [pc, #308]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d040      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d107      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d36:	4b47      	ldr	r3, [pc, #284]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d115      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e07f      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d107      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4e:	4b41      	ldr	r3, [pc, #260]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e073      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e06b      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d6e:	4b39      	ldr	r3, [pc, #228]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f023 0203 	bic.w	r2, r3, #3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4936      	ldr	r1, [pc, #216]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d80:	f7fe f9a6 	bl	80020d0 <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d86:	e00a      	b.n	8003d9e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d88:	f7fe f9a2 	bl	80020d0 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e053      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 020c 	and.w	r2, r3, #12
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d1eb      	bne.n	8003d88 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003db0:	4b27      	ldr	r3, [pc, #156]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 030f 	and.w	r3, r3, #15
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d210      	bcs.n	8003de0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbe:	4b24      	ldr	r3, [pc, #144]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f023 020f 	bic.w	r2, r3, #15
 8003dc6:	4922      	ldr	r1, [pc, #136]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dce:	4b20      	ldr	r3, [pc, #128]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e032      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d008      	beq.n	8003dfe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dec:	4b19      	ldr	r3, [pc, #100]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	4916      	ldr	r1, [pc, #88]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0308 	and.w	r3, r3, #8
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d009      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e0a:	4b12      	ldr	r3, [pc, #72]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	490e      	ldr	r1, [pc, #56]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e1e:	f000 f821 	bl	8003e64 <HAL_RCC_GetSysClockFreq>
 8003e22:	4602      	mov	r2, r0
 8003e24:	4b0b      	ldr	r3, [pc, #44]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c8>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	490a      	ldr	r1, [pc, #40]	@ (8003e58 <HAL_RCC_ClockConfig+0x1cc>)
 8003e30:	5ccb      	ldrb	r3, [r1, r3]
 8003e32:	fa22 f303 	lsr.w	r3, r2, r3
 8003e36:	4a09      	ldr	r2, [pc, #36]	@ (8003e5c <HAL_RCC_ClockConfig+0x1d0>)
 8003e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e3a:	4b09      	ldr	r3, [pc, #36]	@ (8003e60 <HAL_RCC_ClockConfig+0x1d4>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fd fd64 	bl	800190c <HAL_InitTick>

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023c00 	.word	0x40023c00
 8003e54:	40023800 	.word	0x40023800
 8003e58:	080099a4 	.word	0x080099a4
 8003e5c:	20000000 	.word	0x20000000
 8003e60:	20000004 	.word	0x20000004

08003e64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e68:	b094      	sub	sp, #80	@ 0x50
 8003e6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e70:	2300      	movs	r3, #0
 8003e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e74:	2300      	movs	r3, #0
 8003e76:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e7c:	4b79      	ldr	r3, [pc, #484]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 030c 	and.w	r3, r3, #12
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d00d      	beq.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x40>
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	f200 80e1 	bhi.w	8004050 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_RCC_GetSysClockFreq+0x34>
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d003      	beq.n	8003e9e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e96:	e0db      	b.n	8004050 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e98:	4b73      	ldr	r3, [pc, #460]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e9c:	e0db      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e9e:	4b73      	ldr	r3, [pc, #460]	@ (800406c <HAL_RCC_GetSysClockFreq+0x208>)
 8003ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ea2:	e0d8      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003eac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003eae:	4b6d      	ldr	r3, [pc, #436]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d063      	beq.n	8003f82 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eba:	4b6a      	ldr	r3, [pc, #424]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	099b      	lsrs	r3, r3, #6
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ec4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ecc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ece:	2300      	movs	r3, #0
 8003ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ed2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ed6:	4622      	mov	r2, r4
 8003ed8:	462b      	mov	r3, r5
 8003eda:	f04f 0000 	mov.w	r0, #0
 8003ede:	f04f 0100 	mov.w	r1, #0
 8003ee2:	0159      	lsls	r1, r3, #5
 8003ee4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee8:	0150      	lsls	r0, r2, #5
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4621      	mov	r1, r4
 8003ef0:	1a51      	subs	r1, r2, r1
 8003ef2:	6139      	str	r1, [r7, #16]
 8003ef4:	4629      	mov	r1, r5
 8003ef6:	eb63 0301 	sbc.w	r3, r3, r1
 8003efa:	617b      	str	r3, [r7, #20]
 8003efc:	f04f 0200 	mov.w	r2, #0
 8003f00:	f04f 0300 	mov.w	r3, #0
 8003f04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f08:	4659      	mov	r1, fp
 8003f0a:	018b      	lsls	r3, r1, #6
 8003f0c:	4651      	mov	r1, sl
 8003f0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f12:	4651      	mov	r1, sl
 8003f14:	018a      	lsls	r2, r1, #6
 8003f16:	4651      	mov	r1, sl
 8003f18:	ebb2 0801 	subs.w	r8, r2, r1
 8003f1c:	4659      	mov	r1, fp
 8003f1e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f36:	4690      	mov	r8, r2
 8003f38:	4699      	mov	r9, r3
 8003f3a:	4623      	mov	r3, r4
 8003f3c:	eb18 0303 	adds.w	r3, r8, r3
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	462b      	mov	r3, r5
 8003f44:	eb49 0303 	adc.w	r3, r9, r3
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f56:	4629      	mov	r1, r5
 8003f58:	024b      	lsls	r3, r1, #9
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f60:	4621      	mov	r1, r4
 8003f62:	024a      	lsls	r2, r1, #9
 8003f64:	4610      	mov	r0, r2
 8003f66:	4619      	mov	r1, r3
 8003f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f74:	f7fc f964 	bl	8000240 <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f80:	e058      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f82:	4b38      	ldr	r3, [pc, #224]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	099b      	lsrs	r3, r3, #6
 8003f88:	2200      	movs	r2, #0
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	4611      	mov	r1, r2
 8003f8e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f92:	623b      	str	r3, [r7, #32]
 8003f94:	2300      	movs	r3, #0
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f98:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f9c:	4642      	mov	r2, r8
 8003f9e:	464b      	mov	r3, r9
 8003fa0:	f04f 0000 	mov.w	r0, #0
 8003fa4:	f04f 0100 	mov.w	r1, #0
 8003fa8:	0159      	lsls	r1, r3, #5
 8003faa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fae:	0150      	lsls	r0, r2, #5
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fba:	4649      	mov	r1, r9
 8003fbc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fcc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fd0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fd4:	ebb2 040a 	subs.w	r4, r2, sl
 8003fd8:	eb63 050b 	sbc.w	r5, r3, fp
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	00eb      	lsls	r3, r5, #3
 8003fe6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fea:	00e2      	lsls	r2, r4, #3
 8003fec:	4614      	mov	r4, r2
 8003fee:	461d      	mov	r5, r3
 8003ff0:	4643      	mov	r3, r8
 8003ff2:	18e3      	adds	r3, r4, r3
 8003ff4:	603b      	str	r3, [r7, #0]
 8003ff6:	464b      	mov	r3, r9
 8003ff8:	eb45 0303 	adc.w	r3, r5, r3
 8003ffc:	607b      	str	r3, [r7, #4]
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	e9d7 4500 	ldrd	r4, r5, [r7]
 800400a:	4629      	mov	r1, r5
 800400c:	028b      	lsls	r3, r1, #10
 800400e:	4621      	mov	r1, r4
 8004010:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004014:	4621      	mov	r1, r4
 8004016:	028a      	lsls	r2, r1, #10
 8004018:	4610      	mov	r0, r2
 800401a:	4619      	mov	r1, r3
 800401c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800401e:	2200      	movs	r2, #0
 8004020:	61bb      	str	r3, [r7, #24]
 8004022:	61fa      	str	r2, [r7, #28]
 8004024:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004028:	f7fc f90a 	bl	8000240 <__aeabi_uldivmod>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4613      	mov	r3, r2
 8004032:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004034:	4b0b      	ldr	r3, [pc, #44]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x200>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	0c1b      	lsrs	r3, r3, #16
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	3301      	adds	r3, #1
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004044:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800404e:	e002      	b.n	8004056 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004050:	4b05      	ldr	r3, [pc, #20]	@ (8004068 <HAL_RCC_GetSysClockFreq+0x204>)
 8004052:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004054:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004056:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004058:	4618      	mov	r0, r3
 800405a:	3750      	adds	r7, #80	@ 0x50
 800405c:	46bd      	mov	sp, r7
 800405e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004062:	bf00      	nop
 8004064:	40023800 	.word	0x40023800
 8004068:	00f42400 	.word	0x00f42400
 800406c:	007a1200 	.word	0x007a1200

08004070 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004074:	4b03      	ldr	r3, [pc, #12]	@ (8004084 <HAL_RCC_GetHCLKFreq+0x14>)
 8004076:	681b      	ldr	r3, [r3, #0]
}
 8004078:	4618      	mov	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000000 	.word	0x20000000

08004088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800408c:	f7ff fff0 	bl	8004070 <HAL_RCC_GetHCLKFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	0a9b      	lsrs	r3, r3, #10
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	4903      	ldr	r1, [pc, #12]	@ (80040ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40023800 	.word	0x40023800
 80040ac:	080099b4 	.word	0x080099b4

080040b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040b4:	f7ff ffdc 	bl	8004070 <HAL_RCC_GetHCLKFreq>
 80040b8:	4602      	mov	r2, r0
 80040ba:	4b05      	ldr	r3, [pc, #20]	@ (80040d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	0b5b      	lsrs	r3, r3, #13
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	4903      	ldr	r1, [pc, #12]	@ (80040d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040c6:	5ccb      	ldrb	r3, [r1, r3]
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40023800 	.word	0x40023800
 80040d4:	080099b4 	.word	0x080099b4

080040d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	220f      	movs	r2, #15
 80040e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80040e8:	4b12      	ldr	r3, [pc, #72]	@ (8004134 <HAL_RCC_GetClockConfig+0x5c>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f003 0203 	and.w	r2, r3, #3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <HAL_RCC_GetClockConfig+0x5c>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004100:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <HAL_RCC_GetClockConfig+0x5c>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800410c:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <HAL_RCC_GetClockConfig+0x5c>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	08db      	lsrs	r3, r3, #3
 8004112:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800411a:	4b07      	ldr	r3, [pc, #28]	@ (8004138 <HAL_RCC_GetClockConfig+0x60>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 020f 	and.w	r2, r3, #15
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	601a      	str	r2, [r3, #0]
}
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800
 8004138:	40023c00 	.word	0x40023c00

0800413c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b088      	sub	sp, #32
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800414c:	2300      	movs	r3, #0
 800414e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004150:	2300      	movs	r3, #0
 8004152:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004154:	2300      	movs	r3, #0
 8004156:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	d012      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004164:	4b69      	ldr	r3, [pc, #420]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	4a68      	ldr	r2, [pc, #416]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800416a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800416e:	6093      	str	r3, [r2, #8]
 8004170:	4b66      	ldr	r3, [pc, #408]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004178:	4964      	ldr	r1, [pc, #400]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800417a:	4313      	orrs	r3, r2
 800417c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004186:	2301      	movs	r3, #1
 8004188:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d017      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004196:	4b5d      	ldr	r3, [pc, #372]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004198:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800419c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a4:	4959      	ldr	r1, [pc, #356]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041b4:	d101      	bne.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80041b6:	2301      	movs	r3, #1
 80041b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80041c2:	2301      	movs	r3, #1
 80041c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d017      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80041d2:	4b4e      	ldr	r3, [pc, #312]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041d8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	494a      	ldr	r1, [pc, #296]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041f0:	d101      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80041f2:	2301      	movs	r3, #1
 80041f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80041fe:	2301      	movs	r3, #1
 8004200:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800420e:	2301      	movs	r3, #1
 8004210:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 808b 	beq.w	8004336 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004220:	4b3a      	ldr	r3, [pc, #232]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	4a39      	ldr	r2, [pc, #228]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800422a:	6413      	str	r3, [r2, #64]	@ 0x40
 800422c:	4b37      	ldr	r3, [pc, #220]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004234:	60bb      	str	r3, [r7, #8]
 8004236:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004238:	4b35      	ldr	r3, [pc, #212]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a34      	ldr	r2, [pc, #208]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800423e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004242:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004244:	f7fd ff44 	bl	80020d0 <HAL_GetTick>
 8004248:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800424a:	e008      	b.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800424c:	f7fd ff40 	bl	80020d0 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b64      	cmp	r3, #100	@ 0x64
 8004258:	d901      	bls.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e38f      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800425e:	4b2c      	ldr	r3, [pc, #176]	@ (8004310 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800426a:	4b28      	ldr	r3, [pc, #160]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004272:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d035      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	429a      	cmp	r2, r3
 8004286:	d02e      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004288:	4b20      	ldr	r3, [pc, #128]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800428a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004290:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004292:	4b1e      	ldr	r3, [pc, #120]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004296:	4a1d      	ldr	r2, [pc, #116]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800429c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800429e:	4b1b      	ldr	r3, [pc, #108]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a2:	4a1a      	ldr	r2, [pc, #104]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042a8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80042aa:	4a18      	ldr	r2, [pc, #96]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80042b0:	4b16      	ldr	r3, [pc, #88]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d114      	bne.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fd ff08 	bl	80020d0 <HAL_GetTick>
 80042c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c2:	e00a      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042c4:	f7fd ff04 	bl	80020d0 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d901      	bls.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e351      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042da:	4b0c      	ldr	r3, [pc, #48]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0ee      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042f2:	d111      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80042f4:	4b05      	ldr	r3, [pc, #20]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004300:	4b04      	ldr	r3, [pc, #16]	@ (8004314 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004302:	400b      	ands	r3, r1
 8004304:	4901      	ldr	r1, [pc, #4]	@ (800430c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004306:	4313      	orrs	r3, r2
 8004308:	608b      	str	r3, [r1, #8]
 800430a:	e00b      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800430c:	40023800 	.word	0x40023800
 8004310:	40007000 	.word	0x40007000
 8004314:	0ffffcff 	.word	0x0ffffcff
 8004318:	4bac      	ldr	r3, [pc, #688]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	4aab      	ldr	r2, [pc, #684]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800431e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004322:	6093      	str	r3, [r2, #8]
 8004324:	4ba9      	ldr	r3, [pc, #676]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004326:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004330:	49a6      	ldr	r1, [pc, #664]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004332:	4313      	orrs	r3, r2
 8004334:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0310 	and.w	r3, r3, #16
 800433e:	2b00      	cmp	r3, #0
 8004340:	d010      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004342:	4ba2      	ldr	r3, [pc, #648]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004348:	4aa0      	ldr	r2, [pc, #640]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800434a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800434e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004352:	4b9e      	ldr	r3, [pc, #632]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004354:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	499b      	ldr	r1, [pc, #620]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00a      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004370:	4b96      	ldr	r3, [pc, #600]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800437e:	4993      	ldr	r1, [pc, #588]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004380:	4313      	orrs	r3, r2
 8004382:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004392:	4b8e      	ldr	r3, [pc, #568]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004398:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043a0:	498a      	ldr	r1, [pc, #552]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043b4:	4b85      	ldr	r3, [pc, #532]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043c2:	4982      	ldr	r1, [pc, #520]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043d6:	4b7d      	ldr	r3, [pc, #500]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043dc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e4:	4979      	ldr	r1, [pc, #484]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043f8:	4b74      	ldr	r3, [pc, #464]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fe:	f023 0203 	bic.w	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004406:	4971      	ldr	r1, [pc, #452]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800441a:	4b6c      	ldr	r3, [pc, #432]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004420:	f023 020c 	bic.w	r2, r3, #12
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004428:	4968      	ldr	r1, [pc, #416]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800443c:	4b63      	ldr	r3, [pc, #396]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800443e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004442:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800444a:	4960      	ldr	r1, [pc, #384]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800445e:	4b5b      	ldr	r3, [pc, #364]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004464:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800446c:	4957      	ldr	r1, [pc, #348]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004480:	4b52      	ldr	r3, [pc, #328]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004486:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800448e:	494f      	ldr	r1, [pc, #316]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80044a2:	4b4a      	ldr	r3, [pc, #296]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b0:	4946      	ldr	r1, [pc, #280]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00a      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80044c4:	4b41      	ldr	r3, [pc, #260]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d2:	493e      	ldr	r1, [pc, #248]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80044e6:	4b39      	ldr	r3, [pc, #228]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f4:	4935      	ldr	r1, [pc, #212]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00a      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004508:	4b30      	ldr	r3, [pc, #192]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800450a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800450e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004516:	492d      	ldr	r1, [pc, #180]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004518:	4313      	orrs	r3, r2
 800451a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d011      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800452a:	4b28      	ldr	r3, [pc, #160]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800452c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004530:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004538:	4924      	ldr	r1, [pc, #144]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800453a:	4313      	orrs	r3, r2
 800453c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004544:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004548:	d101      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800454a:	2301      	movs	r3, #1
 800454c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0308 	and.w	r3, r3, #8
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800455a:	2301      	movs	r3, #1
 800455c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800456a:	4b18      	ldr	r3, [pc, #96]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800456c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004570:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004578:	4914      	ldr	r1, [pc, #80]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00b      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800458c:	4b0f      	ldr	r3, [pc, #60]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800458e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004592:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800459c:	490b      	ldr	r1, [pc, #44]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00f      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80045b0:	4b06      	ldr	r3, [pc, #24]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c0:	4902      	ldr	r1, [pc, #8]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80045c8:	e002      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80045ca:	bf00      	nop
 80045cc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00b      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045dc:	4b8a      	ldr	r3, [pc, #552]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ec:	4986      	ldr	r1, [pc, #536]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00b      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004600:	4b81      	ldr	r3, [pc, #516]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004602:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004606:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004610:	497d      	ldr	r1, [pc, #500]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004612:	4313      	orrs	r3, r2
 8004614:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d006      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004626:	2b00      	cmp	r3, #0
 8004628:	f000 80d6 	beq.w	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800462c:	4b76      	ldr	r3, [pc, #472]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a75      	ldr	r2, [pc, #468]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004632:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004638:	f7fd fd4a 	bl	80020d0 <HAL_GetTick>
 800463c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004640:	f7fd fd46 	bl	80020d0 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b64      	cmp	r3, #100	@ 0x64
 800464c:	d901      	bls.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e195      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004652:	4b6d      	ldr	r3, [pc, #436]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d021      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x572>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466e:	2b00      	cmp	r3, #0
 8004670:	d11d      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004672:	4b65      	ldr	r3, [pc, #404]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004678:	0c1b      	lsrs	r3, r3, #16
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004680:	4b61      	ldr	r3, [pc, #388]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004682:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004686:	0e1b      	lsrs	r3, r3, #24
 8004688:	f003 030f 	and.w	r3, r3, #15
 800468c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	019a      	lsls	r2, r3, #6
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	041b      	lsls	r3, r3, #16
 8004698:	431a      	orrs	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	061b      	lsls	r3, r3, #24
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	071b      	lsls	r3, r3, #28
 80046a6:	4958      	ldr	r1, [pc, #352]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046c2:	d00a      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d02e      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046d8:	d129      	bne.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80046da:	4b4b      	ldr	r3, [pc, #300]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80046e8:	4b47      	ldr	r3, [pc, #284]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ee:	0f1b      	lsrs	r3, r3, #28
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	019a      	lsls	r2, r3, #6
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	041b      	lsls	r3, r3, #16
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	061b      	lsls	r3, r3, #24
 8004708:	431a      	orrs	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	071b      	lsls	r3, r3, #28
 800470e:	493e      	ldr	r1, [pc, #248]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004716:	4b3c      	ldr	r3, [pc, #240]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800471c:	f023 021f 	bic.w	r2, r3, #31
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004724:	3b01      	subs	r3, #1
 8004726:	4938      	ldr	r1, [pc, #224]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004728:	4313      	orrs	r3, r2
 800472a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d01d      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800473a:	4b33      	ldr	r3, [pc, #204]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800473c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004740:	0e1b      	lsrs	r3, r3, #24
 8004742:	f003 030f 	and.w	r3, r3, #15
 8004746:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004748:	4b2f      	ldr	r3, [pc, #188]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800474a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800474e:	0f1b      	lsrs	r3, r3, #28
 8004750:	f003 0307 	and.w	r3, r3, #7
 8004754:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	019a      	lsls	r2, r3, #6
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	041b      	lsls	r3, r3, #16
 8004762:	431a      	orrs	r2, r3
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	061b      	lsls	r3, r3, #24
 8004768:	431a      	orrs	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	071b      	lsls	r3, r3, #28
 800476e:	4926      	ldr	r1, [pc, #152]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004770:	4313      	orrs	r3, r2
 8004772:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d011      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	019a      	lsls	r2, r3, #6
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	041b      	lsls	r3, r3, #16
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	061b      	lsls	r3, r3, #24
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	071b      	lsls	r3, r3, #28
 800479e:	491a      	ldr	r1, [pc, #104]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80047a6:	4b18      	ldr	r3, [pc, #96]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a17      	ldr	r2, [pc, #92]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047b2:	f7fd fc8d 	bl	80020d0 <HAL_GetTick>
 80047b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80047b8:	e008      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047ba:	f7fd fc89 	bl	80020d0 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b64      	cmp	r3, #100	@ 0x64
 80047c6:	d901      	bls.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e0d8      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80047cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d0f0      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	f040 80ce 	bne.w	800497c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80047e0:	4b09      	ldr	r3, [pc, #36]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a08      	ldr	r2, [pc, #32]	@ (8004808 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047ec:	f7fd fc70 	bl	80020d0 <HAL_GetTick>
 80047f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80047f2:	e00b      	b.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80047f4:	f7fd fc6c 	bl	80020d0 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b64      	cmp	r3, #100	@ 0x64
 8004800:	d904      	bls.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0bb      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004806:	bf00      	nop
 8004808:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800480c:	4b5e      	ldr	r3, [pc, #376]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004814:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004818:	d0ec      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482a:	2b00      	cmp	r3, #0
 800482c:	d009      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004836:	2b00      	cmp	r3, #0
 8004838:	d02e      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d12a      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004842:	4b51      	ldr	r3, [pc, #324]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004850:	4b4d      	ldr	r3, [pc, #308]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004856:	0f1b      	lsrs	r3, r3, #28
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	019a      	lsls	r2, r3, #6
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	041b      	lsls	r3, r3, #16
 8004868:	431a      	orrs	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	061b      	lsls	r3, r3, #24
 8004870:	431a      	orrs	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	071b      	lsls	r3, r3, #28
 8004876:	4944      	ldr	r1, [pc, #272]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800487e:	4b42      	ldr	r3, [pc, #264]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004880:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004884:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	021b      	lsls	r3, r3, #8
 8004890:	493d      	ldr	r1, [pc, #244]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004892:	4313      	orrs	r3, r2
 8004894:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d022      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048ac:	d11d      	bne.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048ae:	4b36      	ldr	r3, [pc, #216]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b4:	0e1b      	lsrs	r3, r3, #24
 80048b6:	f003 030f 	and.w	r3, r3, #15
 80048ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80048bc:	4b32      	ldr	r3, [pc, #200]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c2:	0f1b      	lsrs	r3, r3, #28
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	019a      	lsls	r2, r3, #6
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	041b      	lsls	r3, r3, #16
 80048d6:	431a      	orrs	r2, r3
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	061b      	lsls	r3, r3, #24
 80048dc:	431a      	orrs	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	071b      	lsls	r3, r3, #28
 80048e2:	4929      	ldr	r1, [pc, #164]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0308 	and.w	r3, r3, #8
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d028      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048f6:	4b24      	ldr	r3, [pc, #144]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fc:	0e1b      	lsrs	r3, r3, #24
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004904:	4b20      	ldr	r3, [pc, #128]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490a:	0c1b      	lsrs	r3, r3, #16
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	019a      	lsls	r2, r3, #6
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	431a      	orrs	r2, r3
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	061b      	lsls	r3, r3, #24
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	4917      	ldr	r1, [pc, #92]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004932:	4b15      	ldr	r3, [pc, #84]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004938:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004940:	4911      	ldr	r1, [pc, #68]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004948:	4b0f      	ldr	r3, [pc, #60]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a0e      	ldr	r2, [pc, #56]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800494e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004952:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004954:	f7fd fbbc 	bl	80020d0 <HAL_GetTick>
 8004958:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800495a:	e008      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800495c:	f7fd fbb8 	bl	80020d0 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b64      	cmp	r3, #100	@ 0x64
 8004968:	d901      	bls.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e007      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800496e:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800497a:	d1ef      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3720      	adds	r7, #32
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	40023800 	.word	0x40023800

0800498c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e01c      	b.n	80049d8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	795b      	ldrb	r3, [r3, #5]
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d105      	bne.n	80049b4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fc fece 	bl	8001750 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0204 	orr.w	r2, r2, #4
 80049c8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e09d      	b.n	8004b2e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d108      	bne.n	8004a0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a02:	d009      	beq.n	8004a18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	61da      	str	r2, [r3, #28]
 8004a0a:	e005      	b.n	8004a18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d106      	bne.n	8004a38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f7fc fefe 	bl	8001834 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a58:	d902      	bls.n	8004a60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	e002      	b.n	8004a66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004a6e:	d007      	beq.n	8004a80 <HAL_SPI_Init+0xa0>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a78:	d002      	beq.n	8004a80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac2:	ea42 0103 	orr.w	r1, r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aca:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	0c1b      	lsrs	r3, r3, #16
 8004adc:	f003 0204 	and.w	r2, r3, #4
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	f003 0310 	and.w	r3, r3, #16
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	431a      	orrs	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004afc:	ea42 0103 	orr.w	r1, r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	69da      	ldr	r2, [r3, #28]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b088      	sub	sp, #32
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	60b9      	str	r1, [r7, #8]
 8004b40:	603b      	str	r3, [r7, #0]
 8004b42:	4613      	mov	r3, r2
 8004b44:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b46:	f7fd fac3 	bl	80020d0 <HAL_GetTick>
 8004b4a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b4c:	88fb      	ldrh	r3, [r7, #6]
 8004b4e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d001      	beq.n	8004b60 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e15c      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d002      	beq.n	8004b6c <HAL_SPI_Transmit+0x36>
 8004b66:	88fb      	ldrh	r3, [r7, #6]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e154      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d101      	bne.n	8004b7e <HAL_SPI_Transmit+0x48>
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e14d      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2203      	movs	r2, #3
 8004b8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	88fa      	ldrh	r2, [r7, #6]
 8004b9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	88fa      	ldrh	r2, [r7, #6]
 8004ba4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bd0:	d10f      	bne.n	8004bf2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004be0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfc:	2b40      	cmp	r3, #64	@ 0x40
 8004bfe:	d007      	beq.n	8004c10 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c18:	d952      	bls.n	8004cc0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_SPI_Transmit+0xf2>
 8004c22:	8b7b      	ldrh	r3, [r7, #26]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d145      	bne.n	8004cb4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	881a      	ldrh	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c38:	1c9a      	adds	r2, r3, #2
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	3b01      	subs	r3, #1
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c4c:	e032      	b.n	8004cb4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d112      	bne.n	8004c82 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	881a      	ldrh	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6c:	1c9a      	adds	r2, r3, #2
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c80:	e018      	b.n	8004cb4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c82:	f7fd fa25 	bl	80020d0 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d803      	bhi.n	8004c9a <HAL_SPI_Transmit+0x164>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c98:	d102      	bne.n	8004ca0 <HAL_SPI_Transmit+0x16a>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d109      	bne.n	8004cb4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e0b2      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1c7      	bne.n	8004c4e <HAL_SPI_Transmit+0x118>
 8004cbe:	e083      	b.n	8004dc8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d002      	beq.n	8004cce <HAL_SPI_Transmit+0x198>
 8004cc8:	8b7b      	ldrh	r3, [r7, #26]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d177      	bne.n	8004dbe <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d912      	bls.n	8004cfe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cdc:	881a      	ldrh	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce8:	1c9a      	adds	r2, r3, #2
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b02      	subs	r3, #2
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cfc:	e05f      	b.n	8004dbe <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	330c      	adds	r3, #12
 8004d08:	7812      	ldrb	r2, [r2, #0]
 8004d0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004d24:	e04b      	b.n	8004dbe <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d12b      	bne.n	8004d8c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d912      	bls.n	8004d64 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d42:	881a      	ldrh	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4e:	1c9a      	adds	r2, r3, #2
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b02      	subs	r3, #2
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d62:	e02c      	b.n	8004dbe <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	330c      	adds	r3, #12
 8004d6e:	7812      	ldrb	r2, [r2, #0]
 8004d70:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d76:	1c5a      	adds	r2, r3, #1
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	3b01      	subs	r3, #1
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d8a:	e018      	b.n	8004dbe <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d8c:	f7fd f9a0 	bl	80020d0 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d803      	bhi.n	8004da4 <HAL_SPI_Transmit+0x26e>
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da2:	d102      	bne.n	8004daa <HAL_SPI_Transmit+0x274>
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d109      	bne.n	8004dbe <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e02d      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1ae      	bne.n	8004d26 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dc8:	69fa      	ldr	r2, [r7, #28]
 8004dca:	6839      	ldr	r1, [r7, #0]
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f000 f947 	bl	8005060 <SPI_EndRxTxTransaction>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10a      	bne.n	8004dfc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004de6:	2300      	movs	r3, #0
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	617b      	str	r3, [r7, #20]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	617b      	str	r3, [r7, #20]
 8004dfa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004e18:	2300      	movs	r3, #0
  }
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3720      	adds	r7, #32
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
	...

08004e24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	603b      	str	r3, [r7, #0]
 8004e30:	4613      	mov	r3, r2
 8004e32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e34:	f7fd f94c 	bl	80020d0 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3c:	1a9b      	subs	r3, r3, r2
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	4413      	add	r3, r2
 8004e42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e44:	f7fd f944 	bl	80020d0 <HAL_GetTick>
 8004e48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e4a:	4b39      	ldr	r3, [pc, #228]	@ (8004f30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	015b      	lsls	r3, r3, #5
 8004e50:	0d1b      	lsrs	r3, r3, #20
 8004e52:	69fa      	ldr	r2, [r7, #28]
 8004e54:	fb02 f303 	mul.w	r3, r2, r3
 8004e58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e5a:	e055      	b.n	8004f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e62:	d051      	beq.n	8004f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e64:	f7fd f934 	bl	80020d0 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	69fa      	ldr	r2, [r7, #28]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d902      	bls.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d13d      	bne.n	8004ef6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	685a      	ldr	r2, [r3, #4]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e92:	d111      	bne.n	8004eb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e9c:	d004      	beq.n	8004ea8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea6:	d107      	bne.n	8004eb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ebc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ec0:	d10f      	bne.n	8004ee2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ee0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e018      	b.n	8004f28 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d102      	bne.n	8004f02 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	61fb      	str	r3, [r7, #28]
 8004f00:	e002      	b.n	8004f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	3b01      	subs	r3, #1
 8004f06:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4013      	ands	r3, r2
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d19a      	bne.n	8004e5c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3720      	adds	r7, #32
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000000 	.word	0x20000000

08004f34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08a      	sub	sp, #40	@ 0x28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
 8004f40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004f42:	2300      	movs	r3, #0
 8004f44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f46:	f7fd f8c3 	bl	80020d0 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	4413      	add	r3, r2
 8004f54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004f56:	f7fd f8bb 	bl	80020d0 <HAL_GetTick>
 8004f5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	330c      	adds	r3, #12
 8004f62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f64:	4b3d      	ldr	r3, [pc, #244]	@ (800505c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	00da      	lsls	r2, r3, #3
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	0d1b      	lsrs	r3, r3, #20
 8004f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f76:	fb02 f303 	mul.w	r3, r2, r3
 8004f7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004f7c:	e061      	b.n	8005042 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004f84:	d107      	bne.n	8004f96 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d104      	bne.n	8004f96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9c:	d051      	beq.n	8005042 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f9e:	f7fd f897 	bl	80020d0 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d902      	bls.n	8004fb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d13d      	bne.n	8005030 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004fc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fcc:	d111      	bne.n	8004ff2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd6:	d004      	beq.n	8004fe2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fe0:	d107      	bne.n	8004ff2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ffa:	d10f      	bne.n	800501c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800501a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e011      	b.n	8005054 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d102      	bne.n	800503c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
 800503a:	e002      	b.n	8005042 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	3b01      	subs	r3, #1
 8005040:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	4013      	ands	r3, r2
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	429a      	cmp	r2, r3
 8005050:	d195      	bne.n	8004f7e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3728      	adds	r7, #40	@ 0x28
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	20000000 	.word	0x20000000

08005060 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af02      	add	r7, sp, #8
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	9300      	str	r3, [sp, #0]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2200      	movs	r2, #0
 8005074:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7ff ff5b 	bl	8004f34 <SPI_WaitFifoStateUntilTimeout>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005088:	f043 0220 	orr.w	r2, r3, #32
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e046      	b.n	8005122 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005094:	4b25      	ldr	r3, [pc, #148]	@ (800512c <SPI_EndRxTxTransaction+0xcc>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a25      	ldr	r2, [pc, #148]	@ (8005130 <SPI_EndRxTxTransaction+0xd0>)
 800509a:	fba2 2303 	umull	r2, r3, r2, r3
 800509e:	0d5b      	lsrs	r3, r3, #21
 80050a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050b2:	d112      	bne.n	80050da <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	2200      	movs	r2, #0
 80050bc:	2180      	movs	r1, #128	@ 0x80
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f7ff feb0 	bl	8004e24 <SPI_WaitFlagStateUntilTimeout>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d016      	beq.n	80050f8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ce:	f043 0220 	orr.w	r2, r3, #32
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e023      	b.n	8005122 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00a      	beq.n	80050f6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	3b01      	subs	r3, #1
 80050e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f0:	2b80      	cmp	r3, #128	@ 0x80
 80050f2:	d0f2      	beq.n	80050da <SPI_EndRxTxTransaction+0x7a>
 80050f4:	e000      	b.n	80050f8 <SPI_EndRxTxTransaction+0x98>
        break;
 80050f6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	2200      	movs	r2, #0
 8005100:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f7ff ff15 	bl	8004f34 <SPI_WaitFifoStateUntilTimeout>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005114:	f043 0220 	orr.w	r2, r3, #32
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e000      	b.n	8005122 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3718      	adds	r7, #24
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20000000 	.word	0x20000000
 8005130:	165e9f81 	.word	0x165e9f81

08005134 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e049      	b.n	80051da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d106      	bne.n	8005160 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f841 	bl	80051e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2202      	movs	r2, #2
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3304      	adds	r3, #4
 8005170:	4619      	mov	r1, r3
 8005172:	4610      	mov	r0, r2
 8005174:	f000 f9e8 	bl	8005548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
	...

080051f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b01      	cmp	r3, #1
 800520a:	d001      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e054      	b.n	80052ba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2202      	movs	r2, #2
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f042 0201 	orr.w	r2, r2, #1
 8005226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a26      	ldr	r2, [pc, #152]	@ (80052c8 <HAL_TIM_Base_Start_IT+0xd0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d022      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523a:	d01d      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <HAL_TIM_Base_Start_IT+0xd4>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d018      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a21      	ldr	r2, [pc, #132]	@ (80052d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d013      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1f      	ldr	r2, [pc, #124]	@ (80052d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1e      	ldr	r2, [pc, #120]	@ (80052d8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d009      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1c      	ldr	r2, [pc, #112]	@ (80052dc <HAL_TIM_Base_Start_IT+0xe4>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a1b      	ldr	r2, [pc, #108]	@ (80052e0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d115      	bne.n	80052a4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	4b19      	ldr	r3, [pc, #100]	@ (80052e4 <HAL_TIM_Base_Start_IT+0xec>)
 8005280:	4013      	ands	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b06      	cmp	r3, #6
 8005288:	d015      	beq.n	80052b6 <HAL_TIM_Base_Start_IT+0xbe>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005290:	d011      	beq.n	80052b6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0201 	orr.w	r2, r2, #1
 80052a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a2:	e008      	b.n	80052b6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e000      	b.n	80052b8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800
 80052d4:	40000c00 	.word	0x40000c00
 80052d8:	40010400 	.word	0x40010400
 80052dc:	40014000 	.word	0x40014000
 80052e0:	40001800 	.word	0x40001800
 80052e4:	00010007 	.word	0x00010007

080052e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d020      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01b      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0202 	mvn.w	r2, #2
 800531c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f8e9 	bl	800550a <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f8db 	bl	80054f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f8ec 	bl	800551e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d020      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0204 	mvn.w	r2, #4
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f8c3 	bl	800550a <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f8b5 	bl	80054f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f8c6 	bl	800551e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d020      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d01b      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0208 	mvn.w	r2, #8
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2204      	movs	r2, #4
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f003 0303 	and.w	r3, r3, #3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f89d 	bl	800550a <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f88f 	bl	80054f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f8a0 	bl	800551e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0310 	and.w	r3, r3, #16
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d020      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d01b      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0210 	mvn.w	r2, #16
 8005400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2208      	movs	r2, #8
 8005406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f877 	bl	800550a <HAL_TIM_IC_CaptureCallback>
 800541c:	e005      	b.n	800542a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f869 	bl	80054f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f87a 	bl	800551e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00c      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0201 	mvn.w	r2, #1
 800544c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7fc f952 	bl	80016f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545a:	2b00      	cmp	r3, #0
 800545c:	d104      	bne.n	8005468 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00c      	beq.n	8005482 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546e:	2b00      	cmp	r3, #0
 8005470:	d007      	beq.n	8005482 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800547a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f913 	bl	80056a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00c      	beq.n	80054a6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005492:	2b00      	cmp	r3, #0
 8005494:	d007      	beq.n	80054a6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800549e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 f90b 	bl	80056bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00c      	beq.n	80054ca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f000 f834 	bl	8005532 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00c      	beq.n	80054ee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f003 0320 	and.w	r3, r3, #32
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d007      	beq.n	80054ee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f06f 0220 	mvn.w	r2, #32
 80054e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f8d3 	bl	8005694 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054ee:	bf00      	nop
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800550a:	b480      	push	{r7}
 800550c:	b083      	sub	sp, #12
 800550e:	af00      	add	r7, sp, #0
 8005510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005512:	bf00      	nop
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800551e:	b480      	push	{r7}
 8005520:	b083      	sub	sp, #12
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005532:	b480      	push	{r7}
 8005534:	b083      	sub	sp, #12
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800553a:	bf00      	nop
 800553c:	370c      	adds	r7, #12
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
	...

08005548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a43      	ldr	r2, [pc, #268]	@ (8005668 <TIM_Base_SetConfig+0x120>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d013      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005566:	d00f      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a40      	ldr	r2, [pc, #256]	@ (800566c <TIM_Base_SetConfig+0x124>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00b      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a3f      	ldr	r2, [pc, #252]	@ (8005670 <TIM_Base_SetConfig+0x128>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d007      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a3e      	ldr	r2, [pc, #248]	@ (8005674 <TIM_Base_SetConfig+0x12c>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d003      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a3d      	ldr	r2, [pc, #244]	@ (8005678 <TIM_Base_SetConfig+0x130>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d108      	bne.n	800559a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800558e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a32      	ldr	r2, [pc, #200]	@ (8005668 <TIM_Base_SetConfig+0x120>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d02b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a8:	d027      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2f      	ldr	r2, [pc, #188]	@ (800566c <TIM_Base_SetConfig+0x124>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d023      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005670 <TIM_Base_SetConfig+0x128>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d01f      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005674 <TIM_Base_SetConfig+0x12c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d01b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005678 <TIM_Base_SetConfig+0x130>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d017      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <TIM_Base_SetConfig+0x134>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005680 <TIM_Base_SetConfig+0x138>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00f      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a29      	ldr	r2, [pc, #164]	@ (8005684 <TIM_Base_SetConfig+0x13c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d00b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a28      	ldr	r2, [pc, #160]	@ (8005688 <TIM_Base_SetConfig+0x140>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d007      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a27      	ldr	r2, [pc, #156]	@ (800568c <TIM_Base_SetConfig+0x144>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d003      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a26      	ldr	r2, [pc, #152]	@ (8005690 <TIM_Base_SetConfig+0x148>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d108      	bne.n	800560c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	4313      	orrs	r3, r2
 800560a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a0e      	ldr	r2, [pc, #56]	@ (8005668 <TIM_Base_SetConfig+0x120>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d003      	beq.n	800563a <TIM_Base_SetConfig+0xf2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a10      	ldr	r2, [pc, #64]	@ (8005678 <TIM_Base_SetConfig+0x130>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d103      	bne.n	8005642 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	691a      	ldr	r2, [r3, #16]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f043 0204 	orr.w	r2, r3, #4
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	601a      	str	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	40010000 	.word	0x40010000
 800566c:	40000400 	.word	0x40000400
 8005670:	40000800 	.word	0x40000800
 8005674:	40000c00 	.word	0x40000c00
 8005678:	40010400 	.word	0x40010400
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800
 8005688:	40001800 	.word	0x40001800
 800568c:	40001c00 	.word	0x40001c00
 8005690:	40002000 	.word	0x40002000

08005694 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e040      	b.n	8005764 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d106      	bne.n	80056f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7fc f9ec 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2224      	movs	r2, #36	@ 0x24
 80056fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0201 	bic.w	r2, r2, #1
 800570c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 fa8c 	bl	8005c34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f825 	bl	800576c <UART_SetConfig>
 8005722:	4603      	mov	r3, r0
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e01b      	b.n	8005764 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800573a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689a      	ldr	r2, [r3, #8]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800574a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0201 	orr.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 fb0b 	bl	8005d78 <UART_CheckIdleState>
 8005762:	4603      	mov	r3, r0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3708      	adds	r7, #8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b088      	sub	sp, #32
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	4ba6      	ldr	r3, [pc, #664]	@ (8005a30 <UART_SetConfig+0x2c4>)
 8005798:	4013      	ands	r3, r2
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	6979      	ldr	r1, [r7, #20]
 80057a0:	430b      	orrs	r3, r1
 80057a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68da      	ldr	r2, [r3, #12]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	430a      	orrs	r2, r1
 80057dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a94      	ldr	r2, [pc, #592]	@ (8005a34 <UART_SetConfig+0x2c8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d120      	bne.n	800582a <UART_SetConfig+0xbe>
 80057e8:	4b93      	ldr	r3, [pc, #588]	@ (8005a38 <UART_SetConfig+0x2cc>)
 80057ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d816      	bhi.n	8005824 <UART_SetConfig+0xb8>
 80057f6:	a201      	add	r2, pc, #4	@ (adr r2, 80057fc <UART_SetConfig+0x90>)
 80057f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057fc:	0800580d 	.word	0x0800580d
 8005800:	08005819 	.word	0x08005819
 8005804:	08005813 	.word	0x08005813
 8005808:	0800581f 	.word	0x0800581f
 800580c:	2301      	movs	r3, #1
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e150      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005812:	2302      	movs	r3, #2
 8005814:	77fb      	strb	r3, [r7, #31]
 8005816:	e14d      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005818:	2304      	movs	r3, #4
 800581a:	77fb      	strb	r3, [r7, #31]
 800581c:	e14a      	b.n	8005ab4 <UART_SetConfig+0x348>
 800581e:	2308      	movs	r3, #8
 8005820:	77fb      	strb	r3, [r7, #31]
 8005822:	e147      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005824:	2310      	movs	r3, #16
 8005826:	77fb      	strb	r3, [r7, #31]
 8005828:	e144      	b.n	8005ab4 <UART_SetConfig+0x348>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a83      	ldr	r2, [pc, #524]	@ (8005a3c <UART_SetConfig+0x2d0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d132      	bne.n	800589a <UART_SetConfig+0x12e>
 8005834:	4b80      	ldr	r3, [pc, #512]	@ (8005a38 <UART_SetConfig+0x2cc>)
 8005836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800583a:	f003 030c 	and.w	r3, r3, #12
 800583e:	2b0c      	cmp	r3, #12
 8005840:	d828      	bhi.n	8005894 <UART_SetConfig+0x128>
 8005842:	a201      	add	r2, pc, #4	@ (adr r2, 8005848 <UART_SetConfig+0xdc>)
 8005844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005848:	0800587d 	.word	0x0800587d
 800584c:	08005895 	.word	0x08005895
 8005850:	08005895 	.word	0x08005895
 8005854:	08005895 	.word	0x08005895
 8005858:	08005889 	.word	0x08005889
 800585c:	08005895 	.word	0x08005895
 8005860:	08005895 	.word	0x08005895
 8005864:	08005895 	.word	0x08005895
 8005868:	08005883 	.word	0x08005883
 800586c:	08005895 	.word	0x08005895
 8005870:	08005895 	.word	0x08005895
 8005874:	08005895 	.word	0x08005895
 8005878:	0800588f 	.word	0x0800588f
 800587c:	2300      	movs	r3, #0
 800587e:	77fb      	strb	r3, [r7, #31]
 8005880:	e118      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005882:	2302      	movs	r3, #2
 8005884:	77fb      	strb	r3, [r7, #31]
 8005886:	e115      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005888:	2304      	movs	r3, #4
 800588a:	77fb      	strb	r3, [r7, #31]
 800588c:	e112      	b.n	8005ab4 <UART_SetConfig+0x348>
 800588e:	2308      	movs	r3, #8
 8005890:	77fb      	strb	r3, [r7, #31]
 8005892:	e10f      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005894:	2310      	movs	r3, #16
 8005896:	77fb      	strb	r3, [r7, #31]
 8005898:	e10c      	b.n	8005ab4 <UART_SetConfig+0x348>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a68      	ldr	r2, [pc, #416]	@ (8005a40 <UART_SetConfig+0x2d4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d120      	bne.n	80058e6 <UART_SetConfig+0x17a>
 80058a4:	4b64      	ldr	r3, [pc, #400]	@ (8005a38 <UART_SetConfig+0x2cc>)
 80058a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80058ae:	2b30      	cmp	r3, #48	@ 0x30
 80058b0:	d013      	beq.n	80058da <UART_SetConfig+0x16e>
 80058b2:	2b30      	cmp	r3, #48	@ 0x30
 80058b4:	d814      	bhi.n	80058e0 <UART_SetConfig+0x174>
 80058b6:	2b20      	cmp	r3, #32
 80058b8:	d009      	beq.n	80058ce <UART_SetConfig+0x162>
 80058ba:	2b20      	cmp	r3, #32
 80058bc:	d810      	bhi.n	80058e0 <UART_SetConfig+0x174>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <UART_SetConfig+0x15c>
 80058c2:	2b10      	cmp	r3, #16
 80058c4:	d006      	beq.n	80058d4 <UART_SetConfig+0x168>
 80058c6:	e00b      	b.n	80058e0 <UART_SetConfig+0x174>
 80058c8:	2300      	movs	r3, #0
 80058ca:	77fb      	strb	r3, [r7, #31]
 80058cc:	e0f2      	b.n	8005ab4 <UART_SetConfig+0x348>
 80058ce:	2302      	movs	r3, #2
 80058d0:	77fb      	strb	r3, [r7, #31]
 80058d2:	e0ef      	b.n	8005ab4 <UART_SetConfig+0x348>
 80058d4:	2304      	movs	r3, #4
 80058d6:	77fb      	strb	r3, [r7, #31]
 80058d8:	e0ec      	b.n	8005ab4 <UART_SetConfig+0x348>
 80058da:	2308      	movs	r3, #8
 80058dc:	77fb      	strb	r3, [r7, #31]
 80058de:	e0e9      	b.n	8005ab4 <UART_SetConfig+0x348>
 80058e0:	2310      	movs	r3, #16
 80058e2:	77fb      	strb	r3, [r7, #31]
 80058e4:	e0e6      	b.n	8005ab4 <UART_SetConfig+0x348>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a56      	ldr	r2, [pc, #344]	@ (8005a44 <UART_SetConfig+0x2d8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d120      	bne.n	8005932 <UART_SetConfig+0x1c6>
 80058f0:	4b51      	ldr	r3, [pc, #324]	@ (8005a38 <UART_SetConfig+0x2cc>)
 80058f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80058fc:	d013      	beq.n	8005926 <UART_SetConfig+0x1ba>
 80058fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8005900:	d814      	bhi.n	800592c <UART_SetConfig+0x1c0>
 8005902:	2b80      	cmp	r3, #128	@ 0x80
 8005904:	d009      	beq.n	800591a <UART_SetConfig+0x1ae>
 8005906:	2b80      	cmp	r3, #128	@ 0x80
 8005908:	d810      	bhi.n	800592c <UART_SetConfig+0x1c0>
 800590a:	2b00      	cmp	r3, #0
 800590c:	d002      	beq.n	8005914 <UART_SetConfig+0x1a8>
 800590e:	2b40      	cmp	r3, #64	@ 0x40
 8005910:	d006      	beq.n	8005920 <UART_SetConfig+0x1b4>
 8005912:	e00b      	b.n	800592c <UART_SetConfig+0x1c0>
 8005914:	2300      	movs	r3, #0
 8005916:	77fb      	strb	r3, [r7, #31]
 8005918:	e0cc      	b.n	8005ab4 <UART_SetConfig+0x348>
 800591a:	2302      	movs	r3, #2
 800591c:	77fb      	strb	r3, [r7, #31]
 800591e:	e0c9      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005920:	2304      	movs	r3, #4
 8005922:	77fb      	strb	r3, [r7, #31]
 8005924:	e0c6      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005926:	2308      	movs	r3, #8
 8005928:	77fb      	strb	r3, [r7, #31]
 800592a:	e0c3      	b.n	8005ab4 <UART_SetConfig+0x348>
 800592c:	2310      	movs	r3, #16
 800592e:	77fb      	strb	r3, [r7, #31]
 8005930:	e0c0      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a44      	ldr	r2, [pc, #272]	@ (8005a48 <UART_SetConfig+0x2dc>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d125      	bne.n	8005988 <UART_SetConfig+0x21c>
 800593c:	4b3e      	ldr	r3, [pc, #248]	@ (8005a38 <UART_SetConfig+0x2cc>)
 800593e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005946:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800594a:	d017      	beq.n	800597c <UART_SetConfig+0x210>
 800594c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005950:	d817      	bhi.n	8005982 <UART_SetConfig+0x216>
 8005952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005956:	d00b      	beq.n	8005970 <UART_SetConfig+0x204>
 8005958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800595c:	d811      	bhi.n	8005982 <UART_SetConfig+0x216>
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <UART_SetConfig+0x1fe>
 8005962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005966:	d006      	beq.n	8005976 <UART_SetConfig+0x20a>
 8005968:	e00b      	b.n	8005982 <UART_SetConfig+0x216>
 800596a:	2300      	movs	r3, #0
 800596c:	77fb      	strb	r3, [r7, #31]
 800596e:	e0a1      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005970:	2302      	movs	r3, #2
 8005972:	77fb      	strb	r3, [r7, #31]
 8005974:	e09e      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005976:	2304      	movs	r3, #4
 8005978:	77fb      	strb	r3, [r7, #31]
 800597a:	e09b      	b.n	8005ab4 <UART_SetConfig+0x348>
 800597c:	2308      	movs	r3, #8
 800597e:	77fb      	strb	r3, [r7, #31]
 8005980:	e098      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005982:	2310      	movs	r3, #16
 8005984:	77fb      	strb	r3, [r7, #31]
 8005986:	e095      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a4c <UART_SetConfig+0x2e0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d125      	bne.n	80059de <UART_SetConfig+0x272>
 8005992:	4b29      	ldr	r3, [pc, #164]	@ (8005a38 <UART_SetConfig+0x2cc>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005998:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800599c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059a0:	d017      	beq.n	80059d2 <UART_SetConfig+0x266>
 80059a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059a6:	d817      	bhi.n	80059d8 <UART_SetConfig+0x26c>
 80059a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ac:	d00b      	beq.n	80059c6 <UART_SetConfig+0x25a>
 80059ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059b2:	d811      	bhi.n	80059d8 <UART_SetConfig+0x26c>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <UART_SetConfig+0x254>
 80059b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059bc:	d006      	beq.n	80059cc <UART_SetConfig+0x260>
 80059be:	e00b      	b.n	80059d8 <UART_SetConfig+0x26c>
 80059c0:	2301      	movs	r3, #1
 80059c2:	77fb      	strb	r3, [r7, #31]
 80059c4:	e076      	b.n	8005ab4 <UART_SetConfig+0x348>
 80059c6:	2302      	movs	r3, #2
 80059c8:	77fb      	strb	r3, [r7, #31]
 80059ca:	e073      	b.n	8005ab4 <UART_SetConfig+0x348>
 80059cc:	2304      	movs	r3, #4
 80059ce:	77fb      	strb	r3, [r7, #31]
 80059d0:	e070      	b.n	8005ab4 <UART_SetConfig+0x348>
 80059d2:	2308      	movs	r3, #8
 80059d4:	77fb      	strb	r3, [r7, #31]
 80059d6:	e06d      	b.n	8005ab4 <UART_SetConfig+0x348>
 80059d8:	2310      	movs	r3, #16
 80059da:	77fb      	strb	r3, [r7, #31]
 80059dc:	e06a      	b.n	8005ab4 <UART_SetConfig+0x348>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005a50 <UART_SetConfig+0x2e4>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d138      	bne.n	8005a5a <UART_SetConfig+0x2ee>
 80059e8:	4b13      	ldr	r3, [pc, #76]	@ (8005a38 <UART_SetConfig+0x2cc>)
 80059ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059ee:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80059f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059f6:	d017      	beq.n	8005a28 <UART_SetConfig+0x2bc>
 80059f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059fc:	d82a      	bhi.n	8005a54 <UART_SetConfig+0x2e8>
 80059fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a02:	d00b      	beq.n	8005a1c <UART_SetConfig+0x2b0>
 8005a04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a08:	d824      	bhi.n	8005a54 <UART_SetConfig+0x2e8>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <UART_SetConfig+0x2aa>
 8005a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a12:	d006      	beq.n	8005a22 <UART_SetConfig+0x2b6>
 8005a14:	e01e      	b.n	8005a54 <UART_SetConfig+0x2e8>
 8005a16:	2300      	movs	r3, #0
 8005a18:	77fb      	strb	r3, [r7, #31]
 8005a1a:	e04b      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	77fb      	strb	r3, [r7, #31]
 8005a20:	e048      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a22:	2304      	movs	r3, #4
 8005a24:	77fb      	strb	r3, [r7, #31]
 8005a26:	e045      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a28:	2308      	movs	r3, #8
 8005a2a:	77fb      	strb	r3, [r7, #31]
 8005a2c:	e042      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a2e:	bf00      	nop
 8005a30:	efff69f3 	.word	0xefff69f3
 8005a34:	40011000 	.word	0x40011000
 8005a38:	40023800 	.word	0x40023800
 8005a3c:	40004400 	.word	0x40004400
 8005a40:	40004800 	.word	0x40004800
 8005a44:	40004c00 	.word	0x40004c00
 8005a48:	40005000 	.word	0x40005000
 8005a4c:	40011400 	.word	0x40011400
 8005a50:	40007800 	.word	0x40007800
 8005a54:	2310      	movs	r3, #16
 8005a56:	77fb      	strb	r3, [r7, #31]
 8005a58:	e02c      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a72      	ldr	r2, [pc, #456]	@ (8005c28 <UART_SetConfig+0x4bc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d125      	bne.n	8005ab0 <UART_SetConfig+0x344>
 8005a64:	4b71      	ldr	r3, [pc, #452]	@ (8005c2c <UART_SetConfig+0x4c0>)
 8005a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005a6e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005a72:	d017      	beq.n	8005aa4 <UART_SetConfig+0x338>
 8005a74:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005a78:	d817      	bhi.n	8005aaa <UART_SetConfig+0x33e>
 8005a7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a7e:	d00b      	beq.n	8005a98 <UART_SetConfig+0x32c>
 8005a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a84:	d811      	bhi.n	8005aaa <UART_SetConfig+0x33e>
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <UART_SetConfig+0x326>
 8005a8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a8e:	d006      	beq.n	8005a9e <UART_SetConfig+0x332>
 8005a90:	e00b      	b.n	8005aaa <UART_SetConfig+0x33e>
 8005a92:	2300      	movs	r3, #0
 8005a94:	77fb      	strb	r3, [r7, #31]
 8005a96:	e00d      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	77fb      	strb	r3, [r7, #31]
 8005a9c:	e00a      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005a9e:	2304      	movs	r3, #4
 8005aa0:	77fb      	strb	r3, [r7, #31]
 8005aa2:	e007      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005aa4:	2308      	movs	r3, #8
 8005aa6:	77fb      	strb	r3, [r7, #31]
 8005aa8:	e004      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005aaa:	2310      	movs	r3, #16
 8005aac:	77fb      	strb	r3, [r7, #31]
 8005aae:	e001      	b.n	8005ab4 <UART_SetConfig+0x348>
 8005ab0:	2310      	movs	r3, #16
 8005ab2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005abc:	d15b      	bne.n	8005b76 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005abe:	7ffb      	ldrb	r3, [r7, #31]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d828      	bhi.n	8005b16 <UART_SetConfig+0x3aa>
 8005ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8005acc <UART_SetConfig+0x360>)
 8005ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aca:	bf00      	nop
 8005acc:	08005af1 	.word	0x08005af1
 8005ad0:	08005af9 	.word	0x08005af9
 8005ad4:	08005b01 	.word	0x08005b01
 8005ad8:	08005b17 	.word	0x08005b17
 8005adc:	08005b07 	.word	0x08005b07
 8005ae0:	08005b17 	.word	0x08005b17
 8005ae4:	08005b17 	.word	0x08005b17
 8005ae8:	08005b17 	.word	0x08005b17
 8005aec:	08005b0f 	.word	0x08005b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005af0:	f7fe faca 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 8005af4:	61b8      	str	r0, [r7, #24]
        break;
 8005af6:	e013      	b.n	8005b20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005af8:	f7fe fada 	bl	80040b0 <HAL_RCC_GetPCLK2Freq>
 8005afc:	61b8      	str	r0, [r7, #24]
        break;
 8005afe:	e00f      	b.n	8005b20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b00:	4b4b      	ldr	r3, [pc, #300]	@ (8005c30 <UART_SetConfig+0x4c4>)
 8005b02:	61bb      	str	r3, [r7, #24]
        break;
 8005b04:	e00c      	b.n	8005b20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b06:	f7fe f9ad 	bl	8003e64 <HAL_RCC_GetSysClockFreq>
 8005b0a:	61b8      	str	r0, [r7, #24]
        break;
 8005b0c:	e008      	b.n	8005b20 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b12:	61bb      	str	r3, [r7, #24]
        break;
 8005b14:	e004      	b.n	8005b20 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005b16:	2300      	movs	r3, #0
 8005b18:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	77bb      	strb	r3, [r7, #30]
        break;
 8005b1e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d074      	beq.n	8005c10 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	005a      	lsls	r2, r3, #1
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	085b      	lsrs	r3, r3, #1
 8005b30:	441a      	add	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	2b0f      	cmp	r3, #15
 8005b40:	d916      	bls.n	8005b70 <UART_SetConfig+0x404>
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b48:	d212      	bcs.n	8005b70 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	f023 030f 	bic.w	r3, r3, #15
 8005b52:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	89fb      	ldrh	r3, [r7, #14]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	89fa      	ldrh	r2, [r7, #14]
 8005b6c:	60da      	str	r2, [r3, #12]
 8005b6e:	e04f      	b.n	8005c10 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	77bb      	strb	r3, [r7, #30]
 8005b74:	e04c      	b.n	8005c10 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b76:	7ffb      	ldrb	r3, [r7, #31]
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d828      	bhi.n	8005bce <UART_SetConfig+0x462>
 8005b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b84 <UART_SetConfig+0x418>)
 8005b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b82:	bf00      	nop
 8005b84:	08005ba9 	.word	0x08005ba9
 8005b88:	08005bb1 	.word	0x08005bb1
 8005b8c:	08005bb9 	.word	0x08005bb9
 8005b90:	08005bcf 	.word	0x08005bcf
 8005b94:	08005bbf 	.word	0x08005bbf
 8005b98:	08005bcf 	.word	0x08005bcf
 8005b9c:	08005bcf 	.word	0x08005bcf
 8005ba0:	08005bcf 	.word	0x08005bcf
 8005ba4:	08005bc7 	.word	0x08005bc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba8:	f7fe fa6e 	bl	8004088 <HAL_RCC_GetPCLK1Freq>
 8005bac:	61b8      	str	r0, [r7, #24]
        break;
 8005bae:	e013      	b.n	8005bd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bb0:	f7fe fa7e 	bl	80040b0 <HAL_RCC_GetPCLK2Freq>
 8005bb4:	61b8      	str	r0, [r7, #24]
        break;
 8005bb6:	e00f      	b.n	8005bd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c30 <UART_SetConfig+0x4c4>)
 8005bba:	61bb      	str	r3, [r7, #24]
        break;
 8005bbc:	e00c      	b.n	8005bd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bbe:	f7fe f951 	bl	8003e64 <HAL_RCC_GetSysClockFreq>
 8005bc2:	61b8      	str	r0, [r7, #24]
        break;
 8005bc4:	e008      	b.n	8005bd8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bca:	61bb      	str	r3, [r7, #24]
        break;
 8005bcc:	e004      	b.n	8005bd8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	77bb      	strb	r3, [r7, #30]
        break;
 8005bd6:	bf00      	nop
    }

    if (pclk != 0U)
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d018      	beq.n	8005c10 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	085a      	lsrs	r2, r3, #1
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	441a      	add	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	2b0f      	cmp	r3, #15
 8005bf6:	d909      	bls.n	8005c0c <UART_SetConfig+0x4a0>
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bfe:	d205      	bcs.n	8005c0c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	60da      	str	r2, [r3, #12]
 8005c0a:	e001      	b.n	8005c10 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c1c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3720      	adds	r7, #32
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	40007c00 	.word	0x40007c00
 8005c2c:	40023800 	.word	0x40023800
 8005c30:	00f42400 	.word	0x00f42400

08005c34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	f003 0308 	and.w	r3, r3, #8
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00a      	beq.n	8005c5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	f003 0304 	and.w	r3, r3, #4
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00a      	beq.n	8005cc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	f003 0320 	and.w	r3, r3, #32
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d01a      	beq.n	8005d4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	430a      	orrs	r2, r1
 8005d28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d32:	d10a      	bne.n	8005d4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	430a      	orrs	r2, r1
 8005d48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00a      	beq.n	8005d6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	605a      	str	r2, [r3, #4]
  }
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b098      	sub	sp, #96	@ 0x60
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d88:	f7fc f9a2 	bl	80020d0 <HAL_GetTick>
 8005d8c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d12e      	bne.n	8005dfa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005da4:	2200      	movs	r2, #0
 8005da6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f88c 	bl	8005ec8 <UART_WaitOnFlagUntilTimeout>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d021      	beq.n	8005dfa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dbe:	e853 3f00 	ldrex	r3, [r3]
 8005dc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dca:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dd6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ddc:	e841 2300 	strex	r3, r2, [r1]
 8005de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1e6      	bne.n	8005db6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2220      	movs	r2, #32
 8005dec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e062      	b.n	8005ec0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d149      	bne.n	8005e9c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e10:	2200      	movs	r2, #0
 8005e12:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f856 	bl	8005ec8 <UART_WaitOnFlagUntilTimeout>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d03c      	beq.n	8005e9c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e30:	6a3b      	ldr	r3, [r7, #32]
 8005e32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e40:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e42:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e6      	bne.n	8005e22 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3308      	adds	r3, #8
 8005e5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 0301 	bic.w	r3, r3, #1
 8005e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	3308      	adds	r3, #8
 8005e72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e74:	61fa      	str	r2, [r7, #28]
 8005e76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	69b9      	ldr	r1, [r7, #24]
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	617b      	str	r3, [r7, #20]
   return(result);
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e5      	bne.n	8005e54 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e011      	b.n	8005ec0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3758      	adds	r7, #88	@ 0x58
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	603b      	str	r3, [r7, #0]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed8:	e04f      	b.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee0:	d04b      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ee2:	f7fc f8f5 	bl	80020d0 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d302      	bcc.n	8005ef8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e04e      	b.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d037      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	2b80      	cmp	r3, #128	@ 0x80
 8005f0e:	d034      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b40      	cmp	r3, #64	@ 0x40
 8005f14:	d031      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	f003 0308 	and.w	r3, r3, #8
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d110      	bne.n	8005f46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2208      	movs	r2, #8
 8005f2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 f838 	bl	8005fa2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2208      	movs	r2, #8
 8005f36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e029      	b.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	69db      	ldr	r3, [r3, #28]
 8005f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f54:	d111      	bne.n	8005f7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 f81e 	bl	8005fa2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2220      	movs	r2, #32
 8005f6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e00f      	b.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69da      	ldr	r2, [r3, #28]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	4013      	ands	r3, r2
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	bf0c      	ite	eq
 8005f8a:	2301      	moveq	r3, #1
 8005f8c:	2300      	movne	r3, #0
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d0a0      	beq.n	8005eda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b095      	sub	sp, #84	@ 0x54
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fb2:	e853 3f00 	ldrex	r3, [r3]
 8005fb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fcc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fd0:	e841 2300 	strex	r3, r2, [r1]
 8005fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e6      	bne.n	8005faa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3308      	adds	r3, #8
 8005fe2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe4:	6a3b      	ldr	r3, [r7, #32]
 8005fe6:	e853 3f00 	ldrex	r3, [r3]
 8005fea:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	f023 0301 	bic.w	r3, r3, #1
 8005ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3308      	adds	r3, #8
 8005ffa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ffc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006000:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006004:	e841 2300 	strex	r3, r2, [r1]
 8006008:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1e5      	bne.n	8005fdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006014:	2b01      	cmp	r3, #1
 8006016:	d118      	bne.n	800604a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	e853 3f00 	ldrex	r3, [r3]
 8006024:	60bb      	str	r3, [r7, #8]
   return(result);
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	f023 0310 	bic.w	r3, r3, #16
 800602c:	647b      	str	r3, [r7, #68]	@ 0x44
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006036:	61bb      	str	r3, [r7, #24]
 8006038:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603a:	6979      	ldr	r1, [r7, #20]
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	e841 2300 	strex	r3, r2, [r1]
 8006042:	613b      	str	r3, [r7, #16]
   return(result);
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1e6      	bne.n	8006018 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800605e:	bf00      	nop
 8006060:	3754      	adds	r7, #84	@ 0x54
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
	...

0800606c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800606c:	b084      	sub	sp, #16
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	f107 001c 	add.w	r0, r7, #28
 800607a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800607e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006082:	2b01      	cmp	r3, #1
 8006084:	d121      	bne.n	80060ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800608a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	4b21      	ldr	r3, [pc, #132]	@ (800611c <USB_CoreInit+0xb0>)
 8006098:	4013      	ands	r3, r2
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d105      	bne.n	80060be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fa92 	bl	80065e8 <USB_CoreReset>
 80060c4:	4603      	mov	r3, r0
 80060c6:	73fb      	strb	r3, [r7, #15]
 80060c8:	e010      	b.n	80060ec <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fa86 	bl	80065e8 <USB_CoreReset>
 80060dc:	4603      	mov	r3, r0
 80060de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80060ec:	7fbb      	ldrb	r3, [r7, #30]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d10b      	bne.n	800610a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f043 0206 	orr.w	r2, r3, #6
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f043 0220 	orr.w	r2, r3, #32
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800610a:	7bfb      	ldrb	r3, [r7, #15]
}
 800610c:	4618      	mov	r0, r3
 800610e:	3710      	adds	r7, #16
 8006110:	46bd      	mov	sp, r7
 8006112:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006116:	b004      	add	sp, #16
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	ffbdffbf 	.word	0xffbdffbf

08006120 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f023 0201 	bic.w	r2, r3, #1
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b084      	sub	sp, #16
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	460b      	mov	r3, r1
 800614c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800615e:	78fb      	ldrb	r3, [r7, #3]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d115      	bne.n	8006190 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006170:	200a      	movs	r0, #10
 8006172:	f7fb ffb9 	bl	80020e8 <HAL_Delay>
      ms += 10U;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	330a      	adds	r3, #10
 800617a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 fa25 	bl	80065cc <USB_GetMode>
 8006182:	4603      	mov	r3, r0
 8006184:	2b01      	cmp	r3, #1
 8006186:	d01e      	beq.n	80061c6 <USB_SetCurrentMode+0x84>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2bc7      	cmp	r3, #199	@ 0xc7
 800618c:	d9f0      	bls.n	8006170 <USB_SetCurrentMode+0x2e>
 800618e:	e01a      	b.n	80061c6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006190:	78fb      	ldrb	r3, [r7, #3]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d115      	bne.n	80061c2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80061a2:	200a      	movs	r0, #10
 80061a4:	f7fb ffa0 	bl	80020e8 <HAL_Delay>
      ms += 10U;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	330a      	adds	r3, #10
 80061ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 fa0c 	bl	80065cc <USB_GetMode>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d005      	beq.n	80061c6 <USB_SetCurrentMode+0x84>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80061be:	d9f0      	bls.n	80061a2 <USB_SetCurrentMode+0x60>
 80061c0:	e001      	b.n	80061c6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e005      	b.n	80061d2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2bc8      	cmp	r3, #200	@ 0xc8
 80061ca:	d101      	bne.n	80061d0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
	...

080061dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061dc:	b084      	sub	sp, #16
 80061de:	b580      	push	{r7, lr}
 80061e0:	b086      	sub	sp, #24
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
 80061e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80061ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061ee:	2300      	movs	r3, #0
 80061f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061f6:	2300      	movs	r3, #0
 80061f8:	613b      	str	r3, [r7, #16]
 80061fa:	e009      	b.n	8006210 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	3340      	adds	r3, #64	@ 0x40
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	2200      	movs	r2, #0
 8006208:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	3301      	adds	r3, #1
 800620e:	613b      	str	r3, [r7, #16]
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b0e      	cmp	r3, #14
 8006214:	d9f2      	bls.n	80061fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006216:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800621a:	2b00      	cmp	r3, #0
 800621c:	d11c      	bne.n	8006258 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800622c:	f043 0302 	orr.w	r3, r3, #2
 8006230:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006236:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	601a      	str	r2, [r3, #0]
 8006256:	e005      	b.n	8006264 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800625c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800626a:	461a      	mov	r2, r3
 800626c:	2300      	movs	r3, #0
 800626e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006270:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006274:	2b01      	cmp	r3, #1
 8006276:	d10d      	bne.n	8006294 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006278:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800627c:	2b00      	cmp	r3, #0
 800627e:	d104      	bne.n	800628a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006280:	2100      	movs	r1, #0
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f968 	bl	8006558 <USB_SetDevSpeed>
 8006288:	e008      	b.n	800629c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800628a:	2101      	movs	r1, #1
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f963 	bl	8006558 <USB_SetDevSpeed>
 8006292:	e003      	b.n	800629c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006294:	2103      	movs	r1, #3
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f95e 	bl	8006558 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800629c:	2110      	movs	r1, #16
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f8fa 	bl	8006498 <USB_FlushTxFifo>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f924 	bl	80064fc <USB_FlushRxFifo>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062c4:	461a      	mov	r2, r3
 80062c6:	2300      	movs	r3, #0
 80062c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062d0:	461a      	mov	r2, r3
 80062d2:	2300      	movs	r3, #0
 80062d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062dc:	461a      	mov	r2, r3
 80062de:	2300      	movs	r3, #0
 80062e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062e2:	2300      	movs	r3, #0
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	e043      	b.n	8006370 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	015a      	lsls	r2, r3, #5
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062fe:	d118      	bne.n	8006332 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10a      	bne.n	800631c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4413      	add	r3, r2
 800630e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006312:	461a      	mov	r2, r3
 8006314:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	e013      	b.n	8006344 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006328:	461a      	mov	r2, r3
 800632a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	e008      	b.n	8006344 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800633e:	461a      	mov	r2, r3
 8006340:	2300      	movs	r3, #0
 8006342:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	015a      	lsls	r2, r3, #5
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	4413      	add	r3, r2
 800634c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006350:	461a      	mov	r2, r3
 8006352:	2300      	movs	r3, #0
 8006354:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006362:	461a      	mov	r2, r3
 8006364:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006368:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	3301      	adds	r3, #1
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006374:	461a      	mov	r2, r3
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	4293      	cmp	r3, r2
 800637a:	d3b5      	bcc.n	80062e8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800637c:	2300      	movs	r3, #0
 800637e:	613b      	str	r3, [r7, #16]
 8006380:	e043      	b.n	800640a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	015a      	lsls	r2, r3, #5
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	4413      	add	r3, r2
 800638a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006398:	d118      	bne.n	80063cc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d10a      	bne.n	80063b6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ac:	461a      	mov	r2, r3
 80063ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	e013      	b.n	80063de <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	015a      	lsls	r2, r3, #5
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4413      	add	r3, r2
 80063be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c2:	461a      	mov	r2, r3
 80063c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80063c8:	6013      	str	r3, [r2, #0]
 80063ca:	e008      	b.n	80063de <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	015a      	lsls	r2, r3, #5
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4413      	add	r3, r2
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	2300      	movs	r3, #0
 80063dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ea:	461a      	mov	r2, r3
 80063ec:	2300      	movs	r3, #0
 80063ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	015a      	lsls	r2, r3, #5
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	4413      	add	r3, r2
 80063f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fc:	461a      	mov	r2, r3
 80063fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006402:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	3301      	adds	r3, #1
 8006408:	613b      	str	r3, [r7, #16]
 800640a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800640e:	461a      	mov	r2, r3
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	4293      	cmp	r3, r2
 8006414:	d3b5      	bcc.n	8006382 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006424:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006428:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006436:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006438:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800643c:	2b00      	cmp	r3, #0
 800643e:	d105      	bne.n	800644c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	f043 0210 	orr.w	r2, r3, #16
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	699a      	ldr	r2, [r3, #24]
 8006450:	4b0f      	ldr	r3, [pc, #60]	@ (8006490 <USB_DevInit+0x2b4>)
 8006452:	4313      	orrs	r3, r2
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006458:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800645c:	2b00      	cmp	r3, #0
 800645e:	d005      	beq.n	800646c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	f043 0208 	orr.w	r2, r3, #8
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800646c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006470:	2b01      	cmp	r3, #1
 8006472:	d105      	bne.n	8006480 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	699a      	ldr	r2, [r3, #24]
 8006478:	4b06      	ldr	r3, [pc, #24]	@ (8006494 <USB_DevInit+0x2b8>)
 800647a:	4313      	orrs	r3, r2
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006480:	7dfb      	ldrb	r3, [r7, #23]
}
 8006482:	4618      	mov	r0, r3
 8006484:	3718      	adds	r7, #24
 8006486:	46bd      	mov	sp, r7
 8006488:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800648c:	b004      	add	sp, #16
 800648e:	4770      	bx	lr
 8006490:	803c3800 	.word	0x803c3800
 8006494:	40000004 	.word	0x40000004

08006498 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	3301      	adds	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064b2:	d901      	bls.n	80064b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e01b      	b.n	80064f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	daf2      	bge.n	80064a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	019b      	lsls	r3, r3, #6
 80064c8:	f043 0220 	orr.w	r2, r3, #32
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	3301      	adds	r3, #1
 80064d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064dc:	d901      	bls.n	80064e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e006      	b.n	80064f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d0f0      	beq.n	80064d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006504:	2300      	movs	r3, #0
 8006506:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	3301      	adds	r3, #1
 800650c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006514:	d901      	bls.n	800651a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e018      	b.n	800654c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	2b00      	cmp	r3, #0
 8006520:	daf2      	bge.n	8006508 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2210      	movs	r2, #16
 800652a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	3301      	adds	r3, #1
 8006530:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006538:	d901      	bls.n	800653e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e006      	b.n	800654c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f003 0310 	and.w	r3, r3, #16
 8006546:	2b10      	cmp	r3, #16
 8006548:	d0f0      	beq.n	800652c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	460b      	mov	r3, r1
 8006562:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	78fb      	ldrb	r3, [r7, #3]
 8006572:	68f9      	ldr	r1, [r7, #12]
 8006574:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006578:	4313      	orrs	r3, r2
 800657a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800657c:	2300      	movs	r3, #0
}
 800657e:	4618      	mov	r0, r3
 8006580:	3714      	adds	r7, #20
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800658a:	b480      	push	{r7}
 800658c:	b085      	sub	sp, #20
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68fa      	ldr	r2, [r7, #12]
 80065a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80065a4:	f023 0303 	bic.w	r3, r3, #3
 80065a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065b8:	f043 0302 	orr.w	r3, r3, #2
 80065bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	f003 0301 	and.w	r3, r3, #1
}
 80065dc:	4618      	mov	r0, r3
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3301      	adds	r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006600:	d901      	bls.n	8006606 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e022      	b.n	800664c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	daf2      	bge.n	80065f4 <USB_CoreReset+0xc>

  count = 10U;
 800660e:	230a      	movs	r3, #10
 8006610:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006612:	e002      	b.n	800661a <USB_CoreReset+0x32>
  {
    count--;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	3b01      	subs	r3, #1
 8006618:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1f9      	bne.n	8006614 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f043 0201 	orr.w	r2, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3301      	adds	r3, #1
 8006630:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006638:	d901      	bls.n	800663e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e006      	b.n	800664c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b01      	cmp	r3, #1
 8006648:	d0f0      	beq.n	800662c <USB_CoreReset+0x44>

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <ETH_IRQHandler>:
/*                              IRQ Handlers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
    traceISR_ENTER();

    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 800665e:	4b0c      	ldr	r3, [pc, #48]	@ (8006690 <ETH_IRQHandler+0x38>)
 8006660:	607b      	str	r3, [r7, #4]

    xSwitchRequired = pdFALSE;
 8006662:	4b0c      	ldr	r3, [pc, #48]	@ (8006694 <ETH_IRQHandler+0x3c>)
 8006664:	2200      	movs	r2, #0
 8006666:	601a      	str	r2, [r3, #0]
    HAL_ETH_IRQHandler( pxEthHandle );
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f7fb ff55 	bl	8002518 <HAL_ETH_IRQHandler>

    portYIELD_FROM_ISR( xSwitchRequired );
 800666e:	4b09      	ldr	r3, [pc, #36]	@ (8006694 <ETH_IRQHandler+0x3c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d007      	beq.n	8006686 <ETH_IRQHandler+0x2e>
 8006676:	4b08      	ldr	r3, [pc, #32]	@ (8006698 <ETH_IRQHandler+0x40>)
 8006678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	f3bf 8f6f 	isb	sy
}
 8006686:	bf00      	nop
 8006688:	3708      	adds	r7, #8
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	20000dd4 	.word	0x20000dd4
 8006694:	20000e88 	.word	0x20000e88
 8006698:	e000ed04 	.word	0xe000ed04

0800669c <HAL_ETH_ErrorCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * pxEthHandle )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b088      	sub	sp, #32
 80066a0:	af02      	add	r7, sp, #8
 80066a2:	6078      	str	r0, [r7, #4]
    eMAC_IF_EVENT eErrorEvents = eMacEventNone;
 80066a4:	2300      	movs	r3, #0
 80066a6:	75fb      	strb	r3, [r7, #23]

    if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066ae:	2be0      	cmp	r3, #224	@ 0xe0
 80066b0:	d103      	bne.n	80066ba <HAL_ETH_ErrorCallback+0x1e>
    {
        /* Fatal bus error occurred */
        eErrorEvents |= eMacEventErrEth;
 80066b2:	7dfb      	ldrb	r3, [r7, #23]
 80066b4:	f043 0320 	orr.w	r3, r3, #32
 80066b8:	75fb      	strb	r3, [r7, #23]
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_DMA ) != 0 )
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c0:	f003 0308 	and.w	r3, r3, #8
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d019      	beq.n	80066fc <HAL_ETH_ErrorCallback+0x60>
    {
        eErrorEvents |= eMacEventErrDma;
 80066c8:	7dfb      	ldrb	r3, [r7, #23]
 80066ca:	f043 0310 	orr.w	r3, r3, #16
 80066ce:	75fb      	strb	r3, [r7, #23]
        const uint32_t ulDmaError = pxEthHandle->DMAErrorCode;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066d6:	613b      	str	r3, [r7, #16]

        if( ( ulDmaError & ETH_DMA_TX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f003 0304 	and.w	r3, r3, #4
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <HAL_ETH_ErrorCallback+0x4e>
        {
            eErrorEvents |= eMacEventErrTx;
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
 80066e4:	f043 0308 	orr.w	r3, r3, #8
 80066e8:	75fb      	strb	r3, [r7, #23]
        }

        if( ( ulDmaError & ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <HAL_ETH_ErrorCallback+0x60>
        {
            eErrorEvents |= eMacEventErrRx;
 80066f4:	7dfb      	ldrb	r3, [r7, #23]
 80066f6:	f043 0304 	orr.w	r3, r3, #4
 80066fa:	75fb      	strb	r3, [r7, #23]
        }
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_MAC ) != 0 )
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006702:	f003 0310 	and.w	r3, r3, #16
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <HAL_ETH_ErrorCallback+0x76>
    {
        eErrorEvents |= eMacEventErrMac;
 800670a:	7dfb      	ldrb	r3, [r7, #23]
 800670c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006710:	75fb      	strb	r3, [r7, #23]
    }

    if( ( xEMACTaskHandle != NULL ) && ( eErrorEvents != eMacEventNone ) )
 8006712:	4b0e      	ldr	r3, [pc, #56]	@ (800674c <HAL_ETH_ErrorCallback+0xb0>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d014      	beq.n	8006744 <HAL_ETH_ErrorCallback+0xa8>
 800671a:	7dfb      	ldrb	r3, [r7, #23]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d011      	beq.n	8006744 <HAL_ETH_ErrorCallback+0xa8>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006720:	2300      	movs	r3, #0
 8006722:	60fb      	str	r3, [r7, #12]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eErrorEvents, eSetBits, &xHigherPriorityTaskWoken );
 8006724:	4b09      	ldr	r3, [pc, #36]	@ (800674c <HAL_ETH_ErrorCallback+0xb0>)
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	7df9      	ldrb	r1, [r7, #23]
 800672a:	f107 030c 	add.w	r3, r7, #12
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	2300      	movs	r3, #0
 8006732:	2201      	movs	r2, #1
 8006734:	f001 fec0 	bl	80084b8 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 8006738:	4b05      	ldr	r3, [pc, #20]	@ (8006750 <HAL_ETH_ErrorCallback+0xb4>)
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4313      	orrs	r3, r2
 8006740:	4a03      	ldr	r2, [pc, #12]	@ (8006750 <HAL_ETH_ErrorCallback+0xb4>)
 8006742:	6013      	str	r3, [r2, #0]
    }
}
 8006744:	bf00      	nop
 8006746:	3718      	adds	r7, #24
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}
 800674c:	20000e84 	.word	0x20000e84
 8006750:	20000e88 	.word	0x20000e88

08006754 <HAL_ETH_RxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af02      	add	r7, sp, #8
 800675a:	6078      	str	r0, [r7, #4]
    static size_t uxMostRXDescsUsed = 0U;

    const size_t uxRxUsed = pxEthHandle->RxDescList.RxDescCnt;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006760:	60fb      	str	r3, [r7, #12]

    if( uxMostRXDescsUsed < uxRxUsed )
 8006762:	4b11      	ldr	r3, [pc, #68]	@ (80067a8 <HAL_ETH_RxCpltCallback+0x54>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	429a      	cmp	r2, r3
 800676a:	d902      	bls.n	8006772 <HAL_ETH_RxCpltCallback+0x1e>
    {
        uxMostRXDescsUsed = uxRxUsed;
 800676c:	4a0e      	ldr	r2, [pc, #56]	@ (80067a8 <HAL_ETH_RxCpltCallback+0x54>)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_RECEIVE();

    if( xEMACTaskHandle != NULL )
 8006772:	4b0e      	ldr	r3, [pc, #56]	@ (80067ac <HAL_ETH_RxCpltCallback+0x58>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d011      	beq.n	800679e <HAL_ETH_RxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800677a:	2300      	movs	r3, #0
 800677c:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventRx, eSetBits, &xHigherPriorityTaskWoken );
 800677e:	4b0b      	ldr	r3, [pc, #44]	@ (80067ac <HAL_ETH_RxCpltCallback+0x58>)
 8006780:	6818      	ldr	r0, [r3, #0]
 8006782:	f107 0308 	add.w	r3, r7, #8
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	2300      	movs	r3, #0
 800678a:	2201      	movs	r2, #1
 800678c:	2101      	movs	r1, #1
 800678e:	f001 fe93 	bl	80084b8 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 8006792:	4b07      	ldr	r3, [pc, #28]	@ (80067b0 <HAL_ETH_RxCpltCallback+0x5c>)
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	4313      	orrs	r3, r2
 800679a:	4a05      	ldr	r2, [pc, #20]	@ (80067b0 <HAL_ETH_RxCpltCallback+0x5c>)
 800679c:	6013      	str	r3, [r2, #0]
    }
}
 800679e:	bf00      	nop
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	20000e8c 	.word	0x20000e8c
 80067ac:	20000e84 	.word	0x20000e84
 80067b0:	20000e88 	.word	0x20000e88

080067b4 <HAL_ETH_TxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af02      	add	r7, sp, #8
 80067ba:	6078      	str	r0, [r7, #4]
    static size_t uxMostTXDescsUsed = 0U;

    const size_t uxTxUsed = pxEthHandle->TxDescList.BuffersInUse;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c0:	60fb      	str	r3, [r7, #12]

    if( uxMostTXDescsUsed < uxTxUsed )
 80067c2:	4b11      	ldr	r3, [pc, #68]	@ (8006808 <HAL_ETH_TxCpltCallback+0x54>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d902      	bls.n	80067d2 <HAL_ETH_TxCpltCallback+0x1e>
    {
        uxMostTXDescsUsed = uxTxUsed;
 80067cc:	4a0e      	ldr	r2, [pc, #56]	@ (8006808 <HAL_ETH_TxCpltCallback+0x54>)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_TRANSMIT();

    if( xEMACTaskHandle != NULL )
 80067d2:	4b0e      	ldr	r3, [pc, #56]	@ (800680c <HAL_ETH_TxCpltCallback+0x58>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d011      	beq.n	80067fe <HAL_ETH_TxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80067da:	2300      	movs	r3, #0
 80067dc:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventTx, eSetBits, &xHigherPriorityTaskWoken );
 80067de:	4b0b      	ldr	r3, [pc, #44]	@ (800680c <HAL_ETH_TxCpltCallback+0x58>)
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	f107 0308 	add.w	r3, r7, #8
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	2300      	movs	r3, #0
 80067ea:	2201      	movs	r2, #1
 80067ec:	2102      	movs	r1, #2
 80067ee:	f001 fe63 	bl	80084b8 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 80067f2:	4b07      	ldr	r3, [pc, #28]	@ (8006810 <HAL_ETH_TxCpltCallback+0x5c>)
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	4a05      	ldr	r2, [pc, #20]	@ (8006810 <HAL_ETH_TxCpltCallback+0x5c>)
 80067fc:	6013      	str	r3, [r2, #0]
    }
}
 80067fe:	bf00      	nop
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	20000e90 	.word	0x20000e90
 800680c:	20000e84 	.word	0x20000e84
 8006810:	20000e88 	.word	0x20000e88

08006814 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006818:	bf00      	nop
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
	...

08006824 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800682a:	f3ef 8305 	mrs	r3, IPSR
 800682e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006830:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10f      	bne.n	8006856 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006836:	f3ef 8310 	mrs	r3, PRIMASK
 800683a:	607b      	str	r3, [r7, #4]
  return(result);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d105      	bne.n	800684e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006842:	f3ef 8311 	mrs	r3, BASEPRI
 8006846:	603b      	str	r3, [r7, #0]
  return(result);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d007      	beq.n	800685e <osKernelInitialize+0x3a>
 800684e:	4b0e      	ldr	r3, [pc, #56]	@ (8006888 <osKernelInitialize+0x64>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2b02      	cmp	r3, #2
 8006854:	d103      	bne.n	800685e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006856:	f06f 0305 	mvn.w	r3, #5
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	e00c      	b.n	8006878 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800685e:	4b0a      	ldr	r3, [pc, #40]	@ (8006888 <osKernelInitialize+0x64>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d105      	bne.n	8006872 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006866:	4b08      	ldr	r3, [pc, #32]	@ (8006888 <osKernelInitialize+0x64>)
 8006868:	2201      	movs	r2, #1
 800686a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800686c:	2300      	movs	r3, #0
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	e002      	b.n	8006878 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006872:	f04f 33ff 	mov.w	r3, #4294967295
 8006876:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006878:	68fb      	ldr	r3, [r7, #12]
}
 800687a:	4618      	mov	r0, r3
 800687c:	3714      	adds	r7, #20
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	20000e94 	.word	0x20000e94

0800688c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006892:	f3ef 8305 	mrs	r3, IPSR
 8006896:	60bb      	str	r3, [r7, #8]
  return(result);
 8006898:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800689a:	2b00      	cmp	r3, #0
 800689c:	d10f      	bne.n	80068be <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800689e:	f3ef 8310 	mrs	r3, PRIMASK
 80068a2:	607b      	str	r3, [r7, #4]
  return(result);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d105      	bne.n	80068b6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80068aa:	f3ef 8311 	mrs	r3, BASEPRI
 80068ae:	603b      	str	r3, [r7, #0]
  return(result);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d007      	beq.n	80068c6 <osKernelStart+0x3a>
 80068b6:	4b0f      	ldr	r3, [pc, #60]	@ (80068f4 <osKernelStart+0x68>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d103      	bne.n	80068c6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80068be:	f06f 0305 	mvn.w	r3, #5
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	e010      	b.n	80068e8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80068c6:	4b0b      	ldr	r3, [pc, #44]	@ (80068f4 <osKernelStart+0x68>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d109      	bne.n	80068e2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80068ce:	f7ff ffa1 	bl	8006814 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80068d2:	4b08      	ldr	r3, [pc, #32]	@ (80068f4 <osKernelStart+0x68>)
 80068d4:	2202      	movs	r2, #2
 80068d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80068d8:	f001 f8e2 	bl	8007aa0 <vTaskStartScheduler>
      stat = osOK;
 80068dc:	2300      	movs	r3, #0
 80068de:	60fb      	str	r3, [r7, #12]
 80068e0:	e002      	b.n	80068e8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80068e2:	f04f 33ff 	mov.w	r3, #4294967295
 80068e6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80068e8:	68fb      	ldr	r3, [r7, #12]
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	20000e94 	.word	0x20000e94

080068f8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b090      	sub	sp, #64	@ 0x40
 80068fc:	af04      	add	r7, sp, #16
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006904:	2300      	movs	r3, #0
 8006906:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006908:	f3ef 8305 	mrs	r3, IPSR
 800690c:	61fb      	str	r3, [r7, #28]
  return(result);
 800690e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006910:	2b00      	cmp	r3, #0
 8006912:	f040 8090 	bne.w	8006a36 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006916:	f3ef 8310 	mrs	r3, PRIMASK
 800691a:	61bb      	str	r3, [r7, #24]
  return(result);
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d105      	bne.n	800692e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006922:	f3ef 8311 	mrs	r3, BASEPRI
 8006926:	617b      	str	r3, [r7, #20]
  return(result);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <osThreadNew+0x3e>
 800692e:	4b44      	ldr	r3, [pc, #272]	@ (8006a40 <osThreadNew+0x148>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b02      	cmp	r3, #2
 8006934:	d07f      	beq.n	8006a36 <osThreadNew+0x13e>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d07c      	beq.n	8006a36 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800693c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006940:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006942:	2318      	movs	r3, #24
 8006944:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8006946:	2300      	movs	r3, #0
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800694a:	f04f 33ff 	mov.w	r3, #4294967295
 800694e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d045      	beq.n	80069e2 <osThreadNew+0xea>
      if (attr->name != NULL) {
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d002      	beq.n	8006964 <osThreadNew+0x6c>
        name = attr->name;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	2b00      	cmp	r3, #0
 8006976:	d008      	beq.n	800698a <osThreadNew+0x92>
 8006978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697a:	2b38      	cmp	r3, #56	@ 0x38
 800697c:	d805      	bhi.n	800698a <osThreadNew+0x92>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <osThreadNew+0x96>
        return (NULL);
 800698a:	2300      	movs	r3, #0
 800698c:	e054      	b.n	8006a38 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	089b      	lsrs	r3, r3, #2
 800699c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00e      	beq.n	80069c4 <osThreadNew+0xcc>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	2ba7      	cmp	r3, #167	@ 0xa7
 80069ac:	d90a      	bls.n	80069c4 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d006      	beq.n	80069c4 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d002      	beq.n	80069c4 <osThreadNew+0xcc>
        mem = 1;
 80069be:	2301      	movs	r3, #1
 80069c0:	623b      	str	r3, [r7, #32]
 80069c2:	e010      	b.n	80069e6 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10c      	bne.n	80069e6 <osThreadNew+0xee>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d108      	bne.n	80069e6 <osThreadNew+0xee>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d104      	bne.n	80069e6 <osThreadNew+0xee>
          mem = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	623b      	str	r3, [r7, #32]
 80069e0:	e001      	b.n	80069e6 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 80069e2:	2300      	movs	r3, #0
 80069e4:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d110      	bne.n	8006a0e <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069f4:	9202      	str	r2, [sp, #8]
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 fe4e 	bl	80076a4 <xTaskCreateStatic>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	613b      	str	r3, [r7, #16]
 8006a0c:	e013      	b.n	8006a36 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8006a0e:	6a3b      	ldr	r3, [r7, #32]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d110      	bne.n	8006a36 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	f107 0310 	add.w	r3, r7, #16
 8006a1c:	9301      	str	r3, [sp, #4]
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 fea2 	bl	8007770 <xTaskCreate>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d001      	beq.n	8006a36 <osThreadNew+0x13e>
          hTask = NULL;
 8006a32:	2300      	movs	r3, #0
 8006a34:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006a36:	693b      	ldr	r3, [r7, #16]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3730      	adds	r7, #48	@ 0x30
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	20000e94 	.word	0x20000e94

08006a44 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a4c:	f3ef 8305 	mrs	r3, IPSR
 8006a50:	613b      	str	r3, [r7, #16]
  return(result);
 8006a52:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10f      	bne.n	8006a78 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a58:	f3ef 8310 	mrs	r3, PRIMASK
 8006a5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d105      	bne.n	8006a70 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a64:	f3ef 8311 	mrs	r3, BASEPRI
 8006a68:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d007      	beq.n	8006a80 <osDelay+0x3c>
 8006a70:	4b0a      	ldr	r3, [pc, #40]	@ (8006a9c <osDelay+0x58>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d103      	bne.n	8006a80 <osDelay+0x3c>
    stat = osErrorISR;
 8006a78:	f06f 0305 	mvn.w	r3, #5
 8006a7c:	617b      	str	r3, [r7, #20]
 8006a7e:	e007      	b.n	8006a90 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d002      	beq.n	8006a90 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 ffd0 	bl	8007a30 <vTaskDelay>
    }
  }

  return (stat);
 8006a90:	697b      	ldr	r3, [r7, #20]
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20000e94 	.word	0x20000e94

08006aa0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4a07      	ldr	r2, [pc, #28]	@ (8006acc <vApplicationGetIdleTaskMemory+0x2c>)
 8006ab0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	4a06      	ldr	r2, [pc, #24]	@ (8006ad0 <vApplicationGetIdleTaskMemory+0x30>)
 8006ab6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006abe:	601a      	str	r2, [r3, #0]
}
 8006ac0:	bf00      	nop
 8006ac2:	3714      	adds	r7, #20
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	20000e98 	.word	0x20000e98
 8006ad0:	20000f40 	.word	0x20000f40

08006ad4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	4a07      	ldr	r2, [pc, #28]	@ (8006b00 <vApplicationGetTimerTaskMemory+0x2c>)
 8006ae4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	4a06      	ldr	r2, [pc, #24]	@ (8006b04 <vApplicationGetTimerTaskMemory+0x30>)
 8006aea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006af2:	601a      	str	r2, [r3, #0]
}
 8006af4:	bf00      	nop
 8006af6:	3714      	adds	r7, #20
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	20001340 	.word	0x20001340
 8006b04:	200013e8 	.word	0x200013e8

08006b08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f103 0208 	add.w	r2, r3, #8
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f103 0208 	add.w	r2, r3, #8
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f103 0208 	add.w	r2, r3, #8
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b62:	b480      	push	{r7}
 8006b64:	b085      	sub	sp, #20
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	1c5a      	adds	r2, r3, #1
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	601a      	str	r2, [r3, #0]
}
 8006b9e:	bf00      	nop
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc0:	d103      	bne.n	8006bca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	e00c      	b.n	8006be4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	3308      	adds	r3, #8
 8006bce:	60fb      	str	r3, [r7, #12]
 8006bd0:	e002      	b.n	8006bd8 <vListInsert+0x2e>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	60fb      	str	r3, [r7, #12]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68ba      	ldr	r2, [r7, #8]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d2f6      	bcs.n	8006bd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	683a      	ldr	r2, [r7, #0]
 8006bf2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	683a      	ldr	r2, [r7, #0]
 8006bfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	601a      	str	r2, [r3, #0]
}
 8006c10:	bf00      	nop
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	6892      	ldr	r2, [r2, #8]
 8006c32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	6852      	ldr	r2, [r2, #4]
 8006c3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d103      	bne.n	8006c50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689a      	ldr	r2, [r3, #8]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	1e5a      	subs	r2, r3, #1
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3714      	adds	r7, #20
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10d      	bne.n	8006ca0 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c88:	b672      	cpsid	i
 8006c8a:	f383 8811 	msr	BASEPRI, r3
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f3bf 8f4f 	dsb	sy
 8006c96:	b662      	cpsie	i
 8006c98:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c9a:	bf00      	nop
 8006c9c:	bf00      	nop
 8006c9e:	e7fd      	b.n	8006c9c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006ca0:	f002 f9c4 	bl	800902c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cac:	68f9      	ldr	r1, [r7, #12]
 8006cae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006cb0:	fb01 f303 	mul.w	r3, r1, r3
 8006cb4:	441a      	add	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	68f9      	ldr	r1, [r7, #12]
 8006cd4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006cd6:	fb01 f303 	mul.w	r3, r1, r3
 8006cda:	441a      	add	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	22ff      	movs	r2, #255	@ 0xff
 8006ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	22ff      	movs	r2, #255	@ 0xff
 8006cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d114      	bne.n	8006d20 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d01a      	beq.n	8006d34 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	3310      	adds	r3, #16
 8006d02:	4618      	mov	r0, r3
 8006d04:	f001 f978 	bl	8007ff8 <xTaskRemoveFromEventList>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d012      	beq.n	8006d34 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d44 <xQueueGenericReset+0xd4>)
 8006d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	f3bf 8f6f 	isb	sy
 8006d1e:	e009      	b.n	8006d34 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	3310      	adds	r3, #16
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff feef 	bl	8006b08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	3324      	adds	r3, #36	@ 0x24
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7ff feea 	bl	8006b08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006d34:	f002 f9b0 	bl	8009098 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006d38:	2301      	movs	r3, #1
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	e000ed04 	.word	0xe000ed04

08006d48 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08e      	sub	sp, #56	@ 0x38
 8006d4c:	af02      	add	r7, sp, #8
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10d      	bne.n	8006d78 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8006d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d60:	b672      	cpsid	i
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	b662      	cpsie	i
 8006d70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d72:	bf00      	nop
 8006d74:	bf00      	nop
 8006d76:	e7fd      	b.n	8006d74 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d10d      	bne.n	8006d9a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	b672      	cpsid	i
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	b662      	cpsie	i
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d94:	bf00      	nop
 8006d96:	bf00      	nop
 8006d98:	e7fd      	b.n	8006d96 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d002      	beq.n	8006da6 <xQueueGenericCreateStatic+0x5e>
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <xQueueGenericCreateStatic+0x62>
 8006da6:	2301      	movs	r3, #1
 8006da8:	e000      	b.n	8006dac <xQueueGenericCreateStatic+0x64>
 8006daa:	2300      	movs	r3, #0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10d      	bne.n	8006dcc <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db4:	b672      	cpsid	i
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	b662      	cpsie	i
 8006dc4:	623b      	str	r3, [r7, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	bf00      	nop
 8006dca:	e7fd      	b.n	8006dc8 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d102      	bne.n	8006dd8 <xQueueGenericCreateStatic+0x90>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d101      	bne.n	8006ddc <xQueueGenericCreateStatic+0x94>
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e000      	b.n	8006dde <xQueueGenericCreateStatic+0x96>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d10d      	bne.n	8006dfe <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8006de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de6:	b672      	cpsid	i
 8006de8:	f383 8811 	msr	BASEPRI, r3
 8006dec:	f3bf 8f6f 	isb	sy
 8006df0:	f3bf 8f4f 	dsb	sy
 8006df4:	b662      	cpsie	i
 8006df6:	61fb      	str	r3, [r7, #28]
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006dfe:	2350      	movs	r3, #80	@ 0x50
 8006e00:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	2b50      	cmp	r3, #80	@ 0x50
 8006e06:	d00d      	beq.n	8006e24 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8006e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0c:	b672      	cpsid	i
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	b662      	cpsie	i
 8006e1c:	61bb      	str	r3, [r7, #24]
}
 8006e1e:	bf00      	nop
 8006e20:	bf00      	nop
 8006e22:	e7fd      	b.n	8006e20 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006e24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00d      	beq.n	8006e4c <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e38:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	4613      	mov	r3, r2
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	68b9      	ldr	r1, [r7, #8]
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f000 f805 	bl	8006e56 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3730      	adds	r7, #48	@ 0x30
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b084      	sub	sp, #16
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	60f8      	str	r0, [r7, #12]
 8006e5e:	60b9      	str	r1, [r7, #8]
 8006e60:	607a      	str	r2, [r7, #4]
 8006e62:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d103      	bne.n	8006e72 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	69ba      	ldr	r2, [r7, #24]
 8006e6e:	601a      	str	r2, [r3, #0]
 8006e70:	e002      	b.n	8006e78 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e84:	2101      	movs	r1, #1
 8006e86:	69b8      	ldr	r0, [r7, #24]
 8006e88:	f7ff fef2 	bl	8006c70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	78fa      	ldrb	r2, [r7, #3]
 8006e90:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e94:	bf00      	nop
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b08e      	sub	sp, #56	@ 0x38
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10d      	bne.n	8006ed4 <xQueueGenericSend+0x38>
	__asm volatile
 8006eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ebc:	b672      	cpsid	i
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	b662      	cpsie	i
 8006ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ece:	bf00      	nop
 8006ed0:	bf00      	nop
 8006ed2:	e7fd      	b.n	8006ed0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d103      	bne.n	8006ee2 <xQueueGenericSend+0x46>
 8006eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <xQueueGenericSend+0x4a>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e000      	b.n	8006ee8 <xQueueGenericSend+0x4c>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10d      	bne.n	8006f08 <xQueueGenericSend+0x6c>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef0:	b672      	cpsid	i
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	b662      	cpsie	i
 8006f00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	2b02      	cmp	r3, #2
 8006f0c:	d103      	bne.n	8006f16 <xQueueGenericSend+0x7a>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d101      	bne.n	8006f1a <xQueueGenericSend+0x7e>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e000      	b.n	8006f1c <xQueueGenericSend+0x80>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10d      	bne.n	8006f3c <xQueueGenericSend+0xa0>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f24:	b672      	cpsid	i
 8006f26:	f383 8811 	msr	BASEPRI, r3
 8006f2a:	f3bf 8f6f 	isb	sy
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	b662      	cpsie	i
 8006f34:	623b      	str	r3, [r7, #32]
}
 8006f36:	bf00      	nop
 8006f38:	bf00      	nop
 8006f3a:	e7fd      	b.n	8006f38 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f3c:	f001 fa2a 	bl	8008394 <xTaskGetSchedulerState>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d102      	bne.n	8006f4c <xQueueGenericSend+0xb0>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d101      	bne.n	8006f50 <xQueueGenericSend+0xb4>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e000      	b.n	8006f52 <xQueueGenericSend+0xb6>
 8006f50:	2300      	movs	r3, #0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10d      	bne.n	8006f72 <xQueueGenericSend+0xd6>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5a:	b672      	cpsid	i
 8006f5c:	f383 8811 	msr	BASEPRI, r3
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	f3bf 8f4f 	dsb	sy
 8006f68:	b662      	cpsie	i
 8006f6a:	61fb      	str	r3, [r7, #28]
}
 8006f6c:	bf00      	nop
 8006f6e:	bf00      	nop
 8006f70:	e7fd      	b.n	8006f6e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f72:	f002 f85b 	bl	800902c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d302      	bcc.n	8006f88 <xQueueGenericSend+0xec>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d129      	bne.n	8006fdc <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	68b9      	ldr	r1, [r7, #8]
 8006f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f8e:	f000 fa1b 	bl	80073c8 <prvCopyDataToQueue>
 8006f92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d010      	beq.n	8006fbe <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9e:	3324      	adds	r3, #36	@ 0x24
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f001 f829 	bl	8007ff8 <xTaskRemoveFromEventList>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d013      	beq.n	8006fd4 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006fac:	4b3f      	ldr	r3, [pc, #252]	@ (80070ac <xQueueGenericSend+0x210>)
 8006fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	f3bf 8f4f 	dsb	sy
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	e00a      	b.n	8006fd4 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d007      	beq.n	8006fd4 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006fc4:	4b39      	ldr	r3, [pc, #228]	@ (80070ac <xQueueGenericSend+0x210>)
 8006fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fca:	601a      	str	r2, [r3, #0]
 8006fcc:	f3bf 8f4f 	dsb	sy
 8006fd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006fd4:	f002 f860 	bl	8009098 <vPortExitCritical>
				return pdPASS;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	e063      	b.n	80070a4 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d103      	bne.n	8006fea <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006fe2:	f002 f859 	bl	8009098 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	e05c      	b.n	80070a4 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d106      	bne.n	8006ffe <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ff0:	f107 0314 	add.w	r3, r7, #20
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f001 f865 	bl	80080c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ffe:	f002 f84b 	bl	8009098 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007002:	f000 fdc1 	bl	8007b88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007006:	f002 f811 	bl	800902c <vPortEnterCritical>
 800700a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007010:	b25b      	sxtb	r3, r3
 8007012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007016:	d103      	bne.n	8007020 <xQueueGenericSend+0x184>
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	2200      	movs	r2, #0
 800701c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007022:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007026:	b25b      	sxtb	r3, r3
 8007028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702c:	d103      	bne.n	8007036 <xQueueGenericSend+0x19a>
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007036:	f002 f82f 	bl	8009098 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800703a:	1d3a      	adds	r2, r7, #4
 800703c:	f107 0314 	add.w	r3, r7, #20
 8007040:	4611      	mov	r1, r2
 8007042:	4618      	mov	r0, r3
 8007044:	f001 f854 	bl	80080f0 <xTaskCheckForTimeOut>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d124      	bne.n	8007098 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800704e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007050:	f000 fab2 	bl	80075b8 <prvIsQueueFull>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d018      	beq.n	800708c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	3310      	adds	r3, #16
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	4611      	mov	r1, r2
 8007062:	4618      	mov	r0, r3
 8007064:	f000 ff72 	bl	8007f4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007068:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800706a:	f000 fa3d 	bl	80074e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800706e:	f000 fd99 	bl	8007ba4 <xTaskResumeAll>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	f47f af7c 	bne.w	8006f72 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800707a:	4b0c      	ldr	r3, [pc, #48]	@ (80070ac <xQueueGenericSend+0x210>)
 800707c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	e772      	b.n	8006f72 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800708c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800708e:	f000 fa2b 	bl	80074e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007092:	f000 fd87 	bl	8007ba4 <xTaskResumeAll>
 8007096:	e76c      	b.n	8006f72 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800709a:	f000 fa25 	bl	80074e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800709e:	f000 fd81 	bl	8007ba4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80070a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3738      	adds	r7, #56	@ 0x38
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	e000ed04 	.word	0xe000ed04

080070b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08e      	sub	sp, #56	@ 0x38
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10d      	bne.n	80070e4 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80070c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070cc:	b672      	cpsid	i
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	b662      	cpsie	i
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070de:	bf00      	nop
 80070e0:	bf00      	nop
 80070e2:	e7fd      	b.n	80070e0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d103      	bne.n	80070f2 <xQueueGenericSendFromISR+0x42>
 80070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <xQueueGenericSendFromISR+0x46>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e000      	b.n	80070f8 <xQueueGenericSendFromISR+0x48>
 80070f6:	2300      	movs	r3, #0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10d      	bne.n	8007118 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	b672      	cpsid	i
 8007102:	f383 8811 	msr	BASEPRI, r3
 8007106:	f3bf 8f6f 	isb	sy
 800710a:	f3bf 8f4f 	dsb	sy
 800710e:	b662      	cpsie	i
 8007110:	623b      	str	r3, [r7, #32]
}
 8007112:	bf00      	nop
 8007114:	bf00      	nop
 8007116:	e7fd      	b.n	8007114 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	2b02      	cmp	r3, #2
 800711c:	d103      	bne.n	8007126 <xQueueGenericSendFromISR+0x76>
 800711e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <xQueueGenericSendFromISR+0x7a>
 8007126:	2301      	movs	r3, #1
 8007128:	e000      	b.n	800712c <xQueueGenericSendFromISR+0x7c>
 800712a:	2300      	movs	r3, #0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10d      	bne.n	800714c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8007130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007134:	b672      	cpsid	i
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	f3bf 8f6f 	isb	sy
 800713e:	f3bf 8f4f 	dsb	sy
 8007142:	b662      	cpsie	i
 8007144:	61fb      	str	r3, [r7, #28]
}
 8007146:	bf00      	nop
 8007148:	bf00      	nop
 800714a:	e7fd      	b.n	8007148 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800714c:	f002 f856 	bl	80091fc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007150:	f3ef 8211 	mrs	r2, BASEPRI
 8007154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007158:	b672      	cpsid	i
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	b662      	cpsie	i
 8007168:	61ba      	str	r2, [r7, #24]
 800716a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800716c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800716e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007172:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007178:	429a      	cmp	r2, r3
 800717a:	d302      	bcc.n	8007182 <xQueueGenericSendFromISR+0xd2>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2b02      	cmp	r3, #2
 8007180:	d12c      	bne.n	80071dc <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007188:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	68b9      	ldr	r1, [r7, #8]
 8007190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007192:	f000 f919 	bl	80073c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007196:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800719a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719e:	d112      	bne.n	80071c6 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d016      	beq.n	80071d6 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071aa:	3324      	adds	r3, #36	@ 0x24
 80071ac:	4618      	mov	r0, r3
 80071ae:	f000 ff23 	bl	8007ff8 <xTaskRemoveFromEventList>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00e      	beq.n	80071d6 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00b      	beq.n	80071d6 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	e007      	b.n	80071d6 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80071c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071ca:	3301      	adds	r3, #1
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	b25a      	sxtb	r2, r3
 80071d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80071d6:	2301      	movs	r3, #1
 80071d8:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80071da:	e001      	b.n	80071e0 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80071dc:	2300      	movs	r3, #0
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
 80071e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80071ea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80071ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3738      	adds	r7, #56	@ 0x38
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
	...

080071f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b08c      	sub	sp, #48	@ 0x30
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007204:	2300      	movs	r3, #0
 8007206:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800720c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10d      	bne.n	800722e <xQueueReceive+0x36>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	b672      	cpsid	i
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	b662      	cpsie	i
 8007226:	623b      	str	r3, [r7, #32]
}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	e7fd      	b.n	800722a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d103      	bne.n	800723c <xQueueReceive+0x44>
 8007234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007238:	2b00      	cmp	r3, #0
 800723a:	d101      	bne.n	8007240 <xQueueReceive+0x48>
 800723c:	2301      	movs	r3, #1
 800723e:	e000      	b.n	8007242 <xQueueReceive+0x4a>
 8007240:	2300      	movs	r3, #0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10d      	bne.n	8007262 <xQueueReceive+0x6a>
	__asm volatile
 8007246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724a:	b672      	cpsid	i
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	b662      	cpsie	i
 800725a:	61fb      	str	r3, [r7, #28]
}
 800725c:	bf00      	nop
 800725e:	bf00      	nop
 8007260:	e7fd      	b.n	800725e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007262:	f001 f897 	bl	8008394 <xTaskGetSchedulerState>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d102      	bne.n	8007272 <xQueueReceive+0x7a>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <xQueueReceive+0x7e>
 8007272:	2301      	movs	r3, #1
 8007274:	e000      	b.n	8007278 <xQueueReceive+0x80>
 8007276:	2300      	movs	r3, #0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10d      	bne.n	8007298 <xQueueReceive+0xa0>
	__asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007280:	b672      	cpsid	i
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	b662      	cpsie	i
 8007290:	61bb      	str	r3, [r7, #24]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007298:	f001 fec8 	bl	800902c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800729c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800729e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d01f      	beq.n	80072e8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80072a8:	68b9      	ldr	r1, [r7, #8]
 80072aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072ac:	f000 f8f6 	bl	800749c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80072b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b2:	1e5a      	subs	r2, r3, #1
 80072b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00f      	beq.n	80072e0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c2:	3310      	adds	r3, #16
 80072c4:	4618      	mov	r0, r3
 80072c6:	f000 fe97 	bl	8007ff8 <xTaskRemoveFromEventList>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d007      	beq.n	80072e0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80072d0:	4b3c      	ldr	r3, [pc, #240]	@ (80073c4 <xQueueReceive+0x1cc>)
 80072d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072d6:	601a      	str	r2, [r3, #0]
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072e0:	f001 feda 	bl	8009098 <vPortExitCritical>
				return pdPASS;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e069      	b.n	80073bc <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d103      	bne.n	80072f6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072ee:	f001 fed3 	bl	8009098 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80072f2:	2300      	movs	r3, #0
 80072f4:	e062      	b.n	80073bc <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d106      	bne.n	800730a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072fc:	f107 0310 	add.w	r3, r7, #16
 8007300:	4618      	mov	r0, r3
 8007302:	f000 fedf 	bl	80080c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007306:	2301      	movs	r3, #1
 8007308:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800730a:	f001 fec5 	bl	8009098 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800730e:	f000 fc3b 	bl	8007b88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007312:	f001 fe8b 	bl	800902c <vPortEnterCritical>
 8007316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007318:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800731c:	b25b      	sxtb	r3, r3
 800731e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007322:	d103      	bne.n	800732c <xQueueReceive+0x134>
 8007324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800732c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007332:	b25b      	sxtb	r3, r3
 8007334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007338:	d103      	bne.n	8007342 <xQueueReceive+0x14a>
 800733a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007342:	f001 fea9 	bl	8009098 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007346:	1d3a      	adds	r2, r7, #4
 8007348:	f107 0310 	add.w	r3, r7, #16
 800734c:	4611      	mov	r1, r2
 800734e:	4618      	mov	r0, r3
 8007350:	f000 fece 	bl	80080f0 <xTaskCheckForTimeOut>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d123      	bne.n	80073a2 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800735a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800735c:	f000 f916 	bl	800758c <prvIsQueueEmpty>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d017      	beq.n	8007396 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007368:	3324      	adds	r3, #36	@ 0x24
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	4611      	mov	r1, r2
 800736e:	4618      	mov	r0, r3
 8007370:	f000 fdec 	bl	8007f4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007374:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007376:	f000 f8b7 	bl	80074e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800737a:	f000 fc13 	bl	8007ba4 <xTaskResumeAll>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d189      	bne.n	8007298 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8007384:	4b0f      	ldr	r3, [pc, #60]	@ (80073c4 <xQueueReceive+0x1cc>)
 8007386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800738a:	601a      	str	r2, [r3, #0]
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	f3bf 8f6f 	isb	sy
 8007394:	e780      	b.n	8007298 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007398:	f000 f8a6 	bl	80074e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800739c:	f000 fc02 	bl	8007ba4 <xTaskResumeAll>
 80073a0:	e77a      	b.n	8007298 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80073a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073a4:	f000 f8a0 	bl	80074e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073a8:	f000 fbfc 	bl	8007ba4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073ae:	f000 f8ed 	bl	800758c <prvIsQueueEmpty>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f43f af6f 	beq.w	8007298 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80073ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3730      	adds	r7, #48	@ 0x30
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	e000ed04 	.word	0xe000ed04

080073c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b086      	sub	sp, #24
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	60f8      	str	r0, [r7, #12]
 80073d0:	60b9      	str	r1, [r7, #8]
 80073d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80073d4:	2300      	movs	r3, #0
 80073d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d10d      	bne.n	8007402 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d14d      	bne.n	800748a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 ffec 	bl	80083d0 <xTaskPriorityDisinherit>
 80073f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	609a      	str	r2, [r3, #8]
 8007400:	e043      	b.n	800748a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d119      	bne.n	800743c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6858      	ldr	r0, [r3, #4]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007410:	461a      	mov	r2, r3
 8007412:	68b9      	ldr	r1, [r7, #8]
 8007414:	f002 f9ae 	bl	8009774 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007420:	441a      	add	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	429a      	cmp	r2, r3
 8007430:	d32b      	bcc.n	800748a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	605a      	str	r2, [r3, #4]
 800743a:	e026      	b.n	800748a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	68d8      	ldr	r0, [r3, #12]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007444:	461a      	mov	r2, r3
 8007446:	68b9      	ldr	r1, [r7, #8]
 8007448:	f002 f994 	bl	8009774 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	68da      	ldr	r2, [r3, #12]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007454:	425b      	negs	r3, r3
 8007456:	441a      	add	r2, r3
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	68da      	ldr	r2, [r3, #12]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	429a      	cmp	r2, r3
 8007466:	d207      	bcs.n	8007478 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	689a      	ldr	r2, [r3, #8]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007470:	425b      	negs	r3, r3
 8007472:	441a      	add	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2b02      	cmp	r3, #2
 800747c:	d105      	bne.n	800748a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d002      	beq.n	800748a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	3b01      	subs	r3, #1
 8007488:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	1c5a      	adds	r2, r3, #1
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007492:	697b      	ldr	r3, [r7, #20]
}
 8007494:	4618      	mov	r0, r3
 8007496:	3718      	adds	r7, #24
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d018      	beq.n	80074e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68da      	ldr	r2, [r3, #12]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b6:	441a      	add	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d303      	bcc.n	80074d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68d9      	ldr	r1, [r3, #12]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d8:	461a      	mov	r2, r3
 80074da:	6838      	ldr	r0, [r7, #0]
 80074dc:	f002 f94a 	bl	8009774 <memcpy>
	}
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80074f0:	f001 fd9c 	bl	800902c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80074fc:	e011      	b.n	8007522 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007502:	2b00      	cmp	r3, #0
 8007504:	d012      	beq.n	800752c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3324      	adds	r3, #36	@ 0x24
 800750a:	4618      	mov	r0, r3
 800750c:	f000 fd74 	bl	8007ff8 <xTaskRemoveFromEventList>
 8007510:	4603      	mov	r3, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007516:	f000 fe53 	bl	80081c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800751a:	7bfb      	ldrb	r3, [r7, #15]
 800751c:	3b01      	subs	r3, #1
 800751e:	b2db      	uxtb	r3, r3
 8007520:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007526:	2b00      	cmp	r3, #0
 8007528:	dce9      	bgt.n	80074fe <prvUnlockQueue+0x16>
 800752a:	e000      	b.n	800752e <prvUnlockQueue+0x46>
					break;
 800752c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	22ff      	movs	r2, #255	@ 0xff
 8007532:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007536:	f001 fdaf 	bl	8009098 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800753a:	f001 fd77 	bl	800902c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007544:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007546:	e011      	b.n	800756c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d012      	beq.n	8007576 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	3310      	adds	r3, #16
 8007554:	4618      	mov	r0, r3
 8007556:	f000 fd4f 	bl	8007ff8 <xTaskRemoveFromEventList>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007560:	f000 fe2e 	bl	80081c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007564:	7bbb      	ldrb	r3, [r7, #14]
 8007566:	3b01      	subs	r3, #1
 8007568:	b2db      	uxtb	r3, r3
 800756a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800756c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007570:	2b00      	cmp	r3, #0
 8007572:	dce9      	bgt.n	8007548 <prvUnlockQueue+0x60>
 8007574:	e000      	b.n	8007578 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007576:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	22ff      	movs	r2, #255	@ 0xff
 800757c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007580:	f001 fd8a 	bl	8009098 <vPortExitCritical>
}
 8007584:	bf00      	nop
 8007586:	3710      	adds	r7, #16
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007594:	f001 fd4a 	bl	800902c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759c:	2b00      	cmp	r3, #0
 800759e:	d102      	bne.n	80075a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80075a0:	2301      	movs	r3, #1
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	e001      	b.n	80075aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075aa:	f001 fd75 	bl	8009098 <vPortExitCritical>

	return xReturn;
 80075ae:	68fb      	ldr	r3, [r7, #12]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b084      	sub	sp, #16
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075c0:	f001 fd34 	bl	800902c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d102      	bne.n	80075d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80075d0:	2301      	movs	r3, #1
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	e001      	b.n	80075da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80075d6:	2300      	movs	r3, #0
 80075d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80075da:	f001 fd5d 	bl	8009098 <vPortExitCritical>

	return xReturn;
 80075de:	68fb      	ldr	r3, [r7, #12]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3710      	adds	r7, #16
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80075e8:	b480      	push	{r7}
 80075ea:	b085      	sub	sp, #20
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
 80075f6:	e014      	b.n	8007622 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80075f8:	4a0f      	ldr	r2, [pc, #60]	@ (8007638 <vQueueAddToRegistry+0x50>)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10b      	bne.n	800761c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007604:	490c      	ldr	r1, [pc, #48]	@ (8007638 <vQueueAddToRegistry+0x50>)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800760e:	4a0a      	ldr	r2, [pc, #40]	@ (8007638 <vQueueAddToRegistry+0x50>)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	4413      	add	r3, r2
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800761a:	e006      	b.n	800762a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	3301      	adds	r3, #1
 8007620:	60fb      	str	r3, [r7, #12]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2b07      	cmp	r3, #7
 8007626:	d9e7      	bls.n	80075f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007628:	bf00      	nop
 800762a:	bf00      	nop
 800762c:	3714      	adds	r7, #20
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	20001be8 	.word	0x20001be8

0800763c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800763c:	b580      	push	{r7, lr}
 800763e:	b086      	sub	sp, #24
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800764c:	f001 fcee 	bl	800902c <vPortEnterCritical>
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007656:	b25b      	sxtb	r3, r3
 8007658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800765c:	d103      	bne.n	8007666 <vQueueWaitForMessageRestricted+0x2a>
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800766c:	b25b      	sxtb	r3, r3
 800766e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007672:	d103      	bne.n	800767c <vQueueWaitForMessageRestricted+0x40>
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800767c:	f001 fd0c 	bl	8009098 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007684:	2b00      	cmp	r3, #0
 8007686:	d106      	bne.n	8007696 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	3324      	adds	r3, #36	@ 0x24
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	68b9      	ldr	r1, [r7, #8]
 8007690:	4618      	mov	r0, r3
 8007692:	f000 fc83 	bl	8007f9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007696:	6978      	ldr	r0, [r7, #20]
 8007698:	f7ff ff26 	bl	80074e8 <prvUnlockQueue>
	}
 800769c:	bf00      	nop
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b08e      	sub	sp, #56	@ 0x38
 80076a8:	af04      	add	r7, sp, #16
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
 80076b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80076b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d10d      	bne.n	80076d4 <xTaskCreateStatic+0x30>
	__asm volatile
 80076b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076bc:	b672      	cpsid	i
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	b662      	cpsie	i
 80076cc:	623b      	str	r3, [r7, #32]
}
 80076ce:	bf00      	nop
 80076d0:	bf00      	nop
 80076d2:	e7fd      	b.n	80076d0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80076d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10d      	bne.n	80076f6 <xTaskCreateStatic+0x52>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	b672      	cpsid	i
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	b662      	cpsie	i
 80076ee:	61fb      	str	r3, [r7, #28]
}
 80076f0:	bf00      	nop
 80076f2:	bf00      	nop
 80076f4:	e7fd      	b.n	80076f2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80076f6:	23a8      	movs	r3, #168	@ 0xa8
 80076f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	2ba8      	cmp	r3, #168	@ 0xa8
 80076fe:	d00d      	beq.n	800771c <xTaskCreateStatic+0x78>
	__asm volatile
 8007700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007704:	b672      	cpsid	i
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	b662      	cpsie	i
 8007714:	61bb      	str	r3, [r7, #24]
}
 8007716:	bf00      	nop
 8007718:	bf00      	nop
 800771a:	e7fd      	b.n	8007718 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800771c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800771e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007720:	2b00      	cmp	r3, #0
 8007722:	d01e      	beq.n	8007762 <xTaskCreateStatic+0xbe>
 8007724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007726:	2b00      	cmp	r3, #0
 8007728:	d01b      	beq.n	8007762 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800772a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800772e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007730:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007732:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007736:	2202      	movs	r2, #2
 8007738:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800773c:	2300      	movs	r3, #0
 800773e:	9303      	str	r3, [sp, #12]
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	9302      	str	r3, [sp, #8]
 8007744:	f107 0314 	add.w	r3, r7, #20
 8007748:	9301      	str	r3, [sp, #4]
 800774a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	68b9      	ldr	r1, [r7, #8]
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 f851 	bl	80077fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800775a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800775c:	f000 f8f8 	bl	8007950 <prvAddNewTaskToReadyList>
 8007760:	e001      	b.n	8007766 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8007762:	2300      	movs	r3, #0
 8007764:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007766:	697b      	ldr	r3, [r7, #20]
	}
 8007768:	4618      	mov	r0, r3
 800776a:	3728      	adds	r7, #40	@ 0x28
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007770:	b580      	push	{r7, lr}
 8007772:	b08c      	sub	sp, #48	@ 0x30
 8007774:	af04      	add	r7, sp, #16
 8007776:	60f8      	str	r0, [r7, #12]
 8007778:	60b9      	str	r1, [r7, #8]
 800777a:	603b      	str	r3, [r7, #0]
 800777c:	4613      	mov	r3, r2
 800777e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007780:	88fb      	ldrh	r3, [r7, #6]
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4618      	mov	r0, r3
 8007786:	f001 fd7f 	bl	8009288 <pvPortMalloc>
 800778a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00e      	beq.n	80077b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007792:	20a8      	movs	r0, #168	@ 0xa8
 8007794:	f001 fd78 	bl	8009288 <pvPortMalloc>
 8007798:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	697a      	ldr	r2, [r7, #20]
 80077a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80077a6:	e005      	b.n	80077b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80077a8:	6978      	ldr	r0, [r7, #20]
 80077aa:	f001 fe3b 	bl	8009424 <vPortFree>
 80077ae:	e001      	b.n	80077b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80077b0:	2300      	movs	r3, #0
 80077b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d017      	beq.n	80077ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	2300      	movs	r3, #0
 80077c6:	9303      	str	r3, [sp, #12]
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	9302      	str	r3, [sp, #8]
 80077cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d2:	9300      	str	r3, [sp, #0]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	68b9      	ldr	r1, [r7, #8]
 80077d8:	68f8      	ldr	r0, [r7, #12]
 80077da:	f000 f80f 	bl	80077fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80077de:	69f8      	ldr	r0, [r7, #28]
 80077e0:	f000 f8b6 	bl	8007950 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80077e4:	2301      	movs	r3, #1
 80077e6:	61bb      	str	r3, [r7, #24]
 80077e8:	e002      	b.n	80077f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80077ea:	f04f 33ff 	mov.w	r3, #4294967295
 80077ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80077f0:	69bb      	ldr	r3, [r7, #24]
	}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3720      	adds	r7, #32
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
 8007808:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800780a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	461a      	mov	r2, r3
 8007814:	21a5      	movs	r1, #165	@ 0xa5
 8007816:	f001 ff21 	bl	800965c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800781a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007824:	440b      	add	r3, r1
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	f023 0307 	bic.w	r3, r3, #7
 8007832:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	f003 0307 	and.w	r3, r3, #7
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00d      	beq.n	800785a <prvInitialiseNewTask+0x5e>
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007842:	b672      	cpsid	i
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	b662      	cpsie	i
 8007852:	617b      	str	r3, [r7, #20]
}
 8007854:	bf00      	nop
 8007856:	bf00      	nop
 8007858:	e7fd      	b.n	8007856 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d01f      	beq.n	80078a0 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007860:	2300      	movs	r3, #0
 8007862:	61fb      	str	r3, [r7, #28]
 8007864:	e012      	b.n	800788c <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	4413      	add	r3, r2
 800786c:	7819      	ldrb	r1, [r3, #0]
 800786e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	4413      	add	r3, r2
 8007874:	3334      	adds	r3, #52	@ 0x34
 8007876:	460a      	mov	r2, r1
 8007878:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	4413      	add	r3, r2
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d006      	beq.n	8007894 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	3301      	adds	r3, #1
 800788a:	61fb      	str	r3, [r7, #28]
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	2b0f      	cmp	r3, #15
 8007890:	d9e9      	bls.n	8007866 <prvInitialiseNewTask+0x6a>
 8007892:	e000      	b.n	8007896 <prvInitialiseNewTask+0x9a>
			{
				break;
 8007894:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007898:	2200      	movs	r2, #0
 800789a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800789e:	e003      	b.n	80078a8 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80078a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	2b37      	cmp	r3, #55	@ 0x37
 80078ac:	d901      	bls.n	80078b2 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80078ae:	2337      	movs	r3, #55	@ 0x37
 80078b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80078b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078bc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80078be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c0:	2200      	movs	r2, #0
 80078c2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80078c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c6:	3304      	adds	r3, #4
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7ff f93d 	bl	8006b48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	3318      	adds	r3, #24
 80078d2:	4618      	mov	r0, r3
 80078d4:	f7ff f938 	bl	8006b48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80078d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80078e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80078e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80078ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f0:	2200      	movs	r2, #0
 80078f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80078f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f8:	2200      	movs	r2, #0
 80078fa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80078fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007900:	3354      	adds	r3, #84	@ 0x54
 8007902:	224c      	movs	r2, #76	@ 0x4c
 8007904:	2100      	movs	r1, #0
 8007906:	4618      	mov	r0, r3
 8007908:	f001 fea8 	bl	800965c <memset>
 800790c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790e:	4a0d      	ldr	r2, [pc, #52]	@ (8007944 <prvInitialiseNewTask+0x148>)
 8007910:	659a      	str	r2, [r3, #88]	@ 0x58
 8007912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007914:	4a0c      	ldr	r2, [pc, #48]	@ (8007948 <prvInitialiseNewTask+0x14c>)
 8007916:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791a:	4a0c      	ldr	r2, [pc, #48]	@ (800794c <prvInitialiseNewTask+0x150>)
 800791c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	68f9      	ldr	r1, [r7, #12]
 8007922:	69b8      	ldr	r0, [r7, #24]
 8007924:	f001 fa72 	bl	8008e0c <pxPortInitialiseStack>
 8007928:	4602      	mov	r2, r0
 800792a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800792c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800792e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007938:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800793a:	bf00      	nop
 800793c:	3720      	adds	r7, #32
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20005e74 	.word	0x20005e74
 8007948:	20005edc 	.word	0x20005edc
 800794c:	20005f44 	.word	0x20005f44

08007950 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007958:	f001 fb68 	bl	800902c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800795c:	4b2d      	ldr	r3, [pc, #180]	@ (8007a14 <prvAddNewTaskToReadyList+0xc4>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3301      	adds	r3, #1
 8007962:	4a2c      	ldr	r2, [pc, #176]	@ (8007a14 <prvAddNewTaskToReadyList+0xc4>)
 8007964:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007966:	4b2c      	ldr	r3, [pc, #176]	@ (8007a18 <prvAddNewTaskToReadyList+0xc8>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d109      	bne.n	8007982 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800796e:	4a2a      	ldr	r2, [pc, #168]	@ (8007a18 <prvAddNewTaskToReadyList+0xc8>)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007974:	4b27      	ldr	r3, [pc, #156]	@ (8007a14 <prvAddNewTaskToReadyList+0xc4>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b01      	cmp	r3, #1
 800797a:	d110      	bne.n	800799e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800797c:	f000 fc44 	bl	8008208 <prvInitialiseTaskLists>
 8007980:	e00d      	b.n	800799e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007982:	4b26      	ldr	r3, [pc, #152]	@ (8007a1c <prvAddNewTaskToReadyList+0xcc>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d109      	bne.n	800799e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800798a:	4b23      	ldr	r3, [pc, #140]	@ (8007a18 <prvAddNewTaskToReadyList+0xc8>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007994:	429a      	cmp	r2, r3
 8007996:	d802      	bhi.n	800799e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007998:	4a1f      	ldr	r2, [pc, #124]	@ (8007a18 <prvAddNewTaskToReadyList+0xc8>)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800799e:	4b20      	ldr	r3, [pc, #128]	@ (8007a20 <prvAddNewTaskToReadyList+0xd0>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	3301      	adds	r3, #1
 80079a4:	4a1e      	ldr	r2, [pc, #120]	@ (8007a20 <prvAddNewTaskToReadyList+0xd0>)
 80079a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80079a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007a20 <prvAddNewTaskToReadyList+0xd0>)
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079b4:	4b1b      	ldr	r3, [pc, #108]	@ (8007a24 <prvAddNewTaskToReadyList+0xd4>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d903      	bls.n	80079c4 <prvAddNewTaskToReadyList+0x74>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c0:	4a18      	ldr	r2, [pc, #96]	@ (8007a24 <prvAddNewTaskToReadyList+0xd4>)
 80079c2:	6013      	str	r3, [r2, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079c8:	4613      	mov	r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	4413      	add	r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4a15      	ldr	r2, [pc, #84]	@ (8007a28 <prvAddNewTaskToReadyList+0xd8>)
 80079d2:	441a      	add	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	3304      	adds	r3, #4
 80079d8:	4619      	mov	r1, r3
 80079da:	4610      	mov	r0, r2
 80079dc:	f7ff f8c1 	bl	8006b62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80079e0:	f001 fb5a 	bl	8009098 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80079e4:	4b0d      	ldr	r3, [pc, #52]	@ (8007a1c <prvAddNewTaskToReadyList+0xcc>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00e      	beq.n	8007a0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80079ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007a18 <prvAddNewTaskToReadyList+0xc8>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d207      	bcs.n	8007a0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80079fa:	4b0c      	ldr	r3, [pc, #48]	@ (8007a2c <prvAddNewTaskToReadyList+0xdc>)
 80079fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	f3bf 8f4f 	dsb	sy
 8007a06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a0a:	bf00      	nop
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	200020fc 	.word	0x200020fc
 8007a18:	20001c28 	.word	0x20001c28
 8007a1c:	20002108 	.word	0x20002108
 8007a20:	20002118 	.word	0x20002118
 8007a24:	20002104 	.word	0x20002104
 8007a28:	20001c2c 	.word	0x20001c2c
 8007a2c:	e000ed04 	.word	0xe000ed04

08007a30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d01a      	beq.n	8007a78 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a42:	4b15      	ldr	r3, [pc, #84]	@ (8007a98 <vTaskDelay+0x68>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00d      	beq.n	8007a66 <vTaskDelay+0x36>
	__asm volatile
 8007a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4e:	b672      	cpsid	i
 8007a50:	f383 8811 	msr	BASEPRI, r3
 8007a54:	f3bf 8f6f 	isb	sy
 8007a58:	f3bf 8f4f 	dsb	sy
 8007a5c:	b662      	cpsie	i
 8007a5e:	60bb      	str	r3, [r7, #8]
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	e7fd      	b.n	8007a62 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007a66:	f000 f88f 	bl	8007b88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a6a:	2100      	movs	r1, #0
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fe11 	bl	8008694 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a72:	f000 f897 	bl	8007ba4 <xTaskResumeAll>
 8007a76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d107      	bne.n	8007a8e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8007a7e:	4b07      	ldr	r3, [pc, #28]	@ (8007a9c <vTaskDelay+0x6c>)
 8007a80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a84:	601a      	str	r2, [r3, #0]
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a8e:	bf00      	nop
 8007a90:	3710      	adds	r7, #16
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	20002124 	.word	0x20002124
 8007a9c:	e000ed04 	.word	0xe000ed04

08007aa0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b08a      	sub	sp, #40	@ 0x28
 8007aa4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007aae:	463a      	mov	r2, r7
 8007ab0:	1d39      	adds	r1, r7, #4
 8007ab2:	f107 0308 	add.w	r3, r7, #8
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7fe fff2 	bl	8006aa0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	9202      	str	r2, [sp, #8]
 8007ac4:	9301      	str	r3, [sp, #4]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	9300      	str	r3, [sp, #0]
 8007aca:	2300      	movs	r3, #0
 8007acc:	460a      	mov	r2, r1
 8007ace:	4926      	ldr	r1, [pc, #152]	@ (8007b68 <vTaskStartScheduler+0xc8>)
 8007ad0:	4826      	ldr	r0, [pc, #152]	@ (8007b6c <vTaskStartScheduler+0xcc>)
 8007ad2:	f7ff fde7 	bl	80076a4 <xTaskCreateStatic>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	4a25      	ldr	r2, [pc, #148]	@ (8007b70 <vTaskStartScheduler+0xd0>)
 8007ada:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007adc:	4b24      	ldr	r3, [pc, #144]	@ (8007b70 <vTaskStartScheduler+0xd0>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d002      	beq.n	8007aea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	617b      	str	r3, [r7, #20]
 8007ae8:	e001      	b.n	8007aee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d102      	bne.n	8007afa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007af4:	f000 fe22 	bl	800873c <xTimerCreateTimerTask>
 8007af8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d11d      	bne.n	8007b3c <vTaskStartScheduler+0x9c>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b04:	b672      	cpsid	i
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	b662      	cpsie	i
 8007b14:	613b      	str	r3, [r7, #16]
}
 8007b16:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b18:	4b16      	ldr	r3, [pc, #88]	@ (8007b74 <vTaskStartScheduler+0xd4>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3354      	adds	r3, #84	@ 0x54
 8007b1e:	4a16      	ldr	r2, [pc, #88]	@ (8007b78 <vTaskStartScheduler+0xd8>)
 8007b20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b22:	4b16      	ldr	r3, [pc, #88]	@ (8007b7c <vTaskStartScheduler+0xdc>)
 8007b24:	f04f 32ff 	mov.w	r2, #4294967295
 8007b28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b2a:	4b15      	ldr	r3, [pc, #84]	@ (8007b80 <vTaskStartScheduler+0xe0>)
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b30:	4b14      	ldr	r3, [pc, #80]	@ (8007b84 <vTaskStartScheduler+0xe4>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b36:	f001 f9fb 	bl	8008f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b3a:	e011      	b.n	8007b60 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b42:	d10d      	bne.n	8007b60 <vTaskStartScheduler+0xc0>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b48:	b672      	cpsid	i
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	b662      	cpsie	i
 8007b58:	60fb      	str	r3, [r7, #12]
}
 8007b5a:	bf00      	nop
 8007b5c:	bf00      	nop
 8007b5e:	e7fd      	b.n	8007b5c <vTaskStartScheduler+0xbc>
}
 8007b60:	bf00      	nop
 8007b62:	3718      	adds	r7, #24
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	08009944 	.word	0x08009944
 8007b6c:	080081d9 	.word	0x080081d9
 8007b70:	20002120 	.word	0x20002120
 8007b74:	20001c28 	.word	0x20001c28
 8007b78:	20000010 	.word	0x20000010
 8007b7c:	2000211c 	.word	0x2000211c
 8007b80:	20002108 	.word	0x20002108
 8007b84:	20002100 	.word	0x20002100

08007b88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b88:	b480      	push	{r7}
 8007b8a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007b8c:	4b04      	ldr	r3, [pc, #16]	@ (8007ba0 <vTaskSuspendAll+0x18>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	3301      	adds	r3, #1
 8007b92:	4a03      	ldr	r2, [pc, #12]	@ (8007ba0 <vTaskSuspendAll+0x18>)
 8007b94:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007b96:	bf00      	nop
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	20002124 	.word	0x20002124

08007ba4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007baa:	2300      	movs	r3, #0
 8007bac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007bb2:	4b43      	ldr	r3, [pc, #268]	@ (8007cc0 <xTaskResumeAll+0x11c>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10d      	bne.n	8007bd6 <xTaskResumeAll+0x32>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	b672      	cpsid	i
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	b662      	cpsie	i
 8007bce:	603b      	str	r3, [r7, #0]
}
 8007bd0:	bf00      	nop
 8007bd2:	bf00      	nop
 8007bd4:	e7fd      	b.n	8007bd2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bd6:	f001 fa29 	bl	800902c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bda:	4b39      	ldr	r3, [pc, #228]	@ (8007cc0 <xTaskResumeAll+0x11c>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	3b01      	subs	r3, #1
 8007be0:	4a37      	ldr	r2, [pc, #220]	@ (8007cc0 <xTaskResumeAll+0x11c>)
 8007be2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007be4:	4b36      	ldr	r3, [pc, #216]	@ (8007cc0 <xTaskResumeAll+0x11c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d162      	bne.n	8007cb2 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bec:	4b35      	ldr	r3, [pc, #212]	@ (8007cc4 <xTaskResumeAll+0x120>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d05e      	beq.n	8007cb2 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bf4:	e02f      	b.n	8007c56 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bf6:	4b34      	ldr	r3, [pc, #208]	@ (8007cc8 <xTaskResumeAll+0x124>)
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	3318      	adds	r3, #24
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff f80a 	bl	8006c1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f7ff f805 	bl	8006c1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c16:	4b2d      	ldr	r3, [pc, #180]	@ (8007ccc <xTaskResumeAll+0x128>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d903      	bls.n	8007c26 <xTaskResumeAll+0x82>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c22:	4a2a      	ldr	r2, [pc, #168]	@ (8007ccc <xTaskResumeAll+0x128>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4a27      	ldr	r2, [pc, #156]	@ (8007cd0 <xTaskResumeAll+0x12c>)
 8007c34:	441a      	add	r2, r3
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f7fe ff90 	bl	8006b62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	4b23      	ldr	r3, [pc, #140]	@ (8007cd4 <xTaskResumeAll+0x130>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d302      	bcc.n	8007c56 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8007c50:	4b21      	ldr	r3, [pc, #132]	@ (8007cd8 <xTaskResumeAll+0x134>)
 8007c52:	2201      	movs	r2, #1
 8007c54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c56:	4b1c      	ldr	r3, [pc, #112]	@ (8007cc8 <xTaskResumeAll+0x124>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1cb      	bne.n	8007bf6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d001      	beq.n	8007c68 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c64:	f000 fb76 	bl	8008354 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007c68:	4b1c      	ldr	r3, [pc, #112]	@ (8007cdc <xTaskResumeAll+0x138>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d010      	beq.n	8007c96 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c74:	f000 f846 	bl	8007d04 <xTaskIncrementTick>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d002      	beq.n	8007c84 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8007c7e:	4b16      	ldr	r3, [pc, #88]	@ (8007cd8 <xTaskResumeAll+0x134>)
 8007c80:	2201      	movs	r2, #1
 8007c82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1f1      	bne.n	8007c74 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8007c90:	4b12      	ldr	r3, [pc, #72]	@ (8007cdc <xTaskResumeAll+0x138>)
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c96:	4b10      	ldr	r3, [pc, #64]	@ (8007cd8 <xTaskResumeAll+0x134>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d009      	beq.n	8007cb2 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8007ce0 <xTaskResumeAll+0x13c>)
 8007ca4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ca8:	601a      	str	r2, [r3, #0]
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cb2:	f001 f9f1 	bl	8009098 <vPortExitCritical>

	return xAlreadyYielded;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3710      	adds	r7, #16
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	20002124 	.word	0x20002124
 8007cc4:	200020fc 	.word	0x200020fc
 8007cc8:	200020bc 	.word	0x200020bc
 8007ccc:	20002104 	.word	0x20002104
 8007cd0:	20001c2c 	.word	0x20001c2c
 8007cd4:	20001c28 	.word	0x20001c28
 8007cd8:	20002110 	.word	0x20002110
 8007cdc:	2000210c 	.word	0x2000210c
 8007ce0:	e000ed04 	.word	0xe000ed04

08007ce4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cea:	4b05      	ldr	r3, [pc, #20]	@ (8007d00 <xTaskGetTickCount+0x1c>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cf0:	687b      	ldr	r3, [r7, #4]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	370c      	adds	r7, #12
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	20002100 	.word	0x20002100

08007d04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b086      	sub	sp, #24
 8007d08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d0e:	4b50      	ldr	r3, [pc, #320]	@ (8007e50 <xTaskIncrementTick+0x14c>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f040 808c 	bne.w	8007e30 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d18:	4b4e      	ldr	r3, [pc, #312]	@ (8007e54 <xTaskIncrementTick+0x150>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d20:	4a4c      	ldr	r2, [pc, #304]	@ (8007e54 <xTaskIncrementTick+0x150>)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d123      	bne.n	8007d74 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00d      	beq.n	8007d52 <xTaskIncrementTick+0x4e>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	b672      	cpsid	i
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	b662      	cpsie	i
 8007d4a:	603b      	str	r3, [r7, #0]
}
 8007d4c:	bf00      	nop
 8007d4e:	bf00      	nop
 8007d50:	e7fd      	b.n	8007d4e <xTaskIncrementTick+0x4a>
 8007d52:	4b41      	ldr	r3, [pc, #260]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	60fb      	str	r3, [r7, #12]
 8007d58:	4b40      	ldr	r3, [pc, #256]	@ (8007e5c <xTaskIncrementTick+0x158>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a3e      	ldr	r2, [pc, #248]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d5e:	6013      	str	r3, [r2, #0]
 8007d60:	4a3e      	ldr	r2, [pc, #248]	@ (8007e5c <xTaskIncrementTick+0x158>)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	4b3e      	ldr	r3, [pc, #248]	@ (8007e60 <xTaskIncrementTick+0x15c>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	4a3c      	ldr	r2, [pc, #240]	@ (8007e60 <xTaskIncrementTick+0x15c>)
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	f000 faf0 	bl	8008354 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d74:	4b3b      	ldr	r3, [pc, #236]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	693a      	ldr	r2, [r7, #16]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d349      	bcc.n	8007e12 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d7e:	4b36      	ldr	r3, [pc, #216]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d104      	bne.n	8007d92 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d88:	4b36      	ldr	r3, [pc, #216]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d8e:	601a      	str	r2, [r3, #0]
					break;
 8007d90:	e03f      	b.n	8007e12 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d92:	4b31      	ldr	r3, [pc, #196]	@ (8007e58 <xTaskIncrementTick+0x154>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007da2:	693a      	ldr	r2, [r7, #16]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d203      	bcs.n	8007db2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007daa:	4a2e      	ldr	r2, [pc, #184]	@ (8007e64 <xTaskIncrementTick+0x160>)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007db0:	e02f      	b.n	8007e12 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7fe ff30 	bl	8006c1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d004      	beq.n	8007dce <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	3318      	adds	r3, #24
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f7fe ff27 	bl	8006c1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd2:	4b25      	ldr	r3, [pc, #148]	@ (8007e68 <xTaskIncrementTick+0x164>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d903      	bls.n	8007de2 <xTaskIncrementTick+0xde>
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dde:	4a22      	ldr	r2, [pc, #136]	@ (8007e68 <xTaskIncrementTick+0x164>)
 8007de0:	6013      	str	r3, [r2, #0]
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007de6:	4613      	mov	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4a1f      	ldr	r2, [pc, #124]	@ (8007e6c <xTaskIncrementTick+0x168>)
 8007df0:	441a      	add	r2, r3
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	3304      	adds	r3, #4
 8007df6:	4619      	mov	r1, r3
 8007df8:	4610      	mov	r0, r2
 8007dfa:	f7fe feb2 	bl	8006b62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e02:	4b1b      	ldr	r3, [pc, #108]	@ (8007e70 <xTaskIncrementTick+0x16c>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d3b8      	bcc.n	8007d7e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e10:	e7b5      	b.n	8007d7e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e12:	4b17      	ldr	r3, [pc, #92]	@ (8007e70 <xTaskIncrementTick+0x16c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e18:	4914      	ldr	r1, [pc, #80]	@ (8007e6c <xTaskIncrementTick+0x168>)
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4413      	add	r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	440b      	add	r3, r1
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d907      	bls.n	8007e3a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	617b      	str	r3, [r7, #20]
 8007e2e:	e004      	b.n	8007e3a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007e30:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <xTaskIncrementTick+0x170>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3301      	adds	r3, #1
 8007e36:	4a0f      	ldr	r2, [pc, #60]	@ (8007e74 <xTaskIncrementTick+0x170>)
 8007e38:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <xTaskIncrementTick+0x174>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d001      	beq.n	8007e46 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007e42:	2301      	movs	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007e46:	697b      	ldr	r3, [r7, #20]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3718      	adds	r7, #24
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20002124 	.word	0x20002124
 8007e54:	20002100 	.word	0x20002100
 8007e58:	200020b4 	.word	0x200020b4
 8007e5c:	200020b8 	.word	0x200020b8
 8007e60:	20002114 	.word	0x20002114
 8007e64:	2000211c 	.word	0x2000211c
 8007e68:	20002104 	.word	0x20002104
 8007e6c:	20001c2c 	.word	0x20001c2c
 8007e70:	20001c28 	.word	0x20001c28
 8007e74:	2000210c 	.word	0x2000210c
 8007e78:	20002110 	.word	0x20002110

08007e7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e82:	4b2c      	ldr	r3, [pc, #176]	@ (8007f34 <vTaskSwitchContext+0xb8>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e8a:	4b2b      	ldr	r3, [pc, #172]	@ (8007f38 <vTaskSwitchContext+0xbc>)
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e90:	e049      	b.n	8007f26 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 8007e92:	4b29      	ldr	r3, [pc, #164]	@ (8007f38 <vTaskSwitchContext+0xbc>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e98:	4b28      	ldr	r3, [pc, #160]	@ (8007f3c <vTaskSwitchContext+0xc0>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	60fb      	str	r3, [r7, #12]
 8007e9e:	e013      	b.n	8007ec8 <vTaskSwitchContext+0x4c>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d10d      	bne.n	8007ec2 <vTaskSwitchContext+0x46>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	b672      	cpsid	i
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	b662      	cpsie	i
 8007eba:	607b      	str	r3, [r7, #4]
}
 8007ebc:	bf00      	nop
 8007ebe:	bf00      	nop
 8007ec0:	e7fd      	b.n	8007ebe <vTaskSwitchContext+0x42>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	491d      	ldr	r1, [pc, #116]	@ (8007f40 <vTaskSwitchContext+0xc4>)
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d0e1      	beq.n	8007ea0 <vTaskSwitchContext+0x24>
 8007edc:	68fa      	ldr	r2, [r7, #12]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4a16      	ldr	r2, [pc, #88]	@ (8007f40 <vTaskSwitchContext+0xc4>)
 8007ee8:	4413      	add	r3, r2
 8007eea:	60bb      	str	r3, [r7, #8]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	605a      	str	r2, [r3, #4]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	3308      	adds	r3, #8
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d104      	bne.n	8007f0c <vTaskSwitchContext+0x90>
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	685a      	ldr	r2, [r3, #4]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	605a      	str	r2, [r3, #4]
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	4a0c      	ldr	r2, [pc, #48]	@ (8007f44 <vTaskSwitchContext+0xc8>)
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	4a09      	ldr	r2, [pc, #36]	@ (8007f3c <vTaskSwitchContext+0xc0>)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f1c:	4b09      	ldr	r3, [pc, #36]	@ (8007f44 <vTaskSwitchContext+0xc8>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	3354      	adds	r3, #84	@ 0x54
 8007f22:	4a09      	ldr	r2, [pc, #36]	@ (8007f48 <vTaskSwitchContext+0xcc>)
 8007f24:	6013      	str	r3, [r2, #0]
}
 8007f26:	bf00      	nop
 8007f28:	3714      	adds	r7, #20
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	20002124 	.word	0x20002124
 8007f38:	20002110 	.word	0x20002110
 8007f3c:	20002104 	.word	0x20002104
 8007f40:	20001c2c 	.word	0x20001c2c
 8007f44:	20001c28 	.word	0x20001c28
 8007f48:	20000010 	.word	0x20000010

08007f4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10d      	bne.n	8007f78 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f60:	b672      	cpsid	i
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	b662      	cpsie	i
 8007f70:	60fb      	str	r3, [r7, #12]
}
 8007f72:	bf00      	nop
 8007f74:	bf00      	nop
 8007f76:	e7fd      	b.n	8007f74 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f78:	4b07      	ldr	r3, [pc, #28]	@ (8007f98 <vTaskPlaceOnEventList+0x4c>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	3318      	adds	r3, #24
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f7fe fe12 	bl	8006baa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f86:	2101      	movs	r1, #1
 8007f88:	6838      	ldr	r0, [r7, #0]
 8007f8a:	f000 fb83 	bl	8008694 <prvAddCurrentTaskToDelayedList>
}
 8007f8e:	bf00      	nop
 8007f90:	3710      	adds	r7, #16
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	20001c28 	.word	0x20001c28

08007f9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10d      	bne.n	8007fca <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	b672      	cpsid	i
 8007fb4:	f383 8811 	msr	BASEPRI, r3
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	b662      	cpsie	i
 8007fc2:	617b      	str	r3, [r7, #20]
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	e7fd      	b.n	8007fc6 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007fca:	4b0a      	ldr	r3, [pc, #40]	@ (8007ff4 <vTaskPlaceOnEventListRestricted+0x58>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	3318      	adds	r3, #24
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f7fe fdc5 	bl	8006b62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d002      	beq.n	8007fe4 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8007fde:	f04f 33ff 	mov.w	r3, #4294967295
 8007fe2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007fe4:	6879      	ldr	r1, [r7, #4]
 8007fe6:	68b8      	ldr	r0, [r7, #8]
 8007fe8:	f000 fb54 	bl	8008694 <prvAddCurrentTaskToDelayedList>
	}
 8007fec:	bf00      	nop
 8007fee:	3718      	adds	r7, #24
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}
 8007ff4:	20001c28 	.word	0x20001c28

08007ff8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	68db      	ldr	r3, [r3, #12]
 8008006:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10d      	bne.n	800802a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800800e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008012:	b672      	cpsid	i
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	b662      	cpsie	i
 8008022:	60fb      	str	r3, [r7, #12]
}
 8008024:	bf00      	nop
 8008026:	bf00      	nop
 8008028:	e7fd      	b.n	8008026 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	3318      	adds	r3, #24
 800802e:	4618      	mov	r0, r3
 8008030:	f7fe fdf4 	bl	8006c1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008034:	4b1d      	ldr	r3, [pc, #116]	@ (80080ac <xTaskRemoveFromEventList+0xb4>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d11d      	bne.n	8008078 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	3304      	adds	r3, #4
 8008040:	4618      	mov	r0, r3
 8008042:	f7fe fdeb 	bl	8006c1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800804a:	4b19      	ldr	r3, [pc, #100]	@ (80080b0 <xTaskRemoveFromEventList+0xb8>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	429a      	cmp	r2, r3
 8008050:	d903      	bls.n	800805a <xTaskRemoveFromEventList+0x62>
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008056:	4a16      	ldr	r2, [pc, #88]	@ (80080b0 <xTaskRemoveFromEventList+0xb8>)
 8008058:	6013      	str	r3, [r2, #0]
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4a13      	ldr	r2, [pc, #76]	@ (80080b4 <xTaskRemoveFromEventList+0xbc>)
 8008068:	441a      	add	r2, r3
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	3304      	adds	r3, #4
 800806e:	4619      	mov	r1, r3
 8008070:	4610      	mov	r0, r2
 8008072:	f7fe fd76 	bl	8006b62 <vListInsertEnd>
 8008076:	e005      	b.n	8008084 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	3318      	adds	r3, #24
 800807c:	4619      	mov	r1, r3
 800807e:	480e      	ldr	r0, [pc, #56]	@ (80080b8 <xTaskRemoveFromEventList+0xc0>)
 8008080:	f7fe fd6f 	bl	8006b62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008088:	4b0c      	ldr	r3, [pc, #48]	@ (80080bc <xTaskRemoveFromEventList+0xc4>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808e:	429a      	cmp	r2, r3
 8008090:	d905      	bls.n	800809e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008092:	2301      	movs	r3, #1
 8008094:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008096:	4b0a      	ldr	r3, [pc, #40]	@ (80080c0 <xTaskRemoveFromEventList+0xc8>)
 8008098:	2201      	movs	r2, #1
 800809a:	601a      	str	r2, [r3, #0]
 800809c:	e001      	b.n	80080a2 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800809e:	2300      	movs	r3, #0
 80080a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80080a2:	697b      	ldr	r3, [r7, #20]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3718      	adds	r7, #24
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	20002124 	.word	0x20002124
 80080b0:	20002104 	.word	0x20002104
 80080b4:	20001c2c 	.word	0x20001c2c
 80080b8:	200020bc 	.word	0x200020bc
 80080bc:	20001c28 	.word	0x20001c28
 80080c0:	20002110 	.word	0x20002110

080080c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80080cc:	4b06      	ldr	r3, [pc, #24]	@ (80080e8 <vTaskInternalSetTimeOutState+0x24>)
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80080d4:	4b05      	ldr	r3, [pc, #20]	@ (80080ec <vTaskInternalSetTimeOutState+0x28>)
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	605a      	str	r2, [r3, #4]
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	20002114 	.word	0x20002114
 80080ec:	20002100 	.word	0x20002100

080080f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b088      	sub	sp, #32
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10d      	bne.n	800811c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008104:	b672      	cpsid	i
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	b662      	cpsie	i
 8008114:	613b      	str	r3, [r7, #16]
}
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d10d      	bne.n	800813e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008126:	b672      	cpsid	i
 8008128:	f383 8811 	msr	BASEPRI, r3
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	f3bf 8f4f 	dsb	sy
 8008134:	b662      	cpsie	i
 8008136:	60fb      	str	r3, [r7, #12]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800813e:	f000 ff75 	bl	800902c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008142:	4b1d      	ldr	r3, [pc, #116]	@ (80081b8 <xTaskCheckForTimeOut+0xc8>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800815a:	d102      	bne.n	8008162 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800815c:	2300      	movs	r3, #0
 800815e:	61fb      	str	r3, [r7, #28]
 8008160:	e023      	b.n	80081aa <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	4b15      	ldr	r3, [pc, #84]	@ (80081bc <xTaskCheckForTimeOut+0xcc>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	429a      	cmp	r2, r3
 800816c:	d007      	beq.n	800817e <xTaskCheckForTimeOut+0x8e>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	69ba      	ldr	r2, [r7, #24]
 8008174:	429a      	cmp	r2, r3
 8008176:	d302      	bcc.n	800817e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008178:	2301      	movs	r3, #1
 800817a:	61fb      	str	r3, [r7, #28]
 800817c:	e015      	b.n	80081aa <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	697a      	ldr	r2, [r7, #20]
 8008184:	429a      	cmp	r2, r3
 8008186:	d20b      	bcs.n	80081a0 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	1ad2      	subs	r2, r2, r3
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7ff ff95 	bl	80080c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800819a:	2300      	movs	r3, #0
 800819c:	61fb      	str	r3, [r7, #28]
 800819e:	e004      	b.n	80081aa <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80081a6:	2301      	movs	r3, #1
 80081a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80081aa:	f000 ff75 	bl	8009098 <vPortExitCritical>

	return xReturn;
 80081ae:	69fb      	ldr	r3, [r7, #28]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3720      	adds	r7, #32
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	20002100 	.word	0x20002100
 80081bc:	20002114 	.word	0x20002114

080081c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80081c0:	b480      	push	{r7}
 80081c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80081c4:	4b03      	ldr	r3, [pc, #12]	@ (80081d4 <vTaskMissedYield+0x14>)
 80081c6:	2201      	movs	r2, #1
 80081c8:	601a      	str	r2, [r3, #0]
}
 80081ca:	bf00      	nop
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr
 80081d4:	20002110 	.word	0x20002110

080081d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80081e0:	f000 f852 	bl	8008288 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80081e4:	4b06      	ldr	r3, [pc, #24]	@ (8008200 <prvIdleTask+0x28>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d9f9      	bls.n	80081e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80081ec:	4b05      	ldr	r3, [pc, #20]	@ (8008204 <prvIdleTask+0x2c>)
 80081ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	f3bf 8f4f 	dsb	sy
 80081f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081fc:	e7f0      	b.n	80081e0 <prvIdleTask+0x8>
 80081fe:	bf00      	nop
 8008200:	20001c2c 	.word	0x20001c2c
 8008204:	e000ed04 	.word	0xe000ed04

08008208 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800820e:	2300      	movs	r3, #0
 8008210:	607b      	str	r3, [r7, #4]
 8008212:	e00c      	b.n	800822e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4a12      	ldr	r2, [pc, #72]	@ (8008268 <prvInitialiseTaskLists+0x60>)
 8008220:	4413      	add	r3, r2
 8008222:	4618      	mov	r0, r3
 8008224:	f7fe fc70 	bl	8006b08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	3301      	adds	r3, #1
 800822c:	607b      	str	r3, [r7, #4]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b37      	cmp	r3, #55	@ 0x37
 8008232:	d9ef      	bls.n	8008214 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008234:	480d      	ldr	r0, [pc, #52]	@ (800826c <prvInitialiseTaskLists+0x64>)
 8008236:	f7fe fc67 	bl	8006b08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800823a:	480d      	ldr	r0, [pc, #52]	@ (8008270 <prvInitialiseTaskLists+0x68>)
 800823c:	f7fe fc64 	bl	8006b08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008240:	480c      	ldr	r0, [pc, #48]	@ (8008274 <prvInitialiseTaskLists+0x6c>)
 8008242:	f7fe fc61 	bl	8006b08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008246:	480c      	ldr	r0, [pc, #48]	@ (8008278 <prvInitialiseTaskLists+0x70>)
 8008248:	f7fe fc5e 	bl	8006b08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800824c:	480b      	ldr	r0, [pc, #44]	@ (800827c <prvInitialiseTaskLists+0x74>)
 800824e:	f7fe fc5b 	bl	8006b08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008252:	4b0b      	ldr	r3, [pc, #44]	@ (8008280 <prvInitialiseTaskLists+0x78>)
 8008254:	4a05      	ldr	r2, [pc, #20]	@ (800826c <prvInitialiseTaskLists+0x64>)
 8008256:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008258:	4b0a      	ldr	r3, [pc, #40]	@ (8008284 <prvInitialiseTaskLists+0x7c>)
 800825a:	4a05      	ldr	r2, [pc, #20]	@ (8008270 <prvInitialiseTaskLists+0x68>)
 800825c:	601a      	str	r2, [r3, #0]
}
 800825e:	bf00      	nop
 8008260:	3708      	adds	r7, #8
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20001c2c 	.word	0x20001c2c
 800826c:	2000208c 	.word	0x2000208c
 8008270:	200020a0 	.word	0x200020a0
 8008274:	200020bc 	.word	0x200020bc
 8008278:	200020d0 	.word	0x200020d0
 800827c:	200020e8 	.word	0x200020e8
 8008280:	200020b4 	.word	0x200020b4
 8008284:	200020b8 	.word	0x200020b8

08008288 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800828e:	e019      	b.n	80082c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008290:	f000 fecc 	bl	800902c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008294:	4b10      	ldr	r3, [pc, #64]	@ (80082d8 <prvCheckTasksWaitingTermination+0x50>)
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3304      	adds	r3, #4
 80082a0:	4618      	mov	r0, r3
 80082a2:	f7fe fcbb 	bl	8006c1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80082a6:	4b0d      	ldr	r3, [pc, #52]	@ (80082dc <prvCheckTasksWaitingTermination+0x54>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	4a0b      	ldr	r2, [pc, #44]	@ (80082dc <prvCheckTasksWaitingTermination+0x54>)
 80082ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80082b0:	4b0b      	ldr	r3, [pc, #44]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	4a0a      	ldr	r2, [pc, #40]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80082ba:	f000 feed 	bl	8009098 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f810 	bl	80082e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80082c4:	4b06      	ldr	r3, [pc, #24]	@ (80082e0 <prvCheckTasksWaitingTermination+0x58>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1e1      	bne.n	8008290 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	3708      	adds	r7, #8
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	200020d0 	.word	0x200020d0
 80082dc:	200020fc 	.word	0x200020fc
 80082e0:	200020e4 	.word	0x200020e4

080082e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	3354      	adds	r3, #84	@ 0x54
 80082f0:	4618      	mov	r0, r3
 80082f2:	f001 f9bb 	bl	800966c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d108      	bne.n	8008312 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008304:	4618      	mov	r0, r3
 8008306:	f001 f88d 	bl	8009424 <vPortFree>
				vPortFree( pxTCB );
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f001 f88a 	bl	8009424 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008310:	e01b      	b.n	800834a <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008318:	2b01      	cmp	r3, #1
 800831a:	d103      	bne.n	8008324 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f001 f881 	bl	8009424 <vPortFree>
	}
 8008322:	e012      	b.n	800834a <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800832a:	2b02      	cmp	r3, #2
 800832c:	d00d      	beq.n	800834a <prvDeleteTCB+0x66>
	__asm volatile
 800832e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008332:	b672      	cpsid	i
 8008334:	f383 8811 	msr	BASEPRI, r3
 8008338:	f3bf 8f6f 	isb	sy
 800833c:	f3bf 8f4f 	dsb	sy
 8008340:	b662      	cpsie	i
 8008342:	60fb      	str	r3, [r7, #12]
}
 8008344:	bf00      	nop
 8008346:	bf00      	nop
 8008348:	e7fd      	b.n	8008346 <prvDeleteTCB+0x62>
	}
 800834a:	bf00      	nop
 800834c:	3710      	adds	r7, #16
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
	...

08008354 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800835a:	4b0c      	ldr	r3, [pc, #48]	@ (800838c <prvResetNextTaskUnblockTime+0x38>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d104      	bne.n	800836e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008364:	4b0a      	ldr	r3, [pc, #40]	@ (8008390 <prvResetNextTaskUnblockTime+0x3c>)
 8008366:	f04f 32ff 	mov.w	r2, #4294967295
 800836a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800836c:	e008      	b.n	8008380 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800836e:	4b07      	ldr	r3, [pc, #28]	@ (800838c <prvResetNextTaskUnblockTime+0x38>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	4a04      	ldr	r2, [pc, #16]	@ (8008390 <prvResetNextTaskUnblockTime+0x3c>)
 800837e:	6013      	str	r3, [r2, #0]
}
 8008380:	bf00      	nop
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	200020b4 	.word	0x200020b4
 8008390:	2000211c 	.word	0x2000211c

08008394 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800839a:	4b0b      	ldr	r3, [pc, #44]	@ (80083c8 <xTaskGetSchedulerState+0x34>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d102      	bne.n	80083a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80083a2:	2301      	movs	r3, #1
 80083a4:	607b      	str	r3, [r7, #4]
 80083a6:	e008      	b.n	80083ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083a8:	4b08      	ldr	r3, [pc, #32]	@ (80083cc <xTaskGetSchedulerState+0x38>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d102      	bne.n	80083b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80083b0:	2302      	movs	r3, #2
 80083b2:	607b      	str	r3, [r7, #4]
 80083b4:	e001      	b.n	80083ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80083b6:	2300      	movs	r3, #0
 80083b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80083ba:	687b      	ldr	r3, [r7, #4]
	}
 80083bc:	4618      	mov	r0, r3
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	20002108 	.word	0x20002108
 80083cc:	20002124 	.word	0x20002124

080083d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b086      	sub	sp, #24
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80083dc:	2300      	movs	r3, #0
 80083de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d05c      	beq.n	80084a0 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80083e6:	4b31      	ldr	r3, [pc, #196]	@ (80084ac <xTaskPriorityDisinherit+0xdc>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	693a      	ldr	r2, [r7, #16]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d00d      	beq.n	800840c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80083f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f4:	b672      	cpsid	i
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	b662      	cpsie	i
 8008404:	60fb      	str	r3, [r7, #12]
}
 8008406:	bf00      	nop
 8008408:	bf00      	nop
 800840a:	e7fd      	b.n	8008408 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008410:	2b00      	cmp	r3, #0
 8008412:	d10d      	bne.n	8008430 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008418:	b672      	cpsid	i
 800841a:	f383 8811 	msr	BASEPRI, r3
 800841e:	f3bf 8f6f 	isb	sy
 8008422:	f3bf 8f4f 	dsb	sy
 8008426:	b662      	cpsie	i
 8008428:	60bb      	str	r3, [r7, #8]
}
 800842a:	bf00      	nop
 800842c:	bf00      	nop
 800842e:	e7fd      	b.n	800842c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008434:	1e5a      	subs	r2, r3, #1
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008442:	429a      	cmp	r2, r3
 8008444:	d02c      	beq.n	80084a0 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800844a:	2b00      	cmp	r3, #0
 800844c:	d128      	bne.n	80084a0 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	3304      	adds	r3, #4
 8008452:	4618      	mov	r0, r3
 8008454:	f7fe fbe2 	bl	8006c1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008464:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008470:	4b0f      	ldr	r3, [pc, #60]	@ (80084b0 <xTaskPriorityDisinherit+0xe0>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	429a      	cmp	r2, r3
 8008476:	d903      	bls.n	8008480 <xTaskPriorityDisinherit+0xb0>
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800847c:	4a0c      	ldr	r2, [pc, #48]	@ (80084b0 <xTaskPriorityDisinherit+0xe0>)
 800847e:	6013      	str	r3, [r2, #0]
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008484:	4613      	mov	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	4413      	add	r3, r2
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4a09      	ldr	r2, [pc, #36]	@ (80084b4 <xTaskPriorityDisinherit+0xe4>)
 800848e:	441a      	add	r2, r3
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	3304      	adds	r3, #4
 8008494:	4619      	mov	r1, r3
 8008496:	4610      	mov	r0, r2
 8008498:	f7fe fb63 	bl	8006b62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800849c:	2301      	movs	r3, #1
 800849e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80084a0:	697b      	ldr	r3, [r7, #20]
	}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20001c28 	.word	0x20001c28
 80084b0:	20002104 	.word	0x20002104
 80084b4:	20001c2c 	.word	0x20001c2c

080084b8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b08e      	sub	sp, #56	@ 0x38
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	603b      	str	r3, [r7, #0]
 80084c4:	4613      	mov	r3, r2
 80084c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80084c8:	2301      	movs	r3, #1
 80084ca:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d10d      	bne.n	80084ee <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 80084d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d6:	b672      	cpsid	i
 80084d8:	f383 8811 	msr	BASEPRI, r3
 80084dc:	f3bf 8f6f 	isb	sy
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	b662      	cpsie	i
 80084e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80084e8:	bf00      	nop
 80084ea:	bf00      	nop
 80084ec:	e7fd      	b.n	80084ea <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80084ee:	f000 fe85 	bl	80091fc <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80084f6:	f3ef 8211 	mrs	r2, BASEPRI
 80084fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fe:	b672      	cpsid	i
 8008500:	f383 8811 	msr	BASEPRI, r3
 8008504:	f3bf 8f6f 	isb	sy
 8008508:	f3bf 8f4f 	dsb	sy
 800850c:	b662      	cpsie	i
 800850e:	623a      	str	r2, [r7, #32]
 8008510:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8008512:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008514:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d004      	beq.n	8008526 <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800851c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008528:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800852c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	2202      	movs	r2, #2
 8008534:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8008538:	79fb      	ldrb	r3, [r7, #7]
 800853a:	2b04      	cmp	r3, #4
 800853c:	d82e      	bhi.n	800859c <xTaskGenericNotifyFromISR+0xe4>
 800853e:	a201      	add	r2, pc, #4	@ (adr r2, 8008544 <xTaskGenericNotifyFromISR+0x8c>)
 8008540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008544:	080085c5 	.word	0x080085c5
 8008548:	08008559 	.word	0x08008559
 800854c:	0800856b 	.word	0x0800856b
 8008550:	0800857b 	.word	0x0800857b
 8008554:	08008585 	.word	0x08008585
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	431a      	orrs	r2, r3
 8008562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008564:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008568:	e02f      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008570:	1c5a      	adds	r2, r3, #1
 8008572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008574:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008578:	e027      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800857a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008582:	e022      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008584:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008588:	2b02      	cmp	r3, #2
 800858a:	d004      	beq.n	8008596 <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800858c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858e:	68ba      	ldr	r2, [r7, #8]
 8008590:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008594:	e019      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 8008596:	2300      	movs	r3, #0
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800859a:	e016      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800859c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085a6:	d00f      	beq.n	80085c8 <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 80085a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ac:	b672      	cpsid	i
 80085ae:	f383 8811 	msr	BASEPRI, r3
 80085b2:	f3bf 8f6f 	isb	sy
 80085b6:	f3bf 8f4f 	dsb	sy
 80085ba:	b662      	cpsie	i
 80085bc:	61bb      	str	r3, [r7, #24]
}
 80085be:	bf00      	nop
 80085c0:	bf00      	nop
 80085c2:	e7fd      	b.n	80085c0 <xTaskGenericNotifyFromISR+0x108>
					break;
 80085c4:	bf00      	nop
 80085c6:	e000      	b.n	80085ca <xTaskGenericNotifyFromISR+0x112>
					break;
 80085c8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80085ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d149      	bne.n	8008666 <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80085d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00d      	beq.n	80085f6 <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 80085da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085de:	b672      	cpsid	i
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	b662      	cpsie	i
 80085ee:	617b      	str	r3, [r7, #20]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085f6:	4b21      	ldr	r3, [pc, #132]	@ (800867c <xTaskGenericNotifyFromISR+0x1c4>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d11d      	bne.n	800863a <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008600:	3304      	adds	r3, #4
 8008602:	4618      	mov	r0, r3
 8008604:	f7fe fb0a 	bl	8006c1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800860c:	4b1c      	ldr	r3, [pc, #112]	@ (8008680 <xTaskGenericNotifyFromISR+0x1c8>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d903      	bls.n	800861c <xTaskGenericNotifyFromISR+0x164>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008618:	4a19      	ldr	r2, [pc, #100]	@ (8008680 <xTaskGenericNotifyFromISR+0x1c8>)
 800861a:	6013      	str	r3, [r2, #0]
 800861c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008620:	4613      	mov	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4a16      	ldr	r2, [pc, #88]	@ (8008684 <xTaskGenericNotifyFromISR+0x1cc>)
 800862a:	441a      	add	r2, r3
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	4610      	mov	r0, r2
 8008634:	f7fe fa95 	bl	8006b62 <vListInsertEnd>
 8008638:	e005      	b.n	8008646 <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	3318      	adds	r3, #24
 800863e:	4619      	mov	r1, r3
 8008640:	4811      	ldr	r0, [pc, #68]	@ (8008688 <xTaskGenericNotifyFromISR+0x1d0>)
 8008642:	f7fe fa8e 	bl	8006b62 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800864a:	4b10      	ldr	r3, [pc, #64]	@ (800868c <xTaskGenericNotifyFromISR+0x1d4>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008650:	429a      	cmp	r2, r3
 8008652:	d908      	bls.n	8008666 <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800865a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800865c:	2201      	movs	r2, #1
 800865e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008660:	4b0b      	ldr	r3, [pc, #44]	@ (8008690 <xTaskGenericNotifyFromISR+0x1d8>)
 8008662:	2201      	movs	r2, #1
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008668:	613b      	str	r3, [r7, #16]
	__asm volatile
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	f383 8811 	msr	BASEPRI, r3
}
 8008670:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8008674:	4618      	mov	r0, r3
 8008676:	3738      	adds	r7, #56	@ 0x38
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20002124 	.word	0x20002124
 8008680:	20002104 	.word	0x20002104
 8008684:	20001c2c 	.word	0x20001c2c
 8008688:	200020bc 	.word	0x200020bc
 800868c:	20001c28 	.word	0x20001c28
 8008690:	20002110 	.word	0x20002110

08008694 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800869e:	4b21      	ldr	r3, [pc, #132]	@ (8008724 <prvAddCurrentTaskToDelayedList+0x90>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086a4:	4b20      	ldr	r3, [pc, #128]	@ (8008728 <prvAddCurrentTaskToDelayedList+0x94>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3304      	adds	r3, #4
 80086aa:	4618      	mov	r0, r3
 80086ac:	f7fe fab6 	bl	8006c1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b6:	d10a      	bne.n	80086ce <prvAddCurrentTaskToDelayedList+0x3a>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d007      	beq.n	80086ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086be:	4b1a      	ldr	r3, [pc, #104]	@ (8008728 <prvAddCurrentTaskToDelayedList+0x94>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	3304      	adds	r3, #4
 80086c4:	4619      	mov	r1, r3
 80086c6:	4819      	ldr	r0, [pc, #100]	@ (800872c <prvAddCurrentTaskToDelayedList+0x98>)
 80086c8:	f7fe fa4b 	bl	8006b62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80086cc:	e026      	b.n	800871c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4413      	add	r3, r2
 80086d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086d6:	4b14      	ldr	r3, [pc, #80]	@ (8008728 <prvAddCurrentTaskToDelayedList+0x94>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086de:	68ba      	ldr	r2, [r7, #8]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d209      	bcs.n	80086fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086e6:	4b12      	ldr	r3, [pc, #72]	@ (8008730 <prvAddCurrentTaskToDelayedList+0x9c>)
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008728 <prvAddCurrentTaskToDelayedList+0x94>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	3304      	adds	r3, #4
 80086f0:	4619      	mov	r1, r3
 80086f2:	4610      	mov	r0, r2
 80086f4:	f7fe fa59 	bl	8006baa <vListInsert>
}
 80086f8:	e010      	b.n	800871c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086fa:	4b0e      	ldr	r3, [pc, #56]	@ (8008734 <prvAddCurrentTaskToDelayedList+0xa0>)
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008728 <prvAddCurrentTaskToDelayedList+0x94>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	3304      	adds	r3, #4
 8008704:	4619      	mov	r1, r3
 8008706:	4610      	mov	r0, r2
 8008708:	f7fe fa4f 	bl	8006baa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800870c:	4b0a      	ldr	r3, [pc, #40]	@ (8008738 <prvAddCurrentTaskToDelayedList+0xa4>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68ba      	ldr	r2, [r7, #8]
 8008712:	429a      	cmp	r2, r3
 8008714:	d202      	bcs.n	800871c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008716:	4a08      	ldr	r2, [pc, #32]	@ (8008738 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	6013      	str	r3, [r2, #0]
}
 800871c:	bf00      	nop
 800871e:	3710      	adds	r7, #16
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}
 8008724:	20002100 	.word	0x20002100
 8008728:	20001c28 	.word	0x20001c28
 800872c:	200020e8 	.word	0x200020e8
 8008730:	200020b8 	.word	0x200020b8
 8008734:	200020b4 	.word	0x200020b4
 8008738:	2000211c 	.word	0x2000211c

0800873c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b08a      	sub	sp, #40	@ 0x28
 8008740:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008742:	2300      	movs	r3, #0
 8008744:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008746:	f000 fb21 	bl	8008d8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800874a:	4b1e      	ldr	r3, [pc, #120]	@ (80087c4 <xTimerCreateTimerTask+0x88>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d021      	beq.n	8008796 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008752:	2300      	movs	r3, #0
 8008754:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008756:	2300      	movs	r3, #0
 8008758:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800875a:	1d3a      	adds	r2, r7, #4
 800875c:	f107 0108 	add.w	r1, r7, #8
 8008760:	f107 030c 	add.w	r3, r7, #12
 8008764:	4618      	mov	r0, r3
 8008766:	f7fe f9b5 	bl	8006ad4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800876a:	6879      	ldr	r1, [r7, #4]
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	9202      	str	r2, [sp, #8]
 8008772:	9301      	str	r3, [sp, #4]
 8008774:	2302      	movs	r3, #2
 8008776:	9300      	str	r3, [sp, #0]
 8008778:	2300      	movs	r3, #0
 800877a:	460a      	mov	r2, r1
 800877c:	4912      	ldr	r1, [pc, #72]	@ (80087c8 <xTimerCreateTimerTask+0x8c>)
 800877e:	4813      	ldr	r0, [pc, #76]	@ (80087cc <xTimerCreateTimerTask+0x90>)
 8008780:	f7fe ff90 	bl	80076a4 <xTaskCreateStatic>
 8008784:	4603      	mov	r3, r0
 8008786:	4a12      	ldr	r2, [pc, #72]	@ (80087d0 <xTimerCreateTimerTask+0x94>)
 8008788:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800878a:	4b11      	ldr	r3, [pc, #68]	@ (80087d0 <xTimerCreateTimerTask+0x94>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d001      	beq.n	8008796 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008792:	2301      	movs	r3, #1
 8008794:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10d      	bne.n	80087b8 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 800879c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a0:	b672      	cpsid	i
 80087a2:	f383 8811 	msr	BASEPRI, r3
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	b662      	cpsie	i
 80087b0:	613b      	str	r3, [r7, #16]
}
 80087b2:	bf00      	nop
 80087b4:	bf00      	nop
 80087b6:	e7fd      	b.n	80087b4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80087b8:	697b      	ldr	r3, [r7, #20]
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	20002158 	.word	0x20002158
 80087c8:	0800994c 	.word	0x0800994c
 80087cc:	08008915 	.word	0x08008915
 80087d0:	2000215c 	.word	0x2000215c

080087d4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08a      	sub	sp, #40	@ 0x28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80087e2:	2300      	movs	r3, #0
 80087e4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d10d      	bne.n	8008808 <xTimerGenericCommand+0x34>
	__asm volatile
 80087ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f0:	b672      	cpsid	i
 80087f2:	f383 8811 	msr	BASEPRI, r3
 80087f6:	f3bf 8f6f 	isb	sy
 80087fa:	f3bf 8f4f 	dsb	sy
 80087fe:	b662      	cpsie	i
 8008800:	623b      	str	r3, [r7, #32]
}
 8008802:	bf00      	nop
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008808:	4b19      	ldr	r3, [pc, #100]	@ (8008870 <xTimerGenericCommand+0x9c>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d02a      	beq.n	8008866 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2b05      	cmp	r3, #5
 8008820:	dc18      	bgt.n	8008854 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008822:	f7ff fdb7 	bl	8008394 <xTaskGetSchedulerState>
 8008826:	4603      	mov	r3, r0
 8008828:	2b02      	cmp	r3, #2
 800882a:	d109      	bne.n	8008840 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800882c:	4b10      	ldr	r3, [pc, #64]	@ (8008870 <xTimerGenericCommand+0x9c>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	f107 0110 	add.w	r1, r7, #16
 8008834:	2300      	movs	r3, #0
 8008836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008838:	f7fe fb30 	bl	8006e9c <xQueueGenericSend>
 800883c:	6278      	str	r0, [r7, #36]	@ 0x24
 800883e:	e012      	b.n	8008866 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008840:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <xTimerGenericCommand+0x9c>)
 8008842:	6818      	ldr	r0, [r3, #0]
 8008844:	f107 0110 	add.w	r1, r7, #16
 8008848:	2300      	movs	r3, #0
 800884a:	2200      	movs	r2, #0
 800884c:	f7fe fb26 	bl	8006e9c <xQueueGenericSend>
 8008850:	6278      	str	r0, [r7, #36]	@ 0x24
 8008852:	e008      	b.n	8008866 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008854:	4b06      	ldr	r3, [pc, #24]	@ (8008870 <xTimerGenericCommand+0x9c>)
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	f107 0110 	add.w	r1, r7, #16
 800885c:	2300      	movs	r3, #0
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	f7fe fc26 	bl	80070b0 <xQueueGenericSendFromISR>
 8008864:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008868:	4618      	mov	r0, r3
 800886a:	3728      	adds	r7, #40	@ 0x28
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	20002158 	.word	0x20002158

08008874 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b088      	sub	sp, #32
 8008878:	af02      	add	r7, sp, #8
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800887e:	4b24      	ldr	r3, [pc, #144]	@ (8008910 <prvProcessExpiredTimer+0x9c>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	3304      	adds	r3, #4
 800888c:	4618      	mov	r0, r3
 800888e:	f7fe f9c5 	bl	8006c1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008898:	f003 0304 	and.w	r3, r3, #4
 800889c:	2b00      	cmp	r3, #0
 800889e:	d025      	beq.n	80088ec <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	18d1      	adds	r1, r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	683a      	ldr	r2, [r7, #0]
 80088ac:	6978      	ldr	r0, [r7, #20]
 80088ae:	f000 f8d7 	bl	8008a60 <prvInsertTimerInActiveList>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d022      	beq.n	80088fe <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088b8:	2300      	movs	r3, #0
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	2300      	movs	r3, #0
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	2100      	movs	r1, #0
 80088c2:	6978      	ldr	r0, [r7, #20]
 80088c4:	f7ff ff86 	bl	80087d4 <xTimerGenericCommand>
 80088c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d116      	bne.n	80088fe <prvProcessExpiredTimer+0x8a>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d4:	b672      	cpsid	i
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	b662      	cpsie	i
 80088e4:	60fb      	str	r3, [r7, #12]
}
 80088e6:	bf00      	nop
 80088e8:	bf00      	nop
 80088ea:	e7fd      	b.n	80088e8 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80088f2:	f023 0301 	bic.w	r3, r3, #1
 80088f6:	b2da      	uxtb	r2, r3
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	6978      	ldr	r0, [r7, #20]
 8008904:	4798      	blx	r3
}
 8008906:	bf00      	nop
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20002150 	.word	0x20002150

08008914 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800891c:	f107 0308 	add.w	r3, r7, #8
 8008920:	4618      	mov	r0, r3
 8008922:	f000 f859 	bl	80089d8 <prvGetNextExpireTime>
 8008926:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	4619      	mov	r1, r3
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f000 f805 	bl	800893c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008932:	f000 f8d7 	bl	8008ae4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008936:	bf00      	nop
 8008938:	e7f0      	b.n	800891c <prvTimerTask+0x8>
	...

0800893c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008946:	f7ff f91f 	bl	8007b88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800894a:	f107 0308 	add.w	r3, r7, #8
 800894e:	4618      	mov	r0, r3
 8008950:	f000 f866 	bl	8008a20 <prvSampleTimeNow>
 8008954:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d130      	bne.n	80089be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d10a      	bne.n	8008978 <prvProcessTimerOrBlockTask+0x3c>
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	429a      	cmp	r2, r3
 8008968:	d806      	bhi.n	8008978 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800896a:	f7ff f91b 	bl	8007ba4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800896e:	68f9      	ldr	r1, [r7, #12]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f7ff ff7f 	bl	8008874 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008976:	e024      	b.n	80089c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d008      	beq.n	8008990 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800897e:	4b13      	ldr	r3, [pc, #76]	@ (80089cc <prvProcessTimerOrBlockTask+0x90>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d101      	bne.n	800898c <prvProcessTimerOrBlockTask+0x50>
 8008988:	2301      	movs	r3, #1
 800898a:	e000      	b.n	800898e <prvProcessTimerOrBlockTask+0x52>
 800898c:	2300      	movs	r3, #0
 800898e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008990:	4b0f      	ldr	r3, [pc, #60]	@ (80089d0 <prvProcessTimerOrBlockTask+0x94>)
 8008992:	6818      	ldr	r0, [r3, #0]
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	1ad3      	subs	r3, r2, r3
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	4619      	mov	r1, r3
 800899e:	f7fe fe4d 	bl	800763c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80089a2:	f7ff f8ff 	bl	8007ba4 <xTaskResumeAll>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d10a      	bne.n	80089c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80089ac:	4b09      	ldr	r3, [pc, #36]	@ (80089d4 <prvProcessTimerOrBlockTask+0x98>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	f3bf 8f6f 	isb	sy
}
 80089bc:	e001      	b.n	80089c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80089be:	f7ff f8f1 	bl	8007ba4 <xTaskResumeAll>
}
 80089c2:	bf00      	nop
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	20002154 	.word	0x20002154
 80089d0:	20002158 	.word	0x20002158
 80089d4:	e000ed04 	.word	0xe000ed04

080089d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80089d8:	b480      	push	{r7}
 80089da:	b085      	sub	sp, #20
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80089e0:	4b0e      	ldr	r3, [pc, #56]	@ (8008a1c <prvGetNextExpireTime+0x44>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d101      	bne.n	80089ee <prvGetNextExpireTime+0x16>
 80089ea:	2201      	movs	r2, #1
 80089ec:	e000      	b.n	80089f0 <prvGetNextExpireTime+0x18>
 80089ee:	2200      	movs	r2, #0
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d105      	bne.n	8008a08 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089fc:	4b07      	ldr	r3, [pc, #28]	@ (8008a1c <prvGetNextExpireTime+0x44>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	60fb      	str	r3, [r7, #12]
 8008a06:	e001      	b.n	8008a0c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3714      	adds	r7, #20
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	20002150 	.word	0x20002150

08008a20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a28:	f7ff f95c 	bl	8007ce4 <xTaskGetTickCount>
 8008a2c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a5c <prvSampleTimeNow+0x3c>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68fa      	ldr	r2, [r7, #12]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d205      	bcs.n	8008a44 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008a38:	f000 f940 	bl	8008cbc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	e002      	b.n	8008a4a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008a4a:	4a04      	ldr	r2, [pc, #16]	@ (8008a5c <prvSampleTimeNow+0x3c>)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008a50:	68fb      	ldr	r3, [r7, #12]
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3710      	adds	r7, #16
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	20002160 	.word	0x20002160

08008a60 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
 8008a6c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	68ba      	ldr	r2, [r7, #8]
 8008a76:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008a7e:	68ba      	ldr	r2, [r7, #8]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d812      	bhi.n	8008aac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	1ad2      	subs	r2, r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	699b      	ldr	r3, [r3, #24]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d302      	bcc.n	8008a9a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008a94:	2301      	movs	r3, #1
 8008a96:	617b      	str	r3, [r7, #20]
 8008a98:	e01b      	b.n	8008ad2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008a9a:	4b10      	ldr	r3, [pc, #64]	@ (8008adc <prvInsertTimerInActiveList+0x7c>)
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	4610      	mov	r0, r2
 8008aa6:	f7fe f880 	bl	8006baa <vListInsert>
 8008aaa:	e012      	b.n	8008ad2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d206      	bcs.n	8008ac2 <prvInsertTimerInActiveList+0x62>
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d302      	bcc.n	8008ac2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008abc:	2301      	movs	r3, #1
 8008abe:	617b      	str	r3, [r7, #20]
 8008ac0:	e007      	b.n	8008ad2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ac2:	4b07      	ldr	r3, [pc, #28]	@ (8008ae0 <prvInsertTimerInActiveList+0x80>)
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	3304      	adds	r3, #4
 8008aca:	4619      	mov	r1, r3
 8008acc:	4610      	mov	r0, r2
 8008ace:	f7fe f86c 	bl	8006baa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ad2:	697b      	ldr	r3, [r7, #20]
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3718      	adds	r7, #24
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	20002154 	.word	0x20002154
 8008ae0:	20002150 	.word	0x20002150

08008ae4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b08e      	sub	sp, #56	@ 0x38
 8008ae8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008aea:	e0d4      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	da1b      	bge.n	8008b2a <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008af2:	1d3b      	adds	r3, r7, #4
 8008af4:	3304      	adds	r3, #4
 8008af6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10d      	bne.n	8008b1a <prvProcessReceivedCommands+0x36>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	b672      	cpsid	i
 8008b04:	f383 8811 	msr	BASEPRI, r3
 8008b08:	f3bf 8f6f 	isb	sy
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	b662      	cpsie	i
 8008b12:	61fb      	str	r3, [r7, #28]
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	e7fd      	b.n	8008b16 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b20:	6850      	ldr	r0, [r2, #4]
 8008b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b24:	6892      	ldr	r2, [r2, #8]
 8008b26:	4611      	mov	r1, r2
 8008b28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f2c0 80b2 	blt.w	8008c96 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d004      	beq.n	8008b48 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b40:	3304      	adds	r3, #4
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7fe f86a 	bl	8006c1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b48:	463b      	mov	r3, r7
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7ff ff68 	bl	8008a20 <prvSampleTimeNow>
 8008b50:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2b09      	cmp	r3, #9
 8008b56:	f200 809b 	bhi.w	8008c90 <prvProcessReceivedCommands+0x1ac>
 8008b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b60 <prvProcessReceivedCommands+0x7c>)
 8008b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b60:	08008b89 	.word	0x08008b89
 8008b64:	08008b89 	.word	0x08008b89
 8008b68:	08008b89 	.word	0x08008b89
 8008b6c:	08008c03 	.word	0x08008c03
 8008b70:	08008c17 	.word	0x08008c17
 8008b74:	08008c67 	.word	0x08008c67
 8008b78:	08008b89 	.word	0x08008b89
 8008b7c:	08008b89 	.word	0x08008b89
 8008b80:	08008c03 	.word	0x08008c03
 8008b84:	08008c17 	.word	0x08008c17
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b8e:	f043 0301 	orr.w	r3, r3, #1
 8008b92:	b2da      	uxtb	r2, r3
 8008b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9e:	699b      	ldr	r3, [r3, #24]
 8008ba0:	18d1      	adds	r1, r2, r3
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ba8:	f7ff ff5a 	bl	8008a60 <prvInsertTimerInActiveList>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d070      	beq.n	8008c94 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bb8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bc0:	f003 0304 	and.w	r3, r3, #4
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d065      	beq.n	8008c94 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bcc:	699b      	ldr	r3, [r3, #24]
 8008bce:	441a      	add	r2, r3
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	2100      	movs	r1, #0
 8008bd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bda:	f7ff fdfb 	bl	80087d4 <xTimerGenericCommand>
 8008bde:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008be0:	6a3b      	ldr	r3, [r7, #32]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d156      	bne.n	8008c94 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8008be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bea:	b672      	cpsid	i
 8008bec:	f383 8811 	msr	BASEPRI, r3
 8008bf0:	f3bf 8f6f 	isb	sy
 8008bf4:	f3bf 8f4f 	dsb	sy
 8008bf8:	b662      	cpsie	i
 8008bfa:	61bb      	str	r3, [r7, #24]
}
 8008bfc:	bf00      	nop
 8008bfe:	bf00      	nop
 8008c00:	e7fd      	b.n	8008bfe <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c08:	f023 0301 	bic.w	r3, r3, #1
 8008c0c:	b2da      	uxtb	r2, r3
 8008c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c14:	e03f      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c1c:	f043 0301 	orr.w	r3, r3, #1
 8008c20:	b2da      	uxtb	r2, r3
 8008c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10d      	bne.n	8008c52 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	b672      	cpsid	i
 8008c3c:	f383 8811 	msr	BASEPRI, r3
 8008c40:	f3bf 8f6f 	isb	sy
 8008c44:	f3bf 8f4f 	dsb	sy
 8008c48:	b662      	cpsie	i
 8008c4a:	617b      	str	r3, [r7, #20]
}
 8008c4c:	bf00      	nop
 8008c4e:	bf00      	nop
 8008c50:	e7fd      	b.n	8008c4e <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c54:	699a      	ldr	r2, [r3, #24]
 8008c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c58:	18d1      	adds	r1, r2, r3
 8008c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c60:	f7ff fefe 	bl	8008a60 <prvInsertTimerInActiveList>
					break;
 8008c64:	e017      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d103      	bne.n	8008c7c <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8008c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c76:	f000 fbd5 	bl	8009424 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008c7a:	e00c      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c82:	f023 0301 	bic.w	r3, r3, #1
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008c8e:	e002      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8008c90:	bf00      	nop
 8008c92:	e000      	b.n	8008c96 <prvProcessReceivedCommands+0x1b2>
					break;
 8008c94:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c96:	4b08      	ldr	r3, [pc, #32]	@ (8008cb8 <prvProcessReceivedCommands+0x1d4>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	1d39      	adds	r1, r7, #4
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7fe faaa 	bl	80071f8 <xQueueReceive>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f47f af20 	bne.w	8008aec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008cac:	bf00      	nop
 8008cae:	bf00      	nop
 8008cb0:	3730      	adds	r7, #48	@ 0x30
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20002158 	.word	0x20002158

08008cbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b088      	sub	sp, #32
 8008cc0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008cc2:	e04b      	b.n	8008d5c <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cce:	4b2d      	ldr	r3, [pc, #180]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	3304      	adds	r3, #4
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7fd ff9d 	bl	8006c1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cf0:	f003 0304 	and.w	r3, r3, #4
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d031      	beq.n	8008d5c <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	4413      	add	r3, r2
 8008d00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d90e      	bls.n	8008d28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d16:	4b1b      	ldr	r3, [pc, #108]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	4619      	mov	r1, r3
 8008d20:	4610      	mov	r0, r2
 8008d22:	f7fd ff42 	bl	8006baa <vListInsert>
 8008d26:	e019      	b.n	8008d5c <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d28:	2300      	movs	r3, #0
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	2100      	movs	r1, #0
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7ff fd4e 	bl	80087d4 <xTimerGenericCommand>
 8008d38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10d      	bne.n	8008d5c <prvSwitchTimerLists+0xa0>
	__asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d44:	b672      	cpsid	i
 8008d46:	f383 8811 	msr	BASEPRI, r3
 8008d4a:	f3bf 8f6f 	isb	sy
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	b662      	cpsie	i
 8008d54:	603b      	str	r3, [r7, #0]
}
 8008d56:	bf00      	nop
 8008d58:	bf00      	nop
 8008d5a:	e7fd      	b.n	8008d58 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d5c:	4b09      	ldr	r3, [pc, #36]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1ae      	bne.n	8008cc4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008d66:	4b07      	ldr	r3, [pc, #28]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008d6c:	4b06      	ldr	r3, [pc, #24]	@ (8008d88 <prvSwitchTimerLists+0xcc>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a04      	ldr	r2, [pc, #16]	@ (8008d84 <prvSwitchTimerLists+0xc8>)
 8008d72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008d74:	4a04      	ldr	r2, [pc, #16]	@ (8008d88 <prvSwitchTimerLists+0xcc>)
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	6013      	str	r3, [r2, #0]
}
 8008d7a:	bf00      	nop
 8008d7c:	3718      	adds	r7, #24
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	20002150 	.word	0x20002150
 8008d88:	20002154 	.word	0x20002154

08008d8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008d92:	f000 f94b 	bl	800902c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008d96:	4b15      	ldr	r3, [pc, #84]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d120      	bne.n	8008de0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008d9e:	4814      	ldr	r0, [pc, #80]	@ (8008df0 <prvCheckForValidListAndQueue+0x64>)
 8008da0:	f7fd feb2 	bl	8006b08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008da4:	4813      	ldr	r0, [pc, #76]	@ (8008df4 <prvCheckForValidListAndQueue+0x68>)
 8008da6:	f7fd feaf 	bl	8006b08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008daa:	4b13      	ldr	r3, [pc, #76]	@ (8008df8 <prvCheckForValidListAndQueue+0x6c>)
 8008dac:	4a10      	ldr	r2, [pc, #64]	@ (8008df0 <prvCheckForValidListAndQueue+0x64>)
 8008dae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008db0:	4b12      	ldr	r3, [pc, #72]	@ (8008dfc <prvCheckForValidListAndQueue+0x70>)
 8008db2:	4a10      	ldr	r2, [pc, #64]	@ (8008df4 <prvCheckForValidListAndQueue+0x68>)
 8008db4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008db6:	2300      	movs	r3, #0
 8008db8:	9300      	str	r3, [sp, #0]
 8008dba:	4b11      	ldr	r3, [pc, #68]	@ (8008e00 <prvCheckForValidListAndQueue+0x74>)
 8008dbc:	4a11      	ldr	r2, [pc, #68]	@ (8008e04 <prvCheckForValidListAndQueue+0x78>)
 8008dbe:	2110      	movs	r1, #16
 8008dc0:	200a      	movs	r0, #10
 8008dc2:	f7fd ffc1 	bl	8006d48 <xQueueGenericCreateStatic>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	4a08      	ldr	r2, [pc, #32]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008dcc:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d005      	beq.n	8008de0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008dd4:	4b05      	ldr	r3, [pc, #20]	@ (8008dec <prvCheckForValidListAndQueue+0x60>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	490b      	ldr	r1, [pc, #44]	@ (8008e08 <prvCheckForValidListAndQueue+0x7c>)
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7fe fc04 	bl	80075e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008de0:	f000 f95a 	bl	8009098 <vPortExitCritical>
}
 8008de4:	bf00      	nop
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	20002158 	.word	0x20002158
 8008df0:	20002128 	.word	0x20002128
 8008df4:	2000213c 	.word	0x2000213c
 8008df8:	20002150 	.word	0x20002150
 8008dfc:	20002154 	.word	0x20002154
 8008e00:	20002204 	.word	0x20002204
 8008e04:	20002164 	.word	0x20002164
 8008e08:	08009954 	.word	0x08009954

08008e0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b085      	sub	sp, #20
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	3b04      	subs	r3, #4
 8008e1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008e24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	3b04      	subs	r3, #4
 8008e2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f023 0201 	bic.w	r2, r3, #1
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	3b04      	subs	r3, #4
 8008e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e70 <pxPortInitialiseStack+0x64>)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	3b14      	subs	r3, #20
 8008e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b04      	subs	r3, #4
 8008e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f06f 0202 	mvn.w	r2, #2
 8008e5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	3b20      	subs	r3, #32
 8008e60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e62:	68fb      	ldr	r3, [r7, #12]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3714      	adds	r7, #20
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr
 8008e70:	08008e75 	.word	0x08008e75

08008e74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e7e:	4b15      	ldr	r3, [pc, #84]	@ (8008ed4 <prvTaskExitError+0x60>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e86:	d00d      	beq.n	8008ea4 <prvTaskExitError+0x30>
	__asm volatile
 8008e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8c:	b672      	cpsid	i
 8008e8e:	f383 8811 	msr	BASEPRI, r3
 8008e92:	f3bf 8f6f 	isb	sy
 8008e96:	f3bf 8f4f 	dsb	sy
 8008e9a:	b662      	cpsie	i
 8008e9c:	60fb      	str	r3, [r7, #12]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <prvTaskExitError+0x2c>
	__asm volatile
 8008ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea8:	b672      	cpsid	i
 8008eaa:	f383 8811 	msr	BASEPRI, r3
 8008eae:	f3bf 8f6f 	isb	sy
 8008eb2:	f3bf 8f4f 	dsb	sy
 8008eb6:	b662      	cpsie	i
 8008eb8:	60bb      	str	r3, [r7, #8]
}
 8008eba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008ebc:	bf00      	nop
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0fc      	beq.n	8008ebe <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ec4:	bf00      	nop
 8008ec6:	bf00      	nop
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	2000000c 	.word	0x2000000c
	...

08008ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ee0:	4b07      	ldr	r3, [pc, #28]	@ (8008f00 <pxCurrentTCBConst2>)
 8008ee2:	6819      	ldr	r1, [r3, #0]
 8008ee4:	6808      	ldr	r0, [r1, #0]
 8008ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eea:	f380 8809 	msr	PSP, r0
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f04f 0000 	mov.w	r0, #0
 8008ef6:	f380 8811 	msr	BASEPRI, r0
 8008efa:	4770      	bx	lr
 8008efc:	f3af 8000 	nop.w

08008f00 <pxCurrentTCBConst2>:
 8008f00:	20001c28 	.word	0x20001c28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop

08008f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008f08:	4808      	ldr	r0, [pc, #32]	@ (8008f2c <prvPortStartFirstTask+0x24>)
 8008f0a:	6800      	ldr	r0, [r0, #0]
 8008f0c:	6800      	ldr	r0, [r0, #0]
 8008f0e:	f380 8808 	msr	MSP, r0
 8008f12:	f04f 0000 	mov.w	r0, #0
 8008f16:	f380 8814 	msr	CONTROL, r0
 8008f1a:	b662      	cpsie	i
 8008f1c:	b661      	cpsie	f
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	df00      	svc	0
 8008f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f2a:	bf00      	nop
 8008f2c:	e000ed08 	.word	0xe000ed08

08008f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f36:	4b37      	ldr	r3, [pc, #220]	@ (8009014 <xPortStartScheduler+0xe4>)
 8008f38:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	22ff      	movs	r2, #255	@ 0xff
 8008f46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f50:	78fb      	ldrb	r3, [r7, #3]
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f58:	b2da      	uxtb	r2, r3
 8008f5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009018 <xPortStartScheduler+0xe8>)
 8008f5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800901c <xPortStartScheduler+0xec>)
 8008f60:	2207      	movs	r2, #7
 8008f62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f64:	e009      	b.n	8008f7a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008f66:	4b2d      	ldr	r3, [pc, #180]	@ (800901c <xPortStartScheduler+0xec>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	4a2b      	ldr	r2, [pc, #172]	@ (800901c <xPortStartScheduler+0xec>)
 8008f6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008f70:	78fb      	ldrb	r3, [r7, #3]
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	005b      	lsls	r3, r3, #1
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008f7a:	78fb      	ldrb	r3, [r7, #3]
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f82:	2b80      	cmp	r3, #128	@ 0x80
 8008f84:	d0ef      	beq.n	8008f66 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008f86:	4b25      	ldr	r3, [pc, #148]	@ (800901c <xPortStartScheduler+0xec>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f1c3 0307 	rsb	r3, r3, #7
 8008f8e:	2b04      	cmp	r3, #4
 8008f90:	d00d      	beq.n	8008fae <xPortStartScheduler+0x7e>
	__asm volatile
 8008f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f96:	b672      	cpsid	i
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	b662      	cpsie	i
 8008fa6:	60bb      	str	r3, [r7, #8]
}
 8008fa8:	bf00      	nop
 8008faa:	bf00      	nop
 8008fac:	e7fd      	b.n	8008faa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fae:	4b1b      	ldr	r3, [pc, #108]	@ (800901c <xPortStartScheduler+0xec>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	021b      	lsls	r3, r3, #8
 8008fb4:	4a19      	ldr	r2, [pc, #100]	@ (800901c <xPortStartScheduler+0xec>)
 8008fb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fb8:	4b18      	ldr	r3, [pc, #96]	@ (800901c <xPortStartScheduler+0xec>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008fc0:	4a16      	ldr	r2, [pc, #88]	@ (800901c <xPortStartScheduler+0xec>)
 8008fc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	b2da      	uxtb	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008fcc:	4b14      	ldr	r3, [pc, #80]	@ (8009020 <xPortStartScheduler+0xf0>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a13      	ldr	r2, [pc, #76]	@ (8009020 <xPortStartScheduler+0xf0>)
 8008fd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008fd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008fd8:	4b11      	ldr	r3, [pc, #68]	@ (8009020 <xPortStartScheduler+0xf0>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a10      	ldr	r2, [pc, #64]	@ (8009020 <xPortStartScheduler+0xf0>)
 8008fde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008fe2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008fe4:	f000 f8dc 	bl	80091a0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8009024 <xPortStartScheduler+0xf4>)
 8008fea:	2200      	movs	r2, #0
 8008fec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008fee:	f000 f8fb 	bl	80091e8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8009028 <xPortStartScheduler+0xf8>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8009028 <xPortStartScheduler+0xf8>)
 8008ff8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008ffc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ffe:	f7ff ff83 	bl	8008f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009002:	f7fe ff3b 	bl	8007e7c <vTaskSwitchContext>
	prvTaskExitError();
 8009006:	f7ff ff35 	bl	8008e74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	e000e400 	.word	0xe000e400
 8009018:	20002254 	.word	0x20002254
 800901c:	20002258 	.word	0x20002258
 8009020:	e000ed20 	.word	0xe000ed20
 8009024:	2000000c 	.word	0x2000000c
 8009028:	e000ef34 	.word	0xe000ef34

0800902c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	b672      	cpsid	i
 8009038:	f383 8811 	msr	BASEPRI, r3
 800903c:	f3bf 8f6f 	isb	sy
 8009040:	f3bf 8f4f 	dsb	sy
 8009044:	b662      	cpsie	i
 8009046:	607b      	str	r3, [r7, #4]
}
 8009048:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800904a:	4b11      	ldr	r3, [pc, #68]	@ (8009090 <vPortEnterCritical+0x64>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	3301      	adds	r3, #1
 8009050:	4a0f      	ldr	r2, [pc, #60]	@ (8009090 <vPortEnterCritical+0x64>)
 8009052:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009054:	4b0e      	ldr	r3, [pc, #56]	@ (8009090 <vPortEnterCritical+0x64>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b01      	cmp	r3, #1
 800905a:	d112      	bne.n	8009082 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800905c:	4b0d      	ldr	r3, [pc, #52]	@ (8009094 <vPortEnterCritical+0x68>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	b2db      	uxtb	r3, r3
 8009062:	2b00      	cmp	r3, #0
 8009064:	d00d      	beq.n	8009082 <vPortEnterCritical+0x56>
	__asm volatile
 8009066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906a:	b672      	cpsid	i
 800906c:	f383 8811 	msr	BASEPRI, r3
 8009070:	f3bf 8f6f 	isb	sy
 8009074:	f3bf 8f4f 	dsb	sy
 8009078:	b662      	cpsie	i
 800907a:	603b      	str	r3, [r7, #0]
}
 800907c:	bf00      	nop
 800907e:	bf00      	nop
 8009080:	e7fd      	b.n	800907e <vPortEnterCritical+0x52>
	}
}
 8009082:	bf00      	nop
 8009084:	370c      	adds	r7, #12
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	2000000c 	.word	0x2000000c
 8009094:	e000ed04 	.word	0xe000ed04

08009098 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800909e:	4b13      	ldr	r3, [pc, #76]	@ (80090ec <vPortExitCritical+0x54>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10d      	bne.n	80090c2 <vPortExitCritical+0x2a>
	__asm volatile
 80090a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090aa:	b672      	cpsid	i
 80090ac:	f383 8811 	msr	BASEPRI, r3
 80090b0:	f3bf 8f6f 	isb	sy
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	b662      	cpsie	i
 80090ba:	607b      	str	r3, [r7, #4]
}
 80090bc:	bf00      	nop
 80090be:	bf00      	nop
 80090c0:	e7fd      	b.n	80090be <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80090c2:	4b0a      	ldr	r3, [pc, #40]	@ (80090ec <vPortExitCritical+0x54>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	3b01      	subs	r3, #1
 80090c8:	4a08      	ldr	r2, [pc, #32]	@ (80090ec <vPortExitCritical+0x54>)
 80090ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090cc:	4b07      	ldr	r3, [pc, #28]	@ (80090ec <vPortExitCritical+0x54>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d105      	bne.n	80090e0 <vPortExitCritical+0x48>
 80090d4:	2300      	movs	r3, #0
 80090d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	f383 8811 	msr	BASEPRI, r3
}
 80090de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr
 80090ec:	2000000c 	.word	0x2000000c

080090f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80090f0:	f3ef 8009 	mrs	r0, PSP
 80090f4:	f3bf 8f6f 	isb	sy
 80090f8:	4b15      	ldr	r3, [pc, #84]	@ (8009150 <pxCurrentTCBConst>)
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	f01e 0f10 	tst.w	lr, #16
 8009100:	bf08      	it	eq
 8009102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910a:	6010      	str	r0, [r2, #0]
 800910c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009110:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009114:	b672      	cpsid	i
 8009116:	f380 8811 	msr	BASEPRI, r0
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	b662      	cpsie	i
 8009124:	f7fe feaa 	bl	8007e7c <vTaskSwitchContext>
 8009128:	f04f 0000 	mov.w	r0, #0
 800912c:	f380 8811 	msr	BASEPRI, r0
 8009130:	bc09      	pop	{r0, r3}
 8009132:	6819      	ldr	r1, [r3, #0]
 8009134:	6808      	ldr	r0, [r1, #0]
 8009136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	f01e 0f10 	tst.w	lr, #16
 800913e:	bf08      	it	eq
 8009140:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009144:	f380 8809 	msr	PSP, r0
 8009148:	f3bf 8f6f 	isb	sy
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop

08009150 <pxCurrentTCBConst>:
 8009150:	20001c28 	.word	0x20001c28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop

08009158 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009162:	b672      	cpsid	i
 8009164:	f383 8811 	msr	BASEPRI, r3
 8009168:	f3bf 8f6f 	isb	sy
 800916c:	f3bf 8f4f 	dsb	sy
 8009170:	b662      	cpsie	i
 8009172:	607b      	str	r3, [r7, #4]
}
 8009174:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009176:	f7fe fdc5 	bl	8007d04 <xTaskIncrementTick>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d003      	beq.n	8009188 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009180:	4b06      	ldr	r3, [pc, #24]	@ (800919c <SysTick_Handler+0x44>)
 8009182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	2300      	movs	r3, #0
 800918a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	f383 8811 	msr	BASEPRI, r3
}
 8009192:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009194:	bf00      	nop
 8009196:	3708      	adds	r7, #8
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}
 800919c:	e000ed04 	.word	0xe000ed04

080091a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091a0:	b480      	push	{r7}
 80091a2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091a4:	4b0b      	ldr	r3, [pc, #44]	@ (80091d4 <vPortSetupTimerInterrupt+0x34>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091aa:	4b0b      	ldr	r3, [pc, #44]	@ (80091d8 <vPortSetupTimerInterrupt+0x38>)
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091b0:	4b0a      	ldr	r3, [pc, #40]	@ (80091dc <vPortSetupTimerInterrupt+0x3c>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a0a      	ldr	r2, [pc, #40]	@ (80091e0 <vPortSetupTimerInterrupt+0x40>)
 80091b6:	fba2 2303 	umull	r2, r3, r2, r3
 80091ba:	099b      	lsrs	r3, r3, #6
 80091bc:	4a09      	ldr	r2, [pc, #36]	@ (80091e4 <vPortSetupTimerInterrupt+0x44>)
 80091be:	3b01      	subs	r3, #1
 80091c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091c2:	4b04      	ldr	r3, [pc, #16]	@ (80091d4 <vPortSetupTimerInterrupt+0x34>)
 80091c4:	2207      	movs	r2, #7
 80091c6:	601a      	str	r2, [r3, #0]
}
 80091c8:	bf00      	nop
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr
 80091d2:	bf00      	nop
 80091d4:	e000e010 	.word	0xe000e010
 80091d8:	e000e018 	.word	0xe000e018
 80091dc:	20000000 	.word	0x20000000
 80091e0:	10624dd3 	.word	0x10624dd3
 80091e4:	e000e014 	.word	0xe000e014

080091e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80091e8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80091f8 <vPortEnableVFP+0x10>
 80091ec:	6801      	ldr	r1, [r0, #0]
 80091ee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80091f2:	6001      	str	r1, [r0, #0]
 80091f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80091f6:	bf00      	nop
 80091f8:	e000ed88 	.word	0xe000ed88

080091fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009202:	f3ef 8305 	mrs	r3, IPSR
 8009206:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2b0f      	cmp	r3, #15
 800920c:	d917      	bls.n	800923e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800920e:	4a1a      	ldr	r2, [pc, #104]	@ (8009278 <vPortValidateInterruptPriority+0x7c>)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4413      	add	r3, r2
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009218:	4b18      	ldr	r3, [pc, #96]	@ (800927c <vPortValidateInterruptPriority+0x80>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	7afa      	ldrb	r2, [r7, #11]
 800921e:	429a      	cmp	r2, r3
 8009220:	d20d      	bcs.n	800923e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009226:	b672      	cpsid	i
 8009228:	f383 8811 	msr	BASEPRI, r3
 800922c:	f3bf 8f6f 	isb	sy
 8009230:	f3bf 8f4f 	dsb	sy
 8009234:	b662      	cpsie	i
 8009236:	607b      	str	r3, [r7, #4]
}
 8009238:	bf00      	nop
 800923a:	bf00      	nop
 800923c:	e7fd      	b.n	800923a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800923e:	4b10      	ldr	r3, [pc, #64]	@ (8009280 <vPortValidateInterruptPriority+0x84>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009246:	4b0f      	ldr	r3, [pc, #60]	@ (8009284 <vPortValidateInterruptPriority+0x88>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	429a      	cmp	r2, r3
 800924c:	d90d      	bls.n	800926a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009252:	b672      	cpsid	i
 8009254:	f383 8811 	msr	BASEPRI, r3
 8009258:	f3bf 8f6f 	isb	sy
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	b662      	cpsie	i
 8009262:	603b      	str	r3, [r7, #0]
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop
 8009268:	e7fd      	b.n	8009266 <vPortValidateInterruptPriority+0x6a>
	}
 800926a:	bf00      	nop
 800926c:	3714      	adds	r7, #20
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr
 8009276:	bf00      	nop
 8009278:	e000e3f0 	.word	0xe000e3f0
 800927c:	20002254 	.word	0x20002254
 8009280:	e000ed0c 	.word	0xe000ed0c
 8009284:	20002258 	.word	0x20002258

08009288 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b08a      	sub	sp, #40	@ 0x28
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009290:	2300      	movs	r3, #0
 8009292:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009294:	f7fe fc78 	bl	8007b88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009298:	4b5d      	ldr	r3, [pc, #372]	@ (8009410 <pvPortMalloc+0x188>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d101      	bne.n	80092a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092a0:	f000 f920 	bl	80094e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092a4:	4b5b      	ldr	r3, [pc, #364]	@ (8009414 <pvPortMalloc+0x18c>)
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4013      	ands	r3, r2
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	f040 8094 	bne.w	80093da <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d020      	beq.n	80092fa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80092b8:	2208      	movs	r2, #8
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4413      	add	r3, r2
 80092be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f003 0307 	and.w	r3, r3, #7
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d017      	beq.n	80092fa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f023 0307 	bic.w	r3, r3, #7
 80092d0:	3308      	adds	r3, #8
 80092d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f003 0307 	and.w	r3, r3, #7
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00d      	beq.n	80092fa <pvPortMalloc+0x72>
	__asm volatile
 80092de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e2:	b672      	cpsid	i
 80092e4:	f383 8811 	msr	BASEPRI, r3
 80092e8:	f3bf 8f6f 	isb	sy
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	b662      	cpsie	i
 80092f2:	617b      	str	r3, [r7, #20]
}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop
 80092f8:	e7fd      	b.n	80092f6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d06c      	beq.n	80093da <pvPortMalloc+0x152>
 8009300:	4b45      	ldr	r3, [pc, #276]	@ (8009418 <pvPortMalloc+0x190>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	429a      	cmp	r2, r3
 8009308:	d867      	bhi.n	80093da <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800930a:	4b44      	ldr	r3, [pc, #272]	@ (800941c <pvPortMalloc+0x194>)
 800930c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800930e:	4b43      	ldr	r3, [pc, #268]	@ (800941c <pvPortMalloc+0x194>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009314:	e004      	b.n	8009320 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8009316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009318:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800931a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	429a      	cmp	r2, r3
 8009328:	d903      	bls.n	8009332 <pvPortMalloc+0xaa>
 800932a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1f1      	bne.n	8009316 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009332:	4b37      	ldr	r3, [pc, #220]	@ (8009410 <pvPortMalloc+0x188>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009338:	429a      	cmp	r2, r3
 800933a:	d04e      	beq.n	80093da <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800933c:	6a3b      	ldr	r3, [r7, #32]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2208      	movs	r2, #8
 8009342:	4413      	add	r3, r2
 8009344:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	6a3b      	ldr	r3, [r7, #32]
 800934c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800934e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009350:	685a      	ldr	r2, [r3, #4]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	1ad2      	subs	r2, r2, r3
 8009356:	2308      	movs	r3, #8
 8009358:	005b      	lsls	r3, r3, #1
 800935a:	429a      	cmp	r2, r3
 800935c:	d922      	bls.n	80093a4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800935e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4413      	add	r3, r2
 8009364:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	f003 0307 	and.w	r3, r3, #7
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00d      	beq.n	800938c <pvPortMalloc+0x104>
	__asm volatile
 8009370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009374:	b672      	cpsid	i
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	b662      	cpsie	i
 8009384:	613b      	str	r3, [r7, #16]
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	e7fd      	b.n	8009388 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800938c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	1ad2      	subs	r2, r2, r3
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800939e:	69b8      	ldr	r0, [r7, #24]
 80093a0:	f000 f902 	bl	80095a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009418 <pvPortMalloc+0x190>)
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009418 <pvPortMalloc+0x190>)
 80093b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093b2:	4b19      	ldr	r3, [pc, #100]	@ (8009418 <pvPortMalloc+0x190>)
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	4b1a      	ldr	r3, [pc, #104]	@ (8009420 <pvPortMalloc+0x198>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d203      	bcs.n	80093c6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80093be:	4b16      	ldr	r3, [pc, #88]	@ (8009418 <pvPortMalloc+0x190>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4a17      	ldr	r2, [pc, #92]	@ (8009420 <pvPortMalloc+0x198>)
 80093c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80093c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c8:	685a      	ldr	r2, [r3, #4]
 80093ca:	4b12      	ldr	r3, [pc, #72]	@ (8009414 <pvPortMalloc+0x18c>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	431a      	orrs	r2, r3
 80093d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80093d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d6:	2200      	movs	r2, #0
 80093d8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80093da:	f7fe fbe3 	bl	8007ba4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	f003 0307 	and.w	r3, r3, #7
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d00d      	beq.n	8009404 <pvPortMalloc+0x17c>
	__asm volatile
 80093e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ec:	b672      	cpsid	i
 80093ee:	f383 8811 	msr	BASEPRI, r3
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	f3bf 8f4f 	dsb	sy
 80093fa:	b662      	cpsie	i
 80093fc:	60fb      	str	r3, [r7, #12]
}
 80093fe:	bf00      	nop
 8009400:	bf00      	nop
 8009402:	e7fd      	b.n	8009400 <pvPortMalloc+0x178>
	return pvReturn;
 8009404:	69fb      	ldr	r3, [r7, #28]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3728      	adds	r7, #40	@ 0x28
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	20005e64 	.word	0x20005e64
 8009414:	20005e70 	.word	0x20005e70
 8009418:	20005e68 	.word	0x20005e68
 800941c:	20005e5c 	.word	0x20005e5c
 8009420:	20005e6c 	.word	0x20005e6c

08009424 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b086      	sub	sp, #24
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d04e      	beq.n	80094d4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009436:	2308      	movs	r3, #8
 8009438:	425b      	negs	r3, r3
 800943a:	697a      	ldr	r2, [r7, #20]
 800943c:	4413      	add	r3, r2
 800943e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	685a      	ldr	r2, [r3, #4]
 8009448:	4b24      	ldr	r3, [pc, #144]	@ (80094dc <vPortFree+0xb8>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4013      	ands	r3, r2
 800944e:	2b00      	cmp	r3, #0
 8009450:	d10d      	bne.n	800946e <vPortFree+0x4a>
	__asm volatile
 8009452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009456:	b672      	cpsid	i
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	b662      	cpsie	i
 8009466:	60fb      	str	r3, [r7, #12]
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d00d      	beq.n	8009492 <vPortFree+0x6e>
	__asm volatile
 8009476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947a:	b672      	cpsid	i
 800947c:	f383 8811 	msr	BASEPRI, r3
 8009480:	f3bf 8f6f 	isb	sy
 8009484:	f3bf 8f4f 	dsb	sy
 8009488:	b662      	cpsie	i
 800948a:	60bb      	str	r3, [r7, #8]
}
 800948c:	bf00      	nop
 800948e:	bf00      	nop
 8009490:	e7fd      	b.n	800948e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	685a      	ldr	r2, [r3, #4]
 8009496:	4b11      	ldr	r3, [pc, #68]	@ (80094dc <vPortFree+0xb8>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4013      	ands	r3, r2
 800949c:	2b00      	cmp	r3, #0
 800949e:	d019      	beq.n	80094d4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d115      	bne.n	80094d4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	685a      	ldr	r2, [r3, #4]
 80094ac:	4b0b      	ldr	r3, [pc, #44]	@ (80094dc <vPortFree+0xb8>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	43db      	mvns	r3, r3
 80094b2:	401a      	ands	r2, r3
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80094b8:	f7fe fb66 	bl	8007b88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	4b07      	ldr	r3, [pc, #28]	@ (80094e0 <vPortFree+0xbc>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4413      	add	r3, r2
 80094c6:	4a06      	ldr	r2, [pc, #24]	@ (80094e0 <vPortFree+0xbc>)
 80094c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80094ca:	6938      	ldr	r0, [r7, #16]
 80094cc:	f000 f86c 	bl	80095a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80094d0:	f7fe fb68 	bl	8007ba4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80094d4:	bf00      	nop
 80094d6:	3718      	adds	r7, #24
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	20005e70 	.word	0x20005e70
 80094e0:	20005e68 	.word	0x20005e68

080094e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80094ea:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80094ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80094f0:	4b27      	ldr	r3, [pc, #156]	@ (8009590 <prvHeapInit+0xac>)
 80094f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	f003 0307 	and.w	r3, r3, #7
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00c      	beq.n	8009518 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	3307      	adds	r3, #7
 8009502:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f023 0307 	bic.w	r3, r3, #7
 800950a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800950c:	68ba      	ldr	r2, [r7, #8]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	1ad3      	subs	r3, r2, r3
 8009512:	4a1f      	ldr	r2, [pc, #124]	@ (8009590 <prvHeapInit+0xac>)
 8009514:	4413      	add	r3, r2
 8009516:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800951c:	4a1d      	ldr	r2, [pc, #116]	@ (8009594 <prvHeapInit+0xb0>)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009522:	4b1c      	ldr	r3, [pc, #112]	@ (8009594 <prvHeapInit+0xb0>)
 8009524:	2200      	movs	r2, #0
 8009526:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	4413      	add	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009530:	2208      	movs	r2, #8
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	1a9b      	subs	r3, r3, r2
 8009536:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f023 0307 	bic.w	r3, r3, #7
 800953e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	4a15      	ldr	r2, [pc, #84]	@ (8009598 <prvHeapInit+0xb4>)
 8009544:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009546:	4b14      	ldr	r3, [pc, #80]	@ (8009598 <prvHeapInit+0xb4>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2200      	movs	r2, #0
 800954c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800954e:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <prvHeapInit+0xb4>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2200      	movs	r2, #0
 8009554:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	1ad2      	subs	r2, r2, r3
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009564:	4b0c      	ldr	r3, [pc, #48]	@ (8009598 <prvHeapInit+0xb4>)
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	4a0a      	ldr	r2, [pc, #40]	@ (800959c <prvHeapInit+0xb8>)
 8009572:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	4a09      	ldr	r2, [pc, #36]	@ (80095a0 <prvHeapInit+0xbc>)
 800957a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800957c:	4b09      	ldr	r3, [pc, #36]	@ (80095a4 <prvHeapInit+0xc0>)
 800957e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009582:	601a      	str	r2, [r3, #0]
}
 8009584:	bf00      	nop
 8009586:	3714      	adds	r7, #20
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr
 8009590:	2000225c 	.word	0x2000225c
 8009594:	20005e5c 	.word	0x20005e5c
 8009598:	20005e64 	.word	0x20005e64
 800959c:	20005e6c 	.word	0x20005e6c
 80095a0:	20005e68 	.word	0x20005e68
 80095a4:	20005e70 	.word	0x20005e70

080095a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80095a8:	b480      	push	{r7}
 80095aa:	b085      	sub	sp, #20
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80095b0:	4b28      	ldr	r3, [pc, #160]	@ (8009654 <prvInsertBlockIntoFreeList+0xac>)
 80095b2:	60fb      	str	r3, [r7, #12]
 80095b4:	e002      	b.n	80095bc <prvInsertBlockIntoFreeList+0x14>
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	60fb      	str	r3, [r7, #12]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d8f7      	bhi.n	80095b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	68ba      	ldr	r2, [r7, #8]
 80095d0:	4413      	add	r3, r2
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d108      	bne.n	80095ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	685a      	ldr	r2, [r3, #4]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	441a      	add	r2, r3
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	441a      	add	r2, r3
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d118      	bne.n	8009630 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	4b15      	ldr	r3, [pc, #84]	@ (8009658 <prvInsertBlockIntoFreeList+0xb0>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	429a      	cmp	r2, r3
 8009608:	d00d      	beq.n	8009626 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	441a      	add	r2, r3
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	e008      	b.n	8009638 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009626:	4b0c      	ldr	r3, [pc, #48]	@ (8009658 <prvInsertBlockIntoFreeList+0xb0>)
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	e003      	b.n	8009638 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009638:	68fa      	ldr	r2, [r7, #12]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	429a      	cmp	r2, r3
 800963e:	d002      	beq.n	8009646 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009646:	bf00      	nop
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	20005e5c 	.word	0x20005e5c
 8009658:	20005e64 	.word	0x20005e64

0800965c <memset>:
 800965c:	4402      	add	r2, r0
 800965e:	4603      	mov	r3, r0
 8009660:	4293      	cmp	r3, r2
 8009662:	d100      	bne.n	8009666 <memset+0xa>
 8009664:	4770      	bx	lr
 8009666:	f803 1b01 	strb.w	r1, [r3], #1
 800966a:	e7f9      	b.n	8009660 <memset+0x4>

0800966c <_reclaim_reent>:
 800966c:	4b2d      	ldr	r3, [pc, #180]	@ (8009724 <_reclaim_reent+0xb8>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4283      	cmp	r3, r0
 8009672:	b570      	push	{r4, r5, r6, lr}
 8009674:	4604      	mov	r4, r0
 8009676:	d053      	beq.n	8009720 <_reclaim_reent+0xb4>
 8009678:	69c3      	ldr	r3, [r0, #28]
 800967a:	b31b      	cbz	r3, 80096c4 <_reclaim_reent+0x58>
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	b163      	cbz	r3, 800969a <_reclaim_reent+0x2e>
 8009680:	2500      	movs	r5, #0
 8009682:	69e3      	ldr	r3, [r4, #28]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	5959      	ldr	r1, [r3, r5]
 8009688:	b9b1      	cbnz	r1, 80096b8 <_reclaim_reent+0x4c>
 800968a:	3504      	adds	r5, #4
 800968c:	2d80      	cmp	r5, #128	@ 0x80
 800968e:	d1f8      	bne.n	8009682 <_reclaim_reent+0x16>
 8009690:	69e3      	ldr	r3, [r4, #28]
 8009692:	4620      	mov	r0, r4
 8009694:	68d9      	ldr	r1, [r3, #12]
 8009696:	f000 f87b 	bl	8009790 <_free_r>
 800969a:	69e3      	ldr	r3, [r4, #28]
 800969c:	6819      	ldr	r1, [r3, #0]
 800969e:	b111      	cbz	r1, 80096a6 <_reclaim_reent+0x3a>
 80096a0:	4620      	mov	r0, r4
 80096a2:	f000 f875 	bl	8009790 <_free_r>
 80096a6:	69e3      	ldr	r3, [r4, #28]
 80096a8:	689d      	ldr	r5, [r3, #8]
 80096aa:	b15d      	cbz	r5, 80096c4 <_reclaim_reent+0x58>
 80096ac:	4629      	mov	r1, r5
 80096ae:	4620      	mov	r0, r4
 80096b0:	682d      	ldr	r5, [r5, #0]
 80096b2:	f000 f86d 	bl	8009790 <_free_r>
 80096b6:	e7f8      	b.n	80096aa <_reclaim_reent+0x3e>
 80096b8:	680e      	ldr	r6, [r1, #0]
 80096ba:	4620      	mov	r0, r4
 80096bc:	f000 f868 	bl	8009790 <_free_r>
 80096c0:	4631      	mov	r1, r6
 80096c2:	e7e1      	b.n	8009688 <_reclaim_reent+0x1c>
 80096c4:	6961      	ldr	r1, [r4, #20]
 80096c6:	b111      	cbz	r1, 80096ce <_reclaim_reent+0x62>
 80096c8:	4620      	mov	r0, r4
 80096ca:	f000 f861 	bl	8009790 <_free_r>
 80096ce:	69e1      	ldr	r1, [r4, #28]
 80096d0:	b111      	cbz	r1, 80096d8 <_reclaim_reent+0x6c>
 80096d2:	4620      	mov	r0, r4
 80096d4:	f000 f85c 	bl	8009790 <_free_r>
 80096d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80096da:	b111      	cbz	r1, 80096e2 <_reclaim_reent+0x76>
 80096dc:	4620      	mov	r0, r4
 80096de:	f000 f857 	bl	8009790 <_free_r>
 80096e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80096e4:	b111      	cbz	r1, 80096ec <_reclaim_reent+0x80>
 80096e6:	4620      	mov	r0, r4
 80096e8:	f000 f852 	bl	8009790 <_free_r>
 80096ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80096ee:	b111      	cbz	r1, 80096f6 <_reclaim_reent+0x8a>
 80096f0:	4620      	mov	r0, r4
 80096f2:	f000 f84d 	bl	8009790 <_free_r>
 80096f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80096f8:	b111      	cbz	r1, 8009700 <_reclaim_reent+0x94>
 80096fa:	4620      	mov	r0, r4
 80096fc:	f000 f848 	bl	8009790 <_free_r>
 8009700:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009702:	b111      	cbz	r1, 800970a <_reclaim_reent+0x9e>
 8009704:	4620      	mov	r0, r4
 8009706:	f000 f843 	bl	8009790 <_free_r>
 800970a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800970c:	b111      	cbz	r1, 8009714 <_reclaim_reent+0xa8>
 800970e:	4620      	mov	r0, r4
 8009710:	f000 f83e 	bl	8009790 <_free_r>
 8009714:	6a23      	ldr	r3, [r4, #32]
 8009716:	b11b      	cbz	r3, 8009720 <_reclaim_reent+0xb4>
 8009718:	4620      	mov	r0, r4
 800971a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800971e:	4718      	bx	r3
 8009720:	bd70      	pop	{r4, r5, r6, pc}
 8009722:	bf00      	nop
 8009724:	20000010 	.word	0x20000010

08009728 <__libc_init_array>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	4d0d      	ldr	r5, [pc, #52]	@ (8009760 <__libc_init_array+0x38>)
 800972c:	4c0d      	ldr	r4, [pc, #52]	@ (8009764 <__libc_init_array+0x3c>)
 800972e:	1b64      	subs	r4, r4, r5
 8009730:	10a4      	asrs	r4, r4, #2
 8009732:	2600      	movs	r6, #0
 8009734:	42a6      	cmp	r6, r4
 8009736:	d109      	bne.n	800974c <__libc_init_array+0x24>
 8009738:	4d0b      	ldr	r5, [pc, #44]	@ (8009768 <__libc_init_array+0x40>)
 800973a:	4c0c      	ldr	r4, [pc, #48]	@ (800976c <__libc_init_array+0x44>)
 800973c:	f000 f87e 	bl	800983c <_init>
 8009740:	1b64      	subs	r4, r4, r5
 8009742:	10a4      	asrs	r4, r4, #2
 8009744:	2600      	movs	r6, #0
 8009746:	42a6      	cmp	r6, r4
 8009748:	d105      	bne.n	8009756 <__libc_init_array+0x2e>
 800974a:	bd70      	pop	{r4, r5, r6, pc}
 800974c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009750:	4798      	blx	r3
 8009752:	3601      	adds	r6, #1
 8009754:	e7ee      	b.n	8009734 <__libc_init_array+0xc>
 8009756:	f855 3b04 	ldr.w	r3, [r5], #4
 800975a:	4798      	blx	r3
 800975c:	3601      	adds	r6, #1
 800975e:	e7f2      	b.n	8009746 <__libc_init_array+0x1e>
 8009760:	080099c4 	.word	0x080099c4
 8009764:	080099c4 	.word	0x080099c4
 8009768:	080099c4 	.word	0x080099c4
 800976c:	080099c8 	.word	0x080099c8

08009770 <__retarget_lock_acquire_recursive>:
 8009770:	4770      	bx	lr

08009772 <__retarget_lock_release_recursive>:
 8009772:	4770      	bx	lr

08009774 <memcpy>:
 8009774:	440a      	add	r2, r1
 8009776:	4291      	cmp	r1, r2
 8009778:	f100 33ff 	add.w	r3, r0, #4294967295
 800977c:	d100      	bne.n	8009780 <memcpy+0xc>
 800977e:	4770      	bx	lr
 8009780:	b510      	push	{r4, lr}
 8009782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800978a:	4291      	cmp	r1, r2
 800978c:	d1f9      	bne.n	8009782 <memcpy+0xe>
 800978e:	bd10      	pop	{r4, pc}

08009790 <_free_r>:
 8009790:	b538      	push	{r3, r4, r5, lr}
 8009792:	4605      	mov	r5, r0
 8009794:	2900      	cmp	r1, #0
 8009796:	d041      	beq.n	800981c <_free_r+0x8c>
 8009798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800979c:	1f0c      	subs	r4, r1, #4
 800979e:	2b00      	cmp	r3, #0
 80097a0:	bfb8      	it	lt
 80097a2:	18e4      	addlt	r4, r4, r3
 80097a4:	f000 f83e 	bl	8009824 <__malloc_lock>
 80097a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009820 <_free_r+0x90>)
 80097aa:	6813      	ldr	r3, [r2, #0]
 80097ac:	b933      	cbnz	r3, 80097bc <_free_r+0x2c>
 80097ae:	6063      	str	r3, [r4, #4]
 80097b0:	6014      	str	r4, [r2, #0]
 80097b2:	4628      	mov	r0, r5
 80097b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097b8:	f000 b83a 	b.w	8009830 <__malloc_unlock>
 80097bc:	42a3      	cmp	r3, r4
 80097be:	d908      	bls.n	80097d2 <_free_r+0x42>
 80097c0:	6820      	ldr	r0, [r4, #0]
 80097c2:	1821      	adds	r1, r4, r0
 80097c4:	428b      	cmp	r3, r1
 80097c6:	bf01      	itttt	eq
 80097c8:	6819      	ldreq	r1, [r3, #0]
 80097ca:	685b      	ldreq	r3, [r3, #4]
 80097cc:	1809      	addeq	r1, r1, r0
 80097ce:	6021      	streq	r1, [r4, #0]
 80097d0:	e7ed      	b.n	80097ae <_free_r+0x1e>
 80097d2:	461a      	mov	r2, r3
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	b10b      	cbz	r3, 80097dc <_free_r+0x4c>
 80097d8:	42a3      	cmp	r3, r4
 80097da:	d9fa      	bls.n	80097d2 <_free_r+0x42>
 80097dc:	6811      	ldr	r1, [r2, #0]
 80097de:	1850      	adds	r0, r2, r1
 80097e0:	42a0      	cmp	r0, r4
 80097e2:	d10b      	bne.n	80097fc <_free_r+0x6c>
 80097e4:	6820      	ldr	r0, [r4, #0]
 80097e6:	4401      	add	r1, r0
 80097e8:	1850      	adds	r0, r2, r1
 80097ea:	4283      	cmp	r3, r0
 80097ec:	6011      	str	r1, [r2, #0]
 80097ee:	d1e0      	bne.n	80097b2 <_free_r+0x22>
 80097f0:	6818      	ldr	r0, [r3, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	6053      	str	r3, [r2, #4]
 80097f6:	4408      	add	r0, r1
 80097f8:	6010      	str	r0, [r2, #0]
 80097fa:	e7da      	b.n	80097b2 <_free_r+0x22>
 80097fc:	d902      	bls.n	8009804 <_free_r+0x74>
 80097fe:	230c      	movs	r3, #12
 8009800:	602b      	str	r3, [r5, #0]
 8009802:	e7d6      	b.n	80097b2 <_free_r+0x22>
 8009804:	6820      	ldr	r0, [r4, #0]
 8009806:	1821      	adds	r1, r4, r0
 8009808:	428b      	cmp	r3, r1
 800980a:	bf04      	itt	eq
 800980c:	6819      	ldreq	r1, [r3, #0]
 800980e:	685b      	ldreq	r3, [r3, #4]
 8009810:	6063      	str	r3, [r4, #4]
 8009812:	bf04      	itt	eq
 8009814:	1809      	addeq	r1, r1, r0
 8009816:	6021      	streq	r1, [r4, #0]
 8009818:	6054      	str	r4, [r2, #4]
 800981a:	e7ca      	b.n	80097b2 <_free_r+0x22>
 800981c:	bd38      	pop	{r3, r4, r5, pc}
 800981e:	bf00      	nop
 8009820:	20005fb0 	.word	0x20005fb0

08009824 <__malloc_lock>:
 8009824:	4801      	ldr	r0, [pc, #4]	@ (800982c <__malloc_lock+0x8>)
 8009826:	f7ff bfa3 	b.w	8009770 <__retarget_lock_acquire_recursive>
 800982a:	bf00      	nop
 800982c:	20005fac 	.word	0x20005fac

08009830 <__malloc_unlock>:
 8009830:	4801      	ldr	r0, [pc, #4]	@ (8009838 <__malloc_unlock+0x8>)
 8009832:	f7ff bf9e 	b.w	8009772 <__retarget_lock_release_recursive>
 8009836:	bf00      	nop
 8009838:	20005fac 	.word	0x20005fac

0800983c <_init>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	bf00      	nop
 8009840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009842:	bc08      	pop	{r3}
 8009844:	469e      	mov	lr, r3
 8009846:	4770      	bx	lr

08009848 <_fini>:
 8009848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984a:	bf00      	nop
 800984c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800984e:	bc08      	pop	{r3}
 8009850:	469e      	mov	lr, r3
 8009852:	4770      	bx	lr
