{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.740552",
   "Default View_TopLeft":"-474,23",
   "DisplayPinsOfHiddenNets":"1",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 9 -x 2280 -y 90 -defaultsOSRD
preplace port DDR_0 -pg 1 -lvl 9 -x 2280 -y 110 -defaultsOSRD
preplace inst cg_fpga_0 -pg 1 -lvl 1 -x -290 -y 170 -defaultsOSRD
preplace inst adpt_in_0 -pg 1 -lvl 3 -x 200 -y 150 -defaultsOSRD
preplace inst adpt_out_0 -pg 1 -lvl 8 -x 2132 -y 290 -defaultsOSRD
preplace inst HL -pg 1 -lvl 7 -x 1587 -y 70 -defaultsOSRD
preplace inst and8_0 -pg 1 -lvl 5 -x 720 -y 180 -defaultsOSRD
preplace inst ALU -pg 1 -lvl 6 -x 1110 -y 120 -defaultsOSRD
preplace inst dff_1 -pg 1 -lvl 6 -x 1110 -y 510 -defaultsOSRD
preplace inst adpt_in3_0 -pg 1 -lvl 3 -x 200 -y 740 -defaultsOSRD
preplace inst xor2_0 -pg 1 -lvl 4 -x 490 -y 720 -defaultsOSRD
preplace inst CNT -pg 1 -lvl 4 -x 490 -y 340 -defaultsOSRD
preplace inst adpt_in2_0 -pg 1 -lvl 2 -x -20 -y 500 -defaultsOSRD
preplace netloc CLR_n_1 1 3 4 410 -60 N -60 910 420 1280
preplace netloc I1_1 1 3 4 300J -140 N -140 820 -160 1330
preplace netloc I2_1 1 3 4 310J -130 N -130 880 -140 1320
preplace netloc I3_1 1 3 4 320J -120 N -120 N -120 1310
preplace netloc I4_1 1 3 4 330J -110 N -110 N -110 1230
preplace netloc I5_1 1 3 4 340J -100 N -100 N -100 1300
preplace netloc I6_1 1 3 4 NJ 0 590 -30 920 340 1270
preplace netloc I7_1 1 3 4 NJ -20 570 -50 930 350 1260
preplace netloc adpt_in3_0_a0 1 3 1 410 730n
preplace netloc adpt_in3_0_a1 1 3 1 300 710n
preplace netloc adpt_in_0_I0 1 3 2 340 30 N
preplace netloc adpt_in_0_I1 1 3 2 350 50 N
preplace netloc adpt_in_0_I2 1 3 2 360 70 N
preplace netloc adpt_in_0_I3 1 3 2 370 90 N
preplace netloc adpt_in_0_I4 1 3 2 380 110 N
preplace netloc adpt_in_0_I5 1 3 2 390 130 N
preplace netloc adpt_in_0_I6 1 3 2 400 150 N
preplace netloc adpt_in_0_I7 1 3 2 N 140 610
preplace netloc adpt_in_0_I8 1 3 4 NJ 120 580 -70 830 -90 1290
preplace netloc adpt_in_0_clk 1 4 3 600 -40 970 -130 N
preplace netloc adpt_in_0_clk1 1 3 1 300J 300n
preplace netloc adpt_out_0_led 1 0 9 -430 -230 NJ -230 N -230 NJ -230 N -230 N -230 N -230 N -230 2240
preplace netloc and8_0_y0 1 5 1 950 110n
preplace netloc and8_0_y1 1 5 1 940 130n
preplace netloc and8_0_y2 1 5 1 N 150
preplace netloc and8_0_y3 1 5 1 1000 130n
preplace netloc and8_0_y4 1 5 1 990 70n
preplace netloc and8_0_y5 1 5 1 810 50n
preplace netloc and8_0_y6 1 5 1 800 -10n
preplace netloc and8_0_y7 1 5 1 980 -30n
preplace netloc cg_fpga_0_btn_clk 1 1 2 N 150 N
preplace netloc cg_fpga_0_btn_rst 1 1 2 -140 170 N
preplace netloc cg_fpga_0_gpio_sw_1 1 1 2 N 210 90
preplace netloc cg_fpga_0_gpio_sw_2 1 1 2 -130 130 N
preplace netloc decoder_5to25_single_0_out1 1 4 3 580 400 N 400 1310
preplace netloc dff_1_q 1 6 1 1320 250n
preplace netloc m7482_0_C2 1 6 1 1200 80n
preplace netloc m7482_0_SUM1 1 6 1 1230 60n
preplace netloc m7482_0_SUM2 1 6 1 1250 40n
preplace netloc m7482_1_SUM1 1 6 1 1190 120n
preplace netloc m7482_1_SUM2 1 6 1 1210 100n
preplace netloc m7482_2_SUM1 1 6 1 1240 90n
preplace netloc m7482_2_SUM2 1 6 1 1220 70n
preplace netloc m7482_3_SUM1 1 6 1 1330 130n
preplace netloc m7482_3_SUM2 1 6 1 1310 110n
preplace netloc m74LS161_0_Q0 1 4 2 590 390 800
preplace netloc m74LS194_0_Q0 1 4 4 640 410 N 410 N 410 1740
preplace netloc m74LS194_0_Q1 1 7 1 1770 -20n
preplace netloc m74LS194_0_Q2 1 7 1 1800 -40n
preplace netloc m74LS194_0_Q3 1 7 1 1820 -60n
preplace netloc m74LS194_1_Q0 1 7 1 1830 -80n
preplace netloc m74LS194_1_Q1 1 7 1 1750 80n
preplace netloc m74LS194_1_Q2 1 7 1 1780 60n
preplace netloc m74LS194_1_Q3 1 7 1 1810 40n
preplace netloc m74LS194_2_Q0 1 5 3 1000 390 N 390 1720
preplace netloc m74LS194_2_Q1 1 5 3 1030 360 N 360 1670
preplace netloc m74LS194_2_Q2 1 5 3 1020 370 N 370 1690
preplace netloc m74LS194_2_Q3 1 5 3 1010 380 N 380 1700
preplace netloc m74LS194_3_Q0 1 5 3 1020 -200 N -200 1840
preplace netloc m74LS194_3_Q1 1 5 3 1000 -220 N -220 1760
preplace netloc m74LS194_3_Q2 1 5 3 1010 -210 N -210 1730
preplace netloc m74LS194_3_Q3 1 5 3 1030 -150 1320 -190 1710
preplace netloc xlconstant_0_dout 1 4 2 570 540 N
preplace netloc xor2_0_y0 1 4 4 NJ 720 N 720 1330 450 N
preplace netloc cg_fpga_0_clk_100M 1 1 1 -150 190n
preplace netloc adpt_in2_0_clk_div 1 2 2 100 380 300J
preplace netloc cg_fpga_0_DDR 1 1 8 -130J 80 90 -90 NJ -90 N -90 820 320 N 320 1790 60 2260
preplace netloc cg_fpga_0_FIXED_IO 1 1 8 NJ 90 100 -80 NJ -80 N -80 960 330 N 330 1680 70 2250
levelinfo -pg 1 -480 -290 -20 200 490 720 1110 1587 2132 2280
pagesize -pg 1 -db -bbox -sgen -480 -680 6630 1530
"
}
0
