// Seed: 577424358
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9
);
  wire id_11;
  assign id_8 = 1;
  wire id_12;
  always @(*) id_7 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  assign id_0 = 1 ? {id_1{1 + 1'd0}} : 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.type_4 = 0;
endmodule
