Timing Report Min Delay Analysis

SmartTime Version v11.1
Microsemi Corporation - Microsemi Libero Software Release v11.1 (Version 11.1.0.14)
Copyright (c) 1989-2013
Date: Mon Aug 05 12:57:54 2013


Design: WuPu
Family: IGLOO
Die: AGL030V5
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
Period (ns):                6.517
Frequency (MHz):            153.445
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        1.310
External Hold (ns):         0.059
Min Clock-To-Out (ns):      3.902
Max Clock-To-Out (ns):      10.180

                            Input to Output
Min Delay (ns):             2.090
Max Delay (ns):             6.409

END SUMMARY
-----------------------------------------------------

Clock Domain RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q

SET Register to Register

Path 1
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:CLK
  To:                          fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:D
  Delay (ns):                  0.362
  Slack (ns):
  Arrival (ns):                1.275
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:CLK
  To:                          fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:D
  Delay (ns):                  0.445
  Slack (ns):
  Arrival (ns):                1.358
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[4]:D
  Delay (ns):                  0.642
  Slack (ns):
  Arrival (ns):                1.555
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[2]:D
  Delay (ns):                  0.719
  Slack (ns):
  Arrival (ns):                1.632
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLK
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:D
  Delay (ns):                  0.746
  Slack (ns):
  Arrival (ns):                1.658
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:CLK
  To: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:D
  data arrival time                              1.275
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.150          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  0.150                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     0.494          cell: ADLIB:CLKINT
  0.644                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.269          net: CLK_OUT_c
  0.913                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:CLK (r)
               +     0.232          cell: ADLIB:DFN1P0
  1.145                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/control_user_clock/U1:Q (r)
               +     0.130          net: fff_0/fff_wrapper_inst/U0/control_user_clock_net
  1.275                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:D (r)
                                    
  1.275                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.150          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     0.494          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.286          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1
  N/C                          fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Register_For_Clock_Gating:D


END SET Register to Register

----------------------------------------------------

SET External Hold

Path 1
  From:                        Flash_Freeze_N
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D
  Delay (ns):                  1.049
  Slack (ns):
  Arrival (ns):                1.049
  Required (ns):
  Hold (ns):                   0.000
  External Hold (ns):          0.059


Expanded Path 1
  From: Flash_Freeze_N
  To: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D
  data arrival time                              1.049
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Flash_Freeze_N (r)
               +     0.000          net: Flash_Freeze_N
  0.000                        fff_0/FlashFreeze_Inbuf/U0/U0:PAD (r)
               +     0.434          cell: ADLIB:IOPAD_IN
  0.434                        fff_0/FlashFreeze_Inbuf/U0/U0:Y (r)
               +     0.000          net: fff_0/FlashFreeze_Inbuf/U0/NET1
  0.434                        fff_0/FlashFreeze_Inbuf/U0/U1:YIN (r)
               +     0.075          cell: ADLIB:IOIN_IB
  0.509                        fff_0/FlashFreeze_Inbuf/U0/U1:Y (r)
               +     0.096          net: fff_0/N_FlashFreeze
  0.605                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_RNO:A (r)
               +     0.212          cell: ADLIB:INV
  0.817                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg_RNO:Y (f)
               +     0.232          net: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/N_FlashFreeze_i
  1.049                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D (f)
                                    
  1.049                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.183          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     0.606          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.319          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1P0
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/Flash_Freeze_reg:D


END SET External Hold

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G
  To:                          CLK_GATED
  Delay (ns):                  2.993
  Slack (ns):
  Arrival (ns):                3.902
  Required (ns):
  Clock to Out (ns):           3.902


Expanded Path 1
  From: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G
  To: CLK_GATED
  data arrival time                              3.902
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  0.000                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.150          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  0.150                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     0.494          cell: ADLIB:CLKINT
  0.644                        RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.265          net: CLK_OUT_c
  0.909                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:G (r)
               +     0.247          cell: ADLIB:DLN0
  1.156                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Latch_For_Clock_Gating:Q (r)
               +     0.110          net: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/stop_stage_two
  1.266                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating:A (r)
               +     0.236          cell: ADLIB:AND2
  1.502                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating:Y (r)
               +     0.490          net: fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/clock_to_user_logic_temp
  1.992                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating_Clkint:A (r)
               +     0.449          cell: ADLIB:CLKINT
  2.441                        fff_0/fff_wrapper_inst/U0/Primary_Filter_Instance/Gate_For_Clock_Gating_Clkint:Y (r)
               +     0.254          net: CLK_GATED_c
  2.695                        CLK_GATED_pad/U0/U1:D (r)
               +     0.363          cell: ADLIB:IOTRI_OB_EB
  3.058                        CLK_GATED_pad/U0/U1:DOUT (r)
               +     0.000          net: CLK_GATED_pad/U0/NET1
  3.058                        CLK_GATED_pad/U0/U0:D (r)
               +     0.844          cell: ADLIB:IOPAD_TRI
  3.902                        CLK_GATED_pad/U0/U0:PAD (r)
               +     0.000          net: CLK_GATED
  3.902                        CLK_GATED (r)
                                    
  3.902                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
                                    
  N/C                          CLK_GATED (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLR
  Delay (ns):                  1.406
  Slack (ns):
  Arrival (ns):                1.406
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.295

Path 2
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[1]:CLR
  Delay (ns):                  1.474
  Slack (ns):
  Arrival (ns):                1.474
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.366

Path 3
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request/U1:CLR
  Delay (ns):                  1.760
  Slack (ns):
  Arrival (ns):                1.760
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.648

Path 4
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[3]:CLR
  Delay (ns):                  1.827
  Slack (ns):
  Arrival (ns):                1.827
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.719

Path 5
  From:                        RST
  To:                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/ff_current_state[5]:PRE
  Delay (ns):                  1.917
  Slack (ns):
  Arrival (ns):                1.917
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.805


Expanded Path 1
  From: RST
  To: fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLR
  data arrival time                              1.406
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RST (r)
               +     0.000          net: RST
  0.000                        INBUF_0/U0/U0:PAD (r)
               +     0.434          cell: ADLIB:IOPAD_IN
  0.434                        INBUF_0/U0/U0:Y (r)
               +     0.000          net: INBUF_0/U0/NET1
  0.434                        INBUF_0/U0/U1:YIN (r)
               +     0.075          cell: ADLIB:IOIN_IB
  0.509                        INBUF_0/U0/U1:Y (r)
               +     0.897          net: RESETZB_c_c
  1.406                        fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLR (r)
                                    
  1.406                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q
               +     0.000          Clock source
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3/U1:Q (r)
               +     0.183          net: RingOscillator_0/ringO_cnt_0/CLK_OUT_i
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:A (r)
               +     0.606          cell: ADLIB:CLKINT
  N/C                          RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1:Y (r)
               +     0.322          net: CLK_OUT_c
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          fff_0/fff_wrapper_inst/U0/FlashFreeze_FSM_inst/trigger_ulsicc/U1:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        RST
  To:                          rstzb_W_pu
  Delay (ns):                  2.090
  Slack (ns):
  Arrival (ns):                2.090
  Required (ns):

Path 2
  From:                        RST
  To:                          RESETZB
  Delay (ns):                  2.372
  Slack (ns):
  Arrival (ns):                2.372
  Required (ns):

Path 3
  From:                        f31
  To:                          rstzb_W_pD
  Delay (ns):                  2.523
  Slack (ns):
  Arrival (ns):                2.523
  Required (ns):


Expanded Path 1
  From: RST
  To: rstzb_W_pu
  data arrival time                              2.090
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RST (r)
               +     0.000          net: RST
  0.000                        INBUF_0/U0/U0:PAD (r)
               +     0.434          cell: ADLIB:IOPAD_IN
  0.434                        INBUF_0/U0/U0:Y (r)
               +     0.000          net: INBUF_0/U0/NET1
  0.434                        INBUF_0/U0/U1:YIN (r)
               +     0.075          cell: ADLIB:IOIN_IB
  0.509                        INBUF_0/U0/U1:Y (r)
               +     0.374          net: RESETZB_c_c
  0.883                        rstzb_W_pu_pad/U0/U1:D (r)
               +     0.363          cell: ADLIB:IOTRI_OB_EB
  1.246                        rstzb_W_pu_pad/U0/U1:DOUT (r)
               +     0.000          net: rstzb_W_pu_pad/U0/NET1
  1.246                        rstzb_W_pu_pad/U0/U0:D (r)
               +     0.844          cell: ADLIB:IOPAD_TRI
  2.090                        rstzb_W_pu_pad/U0/U0:PAD (r)
               +     0.000          net: rstzb_W_pu
  2.090                        rstzb_W_pu (r)
                                    
  2.090                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          RST (r)
                                    
  N/C                          rstzb_W_pu (r)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

