OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x48.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x48.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_32x32.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_32x32.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x124.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x124.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x62.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x62.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_128x116.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_128x116.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 45 input ports missing set_input_delay.
Warning: There are 100 output ports missing set_output_delay.
Warning: There are 2352 unconstrained endpoints.
number instances in verilog is 1128716
[WARNING IFP-0028] Core area lower left (10.000, 12.000) snapped to (10.070, 12.600).
[INFO IFP-0001] Added 2555 rows of 18841 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO RSZ-0026] Removed 114896 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 45 input ports missing set_input_delay.
Warning: There are 100 output ports missing set_output_delay.
Warning: There are 2352 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -3175903.25

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -201.80

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -201.80

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: next/_16030_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16095_ (removal check against rising-edge clock io_master_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16030_/CK (DFF_X1)
    38   66.74    0.16    0.22    0.22 ^ next/_16030_/QN (DFF_X1)
                                         next/_09028_ (net)
                  0.16    0.00    0.22 ^ next/_16095_/RN (DFFR_X1)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ next/_16095_/CK (DFFR_X1)
                          0.38    0.53   library removal time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_317_
            (rising edge-triggered flip-flop clocked by bp_clk)
Endpoint: bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/cce_inst_ram/macro_mem
          (rising edge-triggered flip-flop clocked by bp_clk)
Path Group: bp_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock bp_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_317_/CK (DFF_X1)
     1    1.60    0.01    0.06    0.06 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_317_/QN (DFF_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_001_ (net)
                  0.01    0.00    0.06 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_132_/A1 (NAND2_X1)
     1    1.52    0.01    0.01    0.07 v bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_132_/ZN (NAND2_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_038_ (net)
                  0.01    0.00    0.07 v bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_135_/A (OAI21_X1)
     1    1.62    0.01    0.02    0.09 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_135_/ZN (OAI21_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_041_ (net)
                  0.01    0.00    0.09 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_136_/B2 (OAI22_X1)
     1    5.00    0.01    0.02    0.11 v bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_136_/ZN (OAI22_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/_2_net__1_ (net)
                  0.02    0.00    0.11 v bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/cce_inst_ram/macro_mem/addr_in[1] (fakeram45_256x48)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock bp_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ bp_processor/cc/y_0__x_0__tile_node/tile/cce/inst_ram/cce_inst_ram/macro_mem/clk (fakeram45_256x48)
                          0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: next/_16032_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16033_
          (rising edge-triggered flip-flop clocked by io_master_clk)
Path Group: io_master_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16032_/CK (DFF_X1)
     1    1.06    0.01    0.08    0.08 v next/_16032_/Q (DFF_X1)
                                         next/btc_link_io.blss.sync_p_z_blss.bsg_SYNC_1_r (net)
                  0.01    0.00    0.08 v next/_16033_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ next/_16033_/CK (DFF_X1)
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


Startpoint: _09505_ (rising edge-triggered flip-flop clocked by router_clk)
Endpoint: _09506_ (rising edge-triggered flip-flop clocked by router_clk)
Path Group: router_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock router_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _09505_/CK (DFF_X1)
     1    1.06    0.01    0.08    0.08 v _09505_/Q (DFF_X1)
                                         btc_router.blss.sync_p_z_blss.bsg_SYNC_1_r (net)
                  0.01    0.00    0.08 v _09506_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock router_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ _09506_/CK (DFF_X1)
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)


Startpoint: p_ci_0_i (input port clocked by sdi_a_clk)
Endpoint: next/_17644_ (rising edge-triggered flip-flop clocked by sdi_a_clk')
Path Group: sdi_a_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    2.60    2.60   clock sdi_a_clk (fall edge)
                          0.00    2.60   clock network delay (ideal)
                          0.05    2.65 ^ input external delay
     2    2.28    0.00    0.00    2.65 ^ p_ci_0_i (in)
                                         p_ci_0_i (net)
                  0.00    0.00    2.65 ^ next/_17644_/D (DFF_X1)
                                  2.65   data arrival time

                  0.00    2.60    2.60   clock sdi_a_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                          0.15    2.75   clock uncertainty
                          0.00    2.75   clock reconvergence pessimism
                                  2.75 ^ next/_17644_/CK (DFF_X1)
                          0.00    2.75   library hold time
                                  2.75   data required time
-----------------------------------------------------------------------------
                                  2.75   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)


Startpoint: p_co_0_i (input port clocked by sdi_b_clk)
Endpoint: prev/_17644_ (rising edge-triggered flip-flop clocked by sdi_b_clk')
Path Group: sdi_b_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    2.60    2.60   clock sdi_b_clk (fall edge)
                          0.00    2.60   clock network delay (ideal)
                          0.05    2.65 ^ input external delay
     2    2.28    0.00    0.00    2.65 ^ p_co_0_i (in)
                                         p_co_0_i (net)
                  0.00    0.00    2.65 ^ prev/_17644_/D (DFF_X1)
                                  2.65   data arrival time

                  0.00    2.60    2.60   clock sdi_b_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                          0.15    2.75   clock uncertainty
                          0.00    2.75   clock reconvergence pessimism
                                  2.75 ^ prev/_17644_/CK (DFF_X1)
                          0.00    2.75   library hold time
                                  2.75   data required time
-----------------------------------------------------------------------------
                                  2.75   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)


Startpoint: next/_16301_
            (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Endpoint: next/_16301_
          (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Path Group: sdo_a_tkn_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_a_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16301_/CK (DFFS_X1)
     1    1.16    0.01    0.06    0.06 ^ next/_16301_/QN (DFFS_X1)
                                         next/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[0] (net)
                  0.01    0.00    0.06 ^ next/_16301_/D (DFFS_X1)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock sdo_a_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ next/_16301_/CK (DFFS_X1)
                          0.01    0.16   library hold time
                                  0.16   data required time
-----------------------------------------------------------------------------
                                  0.16   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: prev/_16301_
            (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Endpoint: prev/_16301_
          (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Path Group: sdo_b_tkn_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_b_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prev/_16301_/CK (DFFS_X1)
     1    1.16    0.01    0.06    0.06 ^ prev/_16301_/QN (DFFS_X1)
                                         prev/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[0] (net)
                  0.01    0.00    0.06 ^ prev/_16301_/D (DFFS_X1)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock sdo_b_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ prev/_16301_/CK (DFFS_X1)
                          0.01    0.16   library hold time
                                  0.16   data required time
-----------------------------------------------------------------------------
                                  0.16   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: _09445_ (rising edge-triggered flip-flop clocked by tag_clk)
Endpoint: _09474_ (rising edge-triggered flip-flop clocked by tag_clk)
Path Group: tag_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock tag_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _09445_/CK (DFF_X1)
     1    1.06    0.01    0.08    0.08 v _09445_/Q (DFF_X1)
                                         btc_bp.bsg_tag_i_op_ (net)
                  0.01    0.00    0.08 v _09474_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock tag_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ _09474_/CK (DFF_X1)
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: next/_16030_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16095_ (recovery check against rising-edge clock io_master_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16030_/CK (DFF_X1)
    38   66.74    0.16    0.22    0.22 ^ next/_16030_/QN (DFF_X1)
                                         next/_09028_ (net)
                  0.16    0.00    0.22 ^ next/_16095_/RN (DFFR_X1)
                                  0.22   data arrival time

                  0.00    2.60    2.60   clock io_master_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ next/_16095_/CK (DFFR_X1)
                          0.02    2.47   library recovery time
                                  2.47   data required time
-----------------------------------------------------------------------------
                                  2.47   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: bp_processor/cc/y_0__x_0__tile_node/tile/_25085_
            (rising edge-triggered flip-flop clocked by bp_clk)
Endpoint: bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_
          (rising edge-triggered flip-flop clocked by bp_clk)
Path Group: bp_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock bp_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bp_processor/cc/y_0__x_0__tile_node/tile/_25085_/CK (DFF_X1)
  2963 5096.05   11.63   12.27   12.27 ^ bp_processor/cc/y_0__x_0__tile_node/tile/_25085_/Q (DFF_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce_req_adapter_out.reset_i (net)
                 11.63    0.00   12.27 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16353_/A (INV_X1)
   379  587.84   15.58   34.62   46.89 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16353_/ZN (INV_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03871_ (net)
                 15.58    0.00   46.89 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16356_/A1 (NAND3_X1)
  1236 2182.12    5.00  157.18  204.07 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16356_/ZN (NAND3_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03874_ (net)
                  5.00    0.00  204.07 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16360_/A3 (NAND3_X1)
     1    1.52    0.57   -0.06  204.01 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16360_/ZN (NAND3_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03878_ (net)
                  0.57    0.00  204.01 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16364_/A (OAI21_X1)
     1    1.14    0.68    0.14  204.15 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16364_/ZN (OAI21_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_00829_ (net)
                  0.68    0.00  204.15 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_/D (DFF_X1)
                                204.15   data arrival time

                  0.00    2.60    2.60   clock bp_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_/CK (DFF_X1)
                         -0.10    2.35   library setup time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                               -204.15   data arrival time
-----------------------------------------------------------------------------
                               -201.80   slack (VIOLATED)


Startpoint: next/_16076_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16077_
          (rising edge-triggered flip-flop clocked by io_master_clk')
Path Group: io_master_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16076_/CK (DFF_X1)
     1    1.56    0.01    0.08    0.08 v next/_16076_/Q (DFF_X1)
                                         next/uplink.ch_0__oddr_phy.N2 (net)
                  0.01    0.00    0.08 v next/_15441_/A2 (NOR2_X1)
     1    1.14    0.01    0.02    0.10 ^ next/_15441_/ZN (NOR2_X1)
                                         next/_00034_ (net)
                  0.01    0.00    0.10 ^ next/_16077_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    1.30    1.30   clock io_master_clk' (rise edge)
                          0.00    1.30   clock network delay (ideal)
                         -0.15    1.15   clock uncertainty
                          0.00    1.15   clock reconvergence pessimism
                                  1.15 ^ next/_16077_/CK (DFF_X1)
                         -0.03    1.12   library setup time
                                  1.12   data required time
-----------------------------------------------------------------------------
                                  1.12   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: dram_link/_1575_
            (rising edge-triggered flip-flop clocked by router_clk)
Endpoint: bypass_link/mem_adapter/adapter_in/piso/_7720_
          (rising edge-triggered flip-flop clocked by router_clk)
Path Group: router_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock router_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dram_link/_1575_/CK (DFF_X1)
    15   28.84    0.07    0.15    0.15 ^ dram_link/_1575_/Q (DFF_X1)
                                         dram_link/cord_fifo.unhardened_fifo.ft.rptr.o_3_sv2v_reg (net)
                  0.07    0.00    0.15 ^ dram_link/_0582_/A (XNOR2_X2)
     2    6.51    0.02    0.03    0.18 v dram_link/_0582_/ZN (XNOR2_X2)
                                         dram_link/_0199_ (net)
                  0.02    0.00    0.18 v dram_link/_1419_/A1 (AND4_X1)
     2    2.89    0.01    0.04    0.22 v dram_link/_1419_/ZN (AND4_X1)
                                         dram_link/_0460_ (net)
                  0.01    0.00    0.22 v dram_link/_1420_/B1 (AOI21_X1)
     5    7.47    0.05    0.06    0.27 ^ dram_link/_1420_/ZN (AOI21_X1)
                                         dram_cmd_v_li (net)
                  0.05    0.00    0.27 ^ bypass_link/mem_adapter/adapter_in/piso/_6276_/A1 (NAND2_X1)
     5    7.85    0.02    0.04    0.31 v bypass_link/mem_adapter/adapter_in/piso/_6276_/ZN (NAND2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_3022_ (net)
                  0.02    0.00    0.31 v bypass_link/mem_adapter/adapter_in/piso/_6277_/A2 (NOR2_X1)
   620 1190.36    5.52    6.06    6.37 ^ bypass_link/mem_adapter/adapter_in/piso/_6277_/ZN (NOR2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_3023_ (net)
                  5.52    0.00    6.37 ^ bypass_link/mem_adapter/adapter_in/piso/_6303_/S (MUX2_X1)
     1    1.14    0.21    0.12    6.48 ^ bypass_link/mem_adapter/adapter_in/piso/_6303_/Z (MUX2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_0033_ (net)
                  0.21    0.00    6.48 ^ bypass_link/mem_adapter/adapter_in/piso/_7720_/D (DFF_X1)
                                  6.48   data arrival time

                  0.00    2.60    2.60   clock router_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ bypass_link/mem_adapter/adapter_in/piso/_7720_/CK (DFF_X1)
                         -0.06    2.39   library setup time
                                  2.39   data required time
-----------------------------------------------------------------------------
                                  2.39   data required time
                                 -6.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.09   slack (VIOLATED)


Startpoint: p_ci_0_i (input port clocked by sdi_a_clk)
Endpoint: next/_17644_ (rising edge-triggered flip-flop clocked by sdi_a_clk')
Path Group: sdi_a_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdi_a_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.73    0.73 v input external delay
     2    2.12    0.00    0.00    0.73 v p_ci_0_i (in)
                                         p_ci_0_i (net)
                  0.00    0.00    0.73 v next/_17644_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    2.60    2.60   clock sdi_a_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ next/_17644_/CK (DFF_X1)
                         -0.04    2.41   library setup time
                                  2.41   data required time
-----------------------------------------------------------------------------
                                  2.41   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: p_co_0_i (input port clocked by sdi_b_clk)
Endpoint: prev/_17644_ (rising edge-triggered flip-flop clocked by sdi_b_clk')
Path Group: sdi_b_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdi_b_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.73    0.73 v input external delay
     2    2.12    0.00    0.00    0.73 v p_co_0_i (in)
                                         p_co_0_i (net)
                  0.00    0.00    0.73 v prev/_17644_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    2.60    2.60   clock sdi_b_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ prev/_17644_/CK (DFF_X1)
                         -0.04    2.41   library setup time
                                  2.41   data required time
-----------------------------------------------------------------------------
                                  2.41   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: next/_16302_
            (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Endpoint: next/_16304_
          (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Path Group: sdo_a_tkn_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_a_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16302_/CK (DFFR_X1)
     3    6.81    0.02    0.11    0.11 ^ next/_16302_/Q (DFFR_X1)
                                         next/uplink.ch_0__sso.pos_credit_ctr.bapg.ptr_sync.async_p_z_blss.iclk_data_o_0_sv2v_reg (net)
                  0.02    0.00    0.11 ^ next/_16009_/B (HA_X1)
     2    4.78    0.01    0.04    0.15 ^ next/_16009_/CO (HA_X1)
                                         next/_09157_ (net)
                  0.01    0.00    0.15 ^ next/_16010_/A (HA_X1)
     1    2.36    0.01    0.03    0.19 ^ next/_16010_/CO (HA_X1)
                                         next/_09158_ (net)
                  0.01    0.00    0.19 ^ next/_09711_/B (XOR2_X1)
     1    1.13    0.02    0.04    0.23 ^ next/_09711_/Z (XOR2_X1)
                                         next/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[3] (net)
                  0.02    0.00    0.23 ^ next/_16304_/D (DFFR_X1)
                                  0.23   data arrival time

                  0.00    5.20    5.20   clock sdo_a_tkn_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                         -0.15    5.05   clock uncertainty
                          0.00    5.05   clock reconvergence pessimism
                                  5.05 ^ next/_16304_/CK (DFFR_X1)
                         -0.04    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: prev/_16302_
            (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Endpoint: prev/_16304_
          (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Path Group: sdo_b_tkn_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_b_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prev/_16302_/CK (DFFR_X1)
     3    6.81    0.02    0.11    0.11 ^ prev/_16302_/Q (DFFR_X1)
                                         prev/uplink.ch_0__sso.pos_credit_ctr.bapg.ptr_sync.async_p_z_blss.iclk_data_o_0_sv2v_reg (net)
                  0.02    0.00    0.11 ^ prev/_16009_/B (HA_X1)
     2    4.78    0.01    0.04    0.15 ^ prev/_16009_/CO (HA_X1)
                                         prev/_09157_ (net)
                  0.01    0.00    0.15 ^ prev/_16010_/A (HA_X1)
     1    2.36    0.01    0.03    0.19 ^ prev/_16010_/CO (HA_X1)
                                         prev/_09158_ (net)
                  0.01    0.00    0.19 ^ prev/_09711_/B (XOR2_X1)
     1    1.13    0.02    0.04    0.23 ^ prev/_09711_/Z (XOR2_X1)
                                         prev/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[3] (net)
                  0.02    0.00    0.23 ^ prev/_16304_/D (DFFR_X1)
                                  0.23   data arrival time

                  0.00    5.20    5.20   clock sdo_b_tkn_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                         -0.15    5.05   clock uncertainty
                          0.00    5.05   clock reconvergence pessimism
                                  5.05 ^ prev/_16304_/CK (DFFR_X1)
                         -0.04    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: p_bsg_tag_en_i (input port clocked by tag_clk)
Endpoint: _09797_ (rising edge-triggered flip-flop clocked by tag_clk)
Path Group: tag_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock tag_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.46    1.46 v input external delay
     1    0.89    0.00    0.00    1.46 v p_bsg_tag_en_i (in)
                                         p_bsg_tag_en_i (net)
                  0.00    0.00    1.46 v _09388_/A2 (AND2_X1)
     1    1.06    0.01    0.03    1.48 v _09388_/ZN (AND2_X1)
                                         _00673_ (net)
                  0.01    0.00    1.48 v _09797_/D (DFF_X1)
                                  1.48   data arrival time

                  0.00    5.20    5.20   clock tag_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                          0.00    5.20   clock reconvergence pessimism
                                  5.20 ^ _09797_/CK (DFF_X1)
                         -0.04    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.68   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: next/_16030_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16095_ (recovery check against rising-edge clock io_master_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16030_/CK (DFF_X1)
    38   66.74    0.16    0.22    0.22 ^ next/_16030_/QN (DFF_X1)
                                         next/_09028_ (net)
                  0.16    0.00    0.22 ^ next/_16095_/RN (DFFR_X1)
                                  0.22   data arrival time

                  0.00    2.60    2.60   clock io_master_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ next/_16095_/CK (DFFR_X1)
                          0.02    2.47   library recovery time
                                  2.47   data required time
-----------------------------------------------------------------------------
                                  2.47   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  2.25   slack (MET)


Startpoint: bp_processor/cc/y_0__x_0__tile_node/tile/_25085_
            (rising edge-triggered flip-flop clocked by bp_clk)
Endpoint: bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_
          (rising edge-triggered flip-flop clocked by bp_clk)
Path Group: bp_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock bp_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bp_processor/cc/y_0__x_0__tile_node/tile/_25085_/CK (DFF_X1)
  2963 5096.05   11.63   12.27   12.27 ^ bp_processor/cc/y_0__x_0__tile_node/tile/_25085_/Q (DFF_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/cce_req_adapter_out.reset_i (net)
                 11.63    0.00   12.27 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16353_/A (INV_X1)
   379  587.84   15.58   34.62   46.89 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16353_/ZN (INV_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03871_ (net)
                 15.58    0.00   46.89 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16356_/A1 (NAND3_X1)
  1236 2182.12    5.00  157.18  204.07 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16356_/ZN (NAND3_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03874_ (net)
                  5.00    0.00  204.07 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16360_/A3 (NAND3_X1)
     1    1.52    0.57   -0.06  204.01 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16360_/ZN (NAND3_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_03878_ (net)
                  0.57    0.00  204.01 v bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16364_/A (OAI21_X1)
     1    1.14    0.68    0.14  204.15 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_16364_/ZN (OAI21_X1)
                                         bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_00829_ (net)
                  0.68    0.00  204.15 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_/D (DFF_X1)
                                204.15   data arrival time

                  0.00    2.60    2.60   clock bp_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ bp_processor/cc/y_0__x_0__tile_node/tile/l2s/cache/_21121_/CK (DFF_X1)
                         -0.10    2.35   library setup time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                               -204.15   data arrival time
-----------------------------------------------------------------------------
                               -201.80   slack (VIOLATED)


Startpoint: next/_16076_
            (rising edge-triggered flip-flop clocked by io_master_clk)
Endpoint: next/_16077_
          (rising edge-triggered flip-flop clocked by io_master_clk')
Path Group: io_master_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock io_master_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16076_/CK (DFF_X1)
     1    1.56    0.01    0.08    0.08 v next/_16076_/Q (DFF_X1)
                                         next/uplink.ch_0__oddr_phy.N2 (net)
                  0.01    0.00    0.08 v next/_15441_/A2 (NOR2_X1)
     1    1.14    0.01    0.02    0.10 ^ next/_15441_/ZN (NOR2_X1)
                                         next/_00034_ (net)
                  0.01    0.00    0.10 ^ next/_16077_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    1.30    1.30   clock io_master_clk' (rise edge)
                          0.00    1.30   clock network delay (ideal)
                         -0.15    1.15   clock uncertainty
                          0.00    1.15   clock reconvergence pessimism
                                  1.15 ^ next/_16077_/CK (DFF_X1)
                         -0.03    1.12   library setup time
                                  1.12   data required time
-----------------------------------------------------------------------------
                                  1.12   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: dram_link/_1575_
            (rising edge-triggered flip-flop clocked by router_clk)
Endpoint: bypass_link/mem_adapter/adapter_in/piso/_7720_
          (rising edge-triggered flip-flop clocked by router_clk)
Path Group: router_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock router_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dram_link/_1575_/CK (DFF_X1)
    15   28.84    0.07    0.15    0.15 ^ dram_link/_1575_/Q (DFF_X1)
                                         dram_link/cord_fifo.unhardened_fifo.ft.rptr.o_3_sv2v_reg (net)
                  0.07    0.00    0.15 ^ dram_link/_0582_/A (XNOR2_X2)
     2    6.51    0.02    0.03    0.18 v dram_link/_0582_/ZN (XNOR2_X2)
                                         dram_link/_0199_ (net)
                  0.02    0.00    0.18 v dram_link/_1419_/A1 (AND4_X1)
     2    2.89    0.01    0.04    0.22 v dram_link/_1419_/ZN (AND4_X1)
                                         dram_link/_0460_ (net)
                  0.01    0.00    0.22 v dram_link/_1420_/B1 (AOI21_X1)
     5    7.47    0.05    0.06    0.27 ^ dram_link/_1420_/ZN (AOI21_X1)
                                         dram_cmd_v_li (net)
                  0.05    0.00    0.27 ^ bypass_link/mem_adapter/adapter_in/piso/_6276_/A1 (NAND2_X1)
     5    7.85    0.02    0.04    0.31 v bypass_link/mem_adapter/adapter_in/piso/_6276_/ZN (NAND2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_3022_ (net)
                  0.02    0.00    0.31 v bypass_link/mem_adapter/adapter_in/piso/_6277_/A2 (NOR2_X1)
   620 1190.36    5.52    6.06    6.37 ^ bypass_link/mem_adapter/adapter_in/piso/_6277_/ZN (NOR2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_3023_ (net)
                  5.52    0.00    6.37 ^ bypass_link/mem_adapter/adapter_in/piso/_6303_/S (MUX2_X1)
     1    1.14    0.21    0.12    6.48 ^ bypass_link/mem_adapter/adapter_in/piso/_6303_/Z (MUX2_X1)
                                         bypass_link/mem_adapter/adapter_in/piso/_0033_ (net)
                  0.21    0.00    6.48 ^ bypass_link/mem_adapter/adapter_in/piso/_7720_/D (DFF_X1)
                                  6.48   data arrival time

                  0.00    2.60    2.60   clock router_clk (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ bypass_link/mem_adapter/adapter_in/piso/_7720_/CK (DFF_X1)
                         -0.06    2.39   library setup time
                                  2.39   data required time
-----------------------------------------------------------------------------
                                  2.39   data required time
                                 -6.48   data arrival time
-----------------------------------------------------------------------------
                                 -4.09   slack (VIOLATED)


Startpoint: p_ci_0_i (input port clocked by sdi_a_clk)
Endpoint: next/_17644_ (rising edge-triggered flip-flop clocked by sdi_a_clk')
Path Group: sdi_a_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdi_a_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.73    0.73 v input external delay
     2    2.12    0.00    0.00    0.73 v p_ci_0_i (in)
                                         p_ci_0_i (net)
                  0.00    0.00    0.73 v next/_17644_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    2.60    2.60   clock sdi_a_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ next/_17644_/CK (DFF_X1)
                         -0.04    2.41   library setup time
                                  2.41   data required time
-----------------------------------------------------------------------------
                                  2.41   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: p_co_0_i (input port clocked by sdi_b_clk)
Endpoint: prev/_17644_ (rising edge-triggered flip-flop clocked by sdi_b_clk')
Path Group: sdi_b_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdi_b_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.73    0.73 v input external delay
     2    2.12    0.00    0.00    0.73 v p_co_0_i (in)
                                         p_co_0_i (net)
                  0.00    0.00    0.73 v prev/_17644_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    2.60    2.60   clock sdi_b_clk' (rise edge)
                          0.00    2.60   clock network delay (ideal)
                         -0.15    2.45   clock uncertainty
                          0.00    2.45   clock reconvergence pessimism
                                  2.45 ^ prev/_17644_/CK (DFF_X1)
                         -0.04    2.41   library setup time
                                  2.41   data required time
-----------------------------------------------------------------------------
                                  2.41   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: next/_16302_
            (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Endpoint: next/_16304_
          (rising edge-triggered flip-flop clocked by sdo_a_tkn_clk)
Path Group: sdo_a_tkn_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_a_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ next/_16302_/CK (DFFR_X1)
     3    6.81    0.02    0.11    0.11 ^ next/_16302_/Q (DFFR_X1)
                                         next/uplink.ch_0__sso.pos_credit_ctr.bapg.ptr_sync.async_p_z_blss.iclk_data_o_0_sv2v_reg (net)
                  0.02    0.00    0.11 ^ next/_16009_/B (HA_X1)
     2    4.78    0.01    0.04    0.15 ^ next/_16009_/CO (HA_X1)
                                         next/_09157_ (net)
                  0.01    0.00    0.15 ^ next/_16010_/A (HA_X1)
     1    2.36    0.01    0.03    0.19 ^ next/_16010_/CO (HA_X1)
                                         next/_09158_ (net)
                  0.01    0.00    0.19 ^ next/_09711_/B (XOR2_X1)
     1    1.13    0.02    0.04    0.23 ^ next/_09711_/Z (XOR2_X1)
                                         next/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[3] (net)
                  0.02    0.00    0.23 ^ next/_16304_/D (DFFR_X1)
                                  0.23   data arrival time

                  0.00    5.20    5.20   clock sdo_a_tkn_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                         -0.15    5.05   clock uncertainty
                          0.00    5.05   clock reconvergence pessimism
                                  5.05 ^ next/_16304_/CK (DFFR_X1)
                         -0.04    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: prev/_16302_
            (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Endpoint: prev/_16304_
          (rising edge-triggered flip-flop clocked by sdo_b_tkn_clk)
Path Group: sdo_b_tkn_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sdo_b_tkn_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ prev/_16302_/CK (DFFR_X1)
     3    6.81    0.02    0.11    0.11 ^ prev/_16302_/Q (DFFR_X1)
                                         prev/uplink.ch_0__sso.pos_credit_ctr.bapg.ptr_sync.async_p_z_blss.iclk_data_o_0_sv2v_reg (net)
                  0.02    0.00    0.11 ^ prev/_16009_/B (HA_X1)
     2    4.78    0.01    0.04    0.15 ^ prev/_16009_/CO (HA_X1)
                                         prev/_09157_ (net)
                  0.01    0.00    0.15 ^ prev/_16010_/A (HA_X1)
     1    2.36    0.01    0.03    0.19 ^ prev/_16010_/CO (HA_X1)
                                         prev/_09158_ (net)
                  0.01    0.00    0.19 ^ prev/_09711_/B (XOR2_X1)
     1    1.13    0.02    0.04    0.23 ^ prev/_09711_/Z (XOR2_X1)
                                         prev/uplink.ch_0__sso.pos_credit_ctr.bapg.w_ptr_p2[3] (net)
                  0.02    0.00    0.23 ^ prev/_16304_/D (DFFR_X1)
                                  0.23   data arrival time

                  0.00    5.20    5.20   clock sdo_b_tkn_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                         -0.15    5.05   clock uncertainty
                          0.00    5.05   clock reconvergence pessimism
                                  5.05 ^ prev/_16304_/CK (DFFR_X1)
                         -0.04    5.01   library setup time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: p_bsg_tag_en_i (input port clocked by tag_clk)
Endpoint: _09797_ (rising edge-triggered flip-flop clocked by tag_clk)
Path Group: tag_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock tag_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.46    1.46 v input external delay
     1    0.89    0.00    0.00    1.46 v p_bsg_tag_en_i (in)
                                         p_bsg_tag_en_i (net)
                  0.00    0.00    1.46 v _09388_/A2 (AND2_X1)
     1    1.06    0.01    0.03    1.48 v _09388_/ZN (AND2_X1)
                                         _00673_ (net)
                  0.01    0.00    1.48 v _09797_/D (DFF_X1)
                                  1.48   data arrival time

                  0.00    5.20    5.20   clock tag_clk (rise edge)
                          0.00    5.20   clock network delay (ideal)
                          0.00    5.20   clock reconvergence pessimism
                                  5.20 ^ _09797_/CK (DFF_X1)
                         -0.04    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.68   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e+00   1.69e-01   1.88e-02   1.30e+00  24.9%
Combinational          1.75e+00   5.10e-01   2.33e-02   2.28e+00  43.9%
Macro                  1.49e+00   6.59e-04   1.33e-01   1.62e+00  31.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.35e+00   6.79e-01   1.74e-01   5.20e+00 100.0%
                          83.6%      13.1%       3.4%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 4952492 u^2 39% utilization.

Elapsed time: 1:50.92[h:]min:sec. CPU time: user 109.77 sys 1.14 (99%). Peak memory: 4533316KB.
