<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: Intel</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Intel<div class="ingroups"><a class="el" href="group__lib.html">lib</a> &raquo; <a class="el" href="group__libarch.html">libarch</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Intel architecture specific code such as multiprocessor, virtual memory and exception/interrupt handling.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Intel:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__libarch__intel.png" border="0" alt="" usemap="#group____libarch____intel"/>
<map name="group____libarch____intel" id="group____libarch____intel">
<area shape="rect" id="node1" href="group__kernel__intel.html" title="Intel architecture specific kernel code such as context switching and bootup code. " alt="" coords="273,5,320,32"/>
<area shape="rect" id="node3" href="group__libarch__arm.html" title="ARM architecture specific code such as caching, virtual memory and exception/interrupt handling..." alt="" coords="271,73,323,100"/>
<area shape="rect" id="node5" href="group__kernel__arm.html" title="ARM architecture specific kernel code such as context switching and bootup code. " alt="" coords="271,141,323,168"/>
<area shape="rect" id="node4" href="group__libarch.html" title="The architectures library provides code for specific processor architectures. " alt="" coords="5,73,65,100"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespaceArch"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceArch.html">Arch</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelACPI.html">IntelACPI</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Advanced Configuration and Power Interface (ACPI).  <a href="classIntelACPI.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelAPIC.html">IntelAPIC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Advanced Programmable Interrupt Controller (APIC)  <a href="classIntelAPIC.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAoutSymbolTable.html">AoutSymbolTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The symbol table for a.out.  <a href="structAoutSymbolTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structElfSectionHeaderTable.html">ElfSectionHeaderTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The section header table for <a class="el" href="classELF.html" title="Executable and Linkable Format (ELF). ">ELF</a>.  <a href="structElfSectionHeaderTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMultibootInfo.html">MultibootInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Multiboot information.  <a href="structMultibootInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMultibootModule.html">MultibootModule</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module class.  <a href="structMultibootModule.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMultibootMemoryMap.html">MultibootMemoryMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MultiBoot memory map.  <a href="structMultibootMemoryMap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelCache.html">IntelCache</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel cache management implementation.  <a href="classIntelCache.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSS.html">TSS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel's Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="structTSS.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSegment.html">Segment</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a> descriptor used in the GDT.  <a href="structSegment.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSegRegs.html">SegRegs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Segmentation registers.  <a href="structSegRegs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPURegs.html">CPURegs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure represents the pusha/popa format.  <a href="structCPURegs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structIRQRegs0.html">IRQRegs0</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged Interrupt Registers (ring 0)  <a href="structIRQRegs0.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structIRQRegs3.html">IRQRegs3</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unprivileged Interrupt Registers (ring 3)  <a href="structIRQRegs3.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPUState.html">CPUState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains all the CPU registers.  <a href="structCPUState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelCore.html">IntelCore</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel CPU <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a>.  <a href="classIntelCore.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelIO.html">IntelIO</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel I/O functions.  <a href="classIntelIO.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelMap.html">IntelMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines memory map for Intel systems.  <a href="classIntelMap.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelMP.html">IntelMP</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Multi-Processor Specification.  <a href="classIntelMP.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelPageDirectory.html">IntelPageDirectory</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel page directory implementation.  <a href="classIntelPageDirectory.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelPageTable.html">IntelPageTable</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel second level page table implementation.  <a href="classIntelPageTable.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelPaging.html">IntelPaging</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel virtual memory implementation.  <a href="classIntelPaging.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelPIC.html">IntelPIC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel 8259 Programmable Interrupt Controller (PIC).  <a href="classIntelPIC.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIntelPIT.html">IntelPIT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel 8254 Programmable Interrupt <a class="el" href="classTimer.html" title="Represents a configurable timer device. ">Timer</a> (PIT).  <a href="classIntelPIT.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab36ad4b4a42c58aac4ad1f2ba13054e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab36ad4b4a42c58aac4ad1f2ba13054e9">MULTIBOOT_HEADER_MAGIC</a>&#160;&#160;&#160;0x1BADB002</td></tr>
<tr class="memdesc:gab36ad4b4a42c58aac4ad1f2ba13054e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The magic number for the Multiboot header.  <a href="#gab36ad4b4a42c58aac4ad1f2ba13054e9">More...</a><br /></td></tr>
<tr class="separator:gab36ad4b4a42c58aac4ad1f2ba13054e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5447ae8b3b45c8ed17ad61c267250992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga5447ae8b3b45c8ed17ad61c267250992">MULTIBOOT_HEADER_FLAGS</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga5447ae8b3b45c8ed17ad61c267250992"><td class="mdescLeft">&#160;</td><td class="mdescRight">The flags for the Multiboot header.  <a href="#ga5447ae8b3b45c8ed17ad61c267250992">More...</a><br /></td></tr>
<tr class="separator:ga5447ae8b3b45c8ed17ad61c267250992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fcee499770354dea964c3dd91d63e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4fcee499770354dea964c3dd91d63e34">MULTIBOOT_HEADER_SIZE</a>&#160;&#160;&#160;52</td></tr>
<tr class="memdesc:ga4fcee499770354dea964c3dd91d63e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the multiboot header structure.  <a href="#ga4fcee499770354dea964c3dd91d63e34">More...</a><br /></td></tr>
<tr class="separator:ga4fcee499770354dea964c3dd91d63e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd617f4e3daafd6eab95fb6215ccae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaacd617f4e3daafd6eab95fb6215ccae4">MULTIBOOT_BOOTLOADER_MAGIC</a>&#160;&#160;&#160;0x2BADB002</td></tr>
<tr class="memdesc:gaacd617f4e3daafd6eab95fb6215ccae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The magic number passed by a Multiboot-compliant boot loader.  <a href="#gaacd617f4e3daafd6eab95fb6215ccae4">More...</a><br /></td></tr>
<tr class="separator:gaacd617f4e3daafd6eab95fb6215ccae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40cbce85ce7899cd0c75161402e38c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gad40cbce85ce7899cd0c75161402e38c1">IRQ_REG</a>(state)&#160;&#160;&#160;((state)-&gt;vector - 0x20)</td></tr>
<tr class="memdesc:gad40cbce85ce7899cd0c75161402e38c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the IRQ number from <a class="el" href="structCPUState.html" title="Contains all the CPU registers. ">CPUState</a>.  <a href="#gad40cbce85ce7899cd0c75161402e38c1">More...</a><br /></td></tr>
<tr class="separator:gad40cbce85ce7899cd0c75161402e38c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457a67952196f5789ccbbc41f51bee63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga457a67952196f5789ccbbc41f51bee63">cpu_reboot</a>()</td></tr>
<tr class="memdesc:ga457a67952196f5789ccbbc41f51bee63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot the system (by sending the a reset signal on the keyboard I/O port)  <a href="#ga457a67952196f5789ccbbc41f51bee63">More...</a><br /></td></tr>
<tr class="separator:ga457a67952196f5789ccbbc41f51bee63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ef8e3c92758fa816e387be789caa2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga98ef8e3c92758fa816e387be789caa2a">cpu_shutdown</a>()</td></tr>
<tr class="memdesc:ga98ef8e3c92758fa816e387be789caa2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shutdown the machine via ACPI.  <a href="#ga98ef8e3c92758fa816e387be789caa2a">More...</a><br /></td></tr>
<tr class="separator:ga98ef8e3c92758fa816e387be789caa2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga89e1b35bd6cbaf15cc0d33631acac076">idle</a>()&#160;&#160;&#160;asm volatile (&quot;hlt&quot;);</td></tr>
<tr class="memdesc:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Puts the CPU in a lower power consuming state.  <a href="#ga89e1b35bd6cbaf15cc0d33631acac076">More...</a><br /></td></tr>
<tr class="separator:ga89e1b35bd6cbaf15cc0d33631acac076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259cbd03832451d55ec4510adb9a30b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga259cbd03832451d55ec4510adb9a30b7">ltr</a>(sel)</td></tr>
<tr class="memdesc:ga259cbd03832451d55ec4510adb9a30b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loads the Task State Register (LTR) with the given segment.  <a href="#ga259cbd03832451d55ec4510adb9a30b7">More...</a><br /></td></tr>
<tr class="separator:ga259cbd03832451d55ec4510adb9a30b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9e76e7379f66086d8967a394e4df7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaaa9e76e7379f66086d8967a394e4df7d">tlb_flush</a>(addr)&#160;&#160;&#160;asm volatile(&quot;invlpg (%0)&quot; ::&quot;r&quot; (addr) : &quot;memory&quot;)</td></tr>
<tr class="memdesc:gaaa9e76e7379f66086d8967a394e4df7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes the Translation Lookaside Buffers (TLB) for a single page.  <a href="#gaaa9e76e7379f66086d8967a394e4df7d">More...</a><br /></td></tr>
<tr class="separator:gaaa9e76e7379f66086d8967a394e4df7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0062c2a6469dd0b117a2d61529912cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga0062c2a6469dd0b117a2d61529912cc9">tlb_flush_all</a>()</td></tr>
<tr class="memdesc:ga0062c2a6469dd0b117a2d61529912cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes all Translation Lookaside Buffers (TLB).  <a href="#ga0062c2a6469dd0b117a2d61529912cc9">More...</a><br /></td></tr>
<tr class="separator:ga0062c2a6469dd0b117a2d61529912cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d15f274bc9b1e96230f3d3c60fd1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gac5d15f274bc9b1e96230f3d3c60fd1f8">sti</a>()&#160;&#160;&#160;asm volatile (&quot;sti&quot;)</td></tr>
<tr class="memdesc:gac5d15f274bc9b1e96230f3d3c60fd1f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables interrupts.  <a href="#gac5d15f274bc9b1e96230f3d3c60fd1f8">More...</a><br /></td></tr>
<tr class="separator:gac5d15f274bc9b1e96230f3d3c60fd1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c330e94fe121eba993e5a5973c3162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga68c330e94fe121eba993e5a5973c3162">cli</a>()&#160;&#160;&#160;asm volatile (&quot;cli&quot;);</td></tr>
<tr class="memdesc:ga68c330e94fe121eba993e5a5973c3162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables interrupts.  <a href="#ga68c330e94fe121eba993e5a5973c3162">More...</a><br /></td></tr>
<tr class="separator:ga68c330e94fe121eba993e5a5973c3162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0439b28db6fee1e7eb3d1b56d3294a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga6a0439b28db6fee1e7eb3d1b56d3294a">irq_enable</a>()&#160;&#160;&#160;<a class="el" href="group__libarch__intel.html#gac5d15f274bc9b1e96230f3d3c60fd1f8">sti</a>()</td></tr>
<tr class="memdesc:ga6a0439b28db6fee1e7eb3d1b56d3294a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Explicitely enable interrupts.  <a href="#ga6a0439b28db6fee1e7eb3d1b56d3294a">More...</a><br /></td></tr>
<tr class="separator:ga6a0439b28db6fee1e7eb3d1b56d3294a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9ccf0612b51a0f07d76826341e469b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gacd9ccf0612b51a0f07d76826341e469b">irq_disable</a>()</td></tr>
<tr class="memdesc:gacd9ccf0612b51a0f07d76826341e469b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts, and store current interrupt state.  <a href="#gacd9ccf0612b51a0f07d76826341e469b">More...</a><br /></td></tr>
<tr class="separator:gacd9ccf0612b51a0f07d76826341e469b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c651822d60cc1fd8b8991d7cf28945f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga5c651822d60cc1fd8b8991d7cf28945f">irq_restore</a>(saved)</td></tr>
<tr class="memdesc:ga5c651822d60cc1fd8b8991d7cf28945f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore the previous interrupt state.  <a href="#ga5c651822d60cc1fd8b8991d7cf28945f">More...</a><br /></td></tr>
<tr class="separator:ga5c651822d60cc1fd8b8991d7cf28945f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab642e18d06e4a42806869bc76a5a8e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab642e18d06e4a42806869bc76a5a8e47">MPINFOADDR</a>&#160;&#160;&#160;0x10000</td></tr>
<tr class="memdesc:gab642e18d06e4a42806869bc76a5a8e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical memory address for the <a class="el" href="structCoreInfo.html" title="Per-Core information structure. ">CoreInfo</a> structure.  <a href="#gab642e18d06e4a42806869bc76a5a8e47">More...</a><br /></td></tr>
<tr class="separator:gab642e18d06e4a42806869bc76a5a8e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6d401f3cdc4f7fef8502cd0976fc1820"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structAoutSymbolTable.html">AoutSymbolTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga6d401f3cdc4f7fef8502cd0976fc1820">AoutSymbolTable</a></td></tr>
<tr class="memdesc:ga6d401f3cdc4f7fef8502cd0976fc1820"><td class="mdescLeft">&#160;</td><td class="mdescRight">The symbol table for a.out.  <a href="#ga6d401f3cdc4f7fef8502cd0976fc1820">More...</a><br /></td></tr>
<tr class="separator:ga6d401f3cdc4f7fef8502cd0976fc1820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4277d08e9f3cd549129f5dc1a628c10f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structElfSectionHeaderTable.html">ElfSectionHeaderTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4277d08e9f3cd549129f5dc1a628c10f">ElfSectionHeaderTable</a></td></tr>
<tr class="memdesc:ga4277d08e9f3cd549129f5dc1a628c10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The section header table for <a class="el" href="classELF.html" title="Executable and Linkable Format (ELF). ">ELF</a>.  <a href="#ga4277d08e9f3cd549129f5dc1a628c10f">More...</a><br /></td></tr>
<tr class="separator:ga4277d08e9f3cd549129f5dc1a628c10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad416d78cc64ccda4262ec7580d7ff233"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMultibootInfo.html">MultibootInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gad416d78cc64ccda4262ec7580d7ff233">MultibootInfo</a></td></tr>
<tr class="memdesc:gad416d78cc64ccda4262ec7580d7ff233"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Multiboot information.  <a href="#gad416d78cc64ccda4262ec7580d7ff233">More...</a><br /></td></tr>
<tr class="separator:gad416d78cc64ccda4262ec7580d7ff233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39dc5dd50784c05ffb35ebf6b93dcc1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMultibootModule.html">MultibootModule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gad39dc5dd50784c05ffb35ebf6b93dcc1">MultibootModule</a></td></tr>
<tr class="memdesc:gad39dc5dd50784c05ffb35ebf6b93dcc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module class.  <a href="#gad39dc5dd50784c05ffb35ebf6b93dcc1">More...</a><br /></td></tr>
<tr class="separator:gad39dc5dd50784c05ffb35ebf6b93dcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d160bcbe2f9aec6df4ea3bfdbfbf8b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structMultibootMemoryMap.html">MultibootMemoryMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gad2d160bcbe2f9aec6df4ea3bfdbfbf8b">MultibootMemoryMap</a></td></tr>
<tr class="memdesc:gad2d160bcbe2f9aec6df4ea3bfdbfbf8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MultiBoot memory map.  <a href="#gad2d160bcbe2f9aec6df4ea3bfdbfbf8b">More...</a><br /></td></tr>
<tr class="separator:gad2d160bcbe2f9aec6df4ea3bfdbfbf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c5823e3b08ae1cee6b21b9ce9ec1db"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structTSS.html">TSS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gac4c5823e3b08ae1cee6b21b9ce9ec1db">TSS</a></td></tr>
<tr class="memdesc:gac4c5823e3b08ae1cee6b21b9ce9ec1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel's Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#gac4c5823e3b08ae1cee6b21b9ce9ec1db">More...</a><br /></td></tr>
<tr class="separator:gac4c5823e3b08ae1cee6b21b9ce9ec1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2d2b28b06d179ec17996320cfea771"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structSegment.html">Segment</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gadf2d2b28b06d179ec17996320cfea771">Segment</a></td></tr>
<tr class="memdesc:gadf2d2b28b06d179ec17996320cfea771"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a> descriptor used in the GDT.  <a href="#gadf2d2b28b06d179ec17996320cfea771">More...</a><br /></td></tr>
<tr class="separator:gadf2d2b28b06d179ec17996320cfea771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4a5047117ee53c4ee10a7e24ddb2e7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structSegRegs.html">SegRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gabe4a5047117ee53c4ee10a7e24ddb2e7">SegRegs</a></td></tr>
<tr class="memdesc:gabe4a5047117ee53c4ee10a7e24ddb2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Segmentation registers.  <a href="#gabe4a5047117ee53c4ee10a7e24ddb2e7">More...</a><br /></td></tr>
<tr class="separator:gabe4a5047117ee53c4ee10a7e24ddb2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dc0b3c453efffdaa3914a5475e42c5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structCPURegs.html">CPURegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga52dc0b3c453efffdaa3914a5475e42c5">CPURegs</a></td></tr>
<tr class="memdesc:ga52dc0b3c453efffdaa3914a5475e42c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure represents the pusha/popa format.  <a href="#ga52dc0b3c453efffdaa3914a5475e42c5">More...</a><br /></td></tr>
<tr class="separator:ga52dc0b3c453efffdaa3914a5475e42c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd97ea16b396d79c7e2bd20cd47c04c"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structIRQRegs0.html">IRQRegs0</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gacfd97ea16b396d79c7e2bd20cd47c04c">IRQRegs0</a></td></tr>
<tr class="memdesc:gacfd97ea16b396d79c7e2bd20cd47c04c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged Interrupt Registers (ring 0)  <a href="#gacfd97ea16b396d79c7e2bd20cd47c04c">More...</a><br /></td></tr>
<tr class="separator:gacfd97ea16b396d79c7e2bd20cd47c04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90bd5f5863f5328c0666d35ae1d9ab4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structIRQRegs3.html">IRQRegs3</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab90bd5f5863f5328c0666d35ae1d9ab4">IRQRegs3</a></td></tr>
<tr class="memdesc:gab90bd5f5863f5328c0666d35ae1d9ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unprivileged Interrupt Registers (ring 3)  <a href="#gab90bd5f5863f5328c0666d35ae1d9ab4">More...</a><br /></td></tr>
<tr class="separator:gab90bd5f5863f5328c0666d35ae1d9ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa008da74b2f15851922ca94235078a41"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structCPUState.html">CPUState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa008da74b2f15851922ca94235078a41">CPUState</a></td></tr>
<tr class="memdesc:gaa008da74b2f15851922ca94235078a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains all the CPU registers.  <a href="#gaa008da74b2f15851922ca94235078a41">More...</a><br /></td></tr>
<tr class="separator:gaa008da74b2f15851922ca94235078a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4bbb46d485d82ab6400588424e97dad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4bbb46d485d82ab6400588424e97dad6">bootEntry16</a> ()</td></tr>
<tr class="memdesc:ga4bbb46d485d82ab6400588424e97dad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entry point in 16-bit real mode.  <a href="#ga4bbb46d485d82ab6400588424e97dad6">More...</a><br /></td></tr>
<tr class="separator:ga4bbb46d485d82ab6400588424e97dad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbabd46b124b7e1601ab4d51b6bfe3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gacfbabd46b124b7e1601ab4d51b6bfe3b">bootEntry32</a> ()</td></tr>
<tr class="memdesc:gacfbabd46b124b7e1601ab4d51b6bfe3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entry point in 32-bit protected mode.  <a href="#gacfbabd46b124b7e1601ab4d51b6bfe3b">More...</a><br /></td></tr>
<tr class="separator:gacfbabd46b124b7e1601ab4d51b6bfe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdeb2a34e5f93eb8ed184d68709d098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4bdeb2a34e5f93eb8ed184d68709d098">multibootEntry</a> ()</td></tr>
<tr class="memdesc:ga4bdeb2a34e5f93eb8ed184d68709d098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entry point from GRUB multiboot.  <a href="#ga4bdeb2a34e5f93eb8ed184d68709d098">More...</a><br /></td></tr>
<tr class="separator:ga4bdeb2a34e5f93eb8ed184d68709d098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d1abb6a2e73625cdf0e6bb2834b925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaf6d1abb6a2e73625cdf0e6bb2834b925">multibootToCoreInfo</a> (<a class="el" href="structMultibootInfo.html">MultibootInfo</a> *info)</td></tr>
<tr class="memdesc:gaf6d1abb6a2e73625cdf0e6bb2834b925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert multiboot info to a <a class="el" href="structCoreInfo.html" title="Per-Core information structure. ">CoreInfo</a> struct.  <a href="#gaf6d1abb6a2e73625cdf0e6bb2834b925">More...</a><br /></td></tr>
<tr class="separator:gaf6d1abb6a2e73625cdf0e6bb2834b925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a03679a0d2ba19c56c33f29930cd3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gad758b7a5c3f18ed79d2fcd23d9f16357">u64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga45a03679a0d2ba19c56c33f29930cd3d">timestamp</a> ()</td></tr>
<tr class="memdesc:ga45a03679a0d2ba19c56c33f29930cd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the CPU's timestamp counter.  <a href="#ga45a03679a0d2ba19c56c33f29930cd3d">More...</a><br /></td></tr>
<tr class="separator:ga45a03679a0d2ba19c56c33f29930cd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbececf72138926f02ee84424120eaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gafbbececf72138926f02ee84424120eaf">switchCoreState</a> (<a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> *currentStack, <a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> stack)</td></tr>
<tr class="memdesc:gafbbececf72138926f02ee84424120eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a> Stack.  <a href="#gafbbececf72138926f02ee84424120eaf">More...</a><br /></td></tr>
<tr class="separator:gafbbececf72138926f02ee84424120eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0b2316668c05f9f50564ad409caced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga3e0b2316668c05f9f50564ad409caced">loadCoreState</a> ()</td></tr>
<tr class="memdesc:ga3e0b2316668c05f9f50564ad409caced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a> State.  <a href="#ga3e0b2316668c05f9f50564ad409caced">More...</a><br /></td></tr>
<tr class="separator:ga3e0b2316668c05f9f50564ad409caced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf623068e4ad76a36b45e2241c1b2db14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaf623068e4ad76a36b45e2241c1b2db14">interruptHandler</a> ()</td></tr>
<tr class="memdesc:gaf623068e4ad76a36b45e2241c1b2db14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Service Router (ISR) handler.  <a href="#gaf623068e4ad76a36b45e2241c1b2db14">More...</a><br /></td></tr>
<tr class="separator:gaf623068e4ad76a36b45e2241c1b2db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga05efc4253a3f5cac02d4b251fa1fd3a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structMultibootInfo.html">MultibootInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga05efc4253a3f5cac02d4b251fa1fd3a6">multibootInfo</a></td></tr>
<tr class="memdesc:ga05efc4253a3f5cac02d4b251fa1fd3a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill in by the early boot process.  <a href="#ga05efc4253a3f5cac02d4b251fa1fd3a6">More...</a><br /></td></tr>
<tr class="separator:ga05efc4253a3f5cac02d4b251fa1fd3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f5ef12903571239ba4a14b2cc0cd50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSegment.html">Segment</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gad5f5ef12903571239ba4a14b2cc0cd50">gdt</a> []</td></tr>
<tr class="memdesc:gad5f5ef12903571239ba4a14b2cc0cd50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Descriptor Table.  <a href="#gad5f5ef12903571239ba4a14b2cc0cd50">More...</a><br /></td></tr>
<tr class="separator:gad5f5ef12903571239ba4a14b2cc0cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9469a45df9f77fd7d96bd4b9aea9a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structTSS.html">TSS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga9c9469a45df9f77fd7d96bd4b9aea9a3">kernelTss</a></td></tr>
<tr class="memdesc:ga9c9469a45df9f77fd7d96bd4b9aea9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#ga9c9469a45df9f77fd7d96bd4b9aea9a3">More...</a><br /></td></tr>
<tr class="separator:ga9c9469a45df9f77fd7d96bd4b9aea9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f226a202f333e109f3e9e401b7d46d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga6f226a202f333e109f3e9e401b7d46d2">kernelPageDir</a> []</td></tr>
<tr class="memdesc:ga6f226a202f333e109f3e9e401b7d46d2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> page directory.  <a href="#ga6f226a202f333e109f3e9e401b7d46d2">More...</a><br /></td></tr>
<tr class="separator:ga6f226a202f333e109f3e9e401b7d46d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8a2b813e84a0e6a71e8f6d7d4378f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga9d8a2b813e84a0e6a71e8f6d7d4378f9">interruptRun</a> )(<a class="el" href="structCPUState.html">CPUState</a> state)</td></tr>
<tr class="memdesc:ga9d8a2b813e84a0e6a71e8f6d7d4378f9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classProcess.html" title="Represents a process which may run on the host. ">Process</a> an interrupt.  <a href="#ga9d8a2b813e84a0e6a71e8f6d7d4378f9">More...</a><br /></td></tr>
<tr class="separator:ga9d8a2b813e84a0e6a71e8f6d7d4378f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab62ca27d0a6a531f35842a6e3a94b454">CPU_LITTLE_ENDIAN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab62ca27d0a6a531f35842a6e3a94b454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel CPU Constants.  <a href="#gab62ca27d0a6a531f35842a6e3a94b454">More...</a><br /></td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa899fa0a2a7dd414343fb2fada767622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa899fa0a2a7dd414343fb2fada767622">CR0_PE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa899fa0a2a7dd414343fb2fada767622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protected Mode.  <a href="#gaa899fa0a2a7dd414343fb2fada767622">More...</a><br /></td></tr>
<tr class="separator:gaa899fa0a2a7dd414343fb2fada767622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3b70ba40d96e55cae6026acc12cfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4f3b70ba40d96e55cae6026acc12cfed">CR0_PG</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga4f3b70ba40d96e55cae6026acc12cfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Paged Mode.  <a href="#ga4f3b70ba40d96e55cae6026acc12cfed">More...</a><br /></td></tr>
<tr class="separator:ga4f3b70ba40d96e55cae6026acc12cfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc96e6133fb4103b631c2cc1e6cb1115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gacc96e6133fb4103b631c2cc1e6cb1115">CR4_TSD</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gacc96e6133fb4103b631c2cc1e6cb1115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp Counter Disable.  <a href="#gacc96e6133fb4103b631c2cc1e6cb1115">More...</a><br /></td></tr>
<tr class="separator:gacc96e6133fb4103b631c2cc1e6cb1115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc818c9179c6112b2d065bd9d91a420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gacdc818c9179c6112b2d065bd9d91a420">CR4_PSE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gacdc818c9179c6112b2d065bd9d91a420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b69b822e9207a5960bc07fc3d36ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab0b69b822e9207a5960bc07fc3d36ee4">KERNEL_CS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab0b69b822e9207a5960bc07fc3d36ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> Code <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#gab0b69b822e9207a5960bc07fc3d36ee4">More...</a><br /></td></tr>
<tr class="separator:gab0b69b822e9207a5960bc07fc3d36ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a1863382463bb0ebef77eb5e49afed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab5a1863382463bb0ebef77eb5e49afed">KERNEL_CS_SEL</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gab5a1863382463bb0ebef77eb5e49afed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab64d7031c0d5cca5b5cca826c4ce63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga9ab64d7031c0d5cca5b5cca826c4ce63">KERNEL_DS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga9ab64d7031c0d5cca5b5cca826c4ce63"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Data <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#ga9ab64d7031c0d5cca5b5cca826c4ce63">More...</a><br /></td></tr>
<tr class="separator:ga9ab64d7031c0d5cca5b5cca826c4ce63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c8e19552018156c1ff5533a95387d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga020c8e19552018156c1ff5533a95387d">KERNEL_DS_SEL</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga020c8e19552018156c1ff5533a95387d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32134ca8ad3890b9f208cf4ec56477e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga32134ca8ad3890b9f208cf4ec56477e0">USER_CS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga32134ca8ad3890b9f208cf4ec56477e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Code <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#ga32134ca8ad3890b9f208cf4ec56477e0">More...</a><br /></td></tr>
<tr class="separator:ga32134ca8ad3890b9f208cf4ec56477e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3015f5820cfc5027b3a44a114823421b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga3015f5820cfc5027b3a44a114823421b">USER_CS_SEL</a>&#160;&#160;&#160;(0x18 | 3)</td></tr>
<tr class="separator:ga3015f5820cfc5027b3a44a114823421b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cfc41c1bddc0fc379ca65503945da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga26cfc41c1bddc0fc379ca65503945da4">USER_DS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga26cfc41c1bddc0fc379ca65503945da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Data <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#ga26cfc41c1bddc0fc379ca65503945da4">More...</a><br /></td></tr>
<tr class="separator:ga26cfc41c1bddc0fc379ca65503945da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf03fa02d7d3142b40ee55d103c2396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga5cf03fa02d7d3142b40ee55d103c2396">USER_DS_SEL</a>&#160;&#160;&#160;(0x20 | 3)</td></tr>
<tr class="separator:ga5cf03fa02d7d3142b40ee55d103c2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe6b36394fbf9d92fd92cbb9842f036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gabfe6b36394fbf9d92fd92cbb9842f036">KERNEL_TSS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gabfe6b36394fbf9d92fd92cbb9842f036"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>.  <a href="#gabfe6b36394fbf9d92fd92cbb9842f036">More...</a><br /></td></tr>
<tr class="separator:gabfe6b36394fbf9d92fd92cbb9842f036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a7f128acabbd20094ebd39e1ce0b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab9a7f128acabbd20094ebd39e1ce0b84">KERNEL_TSS_SEL</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:gab9a7f128acabbd20094ebd39e1ce0b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab0f5ef194d7ed0467560bcdc110588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaaab0f5ef194d7ed0467560bcdc110588">PAGESHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaaab0f5ef194d7ed0467560bcdc110588"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel <a class="el" href="namespaceMemory.html">Memory</a> Constants.  <a href="#gaaab0f5ef194d7ed0467560bcdc110588">More...</a><br /></td></tr>
<tr class="separator:gaaab0f5ef194d7ed0467560bcdc110588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20abcf23b33503624286b7df3cfc40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa20abcf23b33503624286b7df3cfc40f">DIRSHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaa20abcf23b33503624286b7df3cfc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page table bit shift.  <a href="#gaa20abcf23b33503624286b7df3cfc40f">More...</a><br /></td></tr>
<tr class="separator:gaa20abcf23b33503624286b7df3cfc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519adc2af3ba06a8f0548b6690050a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga519adc2af3ba06a8f0548b6690050a89">PAGESIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="memdesc:ga519adc2af3ba06a8f0548b6690050a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel uses 4K pages.  <a href="#ga519adc2af3ba06a8f0548b6690050a89">More...</a><br /></td></tr>
<tr class="separator:ga519adc2af3ba06a8f0548b6690050a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b7107742781daf445721156e5bc4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga43b7107742781daf445721156e5bc4cd">PAGEDIR_MAX</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:ga43b7107742781daf445721156e5bc4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceNumber.html">Number</a> of entries in the page directory.  <a href="#ga43b7107742781daf445721156e5bc4cd">More...</a><br /></td></tr>
<tr class="separator:ga43b7107742781daf445721156e5bc4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5027b63698da6ff98cbac8890809f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaec5027b63698da6ff98cbac8890809f8">PAGETAB_MAX</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:gaec5027b63698da6ff98cbac8890809f8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceNumber.html">Number</a> of entries in a page table.  <a href="#gaec5027b63698da6ff98cbac8890809f8">More...</a><br /></td></tr>
<tr class="separator:gaec5027b63698da6ff98cbac8890809f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga7ea47f1d83b44f13a2c9aa7077c400cb">PAGEMASK</a>&#160;&#160;&#160;0xfffff000</td></tr>
<tr class="memdesc:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask to find the page.  <a href="#ga7ea47f1d83b44f13a2c9aa7077c400cb">More...</a><br /></td></tr>
<tr class="separator:ga7ea47f1d83b44f13a2c9aa7077c400cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa68e1ec59299a89e60a7ff35c8f53371">MEMALIGN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceMemory.html">Memory</a> address alignment.  <a href="#gaa68e1ec59299a89e60a7ff35c8f53371">More...</a><br /></td></tr>
<tr class="separator:gaa68e1ec59299a89e60a7ff35c8f53371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba33c00bef628f1a1933d680aca6683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gabba33c00bef628f1a1933d680aca6683">INTEL_DIVZERO</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabba33c00bef628f1a1933d680aca6683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel CPU Exceptions  <a href="#gabba33c00bef628f1a1933d680aca6683">More...</a><br /></td></tr>
<tr class="separator:gabba33c00bef628f1a1933d680aca6683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c3b3e52e0d53826ed1228c5bc58ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga61c3b3e52e0d53826ed1228c5bc58ae5">INTEL_DEBUGEX</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga61c3b3e52e0d53826ed1228c5bc58ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddad0475efd92e24ae33d02d32b54ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga9ddad0475efd92e24ae33d02d32b54ad">INTEL_NMI</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9ddad0475efd92e24ae33d02d32b54ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35703f7f5e1b18e8e6ed06abb4b24cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa35703f7f5e1b18e8e6ed06abb4b24cc">INTEL_BREAKP</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa35703f7f5e1b18e8e6ed06abb4b24cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd728766d70cd6696344ecfd07e4f1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gafd728766d70cd6696344ecfd07e4f1db">INTEL_OVERFLOW</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gafd728766d70cd6696344ecfd07e4f1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ce11f95570225d70813712c42fc6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gae4ce11f95570225d70813712c42fc6fe">INTEL_BOUNDS</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae4ce11f95570225d70813712c42fc6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606492d9afb4b587fac5538bd2817244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga606492d9afb4b587fac5538bd2817244">INTEL_OPCODE</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga606492d9afb4b587fac5538bd2817244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1421e2fa42bf438c98fbc77e9b1dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaed1421e2fa42bf438c98fbc77e9b1dd7">INTEL_DEVERR</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaed1421e2fa42bf438c98fbc77e9b1dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280f489bd491693d810a9e54ba3984e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga280f489bd491693d810a9e54ba3984e9">INTEL_DOUBLEF</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga280f489bd491693d810a9e54ba3984e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a1448fdecadb65270627e7c6fb97a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga30a1448fdecadb65270627e7c6fb97a9">INTEL_COSEG</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga30a1448fdecadb65270627e7c6fb97a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59274b4e1878c6f05dc99b22e33c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaf59274b4e1878c6f05dc99b22e33c8cd">INTEL_TSSERR</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf59274b4e1878c6f05dc99b22e33c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa694b2ff2b782e8f562de148e4064226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaa694b2ff2b782e8f562de148e4064226">INTEL_SEGERR</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaa694b2ff2b782e8f562de148e4064226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2735a0761d095bea4e6a83ff9794f4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga2735a0761d095bea4e6a83ff9794f4fc">INTEL_STACKERR</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2735a0761d095bea4e6a83ff9794f4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18547ddbc6882e37ea60933a72d9a862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga18547ddbc6882e37ea60933a72d9a862">INTEL_GENERR</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga18547ddbc6882e37ea60933a72d9a862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c796e987e498b00f04943a96d0cadf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga2c796e987e498b00f04943a96d0cadf9">INTEL_PAGEFAULT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2c796e987e498b00f04943a96d0cadf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1148eb4d5cc4a1ab6ff4324e69aa82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gabc1148eb4d5cc4a1ab6ff4324e69aa82">INTEL_FLOATERR</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabc1148eb4d5cc4a1ab6ff4324e69aa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656c2ed399baeb7970824fa8425dfac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga656c2ed399baeb7970824fa8425dfac5">INTEL_ALIGNERR</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga656c2ed399baeb7970824fa8425dfac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab362fdc02038352335e07db14bc52611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gab362fdc02038352335e07db14bc52611">INTEL_MACHCHK</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab362fdc02038352335e07db14bc52611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ae13b7ef0e65a46d90ab7057e2ffb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga13ae13b7ef0e65a46d90ab7057e2ffb1">INTEL_SIMD</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga13ae13b7ef0e65a46d90ab7057e2ffb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4b0a4dbb384ff188277b70018b75b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#gaac4b0a4dbb384ff188277b70018b75b6">INTEL_VIRTERR</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaac4b0a4dbb384ff188277b70018b75b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a77e05910c193e7156397c22a15c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga84a77e05910c193e7156397c22a15c32">INTEL_EFLAGS_DEFAULT</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga84a77e05910c193e7156397c22a15c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel EFLAGS Register  <a href="#ga84a77e05910c193e7156397c22a15c32">More...</a><br /></td></tr>
<tr class="separator:ga84a77e05910c193e7156397c22a15c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e677be23a30e40e2d59519cd834f687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__libarch__intel.html#ga4e677be23a30e40e2d59519cd834f687">INTEL_EFLAGS_IRQ</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga4e677be23a30e40e2d59519cd834f687"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Intel architecture specific code such as multiprocessor, virtual memory and exception/interrupt handling. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga68c330e94fe121eba993e5a5973c3162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c330e94fe121eba993e5a5973c3162">&#9670;&nbsp;</a></span>cli</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cli</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;cli&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables interrupts. </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00120">120</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="gab62ca27d0a6a531f35842a6e3a94b454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab62ca27d0a6a531f35842a6e3a94b454">&#9670;&nbsp;</a></span>CPU_LITTLE_ENDIAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_LITTLE_ENDIAN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel CPU Constants. </p>
<p>Intel is little endian. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00038">38</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga457a67952196f5789ccbbc41f51bee63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457a67952196f5789ccbbc41f51bee63">&#9670;&nbsp;</a></span>cpu_reboot</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_reboot</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    IntelIO io; \</div><div class="line">    io.outb(0x64, 0xfe); \</div><div class="line">})</div></div><!-- fragment -->
<p>Reboot the system (by sending the a reset signal on the keyboard I/O port) </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00060">60</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="ga98ef8e3c92758fa816e387be789caa2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ef8e3c92758fa816e387be789caa2a">&#9670;&nbsp;</a></span>cpu_shutdown</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define cpu_shutdown</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    IntelIO io; \</div><div class="line">    io.outw(0xB004, 0x0 | 0x2000); \</div><div class="line">})</div></div><!-- fragment -->
<p>Shutdown the machine via ACPI. </p>
<dl class="section note"><dt>Note</dt><dd>We do not have ACPI yet. Shutdown now has a bit naive implementation. </dd></dl>
<dl class="section see"><dt>See also</dt><dd><a href="http://forum.osdev.org/viewtopic.php?t=16990">http://forum.osdev.org/viewtopic.php?t=16990</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00072">72</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="gaa899fa0a2a7dd414343fb2fada767622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa899fa0a2a7dd414343fb2fada767622">&#9670;&nbsp;</a></span>CR0_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR0_PE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Protected Mode. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00041">41</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga4f3b70ba40d96e55cae6026acc12cfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3b70ba40d96e55cae6026acc12cfed">&#9670;&nbsp;</a></span>CR0_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR0_PG&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Paged Mode. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00044">44</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gacdc818c9179c6112b2d065bd9d91a420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc818c9179c6112b2d065bd9d91a420">&#9670;&nbsp;</a></span>CR4_PSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR4_PSE&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00048">48</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gacc96e6133fb4103b631c2cc1e6cb1115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc96e6133fb4103b631c2cc1e6cb1115">&#9670;&nbsp;</a></span>CR4_TSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR4_TSD&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timestamp Counter Disable. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00047">47</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gaa20abcf23b33503624286b7df3cfc40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20abcf23b33503624286b7df3cfc40f">&#9670;&nbsp;</a></span>DIRSHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIRSHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Page table bit shift. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00083">83</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga89e1b35bd6cbaf15cc0d33631acac076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e1b35bd6cbaf15cc0d33631acac076">&#9670;&nbsp;</a></span>idle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define idle</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;hlt&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Puts the CPU in a lower power consuming state. </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00081">81</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="ga656c2ed399baeb7970824fa8425dfac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656c2ed399baeb7970824fa8425dfac5">&#9670;&nbsp;</a></span>INTEL_ALIGNERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_ALIGNERR&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00174">174</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gae4ce11f95570225d70813712c42fc6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ce11f95570225d70813712c42fc6fe">&#9670;&nbsp;</a></span>INTEL_BOUNDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_BOUNDS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00163">163</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gaa35703f7f5e1b18e8e6ed06abb4b24cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35703f7f5e1b18e8e6ed06abb4b24cc">&#9670;&nbsp;</a></span>INTEL_BREAKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_BREAKP&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00161">161</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga30a1448fdecadb65270627e7c6fb97a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a1448fdecadb65270627e7c6fb97a9">&#9670;&nbsp;</a></span>INTEL_COSEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_COSEG&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00167">167</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga61c3b3e52e0d53826ed1228c5bc58ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c3b3e52e0d53826ed1228c5bc58ae5">&#9670;&nbsp;</a></span>INTEL_DEBUGEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_DEBUGEX&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00159">159</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gaed1421e2fa42bf438c98fbc77e9b1dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1421e2fa42bf438c98fbc77e9b1dd7">&#9670;&nbsp;</a></span>INTEL_DEVERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_DEVERR&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00165">165</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gabba33c00bef628f1a1933d680aca6683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabba33c00bef628f1a1933d680aca6683">&#9670;&nbsp;</a></span>INTEL_DIVZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_DIVZERO&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel CPU Exceptions </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00158">158</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga280f489bd491693d810a9e54ba3984e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280f489bd491693d810a9e54ba3984e9">&#9670;&nbsp;</a></span>INTEL_DOUBLEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_DOUBLEF&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00166">166</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga84a77e05910c193e7156397c22a15c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a77e05910c193e7156397c22a15c32">&#9670;&nbsp;</a></span>INTEL_EFLAGS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_EFLAGS_DEFAULT&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel EFLAGS Register </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00188">188</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<a id="ga4e677be23a30e40e2d59519cd834f687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e677be23a30e40e2d59519cd834f687">&#9670;&nbsp;</a></span>INTEL_EFLAGS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_EFLAGS_IRQ&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00189">189</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<a id="gabc1148eb4d5cc4a1ab6ff4324e69aa82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc1148eb4d5cc4a1ab6ff4324e69aa82">&#9670;&nbsp;</a></span>INTEL_FLOATERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_FLOATERR&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00173">173</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga18547ddbc6882e37ea60933a72d9a862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18547ddbc6882e37ea60933a72d9a862">&#9670;&nbsp;</a></span>INTEL_GENERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_GENERR&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00171">171</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gab362fdc02038352335e07db14bc52611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab362fdc02038352335e07db14bc52611">&#9670;&nbsp;</a></span>INTEL_MACHCHK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_MACHCHK&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00175">175</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga9ddad0475efd92e24ae33d02d32b54ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ddad0475efd92e24ae33d02d32b54ad">&#9670;&nbsp;</a></span>INTEL_NMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_NMI&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00160">160</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga606492d9afb4b587fac5538bd2817244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606492d9afb4b587fac5538bd2817244">&#9670;&nbsp;</a></span>INTEL_OPCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_OPCODE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00164">164</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gafd728766d70cd6696344ecfd07e4f1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd728766d70cd6696344ecfd07e4f1db">&#9670;&nbsp;</a></span>INTEL_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_OVERFLOW&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00162">162</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga2c796e987e498b00f04943a96d0cadf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c796e987e498b00f04943a96d0cadf9">&#9670;&nbsp;</a></span>INTEL_PAGEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_PAGEFAULT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00172">172</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gaa694b2ff2b782e8f562de148e4064226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa694b2ff2b782e8f562de148e4064226">&#9670;&nbsp;</a></span>INTEL_SEGERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_SEGERR&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00169">169</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga13ae13b7ef0e65a46d90ab7057e2ffb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ae13b7ef0e65a46d90ab7057e2ffb1">&#9670;&nbsp;</a></span>INTEL_SIMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_SIMD&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00176">176</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="ga2735a0761d095bea4e6a83ff9794f4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2735a0761d095bea4e6a83ff9794f4fc">&#9670;&nbsp;</a></span>INTEL_STACKERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_STACKERR&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00170">170</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gaf59274b4e1878c6f05dc99b22e33c8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59274b4e1878c6f05dc99b22e33c8cd">&#9670;&nbsp;</a></span>INTEL_TSSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_TSSERR&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00168">168</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gaac4b0a4dbb384ff188277b70018b75b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4b0a4dbb384ff188277b70018b75b6">&#9670;&nbsp;</a></span>INTEL_VIRTERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_VIRTERR&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00177">177</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelCore_8cpp_source.html#l00026">IntelCore::logException()</a>.</p>

</div>
</div>
<a id="gacd9ccf0612b51a0f07d76826341e469b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9ccf0612b51a0f07d76826341e469b">&#9670;&nbsp;</a></span>irq_disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define irq_disable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({                                              \</div><div class="line">    ulong ret;                                  \</div><div class="line">                                                \</div><div class="line">    asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;pushfl\n&quot;</span>                    \</div><div class="line">                  <span class="stringliteral">&quot;popl %0&quot;</span> : <span class="stringliteral">&quot;=g&quot;</span> (ret) :);    \</div><div class="line">    cli();                                      \</div><div class="line">    ret;                                        \</div><div class="line">})</div></div><!-- fragment -->
<p>Disable interrupts, and store current interrupt state. </p>
<dl class="section warning"><dt>Warning</dt><dd>This is dangerous: no guarantee of the current stack state. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00134">134</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="ga6a0439b28db6fee1e7eb3d1b56d3294a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0439b28db6fee1e7eb3d1b56d3294a">&#9670;&nbsp;</a></span>irq_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define irq_enable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__libarch__intel.html#gac5d15f274bc9b1e96230f3d3c60fd1f8">sti</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Explicitely enable interrupts. </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00126">126</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PrivExec_8cpp_source.html#l00021">PrivExecHandler()</a>.</p>

</div>
</div>
<a id="gad40cbce85ce7899cd0c75161402e38c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40cbce85ce7899cd0c75161402e38c1">&#9670;&nbsp;</a></span>IRQ_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">state</td><td>)</td>
          <td>&#160;&#160;&#160;((state)-&gt;vector - 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the IRQ number from <a class="el" href="structCPUState.html" title="Contains all the CPU registers. ">CPUState</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>IRQ number. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00042">42</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="ga5c651822d60cc1fd8b8991d7cf28945f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c651822d60cc1fd8b8991d7cf28945f">&#9670;&nbsp;</a></span>irq_restore</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define irq_restore</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">saved</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;push %0\n&quot;</span>                   \</div><div class="line">                  <span class="stringliteral">&quot;popfl\n&quot;</span> :: <span class="stringliteral">&quot;g&quot;</span> (saved))</div></div><!-- fragment -->
<p>Restore the previous interrupt state. </p>
<dl class="section warning"><dt>Warning</dt><dd>This is dangerous: no guarantee of the current stack state. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00149">149</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="gab0b69b822e9207a5960bc07fc3d36ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0b69b822e9207a5960bc07fc3d36ee4">&#9670;&nbsp;</a></span>KERNEL_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_CS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> Code <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00051">51</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gab5a1863382463bb0ebef77eb5e49afed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5a1863382463bb0ebef77eb5e49afed">&#9670;&nbsp;</a></span>KERNEL_CS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_CS_SEL&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00052">52</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<a id="ga9ab64d7031c0d5cca5b5cca826c4ce63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ab64d7031c0d5cca5b5cca826c4ce63">&#9670;&nbsp;</a></span>KERNEL_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_DS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Data <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00055">55</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga020c8e19552018156c1ff5533a95387d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020c8e19552018156c1ff5533a95387d">&#9670;&nbsp;</a></span>KERNEL_DS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_DS_SEL&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00056">56</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>, and <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="gabfe6b36394fbf9d92fd92cbb9842f036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe6b36394fbf9d92fd92cbb9842f036">&#9670;&nbsp;</a></span>KERNEL_TSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_TSS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00067">67</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="gab9a7f128acabbd20094ebd39e1ce0b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a7f128acabbd20094ebd39e1ce0b84">&#9670;&nbsp;</a></span>KERNEL_TSS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KERNEL_TSS_SEL&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00068">68</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="ga259cbd03832451d55ec4510adb9a30b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259cbd03832451d55ec4510adb9a30b7">&#9670;&nbsp;</a></span>ltr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ltr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">sel</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({ \</div><div class="line">    u16 tr = sel; \</div><div class="line">    asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot;ltr %0\n&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span>(tr)); \</div><div class="line">})</div></div><!-- fragment -->
<p>Loads the Task State Register (LTR) with the given segment. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">sel</td><td><a class="el" href="structTSS.html" title="Intel&#39;s Task State Segment. ">TSS</a> segment selector. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00089">89</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="gaa68e1ec59299a89e60a7ff35c8f53371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa68e1ec59299a89e60a7ff35c8f53371">&#9670;&nbsp;</a></span>MEMALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMALIGN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceMemory.html">Memory</a> address alignment. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00098">98</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gab642e18d06e4a42806869bc76a5a8e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab642e18d06e4a42806869bc76a5a8e47">&#9670;&nbsp;</a></span>MPINFOADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPINFOADDR&#160;&#160;&#160;0x10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical memory address for the <a class="el" href="structCoreInfo.html" title="Per-Core information structure. ">CoreInfo</a> structure. </p>

<p class="definition">Definition at line <a class="el" href="IntelMP_8h_source.html#l00033">33</a> of file <a class="el" href="IntelMP_8h_source.html">IntelMP.h</a>.</p>

</div>
</div>
<a id="gaacd617f4e3daafd6eab95fb6215ccae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd617f4e3daafd6eab95fb6215ccae4">&#9670;&nbsp;</a></span>MULTIBOOT_BOOTLOADER_MAGIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MULTIBOOT_BOOTLOADER_MAGIC&#160;&#160;&#160;0x2BADB002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The magic number passed by a Multiboot-compliant boot loader. </p>

<p class="definition">Definition at line <a class="el" href="IntelBoot_8h_source.html#l00042">42</a> of file <a class="el" href="IntelBoot_8h_source.html">IntelBoot.h</a>.</p>

</div>
</div>
<a id="ga5447ae8b3b45c8ed17ad61c267250992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5447ae8b3b45c8ed17ad61c267250992">&#9670;&nbsp;</a></span>MULTIBOOT_HEADER_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MULTIBOOT_HEADER_FLAGS&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The flags for the Multiboot header. </p>

<p class="definition">Definition at line <a class="el" href="IntelBoot_8h_source.html#l00036">36</a> of file <a class="el" href="IntelBoot_8h_source.html">IntelBoot.h</a>.</p>

</div>
</div>
<a id="gab36ad4b4a42c58aac4ad1f2ba13054e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36ad4b4a42c58aac4ad1f2ba13054e9">&#9670;&nbsp;</a></span>MULTIBOOT_HEADER_MAGIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MULTIBOOT_HEADER_MAGIC&#160;&#160;&#160;0x1BADB002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The magic number for the Multiboot header. </p>

<p class="definition">Definition at line <a class="el" href="IntelBoot_8h_source.html#l00033">33</a> of file <a class="el" href="IntelBoot_8h_source.html">IntelBoot.h</a>.</p>

</div>
</div>
<a id="ga4fcee499770354dea964c3dd91d63e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fcee499770354dea964c3dd91d63e34">&#9670;&nbsp;</a></span>MULTIBOOT_HEADER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MULTIBOOT_HEADER_SIZE&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the multiboot header structure. </p>

<p class="definition">Definition at line <a class="el" href="IntelBoot_8h_source.html#l00039">39</a> of file <a class="el" href="IntelBoot_8h_source.html">IntelBoot.h</a>.</p>

</div>
</div>
<a id="ga43b7107742781daf445721156e5bc4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b7107742781daf445721156e5bc4cd">&#9670;&nbsp;</a></span>PAGEDIR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEDIR_MAX&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceNumber.html">Number</a> of entries in the page directory. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00089">89</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga7ea47f1d83b44f13a2c9aa7077c400cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea47f1d83b44f13a2c9aa7077c400cb">&#9670;&nbsp;</a></span>PAGEMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGEMASK&#160;&#160;&#160;0xfffff000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask to find the page. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00095">95</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gaaab0f5ef194d7ed0467560bcdc110588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab0f5ef194d7ed0467560bcdc110588">&#9670;&nbsp;</a></span>PAGESHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGESHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel <a class="el" href="namespaceMemory.html">Memory</a> Constants. </p>
<p>Page entry bit shift. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00080">80</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga519adc2af3ba06a8f0548b6690050a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519adc2af3ba06a8f0548b6690050a89">&#9670;&nbsp;</a></span>PAGESIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGESIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel uses 4K pages. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00086">86</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gaec5027b63698da6ff98cbac8890809f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec5027b63698da6ff98cbac8890809f8">&#9670;&nbsp;</a></span>PAGETAB_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGETAB_MAX&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespaceNumber.html">Number</a> of entries in a page table. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00092">92</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="gac5d15f274bc9b1e96230f3d3c60fd1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d15f274bc9b1e96230f3d3c60fd1f8">&#9670;&nbsp;</a></span>sti</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define sti</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile (&quot;sti&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables interrupts. </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00114">114</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="gaaa9e76e7379f66086d8967a394e4df7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa9e76e7379f66086d8967a394e4df7d">&#9670;&nbsp;</a></span>tlb_flush</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define tlb_flush</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr</td><td>)</td>
          <td>&#160;&#160;&#160;asm volatile(&quot;invlpg (%0)&quot; ::&quot;r&quot; (addr) : &quot;memory&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flushes the Translation Lookaside Buffers (TLB) for a single page. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">addr</td><td><a class="el" href="namespaceMemory.html">Memory</a> address to flush. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00100">100</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelPaging_8cpp_source.html#l00085">IntelPaging::map()</a>, and <a class="el" href="IntelPaging_8cpp_source.html#l00096">IntelPaging::unmap()</a>.</p>

</div>
</div>
<a id="ga0062c2a6469dd0b117a2d61529912cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0062c2a6469dd0b117a2d61529912cc9">&#9670;&nbsp;</a></span>tlb_flush_all</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define tlb_flush_all</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mov %cr3, %eax\n&quot;</span> \</div><div class="line">                 <span class="stringliteral">&quot;mov %eax, %cr3\n&quot;</span>)</div></div><!-- fragment -->
<p>Flushes all Translation Lookaside Buffers (TLB). </p>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00106">106</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

</div>
</div>
<a id="ga32134ca8ad3890b9f208cf4ec56477e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32134ca8ad3890b9f208cf4ec56477e0">&#9670;&nbsp;</a></span>USER_CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USER_CS&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User Code <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00059">59</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga3015f5820cfc5027b3a44a114823421b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3015f5820cfc5027b3a44a114823421b">&#9670;&nbsp;</a></span>USER_CS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USER_CS_SEL&#160;&#160;&#160;(0x18 | 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00060">60</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<a id="ga26cfc41c1bddc0fc379ca65503945da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cfc41c1bddc0fc379ca65503945da4">&#9670;&nbsp;</a></span>USER_DS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USER_DS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User Data <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00063">63</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

</div>
</div>
<a id="ga5cf03fa02d7d3142b40ee55d103c2396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf03fa02d7d3142b40ee55d103c2396">&#9670;&nbsp;</a></span>USER_DS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USER_DS_SEL&#160;&#160;&#160;(0x20 | 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="IntelConstant_8h_source.html#l00064">64</a> of file <a class="el" href="IntelConstant_8h_source.html">IntelConstant.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga6d401f3cdc4f7fef8502cd0976fc1820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d401f3cdc4f7fef8502cd0976fc1820">&#9670;&nbsp;</a></span>AoutSymbolTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structAoutSymbolTable.html">AoutSymbolTable</a>
 <a class="el" href="structAoutSymbolTable.html">AoutSymbolTable</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The symbol table for a.out. </p>

</div>
</div>
<a id="ga52dc0b3c453efffdaa3914a5475e42c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52dc0b3c453efffdaa3914a5475e42c5">&#9670;&nbsp;</a></span>CPURegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structCPURegs.html">CPURegs</a>
 <a class="el" href="structCPURegs.html">CPURegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure represents the pusha/popa format. </p>

</div>
</div>
<a id="gaa008da74b2f15851922ca94235078a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa008da74b2f15851922ca94235078a41">&#9670;&nbsp;</a></span>CPUState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structCPUState.html">CPUState</a>
 <a class="el" href="structCPUState.html">CPUState</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Contains all the CPU registers. </p>

</div>
</div>
<a id="ga4277d08e9f3cd549129f5dc1a628c10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4277d08e9f3cd549129f5dc1a628c10f">&#9670;&nbsp;</a></span>ElfSectionHeaderTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structElfSectionHeaderTable.html">ElfSectionHeaderTable</a>
 <a class="el" href="structElfSectionHeaderTable.html">ElfSectionHeaderTable</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The section header table for <a class="el" href="classELF.html" title="Executable and Linkable Format (ELF). ">ELF</a>. </p>

</div>
</div>
<a id="gacfd97ea16b396d79c7e2bd20cd47c04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd97ea16b396d79c7e2bd20cd47c04c">&#9670;&nbsp;</a></span>IRQRegs0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structIRQRegs0.html">IRQRegs0</a>
 <a class="el" href="structIRQRegs0.html">IRQRegs0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Privileged Interrupt Registers (ring 0) </p>
<p>Consumed by a 'iretd'. Does not switch privilege level, i.e. no ESP/SS for ring3 needed. </p>

</div>
</div>
<a id="gab90bd5f5863f5328c0666d35ae1d9ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90bd5f5863f5328c0666d35ae1d9ab4">&#9670;&nbsp;</a></span>IRQRegs3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structIRQRegs3.html">IRQRegs3</a>
 <a class="el" href="structIRQRegs3.html">IRQRegs3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unprivileged Interrupt Registers (ring 3) </p>
<p>Consumed by a 'iretd'. Changes the privilege level to ring 3, by popping ESP/SS for ring3.</p>
<p>Note that the stack pointer and stack segment are needed in the privilege switch 'iretd', because the stack contains the information needed for a atomic privilege level switch. </p>

</div>
</div>
<a id="gad416d78cc64ccda4262ec7580d7ff233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad416d78cc64ccda4262ec7580d7ff233">&#9670;&nbsp;</a></span>MultibootInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMultibootInfo.html">MultibootInfo</a>
 <a class="el" href="structMultibootInfo.html">MultibootInfo</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The Multiboot information. </p>

</div>
</div>
<a id="gad2d160bcbe2f9aec6df4ea3bfdbfbf8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d160bcbe2f9aec6df4ea3bfdbfbf8b">&#9670;&nbsp;</a></span>MultibootMemoryMap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMultibootMemoryMap.html">MultibootMemoryMap</a>
 <a class="el" href="structMultibootMemoryMap.html">MultibootMemoryMap</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MultiBoot memory map. </p>
<dl class="section note"><dt>Note</dt><dd>Be careful that the offset 0 is base_addr_low but no size. </dd></dl>

</div>
</div>
<a id="gad39dc5dd50784c05ffb35ebf6b93dcc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad39dc5dd50784c05ffb35ebf6b93dcc1">&#9670;&nbsp;</a></span>MultibootModule</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structMultibootModule.html">MultibootModule</a>
 <a class="el" href="structMultibootModule.html">MultibootModule</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The module class. </p>

</div>
</div>
<a id="gadf2d2b28b06d179ec17996320cfea771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf2d2b28b06d179ec17996320cfea771">&#9670;&nbsp;</a></span>Segment</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structSegment.html">Segment</a>
 <a class="el" href="structSegment.html">Segment</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a> descriptor used in the GDT. </p>

</div>
</div>
<a id="gabe4a5047117ee53c4ee10a7e24ddb2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4a5047117ee53c4ee10a7e24ddb2e7">&#9670;&nbsp;</a></span>SegRegs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structSegRegs.html">SegRegs</a>
 <a class="el" href="structSegRegs.html">SegRegs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Segmentation registers. </p>

</div>
</div>
<a id="gac4c5823e3b08ae1cee6b21b9ce9ec1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c5823e3b08ae1cee6b21b9ce9ec1db">&#9670;&nbsp;</a></span>TSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structTSS.html">TSS</a>
 <a class="el" href="structTSS.html">TSS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel's Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>
<p>The <a class="el" href="structTSS.html" title="Intel&#39;s Task State Segment. ">TSS</a> is mainly used for hardware context switching, which the current implementation does not use. The only fields used are the esp0 and ss0, which contain the kernel stack address and segment used when processing an interrupt. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4bbb46d485d82ab6400588424e97dad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbb46d485d82ab6400588424e97dad6">&#9670;&nbsp;</a></span>bootEntry16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void bootEntry16 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Entry point in 16-bit real mode. </p>

<p class="reference">Referenced by <a class="el" href="IntelMP_8cpp_source.html#l00084">IntelMP::boot()</a>.</p>

</div>
</div>
<a id="gacfbabd46b124b7e1601ab4d51b6bfe3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfbabd46b124b7e1601ab4d51b6bfe3b">&#9670;&nbsp;</a></span>bootEntry32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void bootEntry32 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Entry point in 32-bit protected mode. </p>

</div>
</div>
<a id="gaf623068e4ad76a36b45e2241c1b2db14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf623068e4ad76a36b45e2241c1b2db14">&#9670;&nbsp;</a></span>interruptHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void interruptHandler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Service Router (ISR) handler. </p>
<p>This function saves and restores the complete user state on the kernel stack (found via the <a class="el" href="structTSS.html" title="Intel&#39;s Task State Segment. ">TSS</a>). After the kernel has finished executing it will restore the user state completely. </p>

</div>
</div>
<a id="ga3e0b2316668c05f9f50564ad409caced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0b2316668c05f9f50564ad409caced">&#9670;&nbsp;</a></span>loadCoreState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void loadCoreState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a> State. </p>
<p>This function is used to restore the full state of the <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a>. It is used by the kernel as a function to initialize the <a class="el" href="classProcess.html" title="Represents a process which may run on the host. ">Process</a> register state when it starts the first time. </p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00030">IntelProcess::initialize()</a>.</p>

</div>
</div>
<a id="ga4bdeb2a34e5f93eb8ed184d68709d098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bdeb2a34e5f93eb8ed184d68709d098">&#9670;&nbsp;</a></span>multibootEntry()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void multibootEntry </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Entry point from GRUB multiboot. </p>
<p>The Bootstrap Processor (BSP) starts from GRUB. This routine transforms the GRUB multiboot info to a <a class="el" href="structCoreInfo.html" title="Per-Core information structure. ">CoreInfo</a> and then continues with bootEntry32.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__libarch__intel.html#gacfbabd46b124b7e1601ab4d51b6bfe3b" title="Entry point in 32-bit protected mode. ">bootEntry32</a> </dd></dl>

</div>
</div>
<a id="gaf6d1abb6a2e73625cdf0e6bb2834b925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6d1abb6a2e73625cdf0e6bb2834b925">&#9670;&nbsp;</a></span>multibootToCoreInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void multibootToCoreInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structMultibootInfo.html">MultibootInfo</a> *&#160;</td>
          <td class="paramname"><em>info</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert multiboot info to a <a class="el" href="structCoreInfo.html" title="Per-Core information structure. ">CoreInfo</a> struct. </p>

<p class="definition">Definition at line <a class="el" href="IntelBoot_8cpp_source.html#l00023">23</a> of file <a class="el" href="IntelBoot_8cpp_source.html">IntelBoot.cpp</a>.</p>

<p class="reference">References <a class="el" href="CoreInfo_8h_source.html#l00081">CoreInfo::bootImageAddress</a>, <a class="el" href="CoreInfo_8h_source.html#l00084">CoreInfo::bootImageSize</a>, <a class="el" href="IntelBoot_8h_source.html#l00099">MultibootInfo::cmdline</a>, <a class="el" href="MemoryBlock_8cpp_source.html#l00032">MemoryBlock::copy()</a>, <a class="el" href="CoreInfo_8h_source.html#l00066">CoreInfo::coreId</a>, <a class="el" href="CoreInfo_8cpp_source.html#l00020">coreInfo</a>, <a class="el" href="CoreInfo_8h_source.html#l00075">CoreInfo::kernel</a>, <a class="el" href="CoreInfo_8h_source.html#l00029">KERNEL_PATHLEN</a>, <a class="el" href="CoreInfo_8h_source.html#l00078">CoreInfo::kernelCommand</a>, <a class="el" href="Macros_8h_source.html#l00057">MegaByte</a>, <a class="el" href="CoreInfo_8h_source.html#l00069">CoreInfo::memory</a>, <a class="el" href="IntelBoot_8h_source.html#l00097">MultibootInfo::memUpper</a>, <a class="el" href="IntelBoot_8h_source.html#l00119">MultibootModule::modEnd</a>, <a class="el" href="IntelBoot_8h_source.html#l00101">MultibootInfo::modsAddress</a>, <a class="el" href="IntelBoot_8h_source.html#l00100">MultibootInfo::modsCount</a>, <a class="el" href="IntelBoot_8h_source.html#l00118">MultibootModule::modStart</a>, <a class="el" href="Memory_8h_source.html#l00057">Memory::Range::phys</a>, <a class="el" href="MemoryBlock_8cpp_source.html#l00021">MemoryBlock::set()</a>, <a class="el" href="Memory_8h_source.html#l00058">Memory::Range::size</a>, and <a class="el" href="IntelBoot_8h_source.html#l00120">MultibootModule::string</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__libarch__intel_gaf6d1abb6a2e73625cdf0e6bb2834b925_cgraph.png" border="0" usemap="#group__libarch__intel_gaf6d1abb6a2e73625cdf0e6bb2834b925_cgraph" alt=""/></div>
<map name="group__libarch__intel_gaf6d1abb6a2e73625cdf0e6bb2834b925_cgraph" id="group__libarch__intel_gaf6d1abb6a2e73625cdf0e6bb2834b925_cgraph">
<area shape="rect" id="node2" href="classMemoryBlock.html#a7ba5b909f6a995a9e28d1e1894cacc4d" title="Copy memory from one place to another. " alt="" coords="193,5,332,32"/>
<area shape="rect" id="node3" href="classMemoryBlock.html#a63ed3a49d4476f324652d874718e6760" title="Fill memory with a constant byte. " alt="" coords="199,56,327,83"/>
</map>
</div>

</div>
</div>
<a id="gafbbececf72138926f02ee84424120eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbbececf72138926f02ee84424120eaf">&#9670;&nbsp;</a></span>switchCoreState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void switchCoreState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> *&#160;</td>
          <td class="paramname"><em>currentStack</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a>&#160;</td>
          <td class="paramname"><em>stack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a> Stack. </p>
<p>This function only needs to save the current <a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> state, and restore the new <a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> state. It will be used by the kernel to preserve its call stack and registers when it wants to switch to a different <a class="el" href="classProcess.html" title="Represents a process which may run on the host. ">Process</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">currentStack</td><td>Address to a pointer to save the current <a class="el" href="classCore.html" title="Generic Core implementation. ">Core</a> state, or ZERO to skip. </td></tr>
    <tr><td class="paramname">stack</td><td>Address of the stack to set. </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00108">IntelProcess::execute()</a>.</p>

</div>
</div>
<a id="ga45a03679a0d2ba19c56c33f29930cd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a03679a0d2ba19c56c33f29930cd3d">&#9670;&nbsp;</a></span>timestamp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gad758b7a5c3f18ed79d2fcd23d9f16357">u64</a> timestamp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads the CPU's timestamp counter. </p>
<dl class="section return"><dt>Returns</dt><dd>64-bit integer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="IntelCore_8h_source.html#l00050">50</a> of file <a class="el" href="IntelCore_8h_source.html">IntelCore.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="BenchMark_8cpp_source.html#l00036">BenchMark::exec()</a>, and <a class="el" href="TestData_8h_source.html#l00066">TestData&lt; T &gt;::seed()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gad5f5ef12903571239ba4a14b2cc0cd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f5ef12903571239ba4a14b2cc0cd50">&#9670;&nbsp;</a></span>gdt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSegment.html">Segment</a> gdt[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Descriptor Table. </p>

<p class="reference">Referenced by <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="ga9d8a2b813e84a0e6a71e8f6d7d4378f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8a2b813e84a0e6a71e8f6d7d4378f9">&#9670;&nbsp;</a></span>interruptRun</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#gac4cf4b2ab929bd23951a8676eeac086b">C</a> void(* interruptRun) (<a class="el" href="structCPUState.html">CPUState</a> state)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classProcess.html" title="Represents a process which may run on the host. ">Process</a> an interrupt. </p>
<p><a class="el" href="classCallback.html" title="Abstraction for providing a callback function to a object instance. ">Callback</a> function which is called by <a class="el" href="group__libarch__intel.html#gaf623068e4ad76a36b45e2241c1b2db14" title="Interrupt Service Router (ISR) handler. ">interruptHandler()</a> to process an interrupt.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__libarch__intel.html#gaf623068e4ad76a36b45e2241c1b2db14" title="Interrupt Service Router (ISR) handler. ">interruptHandler</a> </dd></dl>

<p class="reference">Referenced by <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="ga6f226a202f333e109f3e9e401b7d46d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f226a202f333e109f3e9e401b7d46d2">&#9670;&nbsp;</a></span>kernelPageDir</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> kernelPageDir[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classKernel.html" title="FreeNOS kernel implementation. ">Kernel</a> page directory. </p>

</div>
</div>
<a id="ga9c9469a45df9f77fd7d96bd4b9aea9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9469a45df9f77fd7d96bd4b9aea9a3">&#9670;&nbsp;</a></span>kernelTss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structTSS.html">TSS</a> kernelTss</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Task State <a class="el" href="structSegment.html" title="Segment descriptor used in the GDT. ">Segment</a>. </p>

<p class="reference">Referenced by <a class="el" href="IntelProcess_8cpp_source.html#l00108">IntelProcess::execute()</a>, and <a class="el" href="IntelKernel_8cpp_source.html#l00037">IntelKernel::IntelKernel()</a>.</p>

</div>
</div>
<a id="ga05efc4253a3f5cac02d4b251fa1fd3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05efc4253a3f5cac02d4b251fa1fd3a6">&#9670;&nbsp;</a></span>multibootInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structMultibootInfo.html">MultibootInfo</a> multibootInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill in by the early boot process. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
