INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437SP2020/lab3/Checkpoint 2/Checkpoint2.srcs/sources_1/imports/lab3/lab3_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_example
WARNING: [VRFC 10-3380] identifier 'pressed' is used before its declaration [U:/Desktop/ECE437SP2020/lab3/Checkpoint 2/Checkpoint2.srcs/sources_1/imports/lab3/lab3_example.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437SP2020/lab3/Checkpoint 2/Checkpoint2.srcs/sim_1/imports/lab3/lab3_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_TestBench
