$date
	Sat Nov 12 02:20:11 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testsignextend_16 $end
$var wire 32 ! extended_imm [31:0] $end
$var reg 1 " clk $end
$var reg 16 # immediate [15:0] $end
$scope module dut $end
$var wire 32 $ extended_imm [31:0] $end
$var wire 16 % immediate [15:0] $end
$upscope $end
$upscope $end
$scope module testsignextend_26 $end
$var wire 32 & extended_imm [31:0] $end
$var reg 1 ' clk $end
$var reg 26 ( immediate [25:0] $end
$scope module dut $end
$var wire 32 ) extended_imm [31:0] $end
$var wire 26 * immediate [25:0] $end
$upscope $end
$upscope $end
$scope module testsignextend_16 $end
$scope module dut $end
$upscope $end
$upscope $end
$scope module testsignextend_26 $end
$scope module dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111111111111 *
b111111111111111111111111100 )
b1111111111111111111111111 (
1'
b111111111111111111111111100 &
b10101010101010 %
b10101010101010 $
b10101010101010 #
1"
b10101010101010 !
$end
#1000
0'
0"
#2000
1'
1"
