// Seed: 2781241846
module module_0 ();
  parameter id_1 = 1;
  logic [-1 : 1] id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output reg id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  always @(posedge -1 or posedge 1) id_4 = -1;
  parameter id_7 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  localparam id_5 = 1;
  reg id_6;
  initial begin : LABEL_0
    id_6 = id_3;
  end
  wire id_7;
  parameter [id_2 : ""] id_8 = 1;
  assign id_6 = -1;
  timeunit 1ps;
  wire id_9;
  wire id_10;
endmodule
