{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726582899475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726582899476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 16:21:39 2024 " "Processing started: Tue Sep 17 16:21:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726582899476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582899476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582899476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726582899617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726582899617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pe_types " "Found design unit 1: pe_types" {  } { { "../pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726582903226 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pe_types-body " "Found design unit 2: pe_types-body" {  } { { "../pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/pe_types.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726582903226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582903226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE_bin-start " "Found design unit 1: PE_bin-start" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726582903245 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE_bin " "Found entity 1: PE_bin" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726582903245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582903245 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \">\" PE_bin.vhdl(152) " "VHDL error at PE_bin.vhdl(152): can't determine definition of operator \"\">\"\" -- found 0 possible definitions" {  } { { "../PE_bin.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab2/PE_bin.vhdl" 152 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1726582903245 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726582903368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 17 16:21:43 2024 " "Processing ended: Tue Sep 17 16:21:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726582903368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726582903368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726582903368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582903368 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726582903999 ""}
