{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706526454401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706526454401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 16:37:34 2024 " "Processing started: Mon Jan 29 16:37:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706526454401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526454401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Astrotinker_main -c Astrotinker_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Astrotinker_main -c Astrotinker_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526454401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706526454530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706526454530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "Verilog_codes/riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(43) " "Verilog HDL information at pwm_generator1.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706526459590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_a motor_A pwm_generator1.v(23) " "Verilog HDL Declaration information at pwm_generator1.v(23): object \"motor_a\" differs only in case from object \"motor_A\" in the same scope" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706526459591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_b motor_B pwm_generator1.v(23) " "Verilog HDL Declaration information at pwm_generator1.v(23): object \"motor_b\" differs only in case from object \"motor_B\" in the same scope" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706526459591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(22) " "Verilog HDL warning at path_1.v(22): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(23) " "Verilog HDL warning at path_1.v(23): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(24) " "Verilog HDL warning at path_1.v(24): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(25) " "Verilog HDL warning at path_1.v(25): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(26) " "Verilog HDL warning at path_1.v(26): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(27) " "Verilog HDL warning at path_1.v(27): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(28) " "Verilog HDL warning at path_1.v(28): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(29) " "Verilog HDL warning at path_1.v(29): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(31) " "Verilog HDL warning at path_1.v(31): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(32) " "Verilog HDL warning at path_1.v(32): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(33) " "Verilog HDL warning at path_1.v(33): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(34) " "Verilog HDL warning at path_1.v(34): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(35) " "Verilog HDL warning at path_1.v(35): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(36) " "Verilog HDL warning at path_1.v(36): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(37) " "Verilog HDL warning at path_1.v(37): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(38) " "Verilog HDL warning at path_1.v(38): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(39) " "Verilog HDL warning at path_1.v(39): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(40) " "Verilog HDL warning at path_1.v(40): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(41) " "Verilog HDL warning at path_1.v(41): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(43) " "Verilog HDL warning at path_1.v(43): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(44) " "Verilog HDL warning at path_1.v(44): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(45) " "Verilog HDL warning at path_1.v(45): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(46) " "Verilog HDL warning at path_1.v(46): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(47) " "Verilog HDL warning at path_1.v(47): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(48) " "Verilog HDL warning at path_1.v(48): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(49) " "Verilog HDL warning at path_1.v(49): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(50) " "Verilog HDL warning at path_1.v(50): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(51) " "Verilog HDL warning at path_1.v(51): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "path_1.v(77) " "Verilog HDL warning at path_1.v(77): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/path_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/path_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_mapping " "Found entity 1: path_mapping" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/main_module.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog_codes/main_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/LED_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/LED_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_driver " "Found entity 1: LED_driver" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "Verilog_codes/frequency_scaling.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fault_detection " "Found entity 1: Fault_detection" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Verilog_codes/demux_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Verilog_codes/data_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "Verilog_codes/adc_controller.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/Astrotinker_main.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/Astrotinker_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Astrotinker_main " "Found entity 1: Astrotinker_main" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_driver.v(85) " "Verilog HDL warning at CPU_driver.v(85): extended using \"x\" or \"z\"" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706526459604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_codes/CPU_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog_codes/CPU_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_driver " "Found entity 1: CPU_driver" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock " "Found entity 1: tb_clock" {  } { { "simulation/modelsim/clock_tb.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/simulation/modelsim/clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526459605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Astrotinker_main " "Elaborating entity \"Astrotinker_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706526459657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2b_riscv_cpu t2b_riscv_cpu:b2v_inst0 " "Elaborating entity \"t2b_riscv_cpu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst0" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(36) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459673 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "rvsingle" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|alu:b2v_inst1 " "Elaborating entity \"alu\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|alu:b2v_inst1\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst1" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 32 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 72 to match size of target (32)" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459695 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement warning at alu.v(20): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 20 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706526459696 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement information at alu.v(20): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/alu.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/alu.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706526459696 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2 " "Elaborating entity \"control_unit\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst2" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp control_unit.v(22) " "Verilog HDL or VHDL warning at control_unit.v(22): object \"temp\" assigned a value but never read" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706526459704 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(40) " "Verilog HDL assignment warning at control_unit.v(40): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459704 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(46) " "Verilog HDL assignment warning at control_unit.v(46): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459704 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(57) " "Verilog HDL Case Statement warning at control_unit.v(57): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(72) " "Verilog HDL Case Statement warning at control_unit.v(72): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement warning at control_unit.v(47): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(47) " "Verilog HDL Case Statement information at control_unit.v(47): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(83) " "Verilog HDL assignment warning at control_unit.v(83): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(84) " "Verilog HDL assignment warning at control_unit.v(84): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(95) " "Verilog HDL Case Statement warning at control_unit.v(95): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement warning at control_unit.v(85): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(85) " "Verilog HDL Case Statement information at control_unit.v(85): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706526459705 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(108) " "Verilog HDL assignment warning at control_unit.v(108): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(109) " "Verilog HDL assignment warning at control_unit.v(109): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(112) " "Verilog HDL assignment warning at control_unit.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(118) " "Verilog HDL assignment warning at control_unit.v(118): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(119) " "Verilog HDL assignment warning at control_unit.v(119): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(122) " "Verilog HDL assignment warning at control_unit.v(122): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(128) " "Verilog HDL assignment warning at control_unit.v(128): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(129) " "Verilog HDL assignment warning at control_unit.v(129): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(132) " "Verilog HDL assignment warning at control_unit.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(138) " "Verilog HDL assignment warning at control_unit.v(138): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(139) " "Verilog HDL assignment warning at control_unit.v(139): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(142) " "Verilog HDL assignment warning at control_unit.v(142): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(148) " "Verilog HDL assignment warning at control_unit.v(148): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(149) " "Verilog HDL assignment warning at control_unit.v(149): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(152) " "Verilog HDL assignment warning at control_unit.v(152): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control_unit.v(158) " "Verilog HDL assignment warning at control_unit.v(158): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(159) " "Verilog HDL assignment warning at control_unit.v(159): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(162) " "Verilog HDL assignment warning at control_unit.v(162): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement warning at control_unit.v(105): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(105) " "Verilog HDL Case Statement information at control_unit.v(105): all case item expressions in this case statement are onehot" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706526459706 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(171) " "Verilog HDL assignment warning at control_unit.v(171): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459707 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(179) " "Verilog HDL assignment warning at control_unit.v(179): truncated value with size 2 to match size of target (1)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459707 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(36) " "Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706526459707 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459709 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j_signal control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"j_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459709 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_output control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"final_output\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459709 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459709 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructions control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"instructions\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459709 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en_rf control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"wr_en_rf\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459710 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459710 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_count control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_count\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459710 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write control_unit.v(36) " "Verilog HDL Always Construct warning at control_unit.v(36): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459710 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[0\] control_unit.v(36) " "Inferred latch for \"mem_write\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459712 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[1\] control_unit.v(36) " "Inferred latch for \"mem_write\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459712 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[2\] control_unit.v(36) " "Inferred latch for \"mem_write\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[3\] control_unit.v(36) " "Inferred latch for \"mem_write\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[4\] control_unit.v(36) " "Inferred latch for \"mem_write\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[5\] control_unit.v(36) " "Inferred latch for \"mem_write\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[6\] control_unit.v(36) " "Inferred latch for \"mem_write\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[7\] control_unit.v(36) " "Inferred latch for \"mem_write\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[8\] control_unit.v(36) " "Inferred latch for \"mem_write\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[9\] control_unit.v(36) " "Inferred latch for \"mem_write\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[10\] control_unit.v(36) " "Inferred latch for \"mem_write\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[11\] control_unit.v(36) " "Inferred latch for \"mem_write\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[12\] control_unit.v(36) " "Inferred latch for \"mem_write\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[13\] control_unit.v(36) " "Inferred latch for \"mem_write\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[14\] control_unit.v(36) " "Inferred latch for \"mem_write\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[15\] control_unit.v(36) " "Inferred latch for \"mem_write\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[16\] control_unit.v(36) " "Inferred latch for \"mem_write\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[17\] control_unit.v(36) " "Inferred latch for \"mem_write\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[18\] control_unit.v(36) " "Inferred latch for \"mem_write\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[19\] control_unit.v(36) " "Inferred latch for \"mem_write\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[20\] control_unit.v(36) " "Inferred latch for \"mem_write\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[21\] control_unit.v(36) " "Inferred latch for \"mem_write\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[22\] control_unit.v(36) " "Inferred latch for \"mem_write\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[23\] control_unit.v(36) " "Inferred latch for \"mem_write\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[24\] control_unit.v(36) " "Inferred latch for \"mem_write\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[25\] control_unit.v(36) " "Inferred latch for \"mem_write\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[26\] control_unit.v(36) " "Inferred latch for \"mem_write\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[27\] control_unit.v(36) " "Inferred latch for \"mem_write\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[28\] control_unit.v(36) " "Inferred latch for \"mem_write\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[29\] control_unit.v(36) " "Inferred latch for \"mem_write\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[30\] control_unit.v(36) " "Inferred latch for \"mem_write\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write\[31\] control_unit.v(36) " "Inferred latch for \"mem_write\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[0\] control_unit.v(36) " "Inferred latch for \"mem_count\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_count\[1\] control_unit.v(36) " "Inferred latch for \"mem_count\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] control_unit.v(36) " "Inferred latch for \"addr\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] control_unit.v(36) " "Inferred latch for \"addr\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] control_unit.v(36) " "Inferred latch for \"addr\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459713 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] control_unit.v(36) " "Inferred latch for \"addr\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] control_unit.v(36) " "Inferred latch for \"addr\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] control_unit.v(36) " "Inferred latch for \"addr\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] control_unit.v(36) " "Inferred latch for \"addr\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] control_unit.v(36) " "Inferred latch for \"addr\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] control_unit.v(36) " "Inferred latch for \"addr\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] control_unit.v(36) " "Inferred latch for \"addr\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] control_unit.v(36) " "Inferred latch for \"addr\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] control_unit.v(36) " "Inferred latch for \"addr\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] control_unit.v(36) " "Inferred latch for \"addr\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] control_unit.v(36) " "Inferred latch for \"addr\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] control_unit.v(36) " "Inferred latch for \"addr\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] control_unit.v(36) " "Inferred latch for \"addr\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] control_unit.v(36) " "Inferred latch for \"addr\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] control_unit.v(36) " "Inferred latch for \"addr\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] control_unit.v(36) " "Inferred latch for \"addr\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] control_unit.v(36) " "Inferred latch for \"addr\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] control_unit.v(36) " "Inferred latch for \"addr\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] control_unit.v(36) " "Inferred latch for \"addr\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] control_unit.v(36) " "Inferred latch for \"addr\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] control_unit.v(36) " "Inferred latch for \"addr\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] control_unit.v(36) " "Inferred latch for \"addr\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] control_unit.v(36) " "Inferred latch for \"addr\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] control_unit.v(36) " "Inferred latch for \"addr\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] control_unit.v(36) " "Inferred latch for \"addr\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] control_unit.v(36) " "Inferred latch for \"addr\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] control_unit.v(36) " "Inferred latch for \"addr\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] control_unit.v(36) " "Inferred latch for \"addr\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] control_unit.v(36) " "Inferred latch for \"addr\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_rf control_unit.v(36) " "Inferred latch for \"wr_en_rf\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[0\] control_unit.v(36) " "Inferred latch for \"instructions\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[1\] control_unit.v(36) " "Inferred latch for \"instructions\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[2\] control_unit.v(36) " "Inferred latch for \"instructions\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[3\] control_unit.v(36) " "Inferred latch for \"instructions\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[4\] control_unit.v(36) " "Inferred latch for \"instructions\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[5\] control_unit.v(36) " "Inferred latch for \"instructions\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[6\] control_unit.v(36) " "Inferred latch for \"instructions\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[7\] control_unit.v(36) " "Inferred latch for \"instructions\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[8\] control_unit.v(36) " "Inferred latch for \"instructions\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[9\] control_unit.v(36) " "Inferred latch for \"instructions\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[10\] control_unit.v(36) " "Inferred latch for \"instructions\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[11\] control_unit.v(36) " "Inferred latch for \"instructions\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[12\] control_unit.v(36) " "Inferred latch for \"instructions\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[13\] control_unit.v(36) " "Inferred latch for \"instructions\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[14\] control_unit.v(36) " "Inferred latch for \"instructions\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[15\] control_unit.v(36) " "Inferred latch for \"instructions\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[16\] control_unit.v(36) " "Inferred latch for \"instructions\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[17\] control_unit.v(36) " "Inferred latch for \"instructions\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459714 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[18\] control_unit.v(36) " "Inferred latch for \"instructions\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[19\] control_unit.v(36) " "Inferred latch for \"instructions\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[20\] control_unit.v(36) " "Inferred latch for \"instructions\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[21\] control_unit.v(36) " "Inferred latch for \"instructions\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[22\] control_unit.v(36) " "Inferred latch for \"instructions\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[23\] control_unit.v(36) " "Inferred latch for \"instructions\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[24\] control_unit.v(36) " "Inferred latch for \"instructions\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[25\] control_unit.v(36) " "Inferred latch for \"instructions\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[26\] control_unit.v(36) " "Inferred latch for \"instructions\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[27\] control_unit.v(36) " "Inferred latch for \"instructions\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[28\] control_unit.v(36) " "Inferred latch for \"instructions\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[29\] control_unit.v(36) " "Inferred latch for \"instructions\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[30\] control_unit.v(36) " "Inferred latch for \"instructions\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[31\] control_unit.v(36) " "Inferred latch for \"instructions\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[32\] control_unit.v(36) " "Inferred latch for \"instructions\[32\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[33\] control_unit.v(36) " "Inferred latch for \"instructions\[33\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[34\] control_unit.v(36) " "Inferred latch for \"instructions\[34\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[35\] control_unit.v(36) " "Inferred latch for \"instructions\[35\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructions\[36\] control_unit.v(36) " "Inferred latch for \"instructions\[36\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(36) " "Inferred latch for \"wr_en\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[0\] control_unit.v(36) " "Inferred latch for \"final_output\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[1\] control_unit.v(36) " "Inferred latch for \"final_output\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[2\] control_unit.v(36) " "Inferred latch for \"final_output\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[3\] control_unit.v(36) " "Inferred latch for \"final_output\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[4\] control_unit.v(36) " "Inferred latch for \"final_output\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[5\] control_unit.v(36) " "Inferred latch for \"final_output\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[6\] control_unit.v(36) " "Inferred latch for \"final_output\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[7\] control_unit.v(36) " "Inferred latch for \"final_output\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[8\] control_unit.v(36) " "Inferred latch for \"final_output\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[9\] control_unit.v(36) " "Inferred latch for \"final_output\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[10\] control_unit.v(36) " "Inferred latch for \"final_output\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[11\] control_unit.v(36) " "Inferred latch for \"final_output\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[12\] control_unit.v(36) " "Inferred latch for \"final_output\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[13\] control_unit.v(36) " "Inferred latch for \"final_output\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459715 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[14\] control_unit.v(36) " "Inferred latch for \"final_output\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[15\] control_unit.v(36) " "Inferred latch for \"final_output\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[16\] control_unit.v(36) " "Inferred latch for \"final_output\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[17\] control_unit.v(36) " "Inferred latch for \"final_output\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[18\] control_unit.v(36) " "Inferred latch for \"final_output\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[19\] control_unit.v(36) " "Inferred latch for \"final_output\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[20\] control_unit.v(36) " "Inferred latch for \"final_output\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[21\] control_unit.v(36) " "Inferred latch for \"final_output\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[22\] control_unit.v(36) " "Inferred latch for \"final_output\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[23\] control_unit.v(36) " "Inferred latch for \"final_output\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[24\] control_unit.v(36) " "Inferred latch for \"final_output\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[25\] control_unit.v(36) " "Inferred latch for \"final_output\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[26\] control_unit.v(36) " "Inferred latch for \"final_output\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[27\] control_unit.v(36) " "Inferred latch for \"final_output\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[28\] control_unit.v(36) " "Inferred latch for \"final_output\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[29\] control_unit.v(36) " "Inferred latch for \"final_output\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[30\] control_unit.v(36) " "Inferred latch for \"final_output\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_output\[31\] control_unit.v(36) " "Inferred latch for \"final_output\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_signal control_unit.v(36) " "Inferred latch for \"j_signal\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[0\] control_unit.v(36) " "Inferred latch for \"jump\[0\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[1\] control_unit.v(36) " "Inferred latch for \"jump\[1\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[2\] control_unit.v(36) " "Inferred latch for \"jump\[2\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[3\] control_unit.v(36) " "Inferred latch for \"jump\[3\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[4\] control_unit.v(36) " "Inferred latch for \"jump\[4\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[5\] control_unit.v(36) " "Inferred latch for \"jump\[5\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[6\] control_unit.v(36) " "Inferred latch for \"jump\[6\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459716 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[7\] control_unit.v(36) " "Inferred latch for \"jump\[7\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[8\] control_unit.v(36) " "Inferred latch for \"jump\[8\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[9\] control_unit.v(36) " "Inferred latch for \"jump\[9\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[10\] control_unit.v(36) " "Inferred latch for \"jump\[10\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[11\] control_unit.v(36) " "Inferred latch for \"jump\[11\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[12\] control_unit.v(36) " "Inferred latch for \"jump\[12\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[13\] control_unit.v(36) " "Inferred latch for \"jump\[13\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[14\] control_unit.v(36) " "Inferred latch for \"jump\[14\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[15\] control_unit.v(36) " "Inferred latch for \"jump\[15\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[16\] control_unit.v(36) " "Inferred latch for \"jump\[16\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[17\] control_unit.v(36) " "Inferred latch for \"jump\[17\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[18\] control_unit.v(36) " "Inferred latch for \"jump\[18\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[19\] control_unit.v(36) " "Inferred latch for \"jump\[19\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[20\] control_unit.v(36) " "Inferred latch for \"jump\[20\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[21\] control_unit.v(36) " "Inferred latch for \"jump\[21\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[22\] control_unit.v(36) " "Inferred latch for \"jump\[22\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[23\] control_unit.v(36) " "Inferred latch for \"jump\[23\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[24\] control_unit.v(36) " "Inferred latch for \"jump\[24\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[25\] control_unit.v(36) " "Inferred latch for \"jump\[25\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[26\] control_unit.v(36) " "Inferred latch for \"jump\[26\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[27\] control_unit.v(36) " "Inferred latch for \"jump\[27\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[28\] control_unit.v(36) " "Inferred latch for \"jump\[28\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[29\] control_unit.v(36) " "Inferred latch for \"jump\[29\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[30\] control_unit.v(36) " "Inferred latch for \"jump\[30\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[31\] control_unit.v(36) " "Inferred latch for \"jump\[31\]\" at control_unit.v(36)" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459717 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3 " "Elaborating entity \"decoder\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst3" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(29) " "Verilog HDL assignment warning at decoder.v(29): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459733 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(30) " "Verilog HDL assignment warning at decoder.v(30): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459733 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decoder.v(32) " "Verilog HDL assignment warning at decoder.v(32): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459733 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder.v(33) " "Verilog HDL assignment warning at decoder.v(33): truncated value with size 32 to match size of target (7)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459733 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decoder.v(42) " "Verilog HDL assignment warning at decoder.v(42): truncated value with size 33 to match size of target (32)" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459734 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4 " "Elaborating entity \"registerfile\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\"" {  } { { "Verilog_codes/riscv_cpu.v" "b2v_inst4" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/riscv_cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459738 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs1_value\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459739 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs2_value\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459739 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[0\] registerfile.v(53) " "Inferred latch for \"rs2_value\[0\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459755 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[1\] registerfile.v(53) " "Inferred latch for \"rs2_value\[1\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459755 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[2\] registerfile.v(53) " "Inferred latch for \"rs2_value\[2\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[3\] registerfile.v(53) " "Inferred latch for \"rs2_value\[3\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[4\] registerfile.v(53) " "Inferred latch for \"rs2_value\[4\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[5\] registerfile.v(53) " "Inferred latch for \"rs2_value\[5\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[6\] registerfile.v(53) " "Inferred latch for \"rs2_value\[6\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[7\] registerfile.v(53) " "Inferred latch for \"rs2_value\[7\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[8\] registerfile.v(53) " "Inferred latch for \"rs2_value\[8\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[9\] registerfile.v(53) " "Inferred latch for \"rs2_value\[9\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[10\] registerfile.v(53) " "Inferred latch for \"rs2_value\[10\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[11\] registerfile.v(53) " "Inferred latch for \"rs2_value\[11\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[12\] registerfile.v(53) " "Inferred latch for \"rs2_value\[12\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[13\] registerfile.v(53) " "Inferred latch for \"rs2_value\[13\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[14\] registerfile.v(53) " "Inferred latch for \"rs2_value\[14\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[15\] registerfile.v(53) " "Inferred latch for \"rs2_value\[15\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[16\] registerfile.v(53) " "Inferred latch for \"rs2_value\[16\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[17\] registerfile.v(53) " "Inferred latch for \"rs2_value\[17\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[18\] registerfile.v(53) " "Inferred latch for \"rs2_value\[18\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[19\] registerfile.v(53) " "Inferred latch for \"rs2_value\[19\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[20\] registerfile.v(53) " "Inferred latch for \"rs2_value\[20\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[21\] registerfile.v(53) " "Inferred latch for \"rs2_value\[21\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[22\] registerfile.v(53) " "Inferred latch for \"rs2_value\[22\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[23\] registerfile.v(53) " "Inferred latch for \"rs2_value\[23\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[24\] registerfile.v(53) " "Inferred latch for \"rs2_value\[24\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[25\] registerfile.v(53) " "Inferred latch for \"rs2_value\[25\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[26\] registerfile.v(53) " "Inferred latch for \"rs2_value\[26\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[27\] registerfile.v(53) " "Inferred latch for \"rs2_value\[27\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[28\] registerfile.v(53) " "Inferred latch for \"rs2_value\[28\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[29\] registerfile.v(53) " "Inferred latch for \"rs2_value\[29\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[30\] registerfile.v(53) " "Inferred latch for \"rs2_value\[30\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[31\] registerfile.v(53) " "Inferred latch for \"rs2_value\[31\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[0\] registerfile.v(53) " "Inferred latch for \"rs1_value\[0\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[1\] registerfile.v(53) " "Inferred latch for \"rs1_value\[1\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[2\] registerfile.v(53) " "Inferred latch for \"rs1_value\[2\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[3\] registerfile.v(53) " "Inferred latch for \"rs1_value\[3\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[4\] registerfile.v(53) " "Inferred latch for \"rs1_value\[4\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[5\] registerfile.v(53) " "Inferred latch for \"rs1_value\[5\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[6\] registerfile.v(53) " "Inferred latch for \"rs1_value\[6\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[7\] registerfile.v(53) " "Inferred latch for \"rs1_value\[7\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[8\] registerfile.v(53) " "Inferred latch for \"rs1_value\[8\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[9\] registerfile.v(53) " "Inferred latch for \"rs1_value\[9\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[10\] registerfile.v(53) " "Inferred latch for \"rs1_value\[10\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[11\] registerfile.v(53) " "Inferred latch for \"rs1_value\[11\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[12\] registerfile.v(53) " "Inferred latch for \"rs1_value\[12\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459756 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[13\] registerfile.v(53) " "Inferred latch for \"rs1_value\[13\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[14\] registerfile.v(53) " "Inferred latch for \"rs1_value\[14\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[15\] registerfile.v(53) " "Inferred latch for \"rs1_value\[15\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[16\] registerfile.v(53) " "Inferred latch for \"rs1_value\[16\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[17\] registerfile.v(53) " "Inferred latch for \"rs1_value\[17\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[18\] registerfile.v(53) " "Inferred latch for \"rs1_value\[18\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[19\] registerfile.v(53) " "Inferred latch for \"rs1_value\[19\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[20\] registerfile.v(53) " "Inferred latch for \"rs1_value\[20\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[21\] registerfile.v(53) " "Inferred latch for \"rs1_value\[21\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[22\] registerfile.v(53) " "Inferred latch for \"rs1_value\[22\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[23\] registerfile.v(53) " "Inferred latch for \"rs1_value\[23\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[24\] registerfile.v(53) " "Inferred latch for \"rs1_value\[24\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[25\] registerfile.v(53) " "Inferred latch for \"rs1_value\[25\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[26\] registerfile.v(53) " "Inferred latch for \"rs1_value\[26\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[27\] registerfile.v(53) " "Inferred latch for \"rs1_value\[27\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[28\] registerfile.v(53) " "Inferred latch for \"rs1_value\[28\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[29\] registerfile.v(53) " "Inferred latch for \"rs1_value\[29\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[30\] registerfile.v(53) " "Inferred latch for \"rs1_value\[30\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[31\] registerfile.v(53) " "Inferred latch for \"rs1_value\[31\]\" at registerfile.v(53)" {  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459757 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem t2b_riscv_cpu:b2v_inst0\|instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|instr_mem:imem\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "imem" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459781 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459789 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459789 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/instr_mem.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459789 "|Astrotinker_main|t2b_riscv_cpu:b2v_inst0|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem t2b_riscv_cpu:b2v_inst0\|data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\"" {  } { { "Verilog_codes/t2b_riscv_cpu.v" "dmem" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/t2b_riscv_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_driver CPU_driver:b2v_inst1 " "Elaborating entity \"CPU_driver\" for hierarchy \"CPU_driver:b2v_inst1\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst1" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CPU_driver.v(75) " "Verilog HDL assignment warning at CPU_driver.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459794 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_driver.v(76) " "Verilog HDL assignment warning at CPU_driver.v(76): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459794 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_driver.v(91) " "Verilog HDL assignment warning at CPU_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/CPU_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459795 "|Astrotinker_main|CPU_driver:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst2 " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst2\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst2" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst3 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst3\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst3" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Line_Following.v(80) " "Verilog HDL assignment warning at Line_Following.v(80): truncated value with size 32 to match size of target (8)" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459806 "|Astrotinker_main|Line_Following:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst4 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst4\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst4" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst5 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst5\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst5" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_generator1.v(49) " "Verilog HDL assignment warning at pwm_generator1.v(49): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459812 "|Astrotinker_main|pwm_generator:b2v_inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_generator1.v(50) " "Verilog HDL assignment warning at pwm_generator1.v(50): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/pwm_generator1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pwm_generator1.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459812 "|Astrotinker_main|pwm_generator:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fault_detection Fault_detection:b2v_inst7 " "Elaborating entity \"Fault_detection\" for hierarchy \"Fault_detection:b2v_inst7\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst7" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Fault_detection.v(17) " "Verilog HDL or VHDL warning at Fault_detection.v(17): object \"flag\" assigned a value but never read" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706526459814 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(47) " "Verilog HDL assignment warning at Fault_detection.v(47): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459814 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(69) " "Verilog HDL assignment warning at Fault_detection.v(69): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459814 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fault_detection.v(78) " "Verilog HDL assignment warning at Fault_detection.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459814 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(83) " "Verilog HDL assignment warning at Fault_detection.v(83): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459814 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.data_a 0 Fault_detection.v(12) " "Net \"msg_contain.data_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459815 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.waddr_a 0 Fault_detection.v(12) " "Net \"msg_contain.waddr_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459815 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.we_a 0 Fault_detection.v(12) " "Net \"msg_contain.we_a\" at Fault_detection.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/Fault_detection.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459815 "|Astrotinker_main|Fault_detection:b2v_inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_driver LED_driver:b2v_inst8 " "Elaborating entity \"LED_driver\" for hierarchy \"LED_driver:b2v_inst8\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst8" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459820 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "glow_flag LED_driver.v(35) " "Verilog HDL Always Construct warning at LED_driver.v(35): inferring latch(es) for variable \"glow_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706526459820 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.11 LED_driver.v(35) " "Inferred latch for \"glow_flag.11\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459821 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.10 LED_driver.v(35) " "Inferred latch for \"glow_flag.10\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459821 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.01 LED_driver.v(35) " "Inferred latch for \"glow_flag.01\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459821 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "glow_flag.00 LED_driver.v(35) " "Inferred latch for \"glow_flag.00\" at LED_driver.v(35)" {  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526459821 "|Astrotinker_main|LED_driver:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:b2v_inst9 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:b2v_inst9\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst9" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 uart_tx.v(45) " "Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 4 to match size of target (3)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(53) " "Verilog HDL assignment warning at uart_tx.v(53): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(64) " "Verilog HDL assignment warning at uart_tx.v(64): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(70) " "Verilog HDL assignment warning at uart_tx.v(70): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(82) " "Verilog HDL assignment warning at uart_tx.v(82): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_tx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_tx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459823 "|Astrotinker_main|uart_tx:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:b2v_inst10 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:b2v_inst10\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst10" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(61) " "Verilog HDL assignment warning at uart_rx.v(61): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459826 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(68) " "Verilog HDL assignment warning at uart_rx.v(68): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459826 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459826 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (3)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459826 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(93) " "Verilog HDL assignment warning at uart_rx.v(93): truncated value with size 32 to match size of target (9)" {  } { { "Verilog_codes/uart_rx.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/uart_rx.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459826 "|Astrotinker_main|uart_rx:b2v_inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_mapping path_mapping:b2v_inst11 " "Elaborating entity \"path_mapping\" for hierarchy \"path_mapping:b2v_inst11\"" {  } { { "Verilog_codes/Astrotinker_main.v" "b2v_inst11" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526459829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_node path_1.v(15) " "Verilog HDL or VHDL warning at path_1.v(15): object \"curr_node\" assigned a value but never read" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706526459830 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 path_1.v(60) " "Verilog HDL assignment warning at path_1.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459830 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 path_1.v(71) " "Verilog HDL assignment warning at path_1.v(71): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459830 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 path_1.v(72) " "Verilog HDL assignment warning at path_1.v(72): truncated value with size 32 to match size of target (1)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459830 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(78) " "Verilog HDL assignment warning at path_1.v(78): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459831 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 path_1.v(80) " "Verilog HDL assignment warning at path_1.v(80): truncated value with size 8 to match size of target (2)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459831 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 path_1.v(88) " "Verilog HDL assignment warning at path_1.v(88): truncated value with size 8 to match size of target (2)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459831 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(96) " "Verilog HDL assignment warning at path_1.v(96): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459831 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_1.v(97) " "Verilog HDL assignment warning at path_1.v(97): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706526459831 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.data_a 0 path_1.v(12) " "Net \"node_rel.data_a\" at path_1.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459832 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.waddr_a 0 path_1.v(12) " "Net \"node_rel.waddr_a\" at path_1.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459832 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "node_rel.we_a 0 path_1.v(12) " "Net \"node_rel.we_a\" at path_1.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog_codes/path_1.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/path_1.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706526459832 "|Astrotinker_main|path_mapping:b2v_inst11"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u724 " "Found entity 1: altsyncram_u724" {  } { { "db/altsyncram_u724.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/altsyncram_u724.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526460958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526460958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhi " "Found entity 1: cntr_vhi" {  } { { "db/cntr_vhi.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_vhi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526461255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526461255 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526461563 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706526461654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.29.16:37:43 Progress: Loading sld4cb053a0/alt_sld_fab_wrapper_hw.tcl " "2024.01.29.16:37:43 Progress: Loading sld4cb053a0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526463839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526464823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526464878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526465649 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706526466358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4cb053a0/alt_sld_fab.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466750 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/ip/sld4cb053a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706526466798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526466798 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU_driver:b2v_inst1\|path_planned_array " "RAM logic \"CPU_driver:b2v_inst1\|path_planned_array\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/CPU_driver.v" "path_planned_array" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/CPU_driver.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706526467752 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Fault_detection:b2v_inst7\|msg_contain " "RAM logic \"Fault_detection:b2v_inst7\|msg_contain\" is uninferred due to inappropriate RAM size" {  } { { "Verilog_codes/Fault_detection.v" "msg_contain" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Fault_detection.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1706526467752 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\|data_ram " "RAM logic \"t2b_riscv_cpu:b2v_inst0\|data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "Verilog_codes/data_mem.v" "data_ram" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1706526467752 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1706526467752 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_Fault_detection_d370b87e.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/db/Astrotinker_main.ram0_Fault_detection_d370b87e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1706526467752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706526470374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_driver:b2v_inst8\|led1_G1 " "Latch LED_driver:b2v_inst8\|led1_G1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Line_Following:b2v_inst3\|node_flag " "Ports D and ENA on the latch are fed by the same signal Line_Following:b2v_inst3\|node_flag" {  } { { "Verilog_codes/Line_Following.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Line_Following.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470455 ""}  } { { "Verilog_codes/LED_driver.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/LED_driver.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470455 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_count\[0\]" {  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470456 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|mem_write\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|out_signal\[26\]" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470457 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|decoder:b2v_inst3\|is_i_instr" {  } { { "Verilog_codes/decoder.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/decoder.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|j_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470458 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470459 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/registerfile.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470460 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470461 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|final_output\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470462 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|instructions\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[8\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] " "Latch t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|control_unit:b2v_inst2\|jump\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\] " "Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:b2v_inst0\|riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[7\]" {  } { { "Verilog_codes/pc.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706526470463 ""}  } { { "Verilog_codes/control_unit.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/control_unit.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706526470463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "receive_data GND " "Pin \"receive_data\" is stuck at GND" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706526472581 "|Astrotinker_main|receive_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "EM_B1 GND " "Pin \"EM_B1\" is stuck at GND" {  } { { "Verilog_codes/Astrotinker_main.v" "" { Text "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/Verilog_codes/Astrotinker_main.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706526472581 "|Astrotinker_main|EM_B1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706526472581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526472873 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706526482878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg " "Generated suppressed messages file /home/atharv/E-yantra_Astrotinker-bot/Task_5/Astrotinker_main/output_files/Astrotinker_main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526483117 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 275 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 275 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1706526483839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706526483938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706526483938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11477 " "Implemented 11477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706526484402 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706526484402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11318 " "Implemented 11318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706526484402 ""} { "Info" "ICUT_CUT_TM_RAMS" "121 " "Implemented 121 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706526484402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706526484402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 468 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 468 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706526484424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 29 16:38:04 2024 " "Processing ended: Mon Jan 29 16:38:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706526484424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706526484424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706526484424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706526484424 ""}
