{"vcs1":{"timestamp_begin":1747229497.114592178, "rt":8.31, "ut":8.46, "st":0.61}}
{"vcselab":{"timestamp_begin":1747229505.508845773, "rt":0.44, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1747229506.006906848, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747229496.465832411}
{"VCS_COMP_START_TIME": 1747229496.465832411}
{"VCS_COMP_END_TIME": 1747229506.599874001}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482896}}
{"vcselab": {"peak_mem": 183884}}
