package nvdla

import chisel3._
import chisel3.experimental._
import chisel3.util._

//Implementation overview of ping-pong register file.
@chiselName
class NV_NVDLA_SDP_reg extends Module {
    val io = IO(new Bundle {
        //clk
        val nvdla_core_clk = Input(Clock())      

        //csb2sdp
        val csb2sdp = new csb2dp_if

        //reg2dp
        val dp2reg_done = Input(Bool())
        val dp2reg_lut_hybrid = Input(UInt(32.W))
        val dp2reg_lut_int_data = Input(UInt(16.W))
        val dp2reg_lut_le_hit = Input(UInt(32.W))
        val dp2reg_lut_lo_hit = Input(UInt(32.W))
        val dp2reg_lut_oflow = Input(UInt(32.W))
        val dp2reg_lut_uflow = Input(UInt(32.W))
        val dp2reg_out_saturation = Input(UInt(32.W))
        val dp2reg_status_inf_input_num = Input(UInt(32.W))
        val dp2reg_status_nan_input_num = Input(UInt(32.W))
        val dp2reg_status_nan_output_num = Input(UInt(32.W))
        val dp2reg_status_unequal = Input(Bool())
        val dp2reg_wdma_stall = Input(UInt(32.W))

        val reg2dp_single_field = new sdp_reg_single_flop_outputs
        val reg2dp_dual_field = new sdp_reg_dual_flop_outputs
        val reg2dp_interrupt_ptr = Output(Bool())
        val reg2dp_wdma_slcg_op_en = Output(Bool())
        val reg2dp_lut_slcg_en = Output(Bool())
        val reg2dp_bcore_slcg_op_en = Output(Bool())
        val reg2dp_ncore_slcg_op_en = Output(Bool())
        val reg2dp_ecore_slcg_op_en = Output(Bool())
        val reg2dp_op_en = Output(Bool())
        val reg2dp_lut_int_data = Output(UInt(16.W))
        val reg2dp_lut_int_table_id = Output(Bool())
        val reg2dp_lut_int_access_type = Output(Bool())
        val reg2dp_lut_int_addr = Output(UInt(10.W))
        val reg2dp_lut_int_data_wr = Output(Bool())
        
    })
//                             
//          ┌─┐       ┌─┐
//       ┌──┘ ┴───────┘ ┴──┐
//       │                 │              |-------------|
//       │       ───       │              |     CSB     |
//       │  ─┬┘       └┬─  │              |-------------|
//       │                 │                    ||
//       │       ─┴─       │                    reg   <= DP(data processor)
//       │                 │                    ||
//       └───┐         ┌───┘              |-------------|
//           │         │                  |     SDP     |
//           │         │                  |-------------|
//           │         │
//           │         └──────────────┐
//           │                        │
//           │                        ├─┐
//           │                        ┌─┘    
//           │                        │
//           └─┐  ┐  ┌───────┬──┐  ┌──┘         
//             │ ─┤ ─┤       │ ─┤ ─┤         
//             └──┴──┘       └──┴──┘ 

withClock(io.nvdla_core_clk){

    //Instance single register group
    val s_reg_offset = Wire(UInt(24.W))
    val s_reg_wr_data = Wire(UInt(32.W))
    val s_reg_wr_en = Wire(Bool())
    val dp2reg_lut_data = Wire(UInt(16.W))

    val dp2reg_consumer = RegInit(false.B)  
    val dp2reg_status_0 = Wire(UInt(2.W))
    val dp2reg_status_1 = Wire(UInt(2.W))

    val u_single_reg = Module(new NV_NVDLA_SDP_REG_single)
    u_single_reg.io.nvdla_core_clk  := io.nvdla_core_clk
    val s_reg_rd_data               = u_single_reg.io.reg.rd_data
    u_single_reg.io.reg.offset      := s_reg_offset(11,0)
    u_single_reg.io.reg.wr_data     := s_reg_wr_data
    u_single_reg.io.reg.wr_en       := s_reg_wr_en
    val reg2dp_lut_access_type      = u_single_reg.io.lut_access_type
    val reg2dp_lut_addr             = u_single_reg.io.lut_addr
    val reg2dp_lut_addr_trigger     = u_single_reg.io.lut_addr_trigger
    val reg2dp_lut_table_id         = u_single_reg.io.lut_table_id
    val reg2dp_lut_data_trigger     = u_single_reg.io.lut_data_trigger
    io.reg2dp_single_field          := u_single_reg.io.field
    val reg2dp_producer             = u_single_reg.io.producer
    u_single_reg.io.lut_data        := dp2reg_lut_data
    u_single_reg.io.consumer        := dp2reg_consumer
    u_single_reg.io.status_0        := dp2reg_status_0
    u_single_reg.io.status_1        := dp2reg_status_1

    //Instance two duplicated register groups
    //reg d0   
    val d0_reg_offset = Wire(UInt(24.W))
    val d0_reg_wr_data = Wire(UInt(32.W))
    val d0_reg_wr_en = Wire(Bool())
    val reg2dp_d0_op_en = RegInit(false.B)
    val dp2reg_d0_lut_hybrid = RegInit(0.U(32.W))
    val dp2reg_d0_lut_le_hit = RegInit(0.U(32.W))
    val dp2reg_d0_lut_lo_hit = RegInit(0.U(32.W))
    val dp2reg_d0_lut_oflow = RegInit(0.U(32.W))
    val dp2reg_d0_lut_uflow = RegInit(0.U(32.W))
    val dp2reg_d0_out_saturation = RegInit(0.U(32.W))
    val dp2reg_d0_wdma_stall = RegInit(0.U(32.W))
    val dp2reg_d0_status_unequal = RegInit(false.B)
    val dp2reg_d0_status_inf_input_num = RegInit(0.U(32.W))
    val dp2reg_d0_status_nan_input_num = RegInit(0.U(32.W))
    val dp2reg_d0_status_nan_output_num = RegInit(0.U(32.W))

    val u_dual_reg_d0 = Module(new NV_NVDLA_SDP_REG_dual)
    u_dual_reg_d0.io.nvdla_core_clk := io.nvdla_core_clk
    val d0_reg_rd_data = u_dual_reg_d0.io.reg.rd_data
    u_dual_reg_d0.io.reg.offset := d0_reg_offset(11,0)
    u_dual_reg_d0.io.reg.wr_data := d0_reg_wr_data
    u_dual_reg_d0.io.reg.wr_en := d0_reg_wr_en
    u_dual_reg_d0.io.op_en := reg2dp_d0_op_en
    u_dual_reg_d0.io.lut_hybrid := dp2reg_d0_lut_hybrid
    u_dual_reg_d0.io.lut_le_hit := dp2reg_d0_lut_le_hit
    u_dual_reg_d0.io.lut_lo_hit := dp2reg_d0_lut_lo_hit
    u_dual_reg_d0.io.lut_oflow := dp2reg_d0_lut_oflow
    u_dual_reg_d0.io.lut_uflow := dp2reg_d0_lut_uflow
    u_dual_reg_d0.io.out_saturation := dp2reg_d0_out_saturation
    u_dual_reg_d0.io.wdma_stall := dp2reg_d0_wdma_stall
    u_dual_reg_d0.io.status_unequal := dp2reg_d0_status_unequal
    u_dual_reg_d0.io.status_inf_input_num := dp2reg_d0_status_inf_input_num
    u_dual_reg_d0.io.status_nan_input_num := dp2reg_d0_status_nan_input_num
    u_dual_reg_d0.io.status_nan_output_num := dp2reg_d0_status_nan_output_num
    val reg2dp_d0_field = u_dual_reg_d0.io.field
    val reg2dp_d0_op_en_trigger = u_dual_reg_d0.io.op_en_trigger


    //reg d1   
    val d1_reg_offset = Wire(UInt(24.W))
    val d1_reg_wr_data = Wire(UInt(32.W))
    val d1_reg_wr_en = Wire(Bool())
    val reg2dp_d1_op_en = RegInit(false.B)
    val dp2reg_d1_lut_hybrid = RegInit(0.U(32.W))
    val dp2reg_d1_lut_le_hit = RegInit(0.U(32.W))
    val dp2reg_d1_lut_lo_hit = RegInit(0.U(32.W))
    val dp2reg_d1_lut_oflow = RegInit(0.U(32.W))
    val dp2reg_d1_lut_uflow = RegInit(0.U(32.W))
    val dp2reg_d1_out_saturation = RegInit(0.U(32.W))
    val dp2reg_d1_wdma_stall = RegInit(0.U(32.W))
    val dp2reg_d1_status_unequal = RegInit(false.B)
    val dp2reg_d1_status_inf_input_num = RegInit(0.U(32.W))
    val dp2reg_d1_status_nan_input_num = RegInit(0.U(32.W))
    val dp2reg_d1_status_nan_output_num = RegInit(0.U(32.W))

    val u_dual_reg_d1 = Module(new NV_NVDLA_SDP_REG_dual)
    u_dual_reg_d1.io.nvdla_core_clk := io.nvdla_core_clk
    val d1_reg_rd_data = u_dual_reg_d1.io.reg.rd_data
    u_dual_reg_d1.io.reg.offset := d1_reg_offset(11,0)
    u_dual_reg_d1.io.reg.wr_data := d1_reg_wr_data
    u_dual_reg_d1.io.reg.wr_en := d1_reg_wr_en
    u_dual_reg_d1.io.op_en := reg2dp_d1_op_en
    u_dual_reg_d1.io.lut_hybrid := dp2reg_d1_lut_hybrid
    u_dual_reg_d1.io.lut_le_hit := dp2reg_d1_lut_le_hit
    u_dual_reg_d1.io.lut_lo_hit := dp2reg_d1_lut_lo_hit
    u_dual_reg_d1.io.lut_oflow := dp2reg_d1_lut_oflow
    u_dual_reg_d1.io.lut_uflow := dp2reg_d1_lut_uflow
    u_dual_reg_d1.io.out_saturation := dp2reg_d1_out_saturation
    u_dual_reg_d1.io.wdma_stall := dp2reg_d1_wdma_stall
    u_dual_reg_d1.io.status_unequal := dp2reg_d1_status_unequal
    u_dual_reg_d1.io.status_inf_input_num := dp2reg_d1_status_inf_input_num
    u_dual_reg_d1.io.status_nan_input_num := dp2reg_d1_status_nan_input_num
    u_dual_reg_d1.io.status_nan_output_num := dp2reg_d1_status_nan_output_num
    val reg2dp_d1_field = u_dual_reg_d1.io.field
    val reg2dp_d1_op_en_trigger = u_dual_reg_d1.io.op_en_trigger



    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE CONSUMER PIONTER IN GENERAL SINGLE REGISTER GROUP         //
    //                                                                    //
    //////////////////////////////////////////////////////////////////////// 
    val dp2reg_consumer_w = dp2reg_consumer

    when(io.dp2reg_done){
        dp2reg_consumer := dp2reg_consumer_w
    }

    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE TWO STATUS FIELDS IN GENERAL SINGLE REGISTER GROUP        //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
    dp2reg_status_0 := Mux(reg2dp_d0_op_en === false.B,  0.U, 
                       Mux(dp2reg_consumer === true.B, 2.U, 1.U))

    dp2reg_status_1 := Mux(reg2dp_d1_op_en === false.B, 0.U, 
                       Mux(dp2reg_consumer === false.B, 2.U, 1.U))

    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE OP_EN LOGIC                                               //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
    val reg2dp_op_en_reg = RegInit(0.U(3.W))
    val reg_wr_data = Wire(UInt(32.W))

    val reg2dp_d0_op_en_w = Mux(~reg2dp_d0_op_en & reg2dp_d0_op_en_trigger, reg_wr_data(0), 
                            Mux(io.dp2reg_done && (dp2reg_consumer === false.B), false.B, reg2dp_d0_op_en))
    reg2dp_d0_op_en := reg2dp_d0_op_en_w

    val reg2dp_d1_op_en_w = Mux(~reg2dp_d1_op_en & reg2dp_d1_op_en_trigger, reg_wr_data(0), 
                            Mux(io.dp2reg_done && (dp2reg_consumer === true.B), false.B, reg2dp_d1_op_en))
    reg2dp_d1_op_en := reg2dp_d1_op_en_w

    val reg2dp_op_en_ori = Mux(dp2reg_consumer, reg2dp_d1_op_en, reg2dp_d0_op_en)

    val reg2dp_op_en_reg_w = Mux(io.dp2reg_done,  0.U, Cat(reg2dp_op_en_reg(1,0), reg2dp_op_en_ori))

    reg2dp_op_en_reg := reg2dp_op_en_reg_w 

    io.reg2dp_op_en := reg2dp_op_en_reg(2)

    val slcg_op_en = ShiftRegister(Fill(4, reg2dp_op_en_ori), 3)

    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE ACCESS LOGIC TO EACH REGISTER GROUP                       //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
    //EACH subunit has 4KB address space 
    val reg_offset = Wire(UInt(24.W))
    val select_s = Mux(reg_offset(11,0) < "h038".asUInt(32.W), true.B, false.B)
    val select_d0 = (reg_offset(11,0) >= "h038".asUInt(32.W)) & (reg2dp_producer === false.B)
    val select_d1 = (reg_offset(11,0) >= "h038".asUInt(32.W)) & (reg2dp_producer === true.B)

    val reg_wr_en = Wire(Bool())
    s_reg_wr_en := reg_wr_en & select_s
    d0_reg_wr_en := reg_wr_en & select_d0 & ~reg2dp_d0_op_en
    d1_reg_wr_en := reg_wr_en & select_d1 & ~reg2dp_d1_op_en

    s_reg_offset := reg_offset
    d0_reg_offset := reg_offset
    d1_reg_offset := reg_offset

    s_reg_wr_data  := reg_wr_data
    d0_reg_wr_data := reg_wr_data
    d1_reg_wr_data := reg_wr_data

    val reg_rd_data =  (Fill(32, select_s) & s_reg_rd_data) |
                        (Fill(32, select_d0) & d0_reg_rd_data) |
                        (Fill(32, select_d1) & d1_reg_rd_data)

    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE CSB TO REGISTER CONNECTION LOGIC                          //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
     val csb_logic = Module(new NV_NVDLA_CSB_LOGIC(io_reg_rd_en = true))
    csb_logic.io.clk := io.nvdla_core_clk
    csb_logic.io.csb2dp <> io.csb2sdp
    reg_offset := csb_logic.io.reg.offset
    reg_wr_en := csb_logic.io.reg.wr_en
    reg_wr_data := csb_logic.io.reg.wr_data
    csb_logic.io.reg.rd_data := reg_rd_data   
    val reg_rd_en = csb_logic.io.reg_rd_en.get

    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // GENERATE OUTPUT REGISTER FILED FROM DUPLICATED REGISTER GROUPS     //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
    io.reg2dp_dual_field := Mux(dp2reg_consumer, reg2dp_d1_field, reg2dp_d0_field)   


    ////////////////////////////////////////////////////////////////////////
    //                                                                    //
    // PASTE ADDIFITON LOGIC HERE FROM EXTRA FILE                         //
    //                                                                    //
    ////////////////////////////////////////////////////////////////////////
    // USER logic can be put here:

    io.reg2dp_interrupt_ptr := dp2reg_consumer

    //===================================================
    //////// Single Flop Write Control////////
    //===================================================
    val lut_int_addr_trigger = RegInit(false.B) 
    lut_int_addr_trigger := reg2dp_lut_addr_trigger

    val lut_int_data_rd_trigger = reg_rd_en & (Cat(0.U(20.W), reg_offset(11,0)) === "h00c".asUInt(32.W))
    val lut_int_data_wr_trigger = RegInit(false.B)
    lut_int_data_wr_trigger := reg2dp_lut_data_trigger

    io.reg2dp_lut_int_data_wr := lut_int_data_wr_trigger

    val lut_int_addr = RegInit(0.U(10.W))
    io.reg2dp_lut_int_addr := lut_int_addr
    when(lut_int_addr_trigger){
        lut_int_addr := reg2dp_lut_addr
    }.elsewhen(lut_int_data_wr_trigger || lut_int_data_rd_trigger){
        lut_int_addr := lut_int_addr + 1.U
    }

    val lut_int_access_type = RegInit(false.B)
    when(lut_int_addr_trigger){
        lut_int_access_type := reg2dp_lut_access_type
    }
    io.reg2dp_lut_int_access_type := lut_int_access_type

    val lut_int_table_id = RegInit(false.B)
    when(lut_int_addr_trigger){
        lut_int_table_id := reg2dp_lut_table_id
    }
    io.reg2dp_lut_int_table_id := lut_int_table_id

    val reg2dp_lut_int_data_out = Reg(UInt(16.W))
    when(reg2dp_lut_data_trigger){
        reg2dp_lut_int_data_out := s_reg_wr_data
    }
    io.reg2dp_lut_int_data := reg2dp_lut_int_data_out
    dp2reg_lut_data := io.dp2reg_lut_int_data

    val wdma_slcg_op_en = slcg_op_en(0)
    val bcore_slcg_op_en = slcg_op_en(1)
    val ncore_slcg_op_en = slcg_op_en(2)
    val ecore_slcg_op_en = slcg_op_en(3)

    val reg2dp_lut_slcg_en_out = RegInit(false.B)
    when(reg2dp_lut_addr_trigger){
        reg2dp_lut_slcg_en_out := true.B
    }.elsewhen(ecore_slcg_op_en){
        reg2dp_lut_slcg_en_out := false.B
    }
    io.reg2dp_lut_slcg_en := reg2dp_lut_slcg_en_out

    io.reg2dp_wdma_slcg_op_en := wdma_slcg_op_en
    io.reg2dp_bcore_slcg_op_en := bcore_slcg_op_en
    io.reg2dp_ncore_slcg_op_en := ncore_slcg_op_en
    io.reg2dp_ecore_slcg_op_en := ecore_slcg_op_en

//===================================================
//////// Dual Flop Write Control////////
//===================================================
    
    val dp2reg_d0_set = reg2dp_d0_op_en & ~reg2dp_d0_op_en_w
    val dp2reg_d0_clr = ~reg2dp_d0_op_en & reg2dp_d0_op_en_w
    val dp2reg_d0_reg = reg2dp_d0_op_en ^ reg2dp_d0_op_en_w

    val dp2reg_d1_set = reg2dp_d1_op_en & ~reg2dp_d1_op_en_w
    val dp2reg_d1_clr = ~reg2dp_d1_op_en & reg2dp_d1_op_en_w
    val dp2reg_d1_reg = reg2dp_d1_op_en ^ reg2dp_d1_op_en_w

    //////// for overflow counting register ////////
    val dp2reg_d0_lut_oflow_w = Mux(dp2reg_d0_set, io.dp2reg_lut_oflow, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_lut_oflow))
    val dp2reg_d0_lut_uflow_w = Mux(dp2reg_d0_set, io.dp2reg_lut_uflow, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_lut_uflow))
    val dp2reg_d0_wdma_stall_w = Mux(dp2reg_d0_set, io.dp2reg_wdma_stall, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_wdma_stall))
    val dp2reg_d0_status_inf_input_num_w = Mux(dp2reg_d0_set, io.dp2reg_status_inf_input_num, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_status_inf_input_num))
    val dp2reg_d0_out_saturation_w = Mux(dp2reg_d0_set, io.dp2reg_out_saturation, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_out_saturation))
    val dp2reg_d0_status_nan_output_num_w = Mux(dp2reg_d0_set, io.dp2reg_status_nan_output_num, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_status_nan_output_num))
    val dp2reg_d0_lut_le_hit_w = Mux(dp2reg_d0_set, io.dp2reg_lut_le_hit, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_lut_le_hit))
    val dp2reg_d0_status_nan_input_num_w = Mux(dp2reg_d0_set, io.dp2reg_status_nan_input_num, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_status_nan_input_num))
    val dp2reg_d0_status_unequal_w = Mux(dp2reg_d0_set, io.dp2reg_status_unequal, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_status_unequal))
    val dp2reg_d0_lut_hybrid_w = Mux(dp2reg_d0_set, io.dp2reg_lut_hybrid, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_lut_hybrid))
    val dp2reg_d0_lut_lo_hit_w = Mux(dp2reg_d0_set, io.dp2reg_lut_lo_hit, 
                                           Mux(dp2reg_d0_clr, 0.U, dp2reg_d0_lut_lo_hit))

    when(dp2reg_d0_reg){
        dp2reg_d0_lut_oflow := dp2reg_d0_lut_oflow_w
        dp2reg_d0_lut_uflow := dp2reg_d0_lut_uflow_w
        dp2reg_d0_wdma_stall := dp2reg_d0_wdma_stall_w
        dp2reg_d0_status_inf_input_num := dp2reg_d0_status_inf_input_num_w
        dp2reg_d0_out_saturation := dp2reg_d0_out_saturation_w
        dp2reg_d0_status_nan_output_num := dp2reg_d0_status_nan_output_num_w
        dp2reg_d0_lut_le_hit := dp2reg_d0_lut_le_hit_w
        dp2reg_d0_status_nan_input_num := dp2reg_d0_status_nan_input_num_w
        dp2reg_d0_status_unequal := dp2reg_d0_status_unequal_w
        dp2reg_d0_lut_hybrid := dp2reg_d0_lut_hybrid_w
        dp2reg_d0_lut_lo_hit := dp2reg_d0_lut_lo_hit_w
        
    }

    val dp2reg_d1_lut_oflow_w = Mux(dp2reg_d1_set, io.dp2reg_lut_oflow, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_lut_oflow))
    val dp2reg_d1_lut_uflow_w = Mux(dp2reg_d1_set, io.dp2reg_lut_uflow, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_lut_uflow)) 
    val dp2reg_d1_wdma_stall_w = Mux(dp2reg_d1_set, io.dp2reg_wdma_stall, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_wdma_stall))   
    val dp2reg_d1_status_inf_input_num_w = Mux(dp2reg_d1_set, io.dp2reg_status_inf_input_num, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_status_inf_input_num))
    val dp2reg_d1_out_saturation_w = Mux(dp2reg_d1_set, io.dp2reg_out_saturation, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_out_saturation))
    val dp2reg_d1_status_nan_output_num_w = Mux(dp2reg_d1_set, io.dp2reg_status_nan_output_num, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_status_nan_output_num))
    val dp2reg_d1_lut_le_hit_w = Mux(dp2reg_d1_set, io.dp2reg_lut_le_hit, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_lut_le_hit))
    val dp2reg_d1_status_nan_input_num_w = Mux(dp2reg_d1_set, io.dp2reg_status_nan_input_num, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_status_nan_input_num))
    val dp2reg_d1_status_unequal_w = Mux(dp2reg_d1_set, io.dp2reg_status_unequal, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_status_unequal))
    val dp2reg_d1_lut_hybrid_w = Mux(dp2reg_d1_set, io.dp2reg_lut_hybrid, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_lut_hybrid))
    val dp2reg_d1_lut_lo_hit_w = Mux(dp2reg_d1_set, io.dp2reg_lut_lo_hit, 
                                           Mux(dp2reg_d1_clr, 0.U, dp2reg_d1_lut_lo_hit))
    when(dp2reg_d1_reg){
        dp2reg_d1_lut_oflow := dp2reg_d1_lut_oflow_w
        dp2reg_d1_lut_uflow := dp2reg_d1_lut_uflow_w
        dp2reg_d1_wdma_stall := dp2reg_d1_wdma_stall_w
        dp2reg_d1_status_inf_input_num := dp2reg_d1_status_inf_input_num_w
        dp2reg_d1_out_saturation := dp2reg_d1_out_saturation_w
        dp2reg_d1_status_nan_output_num := dp2reg_d1_status_nan_output_num_w
        dp2reg_d1_lut_le_hit := dp2reg_d1_lut_le_hit_w
        dp2reg_d1_status_nan_input_num := dp2reg_d1_status_nan_input_num_w
        dp2reg_d1_status_unequal := dp2reg_d1_status_unequal_w
        dp2reg_d1_lut_hybrid := dp2reg_d1_lut_hybrid_w
        dp2reg_d1_lut_lo_hit := dp2reg_d1_lut_lo_hit_w
    }


}}


object NV_NVDLA_SDP_regDriver extends App {
  chisel3.Driver.execute(args, () => new NV_NVDLA_SDP_reg())
}