{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1496209579461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496209579569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496209579624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496209579624 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll\|altpll_ejp:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll\|altpll_ejp:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1548 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1496209579674 ""}  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1548 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496209579674 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496209579881 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496209579887 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209580045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209580045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496209580045 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496209580045 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31873 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209580072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31875 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209580072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31877 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209580072 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31879 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496209580072 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496209580072 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496209580081 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496209580413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1496209582435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1496209582455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496209582455 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496209582504 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496209582589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1496209582589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1496209582689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1496209582692 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1496209582696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""}  } { { "db/altpll_ejp.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1548 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prop_io\[2\]~input (placed in PIN K15 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6)) " "Automatically promoted node prop_io\[2\]~input (placed in PIN K15 (DIFFIO_R10p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|sx\[2\]~18 " "Destination node dig:core\|cog:coggen\[0\].cog_\|sx\[2\]~18" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 12720 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|sx\[2\]~18 " "Destination node dig:core\|cog:coggen\[1\].cog_\|sx\[2\]~18" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 12809 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|sx\[2\]~18 " "Destination node dig:core\|cog:coggen\[3\].cog_\|sx\[2\]~18" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 12981 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|sx\[2\]~14 " "Destination node dig:core\|cog:coggen\[4\].cog_\|sx\[2\]~14" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 13065 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|sx\[2\]~18 " "Destination node dig:core\|cog:coggen\[5\].cog_\|sx\[2\]~18" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 13155 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|sx\[2\]~14 " "Destination node dig:core\|cog:coggen\[6\].cog_\|sx\[2\]~14" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 13239 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|sx\[2\]~18 " "Destination node dig:core\|cog:coggen\[7\].cog_\|sx\[2\]~18" {  } { { "cog.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 13329 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux1~14 " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux1~14" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 14211 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|Mux1~14 " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|Mux1~14" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 14409 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux1~14 " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux1~14" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 14923 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496209583704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583704 ""}  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 31837 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|divide\[12\]  " "Automatically promoted node tim:clkgen\|divide\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tim:clkgen\|divide\[12\]~37 " "Destination node tim:clkgen\|divide\[12\]~37" {  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 10563 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|phs\[32\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|phs\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7622 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|phs\[31\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|phs\[31\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7621 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|phs\[31\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|phs\[31\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7486 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|phs\[32\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctrb\|phs\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7487 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|phs\[32\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|phs\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8713 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|phs\[31\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|phs\[31\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8712 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctrb\|phs\[31\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctrb\|phs\[31\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8577 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctrb\|phs\[32\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctrb\|phs\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8578 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|phs\[32\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|phs\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5442 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496209583704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583704 ""}  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1532 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|clk_pll  " "Automatically promoted node tim:clkgen\|clk_pll " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 835 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 834 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 833 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 832 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 831 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 830 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 829 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 828 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctrb\|pll_fake\[33\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctrb\|pll_fake\[33\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 9265 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctrb\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctrb\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 9266 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496209583705 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583705 ""}  } { { "tim.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1545 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 653 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 652 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 651 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 665 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 649 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 662 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 643 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583705 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583705 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 761 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8346 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8345 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8344 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8374 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8341 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8369 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8333 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8349 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7255 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7254 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7253 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7283 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7250 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7278 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7242 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7258 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6166 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6165 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6164 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6194 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6161 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6189 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6153 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583706 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6169 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5075 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5074 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5073 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5103 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5070 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5098 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5062 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5078 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3986 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3985 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3984 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 4014 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3981 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 4009 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3973 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3989 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2896 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2895 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2894 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2924 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2891 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2919 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2883 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583707 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2899 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[0\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1807 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[1\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[1\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1806 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[2\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|composite\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1805 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|baseband\[0\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|baseband\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1835 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|baseband\[2\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|baseband\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 157 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1802 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|discrete\[0\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|discrete\[0\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1830 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|discrete\[2\] " "Destination node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|discrete\[2\]" {  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1794 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583708 ""}  } { { "cog_vid.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1810 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nres  " "Automatically promoted node nres " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[2\] " "Destination node dig:core\|cnt\[2\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1380 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[1\] " "Destination node dig:core\|cnt\[1\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1379 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[3\] " "Destination node dig:core\|cnt\[3\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1381 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[4\] " "Destination node dig:core\|cnt\[4\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1382 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[5\] " "Destination node dig:core\|cnt\[5\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1383 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[6\] " "Destination node dig:core\|cnt\[6\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1384 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[7\] " "Destination node dig:core\|cnt\[7\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1385 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[8\] " "Destination node dig:core\|cnt\[8\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1386 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[9\] " "Destination node dig:core\|cnt\[9\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1387 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[10\] " "Destination node dig:core\|cnt\[10\]" {  } { { "dig.v" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1388 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496209583708 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496209583708 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496209583708 ""}  } { { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 34 2 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1568 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496209583708 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496209585786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496209585797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496209585799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496209585817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496209585842 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496209585868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496209585868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496209585880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496209585901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1496209585919 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496209585919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209586458 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496209586477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496209588949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209599157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496209599304 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496209680690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:22 " "Fitter placement operations ending: elapsed time is 00:01:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209680690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496209683278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 4.0% " "2e+03 ns of routing delay (approximately 4.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1496209703857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Router estimated average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496209708895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496209708895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:22 " "Fitter routing operations ending: elapsed time is 00:01:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209766399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496209766403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496209766403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "28.99 " "Total time spent on timing analysis during the Fitter is 28.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1496209767037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496209767196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496209770150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496209770215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496209772552 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496209777020 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[0\] 3.3-V LVCMOS J14 " "Pin prop_io\[0\] uses I/O standard 3.3-V LVCMOS at J14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[0] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[0\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 76 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[1\] 3.3-V LVCMOS J13 " "Pin prop_io\[1\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[1] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[1\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 77 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[2\] 3.3-V LVCMOS K15 " "Pin prop_io\[2\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[2] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[2\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 78 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[3\] 3.3-V LVCMOS J16 " "Pin prop_io\[3\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[3] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[3\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[4\] 3.3-V LVCMOS L13 " "Pin prop_io\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[4] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[4\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[5\] 3.3-V LVCMOS M10 " "Pin prop_io\[5\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[5] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[5\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[6\] 3.3-V LVCMOS N14 " "Pin prop_io\[6\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[6] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[6\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[7\] 3.3-V LVCMOS L14 " "Pin prop_io\[7\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[7] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[7\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[8\] 3.3-V LVCMOS P14 " "Pin prop_io\[8\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[8] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[8\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[9\] 3.3-V LVCMOS N15 " "Pin prop_io\[9\] uses I/O standard 3.3-V LVCMOS at N15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[9] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[9\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[10\] 3.3-V LVCMOS N16 " "Pin prop_io\[10\] uses I/O standard 3.3-V LVCMOS at N16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[10] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[10\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[11\] 3.3-V LVCMOS R14 " "Pin prop_io\[11\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[11] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[11\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[12\] 3.3-V LVCMOS P16 " "Pin prop_io\[12\] uses I/O standard 3.3-V LVCMOS at P16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[13\] 3.3-V LVCMOS P15 " "Pin prop_io\[13\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[14\] 3.3-V LVCMOS L15 " "Pin prop_io\[14\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[14] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[14\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[15\] 3.3-V LVCMOS R16 " "Pin prop_io\[15\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[15] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[15\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[16\] 3.3-V LVCMOS K16 " "Pin prop_io\[16\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[16] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[16\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[17\] 3.3-V LVCMOS L16 " "Pin prop_io\[17\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[17] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[17\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[18\] 3.3-V LVCMOS N11 " "Pin prop_io\[18\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[18] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[18\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[19\] 3.3-V LVCMOS N9 " "Pin prop_io\[19\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[19] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[19\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[20\] 3.3-V LVCMOS P9 " "Pin prop_io\[20\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[20] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[20\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[21\] 3.3-V LVCMOS N12 " "Pin prop_io\[21\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[21] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[21\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[22\] 3.3-V LVCMOS R10 " "Pin prop_io\[22\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[22] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[22\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[23\] 3.3-V LVCMOS P11 " "Pin prop_io\[23\] uses I/O standard 3.3-V LVCMOS at P11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[23] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[23\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[24\] 3.3-V LVCMOS R11 " "Pin prop_io\[24\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[24] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[24\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[25\] 3.3-V LVCMOS T10 " "Pin prop_io\[25\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[25] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[25\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[26\] 3.3-V LVCMOS T11 " "Pin prop_io\[26\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[26] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[26\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[27\] 3.3-V LVCMOS R12 " "Pin prop_io\[27\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[27] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[27\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[28\] 3.3-V LVCMOS T12 " "Pin prop_io\[28\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[28] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[28\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[29\] 3.3-V LVCMOS R13 " "Pin prop_io\[29\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[29] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[29\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[30\] 3.3-V LVCMOS B11 " "Pin prop_io\[30\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[30] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[30\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prop_io\[31\] 3.3-V LVCMOS E10 " "Pin prop_io\[31\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[31] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[31\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inp_resn 3.3-V LVCMOS D9 " "Pin inp_resn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { inp_resn } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_resn" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 14 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 117 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVCMOS R8 " "Pin clock_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 116 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1496209778679 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1496209778679 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "prop_io\[12\] a permanently enabled " "Pin prop_io\[12\] has a permanently enabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[12] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[12\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209778681 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "prop_io\[13\] a permanently enabled " "Pin prop_io\[13\] has a permanently enabled output enable" {  } { { "d:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/14.1/quartus/bin64/pin_planner.ppl" { prop_io[13] } } } { "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prop_io\[13\]" } } } } { "top.tdf" "" { Text "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.tdf" 16 0 0 } } { "temporary_test_loc" "" { Generic "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496209778681 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1496209778681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.fit.smsg " "Generated suppressed messages file G:/JCAP/Dev/P8X32A/P8X32A_DE0_Nano/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496209780360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496209784239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 00:49:44 2017 " "Processing ended: Wed May 31 00:49:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496209784239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:26 " "Elapsed time: 00:03:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496209784239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496209784239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496209784239 ""}
