// Seed: 3797149932
`define pp_3 0
`timescale 1ps / 1ps `default_nettype id_3 `celldefine `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
endmodule
