#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017d90578190 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
v0000017d905e0b00_0 .var "aluControl", 3 0;
v0000017d905e0c40_0 .net "aluout", 31 0, v0000017d905e1140_0;  1 drivers
v0000017d905e0ce0_0 .var "var1", 31 0;
v0000017d905e0880_0 .var "var2", 31 0;
v0000017d905e0ba0_0 .net "zero", 0 0, L_0000017d905e09c0;  1 drivers
S_0000017d9057aed0 .scope task, "display_result" "display_result" 2 20, 2 20 0, S_0000017d90578190;
 .timescale -9 -12;
TD_alu_tb.display_result ;
    %vpi_call 2 22 "$display", "aluControl = %b | var1 = 0x%08x | var2 = 0x%08x | aluout = 0x%08x | zero = %b", v0000017d905e0b00_0, v0000017d905e0ce0_0, v0000017d905e0880_0, v0000017d905e0c40_0, v0000017d905e0ba0_0 {0 0 0};
    %end;
S_0000017d9053d970 .scope module, "uut" "alu" 2 11, 3 1 0, S_0000017d90578190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "var1";
    .port_info 1 /INPUT 32 "var2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017d90577310 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0000017d90538ff0 .functor AND 1, L_0000017d905e11e0, L_0000017d905e0d80, C4<1>, C4<1>;
L_0000017d905e1848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017d90536830_0 .net/2u *"_ivl_0", 31 0, L_0000017d905e1848;  1 drivers
L_0000017d905e18d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000017d9053bd60_0 .net/2s *"_ivl_10", 1 0, L_0000017d905e18d8;  1 drivers
L_0000017d905e1920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017d90536660_0 .net/2s *"_ivl_12", 1 0, L_0000017d905e1920;  1 drivers
v0000017d90578320_0 .net *"_ivl_14", 1 0, L_0000017d905e0e20;  1 drivers
v0000017d9057b060_0 .net *"_ivl_2", 0 0, L_0000017d905e11e0;  1 drivers
L_0000017d905e1890 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000017d9057b100_0 .net/2u *"_ivl_4", 3 0, L_0000017d905e1890;  1 drivers
v0000017d9053db00_0 .net *"_ivl_6", 0 0, L_0000017d905e0d80;  1 drivers
v0000017d9053dba0_0 .net *"_ivl_9", 0 0, L_0000017d90538ff0;  1 drivers
v0000017d905e0920_0 .net "aluControl", 3 0, v0000017d905e0b00_0;  1 drivers
v0000017d905e1140_0 .var "aluout", 31 0;
v0000017d905e0f60_0 .net "var1", 31 0, v0000017d905e0ce0_0;  1 drivers
v0000017d905e13c0_0 .net "var2", 31 0, v0000017d905e0880_0;  1 drivers
v0000017d905e1280_0 .net "zero", 0 0, L_0000017d905e09c0;  alias, 1 drivers
E_0000017d90576dd0 .event anyedge, v0000017d905e0920_0, v0000017d905e0f60_0, v0000017d905e13c0_0;
L_0000017d905e11e0 .cmp/eq 32, v0000017d905e1140_0, L_0000017d905e1848;
L_0000017d905e0d80 .cmp/eq 4, v0000017d905e0b00_0, L_0000017d905e1890;
L_0000017d905e0e20 .functor MUXZ 2, L_0000017d905e1920, L_0000017d905e18d8, L_0000017d90538ff0, C4<>;
L_0000017d905e09c0 .part L_0000017d905e0e20, 0, 1;
    .scope S_0000017d9053d970;
T_1 ;
    %wait E_0000017d90576dd0;
    %load/vec4 v0000017d905e0920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0000017d905e0f60_0;
    %load/vec4 v0000017d905e13c0_0;
    %and;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0000017d905e0f60_0;
    %load/vec4 v0000017d905e13c0_0;
    %or;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000017d905e0f60_0;
    %load/vec4 v0000017d905e13c0_0;
    %add;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000017d905e0f60_0;
    %load/vec4 v0000017d905e13c0_0;
    %sub;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000017d905e0f60_0;
    %load/vec4 v0000017d905e13c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0000017d905e1140_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017d90578190;
T_2 ;
    %vpi_call 2 28 "$display", "Starting ALU Testbench...\012" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 32 "$display", "Test AND:" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 36 "$display", "Test OR:" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "Test ADD:" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "Test SUB (non-zero):" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "Test SUB (zero):" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 52 "$display", "Test SLT (true):" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "Test SLT (false):" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000017d905e0b00_0, 0, 4;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0000017d905e0ce0_0, 0, 32;
    %pushi/vec4 456, 0, 32;
    %store/vec4 v0000017d905e0880_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test DEFAULT:" {0 0 0};
    %fork TD_alu_tb.display_result, S_0000017d9057aed0;
    %join;
    %vpi_call 2 62 "$display", "\012Finished ALU Testbench." {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../../../../Verification/datapath/alu_tb.v";
    "alu.v";
