

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sat Nov 12 19:46:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  6.907 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    24687|   194696|  0.171 ms|  1.345 ms|  24688|  194697|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_dut_Pipeline_1_fu_150                 |dut_Pipeline_1                 |     8002|     8002|  26.407 us|  26.407 us|   8002|    8002|       no|
        |grp_dut_Pipeline_2_fu_156                 |dut_Pipeline_2                 |     8002|     8002|  26.407 us|  26.407 us|   8002|    8002|       no|
        |grp_dut_Pipeline_3_fu_162                 |dut_Pipeline_3                 |     8002|     8002|  26.407 us|  26.407 us|   8002|    8002|       no|
        |grp_dut_Pipeline_4_fu_168                 |dut_Pipeline_4                 |     8002|     8002|  26.407 us|  26.407 us|   8002|    8002|       no|
        |grp_dut_Pipeline_5_fu_174                 |dut_Pipeline_5                 |     4010|     4010|  13.233 us|  13.233 us|   4010|    4010|       no|
        |grp_dut_Pipeline_6_fu_180                 |dut_Pipeline_6                 |     4010|     4010|  13.233 us|  13.233 us|   4010|    4010|       no|
        |grp_dut_Pipeline_7_fu_186                 |dut_Pipeline_7                 |     1002|     1002|   3.307 us|   3.307 us|   1002|    1002|       no|
        |grp_dut_Pipeline_8_fu_192                 |dut_Pipeline_8                 |    24530|    24530|  80.949 us|  80.949 us|  24530|   24530|       no|
        |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204   |dut_Pipeline_VITIS_LOOP_37_1   |       77|   104543|   0.532 us|   0.722 ms|     77|  104543|       no|
        |grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225  |dut_Pipeline_VITIS_LOOP_125_3  |       75|    65618|   0.375 us|   0.328 ms|     75|   65618|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    3880|   4866|    -|
|Memory           |       37|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1070|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       37|    0|    3949|   6086|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    0|       3|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|   214|   360|    0|
    |grp_dut_Pipeline_1_fu_150                 |dut_Pipeline_1                 |        0|   0|    42|    69|    0|
    |grp_dut_Pipeline_2_fu_156                 |dut_Pipeline_2                 |        0|   0|    42|    69|    0|
    |grp_dut_Pipeline_3_fu_162                 |dut_Pipeline_3                 |        0|   0|    42|    69|    0|
    |grp_dut_Pipeline_4_fu_168                 |dut_Pipeline_4                 |        0|   0|    42|    69|    0|
    |grp_dut_Pipeline_5_fu_174                 |dut_Pipeline_5                 |        0|   0|    39|    67|    0|
    |grp_dut_Pipeline_6_fu_180                 |dut_Pipeline_6                 |        0|   0|    39|    67|    0|
    |grp_dut_Pipeline_7_fu_186                 |dut_Pipeline_7                 |        0|   0|    33|    67|    0|
    |grp_dut_Pipeline_8_fu_192                 |dut_Pipeline_8                 |        0|   0|    48|    75|    0|
    |grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225  |dut_Pipeline_VITIS_LOOP_125_3  |        0|   0|  1303|   857|    0|
    |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204   |dut_Pipeline_VITIS_LOOP_37_1   |        0|   0|  1282|  1659|    0|
    |gmem_m_axi_U                              |gmem_m_axi                     |        0|   0|   754|  1438|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|   0|  3880|  4866|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |int_1_U         |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |int_2_U         |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |double_1_U      |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |double_2_U      |int_1_RAM_AUTO_1R1W         |        4|  0|   0|    0|  8000|    8|     1|        64000|
    |string_1_U      |string_1_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1000|    8|     1|         8000|
    |string_2_U      |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_1_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_2_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_2_3_U    |string_2_RAM_AUTO_1R1W      |        4|  0|   0|    0|  6132|    8|     1|        49056|
    |string_pos_1_U  |string_pos_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|  4008|    8|     1|        32064|
    |string_pos_2_U  |string_pos_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|  4008|    8|     1|        32064|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                            |       37|  0|   0|    0| 65544|   88|    11|       524352|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |sub_fu_255_p2                    |         +|   0|  0|  39|          32|           5|
    |cmp85_not_fu_260_p2              |      icmp|   0|  0|  18|          32|          17|
    |cmp90_not_fu_265_p2              |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln34_1_fu_250_p2            |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln34_fu_245_p2              |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_277_p2                |        or|   0|  0|   2|           1|           1|
    |output_line_num_fu_281_p3        |    select|   0|  0|  17|           1|          17|
    |select_ln34_fu_270_p3            |    select|   0|  0|  16|           1|          16|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 150|         165|         106|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  37|          7|    1|          7|
    |ap_done                |   9|          2|    1|          2|
    |double_1_address0      |  20|          4|   13|         52|
    |double_1_ce0           |  20|          4|    1|          4|
    |double_1_d0            |  14|          3|    8|         24|
    |double_1_we0           |  14|          3|    1|          3|
    |double_2_address0      |  20|          4|   13|         52|
    |double_2_ce0           |  20|          4|    1|          4|
    |double_2_d0            |  14|          3|    8|         24|
    |double_2_we0           |  14|          3|    1|          3|
    |gmem_ARVALID           |   9|          2|    1|          2|
    |gmem_AWVALID           |   9|          2|    1|          2|
    |gmem_BREADY            |   9|          2|    1|          2|
    |gmem_RREADY            |   9|          2|    1|          2|
    |gmem_WVALID            |   9|          2|    1|          2|
    |int_1_address0         |  20|          4|   13|         52|
    |int_1_ce0              |  20|          4|    1|          4|
    |int_1_d0               |  14|          3|    8|         24|
    |int_1_we0              |  14|          3|    1|          3|
    |int_2_address0         |  20|          4|   13|         52|
    |int_2_ce0              |  20|          4|    1|          4|
    |int_2_d0               |  14|          3|    8|         24|
    |int_2_we0              |  14|          3|    1|          3|
    |string_1_address0      |  20|          4|   10|         40|
    |string_1_ce0           |  20|          4|    1|          4|
    |string_1_ce1           |   9|          2|    1|          2|
    |string_1_d0            |  14|          3|    8|         24|
    |string_1_we0           |  14|          3|    1|          3|
    |string_2_1_address0    |  20|          4|   13|         52|
    |string_2_1_address1    |  14|          3|   13|         39|
    |string_2_1_ce0         |  20|          4|    1|          4|
    |string_2_1_ce1         |  14|          3|    1|          3|
    |string_2_1_d0          |  14|          3|    8|         24|
    |string_2_1_we0         |  14|          3|    1|          3|
    |string_2_1_we1         |   9|          2|    1|          2|
    |string_2_2_address0    |  20|          4|   13|         52|
    |string_2_2_address1    |  14|          3|   13|         39|
    |string_2_2_ce0         |  20|          4|    1|          4|
    |string_2_2_ce1         |  14|          3|    1|          3|
    |string_2_2_d0          |  14|          3|    8|         24|
    |string_2_2_we0         |  14|          3|    1|          3|
    |string_2_2_we1         |   9|          2|    1|          2|
    |string_2_3_address0    |  20|          4|   13|         52|
    |string_2_3_address1    |  14|          3|   13|         39|
    |string_2_3_ce0         |  20|          4|    1|          4|
    |string_2_3_ce1         |  14|          3|    1|          3|
    |string_2_3_d0          |  14|          3|    8|         24|
    |string_2_3_we0         |  14|          3|    1|          3|
    |string_2_3_we1         |   9|          2|    1|          2|
    |string_2_address0      |  20|          4|   13|         52|
    |string_2_address1      |  14|          3|   13|         39|
    |string_2_ce0           |  20|          4|    1|          4|
    |string_2_ce1           |  14|          3|    1|          3|
    |string_2_d0            |  14|          3|    8|         24|
    |string_2_we0           |  14|          3|    1|          3|
    |string_2_we1           |   9|          2|    1|          2|
    |string_pos_1_address0  |  20|          4|   12|         48|
    |string_pos_1_address1  |  14|          3|   12|         36|
    |string_pos_1_ce0       |  20|          4|    1|          4|
    |string_pos_1_ce1       |  14|          3|    1|          3|
    |string_pos_1_d0        |  14|          3|    8|         24|
    |string_pos_1_we0       |  14|          3|    1|          3|
    |string_pos_1_we1       |   9|          2|    1|          2|
    |string_pos_2_address0  |  20|          4|   12|         48|
    |string_pos_2_address1  |  14|          3|   12|         36|
    |string_pos_2_ce0       |  20|          4|    1|          4|
    |string_pos_2_ce1       |  14|          3|    1|          3|
    |string_pos_2_d0        |  14|          3|    8|         24|
    |string_pos_2_we0       |  14|          3|    1|          3|
    |string_pos_2_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1070|        223|  344|       1172|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_rst_n_inv                                           |   1|   0|    1|          0|
    |ap_rst_reg_1                                           |   1|   0|    1|          0|
    |ap_rst_reg_2                                           |   1|   0|    1|          0|
    |cmp85_not_reg_320                                      |   1|   0|    1|          0|
    |cmp90_not_reg_325                                      |   1|   0|    1|          0|
    |grp_dut_Pipeline_1_fu_150_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_2_fu_156_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_3_fu_162_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_4_fu_168_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_5_fu_174_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_6_fu_180_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_7_fu_186_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_8_fu_192_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln34_1_reg_308                                    |   1|   0|    1|          0|
    |icmp_ln34_reg_303                                      |   1|   0|    1|          0|
    |output_line_num_reg_335                                |  13|   0|   17|          4|
    |sub_reg_315                                            |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  69|   0|   73|          4|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           dut|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           dut|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           dut|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%src_sz_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %src_sz"   --->   Operation 7 'read' 'src_sz_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%int_1 = alloca i64 1" [top.cpp:9]   --->   Operation 8 'alloca' 'int_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%int_2 = alloca i64 1" [top.cpp:10]   --->   Operation 9 'alloca' 'int_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%double_1 = alloca i64 1" [top.cpp:12]   --->   Operation 10 'alloca' 'double_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%double_2 = alloca i64 1" [top.cpp:13]   --->   Operation 11 'alloca' 'double_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%string_pos_1 = alloca i64 1" [top.cpp:15]   --->   Operation 12 'alloca' 'string_pos_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%string_pos_2 = alloca i64 1" [top.cpp:16]   --->   Operation 13 'alloca' 'string_pos_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%string_1 = alloca i64 1" [top.cpp:24]   --->   Operation 14 'alloca' 'string_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%string_2 = alloca i64 1" [top.cpp:25]   --->   Operation 15 'alloca' 'string_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%string_2_1 = alloca i64 1" [top.cpp:25]   --->   Operation 16 'alloca' 'string_2_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%string_2_2 = alloca i64 1" [top.cpp:25]   --->   Operation 17 'alloca' 'string_2_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%string_2_3 = alloca i64 1" [top.cpp:25]   --->   Operation 18 'alloca' 'string_2_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_1, i8 %int_1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_2, i8 %int_2"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_3, i8 %double_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_4, i8 %double_2"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_5, i8 %string_pos_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_6, i8 %string_pos_2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_7, i8 %string_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_8, i8 %string_2, i8 %string_2_1, i8 %string_2_2, i8 %string_2_3"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 27 [1/1] (1.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %src_buff"   --->   Operation 27 'read' 'src_buff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_1, i8 %int_1"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_2, i8 %int_2"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_3, i8 %double_1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_4, i8 %double_2"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_5, i8 %string_pos_1"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_6, i8 %string_pos_2"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_7, i8 %string_1"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_8, i8 %string_2, i8 %string_2_1, i8 %string_2_2, i8 %string_2_3"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln34 = icmp_eq  i32 %src_sz_read, i32 55011" [top.cpp:34]   --->   Operation 36 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln34_1 = icmp_eq  i32 %src_sz_read, i32 60478" [top.cpp:34]   --->   Operation 37 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%sub = add i32 %src_sz_read, i32 4294967285"   --->   Operation 38 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%cmp85_not = icmp_ne  i32 %src_sz_read, i32 104478"   --->   Operation 39 'icmp' 'cmp85_not' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%cmp90_not = icmp_ne  i32 %src_sz_read, i32 60478"   --->   Operation 40 'icmp' 'cmp90_not' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.06>
ST_3 : Operation 41 [2/2] (4.06ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_37_1, i8 %gmem, i8 %int_1, i64 %src_buff_read, i32 %sub, i8 %int_2, i8 %double_1, i8 %double_2, i8 %string_pos_1, i1 %cmp85_not, i1 %cmp90_not, i8 %string_pos_2, i8 %string_1, i8 %string_2_3, i8 %string_2_2, i8 %string_2_1, i8 %string_2"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 42 [1/1] (1.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %dst_buff"   --->   Operation 42 'read' 'dst_buff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node output_line_num)   --->   "%select_ln34 = select i1 %icmp_ln34_1, i17 33544, i17 32000" [top.cpp:34]   --->   Operation 43 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node output_line_num)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [top.cpp:34]   --->   Operation 44 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_line_num = select i1 %or_ln34, i17 %select_ln34, i17 104478" [top.cpp:34]   --->   Operation 45 'select' 'output_line_num' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dut_Pipeline_VITIS_LOOP_37_1, i8 %gmem, i8 %int_1, i64 %src_buff_read, i32 %sub, i8 %int_2, i8 %double_1, i8 %double_2, i8 %string_pos_1, i1 %cmp85_not, i1 %cmp90_not, i8 %string_pos_2, i8 %string_1, i8 %string_2_3, i8 %string_2_2, i8 %string_2_1, i8 %string_2"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.01>
ST_5 : Operation 47 [2/2] (4.01ns)   --->   "%call_ln34 = call void @dut_Pipeline_VITIS_LOOP_125_3, i8 %gmem, i64 %dst_buff_read, i8 %int_1, i8 %int_2, i8 %double_1, i8 %double_2, i8 %string_pos_1, i8 %string_1, i8 %string_pos_2, i8 %string_2, i8 %string_2_1, i8 %string_2_2, i8 %string_2_3, i1 %icmp_ln34_1, i17 %output_line_num" [top.cpp:34]   --->   Operation 47 'call' 'call_ln34' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [top.cpp:7]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [top.cpp:7]   --->   Operation 49 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src_buff, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src_buff, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_sz"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_sz, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_sz, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_buff, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_buff, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln34 = call void @dut_Pipeline_VITIS_LOOP_125_3, i8 %gmem, i64 %dst_buff_read, i8 %int_1, i8 %int_2, i8 %double_1, i8 %double_2, i8 %string_pos_1, i8 %string_1, i8 %string_pos_2, i8 %string_2, i8 %string_2_1, i8 %string_2_2, i8 %string_2_3, i1 %icmp_ln34_1, i17 %output_line_num" [top.cpp:34]   --->   Operation 60 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln173 = ret" [top.cpp:173]   --->   Operation 61 'ret' 'ret_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_sz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_sz_read       (read         ) [ 0010000]
int_1             (alloca       ) [ 0011111]
int_2             (alloca       ) [ 0011111]
double_1          (alloca       ) [ 0011111]
double_2          (alloca       ) [ 0011111]
string_pos_1      (alloca       ) [ 0011111]
string_pos_2      (alloca       ) [ 0011111]
string_1          (alloca       ) [ 0011111]
string_2          (alloca       ) [ 0011111]
string_2_1        (alloca       ) [ 0011111]
string_2_2        (alloca       ) [ 0011111]
string_2_3        (alloca       ) [ 0011111]
src_buff_read     (read         ) [ 0001100]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
call_ln0          (call         ) [ 0000000]
icmp_ln34         (icmp         ) [ 0001100]
icmp_ln34_1       (icmp         ) [ 0001111]
sub               (add          ) [ 0001100]
cmp85_not         (icmp         ) [ 0001100]
cmp90_not         (icmp         ) [ 0001100]
dst_buff_read     (read         ) [ 0000011]
select_ln34       (select       ) [ 0000000]
or_ln34           (or           ) [ 0000000]
output_line_num   (select       ) [ 0000011]
call_ln0          (call         ) [ 0000000]
spectopmodule_ln7 (spectopmodule) [ 0000000]
specinterface_ln7 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln34         (call         ) [ 0000000]
ret_ln173         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_buff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_sz">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_sz"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_buff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_37_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_125_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="int_1_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="int_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="int_2_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="int_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="double_1_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="double_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="double_2_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="double_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="string_pos_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_pos_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="string_pos_2_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_pos_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="string_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="string_2_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="string_2_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_2_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="string_2_2_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_2_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="string_2_3_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="string_2_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="src_sz_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_sz_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="src_buff_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="dst_buff_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_dut_Pipeline_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_dut_Pipeline_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_dut_Pipeline_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_dut_Pipeline_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_dut_Pipeline_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_dut_Pipeline_6_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_dut_Pipeline_7_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_dut_Pipeline_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="8" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="0"/>
<pin id="198" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="64" slack="1"/>
<pin id="209" dir="0" index="4" bw="32" slack="1"/>
<pin id="210" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="9" bw="1" slack="1"/>
<pin id="215" dir="0" index="10" bw="1" slack="1"/>
<pin id="216" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="222" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="1"/>
<pin id="229" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="14" bw="1" slack="3"/>
<pin id="241" dir="0" index="15" bw="17" slack="1"/>
<pin id="242" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln34_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="cmp85_not_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp85_not/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="cmp90_not_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp90_not/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln34_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2"/>
<pin id="272" dir="0" index="1" bw="17" slack="0"/>
<pin id="273" dir="0" index="2" bw="17" slack="0"/>
<pin id="274" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln34_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2"/>
<pin id="279" dir="0" index="1" bw="1" slack="2"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="output_line_num_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="17" slack="0"/>
<pin id="284" dir="0" index="2" bw="17" slack="0"/>
<pin id="285" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_line_num/4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="src_sz_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_sz_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="src_buff_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln34_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln34_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln34_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="sub_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="320" class="1005" name="cmp85_not_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp85_not "/>
</bind>
</comp>

<comp id="325" class="1005" name="cmp90_not_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp90_not "/>
</bind>
</comp>

<comp id="330" class="1005" name="dst_buff_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="output_line_num_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="1"/>
<pin id="337" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="output_line_num "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="88" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="92" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="96" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="100" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="104" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="108" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="112" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="116" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="120" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="124" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="203"><net_src comp="128" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="270" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="132" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="301"><net_src comp="138" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="306"><net_src comp="245" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="311"><net_src comp="250" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="225" pin=14"/></net>

<net id="318"><net_src comp="255" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="323"><net_src comp="260" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="204" pin=9"/></net>

<net id="328"><net_src comp="265" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="204" pin=10"/></net>

<net id="333"><net_src comp="144" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="338"><net_src comp="281" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="225" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 }
 - Input state : 
	Port: dut : gmem | {3 4 }
	Port: dut : src_buff | {2 }
	Port: dut : src_sz | {1 }
	Port: dut : dst_buff | {4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|          |         grp_dut_Pipeline_1_fu_150        |    0    |    39   |    26   |
|          |         grp_dut_Pipeline_2_fu_156        |    0    |    39   |    26   |
|          |         grp_dut_Pipeline_3_fu_162        |    0    |    39   |    26   |
|          |         grp_dut_Pipeline_4_fu_168        |    0    |    39   |    26   |
|   call   |         grp_dut_Pipeline_5_fu_174        |    0    |    36   |    24   |
|          |         grp_dut_Pipeline_6_fu_180        |    0    |    36   |    24   |
|          |         grp_dut_Pipeline_7_fu_186        |    0    |    30   |    24   |
|          |         grp_dut_Pipeline_8_fu_192        |    0    |    45   |    32   |
|          |  grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204 | 32.4016 |   879   |   1235  |
|          | grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225 |  38.112 |   1019  |   704   |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln34_fu_245             |    0    |    0    |    18   |
|   icmp   |            icmp_ln34_1_fu_250            |    0    |    0    |    18   |
|          |             cmp85_not_fu_260             |    0    |    0    |    18   |
|          |             cmp90_not_fu_265             |    0    |    0    |    18   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |                sub_fu_255                |    0    |    0    |    39   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |            select_ln34_fu_270            |    0    |    0    |    17   |
|          |          output_line_num_fu_281          |    0    |    0    |    17   |
|----------|------------------------------------------|---------|---------|---------|
|    or    |              or_ln34_fu_277              |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|          |          src_sz_read_read_fu_132         |    0    |    0    |    0    |
|   read   |         src_buff_read_read_fu_138        |    0    |    0    |    0    |
|          |         dst_buff_read_read_fu_144        |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          | 70.5136 |   2201  |   2294  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|  double_1  |    4   |    0   |    0   |    0   |
|  double_2  |    4   |    0   |    0   |    0   |
|    int_1   |    4   |    0   |    0   |    0   |
|    int_2   |    4   |    0   |    0   |    0   |
|  string_1  |    1   |    0   |    0   |    0   |
|  string_2  |    4   |    0   |    0   |    0   |
| string_2_1 |    4   |    0   |    0   |    0   |
| string_2_2 |    4   |    0   |    0   |    0   |
| string_2_3 |    4   |    0   |    0   |    0   |
|string_pos_1|    2   |    0   |    0   |    0   |
|string_pos_2|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   37   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   cmp85_not_reg_320   |    1   |
|   cmp90_not_reg_325   |    1   |
| dst_buff_read_reg_330 |   64   |
|  icmp_ln34_1_reg_308  |    1   |
|   icmp_ln34_reg_303   |    1   |
|output_line_num_reg_335|   17   |
| src_buff_read_reg_298 |   64   |
|  src_sz_read_reg_289  |   32   |
|      sub_reg_315      |   32   |
+-----------------------+--------+
|         Total         |   213  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   70   |  2201  |  2294  |    -   |
|   Memory  |   37   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   213  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   37   |   70   |  2414  |  2294  |    0   |
+-----------+--------+--------+--------+--------+--------+
