##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SDI12_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. SDI12_UART_IntClock:R)
		5.2::Critical Path Report for (SDI12_UART_IntClock:R vs. SDI12_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 19.72 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: SDI12_UART_IntClock  | Frequency: 19.15 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            SDI12_UART_IntClock  41666.7          -9039       N/A              N/A         N/A              N/A         N/A              N/A         
SDI12_UART_IntClock  SDI12_UART_IntClock  1.04167e+008     104114439   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase       
--------------------  ------------  ---------------------  
SDI12_Data(0)_PAD:in  22027         SDI12_UART_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase       
---------------------  ------------  ---------------------  
SDI12_Data(0)_PAD:out  30201         SDI12_UART_IntClock:R  
SDI12_Data(0)_PAD:out  28679         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 19.72 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47195
-------------------------------------   ----- 
End-of-path arrival time (ps)           47195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                  macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                       macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                        iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                          iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                           iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                               iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell26    2895  47195  -9039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SDI12_UART_IntClock
*************************************************
Clock: SDI12_UART_IntClock
Frequency: 19.15 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104114439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48718
-------------------------------------   ----- 
End-of-path arrival time (ps)           48718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                       macrocell9    1250   1250  104114439  RISE       1
Net_45/main_0                                  macrocell8    4585   5835  104114439  RISE       1
Net_45/q                                       macrocell8    3350   9185  104114439  RISE       1
SDI12_Data(0)/pin_input                        iocell2       6037  15222  104114439  RISE       1
SDI12_Data(0)/pad_out                          iocell2      14979  30201  104114439  RISE       1
SDI12_Data(0)/pad_in                           iocell2          0  30201  104114439  RISE       1
SDI12_Data(0)/fb                               iocell2       6259  36460  104114439  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell5    6013  42473  104114439  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell5    3350  45823  104114439  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell26   2895  48718  104114439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. SDI12_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47195
-------------------------------------   ----- 
End-of-path arrival time (ps)           47195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                  macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                       macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                        iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                          iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                           iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                               iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell26    2895  47195  -9039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1


5.2::Critical Path Report for (SDI12_UART_IntClock:R vs. SDI12_UART_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104114439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48718
-------------------------------------   ----- 
End-of-path arrival time (ps)           48718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                       macrocell9    1250   1250  104114439  RISE       1
Net_45/main_0                                  macrocell8    4585   5835  104114439  RISE       1
Net_45/q                                       macrocell8    3350   9185  104114439  RISE       1
SDI12_Data(0)/pin_input                        iocell2       6037  15222  104114439  RISE       1
SDI12_Data(0)/pad_out                          iocell2      14979  30201  104114439  RISE       1
SDI12_Data(0)/pad_in                           iocell2          0  30201  104114439  RISE       1
SDI12_Data(0)/fb                               iocell2       6259  36460  104114439  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell5    6013  42473  104114439  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell5    3350  45823  104114439  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell26   2895  48718  104114439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47195
-------------------------------------   ----- 
End-of-path arrival time (ps)           47195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                  macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                       macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                        iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                          iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                           iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                               iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell26    2895  47195  -9039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : -9035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47192
-------------------------------------   ----- 
End-of-path arrival time (ps)           47192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_3         macrocell16    2892  47192  -9035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_status_3\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : -9035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47192
-------------------------------------   ----- 
End-of-path arrival time (ps)           47192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_3        macrocell25    2892  47192  -9035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : -9035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47192
-------------------------------------   ----- 
End-of-path arrival time (ps)           47192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell5     6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell5     3350  44300  -9039  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_3      macrocell28    2892  47192  -9035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -9005p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47202
-------------------------------------   ----- 
End-of-path arrival time (ps)           47202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0   controlcell1    2050   2050  -9039  RISE       1
Net_45/main_1                                 macrocell8      2263   4313  -9039  RISE       1
Net_45/q                                      macrocell8      3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                       iocell2         6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                         iocell2        14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                          iocell2            0  28679  -9039  RISE       1
SDI12_Data(0)/fb                              iocell2         6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2         macrocell5      6013  40950  -9039  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q              macrocell5      3350  44300  -9039  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2901  47202  -9005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:pollcount_1\/main_4
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : -1930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40087
-------------------------------------   ----- 
End-of-path arrival time (ps)           40087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_4        macrocell22    5150  40087  -1930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:pollcount_0\/main_3
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : -1930p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40087
-------------------------------------   ----- 
End-of-path arrival time (ps)           40087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_3        macrocell23    5150  40087  -1930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_state_2\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : -1922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40079
-------------------------------------   ----- 
End-of-path arrival time (ps)           40079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_6         macrocell19    5142  40079  -1922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_last\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_last\/clock_0
Path slack     : -1922p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40079
-------------------------------------   ----- 
End-of-path arrival time (ps)           40079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  -9039  RISE       1
Net_45/main_1                                macrocell8     2263   4313  -9039  RISE       1
Net_45/q                                     macrocell8     3350   7663  -9039  RISE       1
SDI12_Data(0)/pin_input                      iocell2        6037  13700  -9039  RISE       1
SDI12_Data(0)/pad_out                        iocell2       14979  28679  -9039  RISE       1
SDI12_Data(0)/pad_in                         iocell2           0  28679  -9039  RISE       1
SDI12_Data(0)/fb                             iocell2        6259  34938  -9039  RISE       1
\SDI12_UART:BUART:rx_last\/main_0            macrocell27    5142  40079  -1922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_last\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 104146263p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6190
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14214
-------------------------------------   ----- 
End-of-path arrival time (ps)           14214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q                      macrocell12     1250   1250  104146263  RISE       1
\SDI12_UART:BUART:counter_load_not\/main_3           macrocell1      7378   8628  104146263  RISE       1
\SDI12_UART:BUART:counter_load_not\/q                macrocell1      3350  11978  104146263  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  14214  104146263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \SDI12_UART:BUART:sTX:TxSts\/clock
Path slack     : 104146711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19456
-------------------------------------   ----- 
End-of-path arrival time (ps)           19456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104146711  RISE       1
\SDI12_UART:BUART:tx_status_0\/main_3                 macrocell2      6699  10279  104146711  RISE       1
\SDI12_UART:BUART:tx_status_0\/q                      macrocell2      3350  13629  104146711  RISE       1
\SDI12_UART:BUART:sTX:TxSts\/status_0                 statusicell1    5826  19456  104146711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SDI12_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 104147439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -5360
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q            macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_counter_load\/main_2  macrocell4    6397   7647  104147439  RISE       1
\SDI12_UART:BUART:rx_counter_load\/q       macrocell4    3350  10997  104147439  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/load   count7cell    2871  13868  104147439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:tx_state_0\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104151322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  104146711  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_3                  macrocell11     8254  11834  104151322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104152304p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13862
-------------------------------------   ----- 
End-of-path arrival time (ps)           13862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  104152304  RISE       1
\SDI12_UART:BUART:rx_status_4\/main_1                 macrocell6      2896   6476  104152304  RISE       1
\SDI12_UART:BUART:rx_status_4\/q                      macrocell6      3350   9826  104152304  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_4                 statusicell2    4036  13862  104152304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104152564p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148891  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7903   8093  104152564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104153241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_4  macrocell18   8666   9916  104153241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104153241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9916
-------------------------------------   ---- 
End-of-path arrival time (ps)           9916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q               macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   8666   9916  104153241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104153314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_1  macrocell16   8593   9843  104153314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104153314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q        macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_1  macrocell25   8593   9843  104153314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104153314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q          macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_1  macrocell28   8593   9843  104153314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104153345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q         macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_4  macrocell17   8562   9812  104153345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104153345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q                macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_5  macrocell26   8562   9812  104153345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153748p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  104153748  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5659   6909  104153748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104153922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_5  macrocell16   7984   9234  104153922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104153922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q        macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_5  macrocell25   7984   9234  104153922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104153922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q          macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_5  macrocell28   7984   9234  104153922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104154214p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8942
-------------------------------------   ---- 
End-of-path arrival time (ps)           8942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q               macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   7692   8942  104154214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104154444p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q         macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_3  macrocell17   7463   8713  104154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104154444p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q                macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_4  macrocell26   7463   8713  104154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104154797p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_2   macrocell18   7109   8359  104154797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104154982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_3  macrocell19   6925   8175  104154982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104155011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_4  macrocell16   6895   8145  104155011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104155011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q        macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_4  macrocell25   6895   8145  104155011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104155011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q          macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_4  macrocell28   6895   8145  104155011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_1\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104155064p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148891  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_2               macrocell10     7903   8093  104155064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_0\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104155064p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148891  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_2               macrocell11     7903   8093  104155064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104155064p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148891  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_2                macrocell13     7903   8093  104155064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  104149197  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4192   5442  104155215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104155367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_2   macrocell16   6539   7789  104155367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104155367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_2  macrocell25   6539   7789  104155367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104155367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q    macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_2  macrocell28   6539   7789  104155367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104155510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q        macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_3  macrocell24   6397   7647  104155510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104155576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_1  macrocell18   6331   7581  104155576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104155664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  104148245  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3743   4993  104155664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104155684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_4  macrocell19   6222   7472  104155684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104155694p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_2  macrocell17   6212   7462  104155694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104155694p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q          macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_2  macrocell26   6212   7462  104155694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_2\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104155751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  104148891  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_2               macrocell12     7216   7406  104155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155939p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q                macrocell16     1250   1250  104149184  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3467   4717  104155939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104156037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  104148660  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3370   4620  104156037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104156383p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_0    macrocell18   5524   6774  104156383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \SDI12_UART:BUART:txn\/main_3
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104156487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  104156487  RISE       1
\SDI12_UART:BUART:txn\/main_3                macrocell9      2300   6670  104156487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SDI12_UART:BUART:rx_state_0\/main_8
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104156990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104156990  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_8         macrocell16   4227   6167  104156990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157075p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   4832   6082  104157075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SDI12_UART:BUART:rx_state_3\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104157108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104156990  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_7         macrocell18   4109   6049  104157108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104157256p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q        macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_1  macrocell24   4651   5901  104157256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104157261p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_1  macrocell19   4646   5896  104157261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104157268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_0   macrocell24   4638   5888  104157268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104157309p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q        macrocell19   1250   1250  104149237  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_4  macrocell24   4598   5848  104157309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:txn\/main_0
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104157359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q       macrocell9    1250   1250  104114439  RISE       1
\SDI12_UART:BUART:txn\/main_0  macrocell9    4548   5798  104157359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104157606p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_0    macrocell19   4301   5551  104157606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_bit\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104157698p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_bit\/q       macrocell28   1250   1250  104157698  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_6  macrocell28   4209   5459  104157698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:txn\/main_4
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104157747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:txn\/main_4    macrocell9    4160   5410  104157747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104157750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_3  macrocell12   4157   5407  104157750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104157750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q          macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_3  macrocell15   4157   5407  104157750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104157750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_3  macrocell10   4157   5407  104157750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104157750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_4  macrocell11   4157   5407  104157750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104157750p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  104146263  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_3  macrocell13   4157   5407  104157750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \SDI12_UART:BUART:rx_state_3\/main_8
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104157817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  104157817  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_8         macrocell18   3400   5340  104157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SDI12_UART:BUART:rx_state_3\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104157827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157827  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_6         macrocell18   3390   5330  104157827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SDI12_UART:BUART:rx_state_3\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104157833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157833  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_5         macrocell18   3384   5324  104157833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104157934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                 macrocell9    1250   1250  104114439  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_0  macrocell15   3972   5222  104157934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104158124p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_0  macrocell12   3782   5032  104158124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104158124p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q          macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_1  macrocell15   3782   5032  104158124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104158131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_0  macrocell10   3776   5026  104158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104158131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_0  macrocell11   3776   5026  104158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104158131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_0  macrocell13   3776   5026  104158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104158149p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_0  macrocell17   3757   5007  104158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104158149p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q         macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_0  macrocell26   3757   5007  104158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_0    macrocell16   3757   5007  104158150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104158150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_0   macrocell25   3757   5007  104158150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104158150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q   macrocell14   1250   1250  104149197  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_0  macrocell28   3757   5007  104158150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:txn\/main_1
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104158174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  104148245  RISE       1
\SDI12_UART:BUART:txn\/main_1    macrocell9    3733   4983  104158174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_bit\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104158252p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_bit\/q             macrocell28   1250   1250  104157698  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_7  macrocell26   3655   4905  104158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158319  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_0   macrocell20   2898   4838  104158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:pollcount_1\/main_0
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104158319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158319  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_0        macrocell22   2898   4838  104158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:pollcount_0\/main_0
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104158319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104158319  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_0        macrocell23   2898   4838  104158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158322  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_1   macrocell20   2894   4834  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:pollcount_1\/main_1
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158322  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_1        macrocell22   2894   4834  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:pollcount_0\/main_1
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104158322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104158322  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_1        macrocell23   2894   4834  104158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158328p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  104158328  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_2   macrocell20   2889   4829  104158328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104158445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q         macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_1  macrocell17   3462   4712  104158445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104158445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q                macrocell16   1250   1250  104149184  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_1  macrocell26   3462   4712  104158445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_error_pre\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104158523p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_error_pre\/q  macrocell26   1250   1250  104158523  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_5     macrocell24   3384   4634  104158523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SDI12_UART:BUART:rx_state_0\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158547p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104157833  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_6         macrocell16   2670   4610  104158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SDI12_UART:BUART:rx_state_0\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104157827  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_7         macrocell16   2667   4607  104158550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104158550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_1  macrocell12   3356   4606  104158550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104158550p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q          macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_2  macrocell15   3356   4606  104158550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:txn\/main_2
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104158551p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:txn\/main_2    macrocell9    3355   4605  104158551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \SDI12_UART:BUART:rx_state_0\/main_9
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  104157817  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_9         macrocell16   2642   4582  104158574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104158793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_1  macrocell10   3114   4364  104158793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104158793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_1  macrocell11   3114   4364  104158793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104158793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  104148660  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_1  macrocell13   3114   4364  104158793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:txn\/main_6
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104158848p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  104158848  RISE       1
\SDI12_UART:BUART:txn\/main_6   macrocell9    3059   4309  104158848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104158851p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  104158848  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_4  macrocell12   3056   4306  104158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104158851p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q           macrocell13   1250   1250  104158848  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_4  macrocell15   3056   4306  104158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158959p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_3  macrocell18   2948   4198  104158959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104158961p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q               macrocell18   1250   1250  104147439  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   2945   4195  104158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104158971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  104158848  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_4  macrocell10   2935   4185  104158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_6
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104158971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  104158848  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_6  macrocell11   2935   4185  104158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104159218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_2   macrocell19   2689   3939  104159218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104159226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  104153748  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_2  macrocell24   2681   3931  104159226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SDI12_UART:BUART:tx_state_0\/main_5
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104159226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  104159226  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_5               macrocell11     3740   3930  104159226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SDI12_UART:BUART:txn\/main_5
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104159229p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  104159226  RISE       1
\SDI12_UART:BUART:txn\/main_5                      macrocell9      3738   3928  104159229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_error_pre\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104159274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_error_pre\/q       macrocell26   1250   1250  104158523  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_6  macrocell26   2633   3883  104159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_parity_bit\/q
Path End       : \SDI12_UART:BUART:txn\/main_7
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_parity_bit\/q  macrocell15   1250   1250  104159318  RISE       1
\SDI12_UART:BUART:txn\/main_7       macrocell9    2589   3839  104159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_parity_bit\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104159318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_parity_bit\/q       macrocell15   1250   1250  104159318  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_5  macrocell15   2588   3838  104159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_1\/q
Path End       : \SDI12_UART:BUART:pollcount_1\/main_2
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104159370p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_1\/q       macrocell22   1250   1250  104152357  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_2  macrocell22   2536   3786  104159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_last\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104159653p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_last\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_last\/q          macrocell27   1250   1250  104159653  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_5  macrocell19   2253   3503  104159653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_0\/q
Path End       : \SDI12_UART:BUART:pollcount_1\/main_3
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104159654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  104152492  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_3  macrocell22   2253   3503  104159654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_0\/q
Path End       : \SDI12_UART:BUART:pollcount_0\/main_2
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104159654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_0\/q       macrocell23   1250   1250  104152492  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_2  macrocell23   2253   3503  104159654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_load_fifo\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104159657p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3130
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_load_fifo\/q            macrocell17     1250   1250  104154158  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2630   3880  104159657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_status_3\/q
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104162057p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                               model name    delay     AT      slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_status_3\/q       macrocell25    1250   1250  104162057  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_3  statusicell2   2860   4110  104162057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_status_2\/q
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104162659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT      slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_status_2\/q       macrocell24    1250   1250  104162659  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_2  statusicell2   2258   3508  104162659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

