$date
	Sat Oct 22 19:49:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#892580
b10001 !
1"
#892582
b10001 &
b10001 %
1$
#892583
0"
#892586
b110100 &
b110100 %
#892590
b11010 &
b11010 %
#892594
b1101 &
b1101 %
#892598
b101000 &
b101000 %
#892602
b10100 &
b10100 %
#892606
b1010 &
b1010 %
#892610
b101 &
b101 %
#892614
b10000 &
b10000 %
#892618
b1000 &
b1000 %
#892622
b100 &
b100 %
#892626
b10 &
b10 %
#892630
b1 &
1#
b1 %
#892634
b0 &
b0 %
0#
0$
#1834574
b1 &
b1 %
1$
b1 !
1"
#1834575
0"
#1834578
1#
#1834582
b0 &
0#
b0 %
0$
#2834132
b1101 !
1"
#2834134
b1101 &
b1101 %
1$
#2834135
0"
#2834138
b101000 &
b101000 %
#2834142
b10100 &
b10100 %
#2834146
b1010 &
b1010 %
#2834150
b101 &
b101 %
#2834154
b10000 &
b10000 %
#2834158
b1000 &
b1000 %
#2834162
b100 &
b100 %
#2834166
b10 &
b10 %
#2834170
b1 &
b1 %
1#
#2834174
b0 &
0#
b0 %
0$
#4500012
