INFO: [VRFC 10-163] Analyzing VHDL file "D:/tijsv/Documents/UA sem2/DigitaleElektronica/Sessie6/Multiplier/Multiplier.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
