Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/Administrator/Desktop/lab4_reborn/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to C:/Users/Administrator/Desktop/lab4_reborn/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: blinkenlights.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "blinkenlights.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "blinkenlights"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : blinkenlights
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : blinkenlights.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/jkff.vhd" in Library work.
Architecture behavioral of Entity jkff is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/dff.vhd" in Library work.
Architecture behavioral of Entity dff is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/shiftreg_channel.vhd" in Library work.
Architecture behavioral of Entity shiftreg_channel is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/frekvensdeler.vhd" in Library work.
Architecture behavioral of Entity frekvensdeler is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/shiftreg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/Administrator/Desktop/lab4_reborn/blinkenlights.vhd" in Library work.
Architecture behavioral of Entity blinkenlights is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <blinkenlights> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <frekvensdeler> in library <work> (architecture <behavioral>) with generics.
	ratio = 10000000

Analyzing hierarchy for entity <shiftreg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shiftreg_channel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <jkff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blinkenlights> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/lab4_reborn/blinkenlights.vhd" line 61: Unconnected output port 'Qa' of component 'shiftreg'.
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/lab4_reborn/blinkenlights.vhd" line 61: Unconnected output port 'Qh' of component 'shiftreg'.
Entity <blinkenlights> analyzed. Unit <blinkenlights> generated.

Analyzing generic Entity <frekvensdeler> in library <work> (Architecture <behavioral>).
	ratio = 10000000
Entity <frekvensdeler> analyzed. Unit <frekvensdeler> generated.

Analyzing Entity <shiftreg> in library <work> (Architecture <behavioral>).
Entity <shiftreg> analyzed. Unit <shiftreg> generated.

Analyzing Entity <shiftreg_channel> in library <work> (Architecture <behavioral>).
Entity <shiftreg_channel> analyzed. Unit <shiftreg_channel> generated.

Analyzing Entity <dff> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Administrator/Desktop/lab4_reborn/dff.vhd" line 46: Unconnected output port 'invQ' of component 'jkff'.
Entity <dff> analyzed. Unit <dff> generated.

Analyzing Entity <jkff> in library <work> (Architecture <behavioral>).
Entity <jkff> analyzed. Unit <jkff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <frekvensdeler>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/frekvensdeler.vhd".
    Found 1-bit register for signal <clock_signal>.
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <frekvensdeler> synthesized.


Synthesizing Unit <jkff>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/jkff.vhd".
    Found 1-bit register for signal <t>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <jkff> synthesized.


Synthesizing Unit <dff>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/dff.vhd".
Unit <dff> synthesized.


Synthesizing Unit <shiftreg_channel>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/shiftreg_channel.vhd".
    Found 1-bit tristate buffer for signal <Q>.
    Summary:
	inferred   1 Tristate(s).
Unit <shiftreg_channel> synthesized.


Synthesizing Unit <shiftreg>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/shiftreg.vhd".
Unit <shiftreg> synthesized.


Synthesizing Unit <blinkenlights>.
    Related source file is "C:/Users/Administrator/Desktop/lab4_reborn/blinkenlights.vhd".
    Found 8-bit tristate buffer for signal <data>.
    Summary:
	inferred   8 Tristate(s).
Unit <blinkenlights> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 9
# Tristates                                            : 9
 1-bit tristate buffer                                 : 8
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v200.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit blinkenlights: 6 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N9.
WARNING:Xst:2040 - Unit blinkenlights: 8 multi-source signals are replaced by logic (pull-up yes): data<0>_MLTSRCEDGE, data<1>_MLTSRCEDGE, data<2>_MLTSRCEDGE, data<3>_MLTSRCEDGE, data<4>_MLTSRCEDGE, data<5>_MLTSRCEDGE, data<6>, data<7>.

Optimizing unit <blinkenlights> ...

Optimizing unit <frekvensdeler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blinkenlights, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : blinkenlights.ngr
Top Level Output File Name         : blinkenlights
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 142
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 23
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 3
#      LUT4                        : 34
#      LUT4_D                      : 5
#      LUT4_L                      : 2
#      MUXCY                       : 29
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 33
#      FD                          : 1
#      FDR                         : 24
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 8
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                       41  out of   2352     1%  
 Number of Slice Flip Flops:             33  out of   4704     0%  
 Number of 4 input LUTs:                 83  out of   4704     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    176     8%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
divider_internal/clock_signal      | NONE(reg/chA/trigger/jk/t)| 8     |
clk                                | BUFGP                     | 25    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.320ns (Maximum Frequency: 96.899MHz)
   Minimum input arrival time before clock: 11.402ns
   Maximum output required time after clock: 10.692ns
   Maximum combinational path delay: 11.774ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider_internal/clock_signal'
  Clock period: 10.320ns (frequency: 96.899MHz)
  Total number of paths / destination ports: 87 / 24
-------------------------------------------------------------------------
Delay:               10.320ns (Levels of Logic = 4)
  Source:            reg/LINES[3].chX/trigger/jk/t (FF)
  Destination:       reg/LINES[3].chX/trigger/jk/t (FF)
  Source Clock:      divider_internal/clock_signal rising
  Destination Clock: divider_internal/clock_signal rising

  Data Path: reg/LINES[3].chX/trigger/jk/t to reg/LINES[3].chX/trigger/jk/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   1.292   1.850  reg/LINES[3].chX/trigger/jk/t (reg/LINES[3].chX/trigger/jk/t)
     LUT4:I1->O            2   0.653   1.340  data<3>_MLTSRCEDGELogicTrst1 (data<3>)
     LUT4:I3->O            1   0.653   0.000  reg/LINES[3].chX/dff_in1 (reg/LINES[3].chX/dff_in1)
     MUXF5:I1->O           3   0.363   1.480  reg/LINES[3].chX/dff_in_f5 (reg/LINES[3].chX/dff_in)
     INV:I->O              1   0.653   1.150  reg/LINES[3].chX/trigger/jk/t_not00011_INV_0 (reg/LINES[3].chX/trigger/jk/t_not0001)
     FDSE:CE                   0.886          reg/LINES[3].chX/trigger/jk/t
    ----------------------------------------
    Total                     10.320ns (4.500ns logic, 5.820ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.762ns (frequency: 114.129MHz)
  Total number of paths / destination ports: 909 / 49
-------------------------------------------------------------------------
Delay:               8.762ns (Levels of Logic = 7)
  Source:            divider_internal/count_19 (FF)
  Destination:       divider_internal/count_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider_internal/count_19 to divider_internal/count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   1.292   1.600  divider_internal/count_19 (divider_internal/count_19)
     LUT4:I2->O            1   0.653   0.000  divider_internal/count_cmp_eq0000_wg_lut<0> (divider_internal/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.784   0.000  divider_internal/count_cmp_eq0000_wg_cy<0> (divider_internal/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.050   0.000  divider_internal/count_cmp_eq0000_wg_cy<1> (divider_internal/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.050   0.000  divider_internal/count_cmp_eq0000_wg_cy<2> (divider_internal/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.050   0.000  divider_internal/count_cmp_eq0000_wg_cy<3> (divider_internal/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.050   0.000  divider_internal/count_cmp_eq0000_wg_cy<4> (divider_internal/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          24   0.050   3.400  divider_internal/count_cmp_eq0000_wg_cy<5> (divider_internal/count_cmp_eq0000)
     FDR:R                     0.783          divider_internal/count_0
    ----------------------------------------
    Total                      8.762ns (3.762ns logic, 5.000ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider_internal/clock_signal'
  Total number of paths / destination ports: 162 / 24
-------------------------------------------------------------------------
Offset:              11.402ns (Levels of Logic = 5)
  Source:            s0 (PAD)
  Destination:       reg/chH/trigger/jk/t (FF)
  Destination Clock: divider_internal/clock_signal rising

  Data Path: s0 to reg/chH/trigger/jk/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.924   3.300  s0_IBUF (s0_IBUF)
     LUT4:I0->O            2   0.653   1.340  data<3>_MLTSRCEDGELogicTrst1 (data<3>)
     LUT4:I3->O            1   0.653   0.000  reg/LINES[3].chX/dff_in1 (reg/LINES[3].chX/dff_in1)
     MUXF5:I1->O           3   0.363   1.480  reg/LINES[3].chX/dff_in_f5 (reg/LINES[3].chX/dff_in)
     INV:I->O              1   0.653   1.150  reg/LINES[3].chX/trigger/jk/t_not00011_INV_0 (reg/LINES[3].chX/trigger/jk/t_not0001)
     FDSE:CE                   0.886          reg/LINES[3].chX/trigger/jk/t
    ----------------------------------------
    Total                     11.402ns (4.132ns logic, 7.270ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider_internal/clock_signal'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.692ns (Levels of Logic = 2)
  Source:            reg/LINES[3].chX/trigger/jk/t (FF)
  Destination:       lights<3> (PAD)
  Source Clock:      divider_internal/clock_signal rising

  Data Path: reg/LINES[3].chX/trigger/jk/t to lights<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   1.292   1.850  reg/LINES[3].chX/trigger/jk/t (reg/LINES[3].chX/trigger/jk/t)
     LUT4:I1->O            2   0.653   1.340  data<3>_MLTSRCEDGELogicTrst1 (data<3>)
     OBUF:I->O                 5.557          lights_3_OBUF (lights<3>)
    ----------------------------------------
    Total                     10.692ns (7.502ns logic, 3.190ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 6
-------------------------------------------------------------------------
Delay:               11.774ns (Levels of Logic = 3)
  Source:            s0 (PAD)
  Destination:       lights<3> (PAD)

  Data Path: s0 to lights<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.924   3.300  s0_IBUF (s0_IBUF)
     LUT4:I0->O            2   0.653   1.340  data<3>_MLTSRCEDGELogicTrst1 (data<3>)
     OBUF:I->O                 5.557          lights_3_OBUF (lights<3>)
    ----------------------------------------
    Total                     11.774ns (7.134ns logic, 4.640ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.69 secs
 
--> 

Total memory usage is 159196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

