# Table of contents

* [Writing a RISC-V Emulator in Rust](README.md)

## Hardware Components

* [CPU with Two Instructions](hardware-components/cpu-with-two-instructions.md)
* [Memory and System Bus](hardware-components/memory-and-system-bus.md)
* [Control and Status Registers](hardware-components/control-and-status-registers.md)
* [Privileged Architecture](hardware-components/privileged-architecture.md)
* [Exceptions](hardware-components/exceptions.md)
* [PLIC \(a platform-level interrupt controller\) and CLINT \(a core-local interrupter\)](hardware-components/plic-a-platform-level-interrupt-controller-and-clint-a-core-local-interrupter.md)
* [UART \(a universal asynchronous receiver-transmitter\)](hardware-components/uart-a-universal-asynchronous-receiver-transmitter.md)
* [Interrupts](hardware-components/interrupts.md)

## Instruction Set

---

* [RV64I Base Integer Instruction Set](rv64i-base-integer-instruction-set.md)
* ["M" Standard Extension for Integer Multiplication and Division](m-standard-extension-for-integer-multiplication-and-division.md)
* ["A" Standard Extension for AtomicInstructions](a-standard-extension-for-atomicinstructions.md)

