# Reading pref.tcl
# do Lab1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab1/Lab1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:24:46 on Sep 19,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab1/Lab1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture fsm_logic of fsm
# End time: 12:24:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.fsm
# vsim rtl_work.fsm 
# Start time: 12:24:57 on Sep 19,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.fsm(fsm_logic)
add wave -position insertpoint  \
sim:/fsm/clock
force -freeze sim:/fsm/clock 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/fsm/clock
wave create -driver freeze -pattern clock -initialvalue U -period 50ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/fsm/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue U -period 200ps -dutycycle 40 -starttime 0ps -endtime 1000ps sim:/fsm/input
wave modify -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 40 -starttime 0ps -endtime 1000ps Edit:/fsm/input
wave create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 10 -starttime 0ps -endtime 1000ps sim:/fsm/reset
wave modify -driver freeze -pattern clock -initialvalue 1 -period 1000ps -dutycycle 10 -starttime 0ps -endtime 1000ps Edit:/fsm/reset
add wave -position insertpoint  \
sim:/fsm/output
add wave -position insertpoint  \
sim:/fsm/present_state
add wave -position insertpoint  \
sim:/fsm/next_state
run
run
restart
run
wave export -file {} -starttime 0 -endtime 1000 -format force -designunit fsm
# errormessage
# Export file not specified.
# Usage : wave export -file <name> -starttime <time> -endtime <time> -format  <["force" | "vcd" | "vhdl" | "vlog"]> -designunit <name> [-f]write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab1/simulation/modelsim/wave.do}
wave editwrite -file {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab1/simulation/modelsim/wave.do} -append
# End time: 12:50:50 on Sep 19,2022, Elapsed time: 0:25:53
# Errors: 0, Warnings: 0
