Classic Timing Analyzer report for eight_bit_equal_port
Fri Feb 27 12:12:25 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.577 ns   ; b[5] ; aeqb ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.577 ns       ; b[5] ; aeqb ;
; N/A   ; None              ; 12.448 ns       ; b[7] ; aeqb ;
; N/A   ; None              ; 12.183 ns       ; b[6] ; aeqb ;
; N/A   ; None              ; 8.966 ns        ; b[0] ; aeqb ;
; N/A   ; None              ; 8.926 ns        ; a[3] ; aeqb ;
; N/A   ; None              ; 8.815 ns        ; a[7] ; aeqb ;
; N/A   ; None              ; 8.813 ns        ; b[1] ; aeqb ;
; N/A   ; None              ; 8.740 ns        ; b[4] ; aeqb ;
; N/A   ; None              ; 8.740 ns        ; a[0] ; aeqb ;
; N/A   ; None              ; 8.647 ns        ; b[3] ; aeqb ;
; N/A   ; None              ; 8.620 ns        ; b[2] ; aeqb ;
; N/A   ; None              ; 8.509 ns        ; a[4] ; aeqb ;
; N/A   ; None              ; 8.507 ns        ; a[1] ; aeqb ;
; N/A   ; None              ; 8.425 ns        ; a[2] ; aeqb ;
; N/A   ; None              ; 8.394 ns        ; a[5] ; aeqb ;
; N/A   ; None              ; 7.994 ns        ; a[6] ; aeqb ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 27 12:12:24 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eight_bit_equal_port -c eight_bit_equal_port --timing_analysis_only
Info: Longest tpd from source pin "b[5]" to destination pin "aeqb" is 12.577 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'b[5]'
    Info: 2: + IC(5.766 ns) + CELL(0.275 ns) = 6.873 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 1; COMB Node = 'aeqb~1'
    Info: 3: + IC(0.244 ns) + CELL(0.420 ns) = 7.537 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 1; COMB Node = 'aeqb~4'
    Info: 4: + IC(2.222 ns) + CELL(2.818 ns) = 12.577 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'aeqb'
    Info: Total cell delay = 4.345 ns ( 34.55 % )
    Info: Total interconnect delay = 8.232 ns ( 65.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Fri Feb 27 12:12:26 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


