
zzum_ok.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007874  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08007a14  08007a14  00008a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b4c  08007b4c  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  08007b4c  08007b4c  00008b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b54  08007b54  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b54  08007b54  00008b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b58  08007b58  00008b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007b5c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c98  2000006c  08007bc8  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d04  08007bc8  00009d04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4f7  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038f4  00000000  00000000  00024593  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001788  00000000  00000000  00027e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001269  00000000  00000000  00029610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c92  00000000  00000000  0002a879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001acab  00000000  00000000  0004350b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c628  00000000  00000000  0005e1b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa7de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bf4  00000000  00000000  000fa824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00101418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080079fc 	.word	0x080079fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080079fc 	.word	0x080079fc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af02      	add	r7, sp, #8
 8000576:	4603      	mov	r3, r0
 8000578:	6039      	str	r1, [r7, #0]
 800057a:	71fb      	strb	r3, [r7, #7]
 800057c:	4613      	mov	r3, r2
 800057e:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8000580:	1dfa      	adds	r2, r7, #7
 8000582:	2305      	movs	r3, #5
 8000584:	9300      	str	r3, [sp, #0]
 8000586:	2301      	movs	r3, #1
 8000588:	216c      	movs	r1, #108	@ 0x6c
 800058a:	480d      	ldr	r0, [pc, #52]	@ (80005c0 <as5600_read+0x50>)
 800058c:	f001 f97e 	bl	800188c <HAL_I2C_Master_Transmit>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <as5600_read+0x2a>
        return false;
 8000596:	2300      	movs	r3, #0
 8000598:	e00d      	b.n	80005b6 <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 800059a:	88bb      	ldrh	r3, [r7, #4]
 800059c:	2205      	movs	r2, #5
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	216c      	movs	r1, #108	@ 0x6c
 80005a4:	4806      	ldr	r0, [pc, #24]	@ (80005c0 <as5600_read+0x50>)
 80005a6:	f001 fa6f 	bl	8001a88 <HAL_I2C_Master_Receive>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <as5600_read+0x44>
        return false;
 80005b0:	2300      	movs	r3, #0
 80005b2:	e000      	b.n	80005b6 <as5600_read+0x46>

    return true;
 80005b4:	2301      	movs	r3, #1
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000088 	.word	0x20000088

080005c4 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2202      	movs	r2, #2
 80005d2:	4619      	mov	r1, r3
 80005d4:	200e      	movs	r0, #14
 80005d6:	f7ff ffcb 	bl	8000570 <as5600_read>
 80005da:	4603      	mov	r3, r0
 80005dc:	f083 0301 	eor.w	r3, r3, #1
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <AS5600_ReadRaw12+0x26>
        return false;
 80005e6:	2300      	movs	r3, #0
 80005e8:	e00d      	b.n	8000606 <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 80005ea:	7b3b      	ldrb	r3, [r7, #12]
 80005ec:	021b      	lsls	r3, r3, #8
 80005ee:	b21a      	sxth	r2, r3
 80005f0:	7b7b      	ldrb	r3, [r7, #13]
 80005f2:	b21b      	sxth	r3, r3
 80005f4:	4313      	orrs	r3, r2
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80005fe:	b29a      	uxth	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	801a      	strh	r2, [r3, #0]
    return true;
 8000604:	2301      	movs	r3, #1
}
 8000606:	4618      	mov	r0, r3
 8000608:	3710      	adds	r7, #16
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
	...

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f000 fcf5 	bl	8001004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f877 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 f989 	bl	8000934 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000622:	f000 f95d 	bl	80008e0 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 8000626:	f000 f8dd 	bl	80007e4 <MX_I2C3_Init>
  MX_TIM1_Init();
 800062a:	f000 f909 	bl	8000840 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800062e:	4826      	ldr	r0, [pc, #152]	@ (80006c8 <main+0xb8>)
 8000630:	f002 fcfc 	bl	800302c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000634:	f003 fc40 	bl	8003eb8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000638:	4a24      	ldr	r2, [pc, #144]	@ (80006cc <main+0xbc>)
 800063a:	2100      	movs	r1, #0
 800063c:	4824      	ldr	r0, [pc, #144]	@ (80006d0 <main+0xc0>)
 800063e:	f003 fc85 	bl	8003f4c <osThreadNew>
 8000642:	4603      	mov	r3, r0
 8000644:	4a23      	ldr	r2, [pc, #140]	@ (80006d4 <main+0xc4>)
 8000646:	6013      	str	r3, [r2, #0]

  /* creation of gcode_task */
  gcode_taskHandle = osThreadNew(start_gcode_task, NULL, &gcode_task_attributes);
 8000648:	4a23      	ldr	r2, [pc, #140]	@ (80006d8 <main+0xc8>)
 800064a:	2100      	movs	r1, #0
 800064c:	4823      	ldr	r0, [pc, #140]	@ (80006dc <main+0xcc>)
 800064e:	f003 fc7d 	bl	8003f4c <osThreadNew>
 8000652:	4603      	mov	r3, r0
 8000654:	4a22      	ldr	r2, [pc, #136]	@ (80006e0 <main+0xd0>)
 8000656:	6013      	str	r3, [r2, #0]

  /* creation of encoder_task */
  encoder_taskHandle = osThreadNew(start_encoder_task, NULL, &encoder_task_attributes);
 8000658:	4a22      	ldr	r2, [pc, #136]	@ (80006e4 <main+0xd4>)
 800065a:	2100      	movs	r1, #0
 800065c:	4822      	ldr	r0, [pc, #136]	@ (80006e8 <main+0xd8>)
 800065e:	f003 fc75 	bl	8003f4c <osThreadNew>
 8000662:	4603      	mov	r3, r0
 8000664:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <main+0xdc>)
 8000666:	6013      	str	r3, [r2, #0]

  /* creation of orzel_task */
  orzel_taskHandle = osThreadNew(start_orzel_task, NULL, &orzel_task_attributes);
 8000668:	4a21      	ldr	r2, [pc, #132]	@ (80006f0 <main+0xe0>)
 800066a:	2100      	movs	r1, #0
 800066c:	4821      	ldr	r0, [pc, #132]	@ (80006f4 <main+0xe4>)
 800066e:	f003 fc6d 	bl	8003f4c <osThreadNew>
 8000672:	4603      	mov	r3, r0
 8000674:	4a20      	ldr	r2, [pc, #128]	@ (80006f8 <main+0xe8>)
 8000676:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000678:	f003 fc42 	bl	8003f00 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  for(int i=0; i < 32; i++){
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	e00a      	b.n	8000698 <main+0x88>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000682:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000686:	481d      	ldr	r0, [pc, #116]	@ (80006fc <main+0xec>)
 8000688:	f000 ffa1 	bl	80015ce <HAL_GPIO_TogglePin>
		  HAL_Delay(2);
 800068c:	2002      	movs	r0, #2
 800068e:	f000 fcfb 	bl	8001088 <HAL_Delay>
	  for(int i=0; i < 32; i++){
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	3301      	adds	r3, #1
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2b1f      	cmp	r3, #31
 800069c:	ddf1      	ble.n	8000682 <main+0x72>
	  }
	  HAL_Delay(20);
 800069e:	2014      	movs	r0, #20
 80006a0:	f000 fcf2 	bl	8001088 <HAL_Delay>
  	  if (AS5600_ReadRaw12(&raw))
 80006a4:	4816      	ldr	r0, [pc, #88]	@ (8000700 <main+0xf0>)
 80006a6:	f7ff ff8d 	bl	80005c4 <AS5600_ReadRaw12>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d006      	beq.n	80006be <main+0xae>
  	  {
  		  printf("%u\r\n", raw);  // wypisz samą wartość surową
 80006b0:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <main+0xf0>)
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4813      	ldr	r0, [pc, #76]	@ (8000704 <main+0xf4>)
 80006b8:	f006 fa70 	bl	8006b9c <iprintf>
 80006bc:	e7de      	b.n	800067c <main+0x6c>
  	  }
  	  else
  	  {
  		  printf("error\r\n");
 80006be:	4812      	ldr	r0, [pc, #72]	@ (8000708 <main+0xf8>)
 80006c0:	f006 fad4 	bl	8006c6c <puts>
	  for(int i=0; i < 32; i++){
 80006c4:	e7da      	b.n	800067c <main+0x6c>
 80006c6:	bf00      	nop
 80006c8:	200000dc 	.word	0x200000dc
 80006cc:	08007a70 	.word	0x08007a70
 80006d0:	08000a41 	.word	0x08000a41
 80006d4:	2000016c 	.word	0x2000016c
 80006d8:	08007a94 	.word	0x08007a94
 80006dc:	08000a51 	.word	0x08000a51
 80006e0:	20000170 	.word	0x20000170
 80006e4:	08007ab8 	.word	0x08007ab8
 80006e8:	08000a89 	.word	0x08000a89
 80006ec:	20000174 	.word	0x20000174
 80006f0:	08007adc 	.word	0x08007adc
 80006f4:	08000ac5 	.word	0x08000ac5
 80006f8:	20000178 	.word	0x20000178
 80006fc:	40020000 	.word	0x40020000
 8000700:	2000017c 	.word	0x2000017c
 8000704:	08007a48 	.word	0x08007a48
 8000708:	08007a50 	.word	0x08007a50

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	@ 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2230      	movs	r2, #48	@ 0x30
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f006 fb86 	bl	8006e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	4b29      	ldr	r3, [pc, #164]	@ (80007dc <SystemClock_Config+0xd0>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000738:	4a28      	ldr	r2, [pc, #160]	@ (80007dc <SystemClock_Config+0xd0>)
 800073a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800073e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000740:	4b26      	ldr	r3, [pc, #152]	@ (80007dc <SystemClock_Config+0xd0>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemClock_Config+0xd4>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000758:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <SystemClock_Config+0xd4>)
 800075a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800075e:	6013      	str	r3, [r2, #0]
 8000760:	4b1f      	ldr	r3, [pc, #124]	@ (80007e0 <SystemClock_Config+0xd4>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076c:	2302      	movs	r3, #2
 800076e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000770:	2301      	movs	r3, #1
 8000772:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000774:	2310      	movs	r3, #16
 8000776:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000778:	2302      	movs	r3, #2
 800077a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077c:	2300      	movs	r3, #0
 800077e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000780:	2310      	movs	r3, #16
 8000782:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000784:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000788:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800078a:	2304      	movs	r3, #4
 800078c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800078e:	2307      	movs	r3, #7
 8000790:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	4618      	mov	r0, r3
 8000798:	f001 ff2e 	bl	80025f8 <HAL_RCC_OscConfig>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007a2:	f000 f9a6 	bl	8000af2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a6:	230f      	movs	r3, #15
 80007a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007aa:	2302      	movs	r3, #2
 80007ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	2102      	movs	r1, #2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f002 f990 	bl	8002ae8 <HAL_RCC_ClockConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007ce:	f000 f990 	bl	8000af2 <Error_Handler>
  }
}
 80007d2:	bf00      	nop
 80007d4:	3750      	adds	r7, #80	@ 0x50
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800
 80007e0:	40007000 	.word	0x40007000

080007e4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_I2C3_Init+0x50>)
 80007ea:	4a13      	ldr	r2, [pc, #76]	@ (8000838 <MX_I2C3_Init+0x54>)
 80007ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80007ee:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <MX_I2C3_Init+0x50>)
 80007f0:	4a12      	ldr	r2, [pc, #72]	@ (800083c <MX_I2C3_Init+0x58>)
 80007f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <MX_I2C3_Init+0x50>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80007fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <MX_I2C3_Init+0x50>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000800:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <MX_I2C3_Init+0x50>)
 8000802:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000806:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <MX_I2C3_Init+0x50>)
 800080a:	2200      	movs	r2, #0
 800080c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800080e:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <MX_I2C3_Init+0x50>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <MX_I2C3_Init+0x50>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <MX_I2C3_Init+0x50>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000820:	4804      	ldr	r0, [pc, #16]	@ (8000834 <MX_I2C3_Init+0x50>)
 8000822:	f000 feef 	bl	8001604 <HAL_I2C_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800082c:	f000 f961 	bl	8000af2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000088 	.word	0x20000088
 8000838:	40005c00 	.word	0x40005c00
 800083c:	000186a0 	.word	0x000186a0

08000840 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000846:	f107 0308 	add.w	r3, r7, #8
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000854:	463b      	mov	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800085c:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <MX_TIM1_Init+0x98>)
 800085e:	4a1f      	ldr	r2, [pc, #124]	@ (80008dc <MX_TIM1_Init+0x9c>)
 8000860:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000862:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_TIM1_Init+0x98>)
 8000864:	2200      	movs	r2, #0
 8000866:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000868:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <MX_TIM1_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800086e:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_TIM1_Init+0x98>)
 8000870:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000874:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000876:	4b18      	ldr	r3, [pc, #96]	@ (80008d8 <MX_TIM1_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800087c:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <MX_TIM1_Init+0x98>)
 800087e:	2200      	movs	r2, #0
 8000880:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000882:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <MX_TIM1_Init+0x98>)
 8000884:	2200      	movs	r2, #0
 8000886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000888:	4813      	ldr	r0, [pc, #76]	@ (80008d8 <MX_TIM1_Init+0x98>)
 800088a:	f002 fb7f 	bl	8002f8c <HAL_TIM_Base_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000894:	f000 f92d 	bl	8000af2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000898:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800089c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800089e:	f107 0308 	add.w	r3, r7, #8
 80008a2:	4619      	mov	r1, r3
 80008a4:	480c      	ldr	r0, [pc, #48]	@ (80008d8 <MX_TIM1_Init+0x98>)
 80008a6:	f002 fd6d 	bl	8003384 <HAL_TIM_ConfigClockSource>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80008b0:	f000 f91f 	bl	8000af2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008b4:	2300      	movs	r3, #0
 80008b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b8:	2300      	movs	r3, #0
 80008ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_TIM1_Init+0x98>)
 80008c2:	f002 ff6f 	bl	80037a4 <HAL_TIMEx_MasterConfigSynchronization>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80008cc:	f000 f911 	bl	8000af2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	200000dc 	.word	0x200000dc
 80008dc:	40010000 	.word	0x40010000

080008e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008e4:	4b11      	ldr	r3, [pc, #68]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 80008e6:	4a12      	ldr	r2, [pc, #72]	@ (8000930 <MX_USART2_UART_Init+0x50>)
 80008e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ea:	4b10      	ldr	r3, [pc, #64]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 80008ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000904:	4b09      	ldr	r3, [pc, #36]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 8000906:	220c      	movs	r2, #12
 8000908:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090a:	4b08      	ldr	r3, [pc, #32]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000910:	4b06      	ldr	r3, [pc, #24]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000916:	4805      	ldr	r0, [pc, #20]	@ (800092c <MX_USART2_UART_Init+0x4c>)
 8000918:	f002 ffc6 	bl	80038a8 <HAL_UART_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000922:	f000 f8e6 	bl	8000af2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000124 	.word	0x20000124
 8000930:	40004400 	.word	0x40004400

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	@ 0x28
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	4b38      	ldr	r3, [pc, #224]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a37      	ldr	r2, [pc, #220]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000954:	f043 0304 	orr.w	r3, r3, #4
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0304 	and.w	r3, r3, #4
 8000962:	613b      	str	r3, [r7, #16]
 8000964:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	4b31      	ldr	r3, [pc, #196]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a30      	ldr	r2, [pc, #192]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b2e      	ldr	r3, [pc, #184]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	60bb      	str	r3, [r7, #8]
 8000986:	4b2a      	ldr	r3, [pc, #168]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a29      	ldr	r2, [pc, #164]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b27      	ldr	r3, [pc, #156]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	607b      	str	r3, [r7, #4]
 80009a2:	4b23      	ldr	r3, [pc, #140]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a22      	ldr	r2, [pc, #136]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b20      	ldr	r3, [pc, #128]	@ (8000a30 <MX_GPIO_Init+0xfc>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	607b      	str	r3, [r7, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|ENG_ENABLE_Pin|X_STEP_Pin, GPIO_PIN_RESET);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80009c0:	481c      	ldr	r0, [pc, #112]	@ (8000a34 <MX_GPIO_Init+0x100>)
 80009c2:	f000 fdeb 	bl	800159c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2110      	movs	r1, #16
 80009ca:	481b      	ldr	r0, [pc, #108]	@ (8000a38 <MX_GPIO_Init+0x104>)
 80009cc:	f000 fde6 	bl	800159c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	4815      	ldr	r0, [pc, #84]	@ (8000a3c <MX_GPIO_Init+0x108>)
 80009e8:	f000 fc54 	bl	8001294 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin ENG_ENABLE_Pin X_STEP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|ENG_ENABLE_Pin|X_STEP_Pin;
 80009ec:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	4619      	mov	r1, r3
 8000a04:	480b      	ldr	r0, [pc, #44]	@ (8000a34 <MX_GPIO_Init+0x100>)
 8000a06:	f000 fc45 	bl	8001294 <HAL_GPIO_Init>

  /*Configure GPIO pin : X_DIR_Pin */
  GPIO_InitStruct.Pin = X_DIR_Pin;
 8000a0a:	2310      	movs	r3, #16
 8000a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a16:	2300      	movs	r3, #0
 8000a18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(X_DIR_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <MX_GPIO_Init+0x104>)
 8000a22:	f000 fc37 	bl	8001294 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a26:	bf00      	nop
 8000a28:	3728      	adds	r7, #40	@ 0x28
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40020000 	.word	0x40020000
 8000a38:	40020400 	.word	0x40020400
 8000a3c:	40020800 	.word	0x40020800

08000a40 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f003 fb11 	bl	8004070 <osDelay>
 8000a4e:	e7fb      	b.n	8000a48 <StartDefaultTask+0x8>

08000a50 <start_gcode_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_gcode_task */
void start_gcode_task(void *argument)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_gcode_task */
  /* Infinite loop */
  for(;;)
  {
	  for(int i=0; i < 32; i++){
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	e00a      	b.n	8000a74 <start_gcode_task+0x24>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000a5e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a62:	4808      	ldr	r0, [pc, #32]	@ (8000a84 <start_gcode_task+0x34>)
 8000a64:	f000 fdb3 	bl	80015ce <HAL_GPIO_TogglePin>
		  osDelay(2);
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f003 fb01 	bl	8004070 <osDelay>
	  for(int i=0; i < 32; i++){
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	3301      	adds	r3, #1
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b1f      	cmp	r3, #31
 8000a78:	ddf1      	ble.n	8000a5e <start_gcode_task+0xe>
	  }
	  osDelay(20);
 8000a7a:	2014      	movs	r0, #20
 8000a7c:	f003 faf8 	bl	8004070 <osDelay>
	  for(int i=0; i < 32; i++){
 8000a80:	e7ea      	b.n	8000a58 <start_gcode_task+0x8>
 8000a82:	bf00      	nop
 8000a84:	40020000 	.word	0x40020000

08000a88 <start_encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_encoder_task */
void start_encoder_task(void *argument)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_encoder_task */
  /* Infinite loop */
  for(;;)
  {
	  if (AS5600_ReadRaw12(&raw))
 8000a90:	4809      	ldr	r0, [pc, #36]	@ (8000ab8 <start_encoder_task+0x30>)
 8000a92:	f7ff fd97 	bl	80005c4 <AS5600_ReadRaw12>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d006      	beq.n	8000aaa <start_encoder_task+0x22>
	  {
		  printf("%u\r\n", raw);  // wypisz samą wartość surową
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <start_encoder_task+0x30>)
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4806      	ldr	r0, [pc, #24]	@ (8000abc <start_encoder_task+0x34>)
 8000aa4:	f006 f87a 	bl	8006b9c <iprintf>
 8000aa8:	e002      	b.n	8000ab0 <start_encoder_task+0x28>
	  }
	  else
	  {
		  printf("error\r\n");
 8000aaa:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <start_encoder_task+0x38>)
 8000aac:	f006 f8de 	bl	8006c6c <puts>
	  }
	  osDelay(10);
 8000ab0:	200a      	movs	r0, #10
 8000ab2:	f003 fadd 	bl	8004070 <osDelay>
	  if (AS5600_ReadRaw12(&raw))
 8000ab6:	e7eb      	b.n	8000a90 <start_encoder_task+0x8>
 8000ab8:	2000017c 	.word	0x2000017c
 8000abc:	08007a48 	.word	0x08007a48
 8000ac0:	08007a50 	.word	0x08007a50

08000ac4 <start_orzel_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_orzel_task */
void start_orzel_task(void *argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_orzel_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f003 facf 	bl	8004070 <osDelay>
 8000ad2:	e7fb      	b.n	8000acc <start_orzel_task+0x8>

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ae6:	f000 faaf 	bl	8001048 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af6:	b672      	cpsid	i
}
 8000af8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afa:	bf00      	nop
 8000afc:	e7fd      	b.n	8000afa <Error_Handler+0x8>
	...

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	4a11      	ldr	r2, [pc, #68]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b16:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b32:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <HAL_MspInit+0x54>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	210f      	movs	r1, #15
 8000b42:	f06f 0001 	mvn.w	r0, #1
 8000b46:	f000 fb7b 	bl	8001240 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800

08000b58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a29      	ldr	r2, [pc, #164]	@ (8000c1c <HAL_I2C_MspInit+0xc4>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d14b      	bne.n	8000c12 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	613b      	str	r3, [r7, #16]
 8000b7e:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	4a27      	ldr	r2, [pc, #156]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000b84:	f043 0304 	orr.w	r3, r3, #4
 8000b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8a:	4b25      	ldr	r3, [pc, #148]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	f003 0304 	and.w	r3, r3, #4
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	4b21      	ldr	r3, [pc, #132]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	4a20      	ldr	r2, [pc, #128]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bb8:	2312      	movs	r3, #18
 8000bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4815      	ldr	r0, [pc, #84]	@ (8000c24 <HAL_I2C_MspInit+0xcc>)
 8000bd0:	f000 fb60 	bl	8001294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bda:	2312      	movs	r3, #18
 8000bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000be6:	2304      	movs	r3, #4
 8000be8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	4619      	mov	r1, r3
 8000bf0:	480d      	ldr	r0, [pc, #52]	@ (8000c28 <HAL_I2C_MspInit+0xd0>)
 8000bf2:	f000 fb4f 	bl	8001294 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	4a08      	ldr	r2, [pc, #32]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000c00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c06:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <HAL_I2C_MspInit+0xc8>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	@ 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40005c00 	.word	0x40005c00
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020800 	.word	0x40020800
 8000c28:	40020000 	.word	0x40020000

08000c2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a0b      	ldr	r2, [pc, #44]	@ (8000c68 <HAL_TIM_Base_MspInit+0x3c>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d10d      	bne.n	8000c5a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <HAL_TIM_Base_MspInit+0x40>)
 8000c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c46:	4a09      	ldr	r2, [pc, #36]	@ (8000c6c <HAL_TIM_Base_MspInit+0x40>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c4e:	4b07      	ldr	r3, [pc, #28]	@ (8000c6c <HAL_TIM_Base_MspInit+0x40>)
 8000c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	40010000 	.word	0x40010000
 8000c6c:	40023800 	.word	0x40023800

08000c70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	@ 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a19      	ldr	r2, [pc, #100]	@ (8000cf4 <HAL_UART_MspInit+0x84>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d12b      	bne.n	8000cea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	4a17      	ldr	r2, [pc, #92]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca2:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	4a10      	ldr	r2, [pc, #64]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <HAL_UART_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cca:	230c      	movs	r3, #12
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cda:	2307      	movs	r3, #7
 8000cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <HAL_UART_MspInit+0x8c>)
 8000ce6:	f000 fad5 	bl	8001294 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40004400 	.word	0x40004400
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	@ 0x38
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	4b34      	ldr	r3, [pc, #208]	@ (8000de8 <HAL_InitTick+0xe8>)
 8000d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d18:	4a33      	ldr	r2, [pc, #204]	@ (8000de8 <HAL_InitTick+0xe8>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d20:	4b31      	ldr	r3, [pc, #196]	@ (8000de8 <HAL_InitTick+0xe8>)
 8000d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d24:	f003 0301 	and.w	r3, r3, #1
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d2c:	f107 0210 	add.w	r2, r7, #16
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4611      	mov	r1, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f002 f8f6 	bl	8002f28 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d3c:	6a3b      	ldr	r3, [r7, #32]
 8000d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d103      	bne.n	8000d4e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d46:	f002 f8c7 	bl	8002ed8 <HAL_RCC_GetPCLK1Freq>
 8000d4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d4c:	e004      	b.n	8000d58 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d4e:	f002 f8c3 	bl	8002ed8 <HAL_RCC_GetPCLK1Freq>
 8000d52:	4603      	mov	r3, r0
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d5a:	4a24      	ldr	r2, [pc, #144]	@ (8000dec <HAL_InitTick+0xec>)
 8000d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d60:	0c9b      	lsrs	r3, r3, #18
 8000d62:	3b01      	subs	r3, #1
 8000d64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000d66:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000d6e:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d74:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000d76:	4a1e      	ldr	r2, [pc, #120]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d7a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d88:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000d8e:	4818      	ldr	r0, [pc, #96]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000d90:	f002 f8fc 	bl	8002f8c <HAL_TIM_Base_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d9a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11b      	bne.n	8000dda <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000da2:	4813      	ldr	r0, [pc, #76]	@ (8000df0 <HAL_InitTick+0xf0>)
 8000da4:	f002 f99c 	bl	80030e0 <HAL_TIM_Base_Start_IT>
 8000da8:	4603      	mov	r3, r0
 8000daa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d111      	bne.n	8000dda <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000db6:	201c      	movs	r0, #28
 8000db8:	f000 fa5e 	bl	8001278 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b0f      	cmp	r3, #15
 8000dc0:	d808      	bhi.n	8000dd4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	201c      	movs	r0, #28
 8000dc8:	f000 fa3a 	bl	8001240 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dcc:	4a09      	ldr	r2, [pc, #36]	@ (8000df4 <HAL_InitTick+0xf4>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e002      	b.n	8000dda <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3738      	adds	r7, #56	@ 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40023800 	.word	0x40023800
 8000dec:	431bde83 	.word	0x431bde83
 8000df0:	20000180 	.word	0x20000180
 8000df4:	20000004 	.word	0x20000004

08000df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <NMI_Handler+0x4>

08000e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <HardFault_Handler+0x4>

08000e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <MemManage_Handler+0x4>

08000e10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e34:	4802      	ldr	r0, [pc, #8]	@ (8000e40 <TIM2_IRQHandler+0x10>)
 8000e36:	f002 f9b5 	bl	80031a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000180 	.word	0x20000180

08000e44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	e00a      	b.n	8000e6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e56:	f3af 8000 	nop.w
 8000e5a:	4601      	mov	r1, r0
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	1c5a      	adds	r2, r3, #1
 8000e60:	60ba      	str	r2, [r7, #8]
 8000e62:	b2ca      	uxtb	r2, r1
 8000e64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf0      	blt.n	8000e56 <_read+0x12>
  }

  return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e009      	b.n	8000ea4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	1c5a      	adds	r2, r3, #1
 8000e94:	60ba      	str	r2, [r7, #8]
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	697a      	ldr	r2, [r7, #20]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	dbf1      	blt.n	8000e90 <_write+0x12>
  }
  return len;
 8000eac:	687b      	ldr	r3, [r7, #4]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <_close>:

int _close(int file)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b083      	sub	sp, #12
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
 8000ed6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ede:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <_isatty>:

int _isatty(int file)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
	...

08000f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f28:	4a14      	ldr	r2, [pc, #80]	@ (8000f7c <_sbrk+0x5c>)
 8000f2a:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <_sbrk+0x60>)
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <_sbrk+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <_sbrk+0x64>)
 8000f3e:	4a12      	ldr	r2, [pc, #72]	@ (8000f88 <_sbrk+0x68>)
 8000f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f42:	4b10      	ldr	r3, [pc, #64]	@ (8000f84 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d207      	bcs.n	8000f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f50:	f006 f810 	bl	8006f74 <__errno>
 8000f54:	4603      	mov	r3, r0
 8000f56:	220c      	movs	r2, #12
 8000f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e009      	b.n	8000f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <_sbrk+0x64>)
 8000f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f72:	68fb      	ldr	r3, [r7, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20018000 	.word	0x20018000
 8000f80:	00000400 	.word	0x00000400
 8000f84:	200001c8 	.word	0x200001c8
 8000f88:	20004d08 	.word	0x20004d08

08000f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <SystemInit+0x20>)
 8000f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <SystemInit+0x20>)
 8000f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fe8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000fb4:	f7ff ffea 	bl	8000f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fb8:	480c      	ldr	r0, [pc, #48]	@ (8000fec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fba:	490d      	ldr	r1, [pc, #52]	@ (8000ff0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc0:	e002      	b.n	8000fc8 <LoopCopyDataInit>

08000fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fc6:	3304      	adds	r3, #4

08000fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fcc:	d3f9      	bcc.n	8000fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fce:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fd0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ffc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd4:	e001      	b.n	8000fda <LoopFillZerobss>

08000fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd8:	3204      	adds	r2, #4

08000fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fdc:	d3fb      	bcc.n	8000fd6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000fde:	f005 ffcf 	bl	8006f80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fe2:	f7ff fb15 	bl	8000610 <main>
  bx  lr    
 8000fe6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fe8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ff0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ff4:	08007b5c 	.word	0x08007b5c
  ldr r2, =_sbss
 8000ff8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ffc:	20004d04 	.word	0x20004d04

08001000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001000:	e7fe      	b.n	8001000 <ADC_IRQHandler>
	...

08001004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001008:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <HAL_Init+0x40>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0d      	ldr	r2, [pc, #52]	@ (8001044 <HAL_Init+0x40>)
 800100e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001014:	4b0b      	ldr	r3, [pc, #44]	@ (8001044 <HAL_Init+0x40>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <HAL_Init+0x40>)
 800101a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800101e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001020:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <HAL_Init+0x40>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a07      	ldr	r2, [pc, #28]	@ (8001044 <HAL_Init+0x40>)
 8001026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800102a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800102c:	2003      	movs	r0, #3
 800102e:	f000 f8fc 	bl	800122a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001032:	200f      	movs	r0, #15
 8001034:	f7ff fe64 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001038:	f7ff fd62 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40023c00 	.word	0x40023c00

08001048 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <HAL_IncTick+0x20>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <HAL_IncTick+0x24>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4413      	add	r3, r2
 8001058:	4a04      	ldr	r2, [pc, #16]	@ (800106c <HAL_IncTick+0x24>)
 800105a:	6013      	str	r3, [r2, #0]
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000008 	.word	0x20000008
 800106c:	200001cc 	.word	0x200001cc

08001070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return uwTick;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <HAL_GetTick+0x14>)
 8001076:	681b      	ldr	r3, [r3, #0]
}
 8001078:	4618      	mov	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	200001cc 	.word	0x200001cc

08001088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001090:	f7ff ffee 	bl	8001070 <HAL_GetTick>
 8001094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a0:	d005      	beq.n	80010ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a2:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <HAL_Delay+0x44>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4413      	add	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ae:	bf00      	nop
 80010b0:	f7ff ffde 	bl	8001070 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d8f7      	bhi.n	80010b0 <HAL_Delay+0x28>
  {
  }
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000008 	.word	0x20000008

080010d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <__NVIC_SetPriorityGrouping+0x44>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010ec:	4013      	ands	r3, r2
 80010ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001102:	4a04      	ldr	r2, [pc, #16]	@ (8001114 <__NVIC_SetPriorityGrouping+0x44>)
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	60d3      	str	r3, [r2, #12]
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800111c:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <__NVIC_GetPriorityGrouping+0x18>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	f003 0307 	and.w	r3, r3, #7
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	2b00      	cmp	r3, #0
 8001144:	db0b      	blt.n	800115e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	f003 021f 	and.w	r2, r3, #31
 800114c:	4907      	ldr	r1, [pc, #28]	@ (800116c <__NVIC_EnableIRQ+0x38>)
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	2001      	movs	r0, #1
 8001156:	fa00 f202 	lsl.w	r2, r0, r2
 800115a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000e100 	.word	0xe000e100

08001170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	2b00      	cmp	r3, #0
 8001182:	db0a      	blt.n	800119a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	490c      	ldr	r1, [pc, #48]	@ (80011bc <__NVIC_SetPriority+0x4c>)
 800118a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118e:	0112      	lsls	r2, r2, #4
 8001190:	b2d2      	uxtb	r2, r2
 8001192:	440b      	add	r3, r1
 8001194:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001198:	e00a      	b.n	80011b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4908      	ldr	r1, [pc, #32]	@ (80011c0 <__NVIC_SetPriority+0x50>)
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	3b04      	subs	r3, #4
 80011a8:	0112      	lsls	r2, r2, #4
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	440b      	add	r3, r1
 80011ae:	761a      	strb	r2, [r3, #24]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000e100 	.word	0xe000e100
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b089      	sub	sp, #36	@ 0x24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	f1c3 0307 	rsb	r3, r3, #7
 80011de:	2b04      	cmp	r3, #4
 80011e0:	bf28      	it	cs
 80011e2:	2304      	movcs	r3, #4
 80011e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3304      	adds	r3, #4
 80011ea:	2b06      	cmp	r3, #6
 80011ec:	d902      	bls.n	80011f4 <NVIC_EncodePriority+0x30>
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3b03      	subs	r3, #3
 80011f2:	e000      	b.n	80011f6 <NVIC_EncodePriority+0x32>
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	f04f 32ff 	mov.w	r2, #4294967295
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43da      	mvns	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	401a      	ands	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800120c:	f04f 31ff 	mov.w	r1, #4294967295
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	43d9      	mvns	r1, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	4313      	orrs	r3, r2
         );
}
 800121e:	4618      	mov	r0, r3
 8001220:	3724      	adds	r7, #36	@ 0x24
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ff4c 	bl	80010d0 <__NVIC_SetPriorityGrouping>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001252:	f7ff ff61 	bl	8001118 <__NVIC_GetPriorityGrouping>
 8001256:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	6978      	ldr	r0, [r7, #20]
 800125e:	f7ff ffb1 	bl	80011c4 <NVIC_EncodePriority>
 8001262:	4602      	mov	r2, r0
 8001264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff ff80 	bl	8001170 <__NVIC_SetPriority>
}
 8001270:	bf00      	nop
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff54 	bl	8001134 <__NVIC_EnableIRQ>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001294:	b480      	push	{r7}
 8001296:	b089      	sub	sp, #36	@ 0x24
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	e159      	b.n	8001564 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012b0:	2201      	movs	r2, #1
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	4013      	ands	r3, r2
 80012c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c4:	693a      	ldr	r2, [r7, #16]
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	f040 8148 	bne.w	800155e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d005      	beq.n	80012e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d130      	bne.n	8001348 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	2203      	movs	r2, #3
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43db      	mvns	r3, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	68da      	ldr	r2, [r3, #12]
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800131c:	2201      	movs	r2, #1
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	43db      	mvns	r3, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4013      	ands	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	091b      	lsrs	r3, r3, #4
 8001332:	f003 0201 	and.w	r2, r3, #1
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	2b03      	cmp	r3, #3
 8001352:	d017      	beq.n	8001384 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	2203      	movs	r2, #3
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4313      	orrs	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f003 0303 	and.w	r3, r3, #3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d123      	bne.n	80013d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	08da      	lsrs	r2, r3, #3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3208      	adds	r2, #8
 8001398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	f003 0307 	and.w	r3, r3, #7
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	220f      	movs	r2, #15
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	691a      	ldr	r2, [r3, #16]
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	08da      	lsrs	r2, r3, #3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3208      	adds	r2, #8
 80013d2:	69b9      	ldr	r1, [r7, #24]
 80013d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	2203      	movs	r2, #3
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4013      	ands	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0203 	and.w	r2, r3, #3
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 80a2 	beq.w	800155e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b57      	ldr	r3, [pc, #348]	@ (800157c <HAL_GPIO_Init+0x2e8>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	4a56      	ldr	r2, [pc, #344]	@ (800157c <HAL_GPIO_Init+0x2e8>)
 8001424:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001428:	6453      	str	r3, [r2, #68]	@ 0x44
 800142a:	4b54      	ldr	r3, [pc, #336]	@ (800157c <HAL_GPIO_Init+0x2e8>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001436:	4a52      	ldr	r2, [pc, #328]	@ (8001580 <HAL_GPIO_Init+0x2ec>)
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	089b      	lsrs	r3, r3, #2
 800143c:	3302      	adds	r3, #2
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	f003 0303 	and.w	r3, r3, #3
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	220f      	movs	r2, #15
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	4013      	ands	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a49      	ldr	r2, [pc, #292]	@ (8001584 <HAL_GPIO_Init+0x2f0>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d019      	beq.n	8001496 <HAL_GPIO_Init+0x202>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a48      	ldr	r2, [pc, #288]	@ (8001588 <HAL_GPIO_Init+0x2f4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d013      	beq.n	8001492 <HAL_GPIO_Init+0x1fe>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a47      	ldr	r2, [pc, #284]	@ (800158c <HAL_GPIO_Init+0x2f8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d00d      	beq.n	800148e <HAL_GPIO_Init+0x1fa>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a46      	ldr	r2, [pc, #280]	@ (8001590 <HAL_GPIO_Init+0x2fc>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d007      	beq.n	800148a <HAL_GPIO_Init+0x1f6>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a45      	ldr	r2, [pc, #276]	@ (8001594 <HAL_GPIO_Init+0x300>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d101      	bne.n	8001486 <HAL_GPIO_Init+0x1f2>
 8001482:	2304      	movs	r3, #4
 8001484:	e008      	b.n	8001498 <HAL_GPIO_Init+0x204>
 8001486:	2307      	movs	r3, #7
 8001488:	e006      	b.n	8001498 <HAL_GPIO_Init+0x204>
 800148a:	2303      	movs	r3, #3
 800148c:	e004      	b.n	8001498 <HAL_GPIO_Init+0x204>
 800148e:	2302      	movs	r3, #2
 8001490:	e002      	b.n	8001498 <HAL_GPIO_Init+0x204>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <HAL_GPIO_Init+0x204>
 8001496:	2300      	movs	r3, #0
 8001498:	69fa      	ldr	r2, [r7, #28]
 800149a:	f002 0203 	and.w	r2, r2, #3
 800149e:	0092      	lsls	r2, r2, #2
 80014a0:	4093      	lsls	r3, r2
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a8:	4935      	ldr	r1, [pc, #212]	@ (8001580 <HAL_GPIO_Init+0x2ec>)
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	089b      	lsrs	r3, r3, #2
 80014ae:	3302      	adds	r3, #2
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014b6:	4b38      	ldr	r3, [pc, #224]	@ (8001598 <HAL_GPIO_Init+0x304>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	43db      	mvns	r3, r3
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	4013      	ands	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014da:	4a2f      	ldr	r2, [pc, #188]	@ (8001598 <HAL_GPIO_Init+0x304>)
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <HAL_GPIO_Init+0x304>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4013      	ands	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	4313      	orrs	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001504:	4a24      	ldr	r2, [pc, #144]	@ (8001598 <HAL_GPIO_Init+0x304>)
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800150a:	4b23      	ldr	r3, [pc, #140]	@ (8001598 <HAL_GPIO_Init+0x304>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	43db      	mvns	r3, r3
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	4013      	ands	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4313      	orrs	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800152e:	4a1a      	ldr	r2, [pc, #104]	@ (8001598 <HAL_GPIO_Init+0x304>)
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001534:	4b18      	ldr	r3, [pc, #96]	@ (8001598 <HAL_GPIO_Init+0x304>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	43db      	mvns	r3, r3
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d003      	beq.n	8001558 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	4313      	orrs	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001558:	4a0f      	ldr	r2, [pc, #60]	@ (8001598 <HAL_GPIO_Init+0x304>)
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3301      	adds	r3, #1
 8001562:	61fb      	str	r3, [r7, #28]
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	2b0f      	cmp	r3, #15
 8001568:	f67f aea2 	bls.w	80012b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800156c:	bf00      	nop
 800156e:	bf00      	nop
 8001570:	3724      	adds	r7, #36	@ 0x24
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	40023800 	.word	0x40023800
 8001580:	40013800 	.word	0x40013800
 8001584:	40020000 	.word	0x40020000
 8001588:	40020400 	.word	0x40020400
 800158c:	40020800 	.word	0x40020800
 8001590:	40020c00 	.word	0x40020c00
 8001594:	40021000 	.word	0x40021000
 8001598:	40013c00 	.word	0x40013c00

0800159c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	460b      	mov	r3, r1
 80015a6:	807b      	strh	r3, [r7, #2]
 80015a8:	4613      	mov	r3, r2
 80015aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015ac:	787b      	ldrb	r3, [r7, #1]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015b8:	e003      	b.n	80015c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015ba:	887b      	ldrh	r3, [r7, #2]
 80015bc:	041a      	lsls	r2, r3, #16
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	619a      	str	r2, [r3, #24]
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b085      	sub	sp, #20
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	460b      	mov	r3, r1
 80015d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015e0:	887a      	ldrh	r2, [r7, #2]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	4013      	ands	r3, r2
 80015e6:	041a      	lsls	r2, r3, #16
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	43d9      	mvns	r1, r3
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	400b      	ands	r3, r1
 80015f0:	431a      	orrs	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e12b      	b.n	800186e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d106      	bne.n	8001630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fa94 	bl	8000b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2224      	movs	r2, #36	@ 0x24
 8001634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0201 	bic.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001656:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001666:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001668:	f001 fc36 	bl	8002ed8 <HAL_RCC_GetPCLK1Freq>
 800166c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4a81      	ldr	r2, [pc, #516]	@ (8001878 <HAL_I2C_Init+0x274>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d807      	bhi.n	8001688 <HAL_I2C_Init+0x84>
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4a80      	ldr	r2, [pc, #512]	@ (800187c <HAL_I2C_Init+0x278>)
 800167c:	4293      	cmp	r3, r2
 800167e:	bf94      	ite	ls
 8001680:	2301      	movls	r3, #1
 8001682:	2300      	movhi	r3, #0
 8001684:	b2db      	uxtb	r3, r3
 8001686:	e006      	b.n	8001696 <HAL_I2C_Init+0x92>
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4a7d      	ldr	r2, [pc, #500]	@ (8001880 <HAL_I2C_Init+0x27c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	bf94      	ite	ls
 8001690:	2301      	movls	r3, #1
 8001692:	2300      	movhi	r3, #0
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e0e7      	b.n	800186e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4a78      	ldr	r2, [pc, #480]	@ (8001884 <HAL_I2C_Init+0x280>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	0c9b      	lsrs	r3, r3, #18
 80016a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68ba      	ldr	r2, [r7, #8]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4a6a      	ldr	r2, [pc, #424]	@ (8001878 <HAL_I2C_Init+0x274>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d802      	bhi.n	80016d8 <HAL_I2C_Init+0xd4>
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	3301      	adds	r3, #1
 80016d6:	e009      	b.n	80016ec <HAL_I2C_Init+0xe8>
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	4a69      	ldr	r2, [pc, #420]	@ (8001888 <HAL_I2C_Init+0x284>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	099b      	lsrs	r3, r3, #6
 80016ea:	3301      	adds	r3, #1
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6812      	ldr	r2, [r2, #0]
 80016f0:	430b      	orrs	r3, r1
 80016f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80016fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	495c      	ldr	r1, [pc, #368]	@ (8001878 <HAL_I2C_Init+0x274>)
 8001708:	428b      	cmp	r3, r1
 800170a:	d819      	bhi.n	8001740 <HAL_I2C_Init+0x13c>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1e59      	subs	r1, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	fbb1 f3f3 	udiv	r3, r1, r3
 800171a:	1c59      	adds	r1, r3, #1
 800171c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001720:	400b      	ands	r3, r1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d00a      	beq.n	800173c <HAL_I2C_Init+0x138>
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	1e59      	subs	r1, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fbb1 f3f3 	udiv	r3, r1, r3
 8001734:	3301      	adds	r3, #1
 8001736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800173a:	e051      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 800173c:	2304      	movs	r3, #4
 800173e:	e04f      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d111      	bne.n	800176c <HAL_I2C_Init+0x168>
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1e58      	subs	r0, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6859      	ldr	r1, [r3, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	440b      	add	r3, r1
 8001756:	fbb0 f3f3 	udiv	r3, r0, r3
 800175a:	3301      	adds	r3, #1
 800175c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001760:	2b00      	cmp	r3, #0
 8001762:	bf0c      	ite	eq
 8001764:	2301      	moveq	r3, #1
 8001766:	2300      	movne	r3, #0
 8001768:	b2db      	uxtb	r3, r3
 800176a:	e012      	b.n	8001792 <HAL_I2C_Init+0x18e>
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	1e58      	subs	r0, r3, #1
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6859      	ldr	r1, [r3, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	0099      	lsls	r1, r3, #2
 800177c:	440b      	add	r3, r1
 800177e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001782:	3301      	adds	r3, #1
 8001784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001788:	2b00      	cmp	r3, #0
 800178a:	bf0c      	ite	eq
 800178c:	2301      	moveq	r3, #1
 800178e:	2300      	movne	r3, #0
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_I2C_Init+0x196>
 8001796:	2301      	movs	r3, #1
 8001798:	e022      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d10e      	bne.n	80017c0 <HAL_I2C_Init+0x1bc>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	1e58      	subs	r0, r3, #1
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6859      	ldr	r1, [r3, #4]
 80017aa:	460b      	mov	r3, r1
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	440b      	add	r3, r1
 80017b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80017b4:	3301      	adds	r3, #1
 80017b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017be:	e00f      	b.n	80017e0 <HAL_I2C_Init+0x1dc>
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	1e58      	subs	r0, r3, #1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6859      	ldr	r1, [r3, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	0099      	lsls	r1, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80017d6:	3301      	adds	r3, #1
 80017d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	6809      	ldr	r1, [r1, #0]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69da      	ldr	r2, [r3, #28]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800180e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6911      	ldr	r1, [r2, #16]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68d2      	ldr	r2, [r2, #12]
 800181a:	4311      	orrs	r1, r2
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	430b      	orrs	r3, r1
 8001822:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695a      	ldr	r2, [r3, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	431a      	orrs	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	430a      	orrs	r2, r1
 800183e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2220      	movs	r2, #32
 800185a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	000186a0 	.word	0x000186a0
 800187c:	001e847f 	.word	0x001e847f
 8001880:	003d08ff 	.word	0x003d08ff
 8001884:	431bde83 	.word	0x431bde83
 8001888:	10624dd3 	.word	0x10624dd3

0800188c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af02      	add	r7, sp, #8
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	461a      	mov	r2, r3
 8001898:	460b      	mov	r3, r1
 800189a:	817b      	strh	r3, [r7, #10]
 800189c:	4613      	mov	r3, r2
 800189e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018a0:	f7ff fbe6 	bl	8001070 <HAL_GetTick>
 80018a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b20      	cmp	r3, #32
 80018b0:	f040 80e0 	bne.w	8001a74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	2319      	movs	r3, #25
 80018ba:	2201      	movs	r2, #1
 80018bc:	4970      	ldr	r1, [pc, #448]	@ (8001a80 <HAL_I2C_Master_Transmit+0x1f4>)
 80018be:	68f8      	ldr	r0, [r7, #12]
 80018c0:	f000 fc64 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80018ca:	2302      	movs	r3, #2
 80018cc:	e0d3      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <HAL_I2C_Master_Transmit+0x50>
 80018d8:	2302      	movs	r3, #2
 80018da:	e0cc      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d007      	beq.n	8001902 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f042 0201 	orr.w	r2, r2, #1
 8001900:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001910:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2221      	movs	r2, #33	@ 0x21
 8001916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2210      	movs	r2, #16
 800191e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2200      	movs	r2, #0
 8001926:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	893a      	ldrh	r2, [r7, #8]
 8001932:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001938:	b29a      	uxth	r2, r3
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4a50      	ldr	r2, [pc, #320]	@ (8001a84 <HAL_I2C_Master_Transmit+0x1f8>)
 8001942:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001944:	8979      	ldrh	r1, [r7, #10]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	6a3a      	ldr	r2, [r7, #32]
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f000 face 	bl	8001eec <I2C_MasterRequestWrite>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e08d      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001970:	e066      	b.n	8001a40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	6a39      	ldr	r1, [r7, #32]
 8001976:	68f8      	ldr	r0, [r7, #12]
 8001978:	f000 fd22 	bl	80023c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d00d      	beq.n	800199e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	2b04      	cmp	r3, #4
 8001988:	d107      	bne.n	800199a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001998:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e06b      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a2:	781a      	ldrb	r2, [r3, #0]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	3b01      	subs	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019c6:	3b01      	subs	r3, #1
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b04      	cmp	r3, #4
 80019da:	d11b      	bne.n	8001a14 <HAL_I2C_Master_Transmit+0x188>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d017      	beq.n	8001a14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e8:	781a      	ldrb	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	3b01      	subs	r3, #1
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	6a39      	ldr	r1, [r7, #32]
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f000 fd19 	bl	8002450 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00d      	beq.n	8001a40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d107      	bne.n	8001a3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e01a      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d194      	bne.n	8001972 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e000      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a74:	2302      	movs	r3, #2
  }
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	00100002 	.word	0x00100002
 8001a84:	ffff0000 	.word	0xffff0000

08001a88 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08c      	sub	sp, #48	@ 0x30
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	607a      	str	r2, [r7, #4]
 8001a92:	461a      	mov	r2, r3
 8001a94:	460b      	mov	r3, r1
 8001a96:	817b      	strh	r3, [r7, #10]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a9c:	f7ff fae8 	bl	8001070 <HAL_GetTick>
 8001aa0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b20      	cmp	r3, #32
 8001aac:	f040 8217 	bne.w	8001ede <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	2319      	movs	r3, #25
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	497c      	ldr	r1, [pc, #496]	@ (8001cac <HAL_I2C_Master_Receive+0x224>)
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f000 fb66 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e20a      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d101      	bne.n	8001ad8 <HAL_I2C_Master_Receive+0x50>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	e203      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d007      	beq.n	8001afe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f042 0201 	orr.w	r2, r2, #1
 8001afc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2222      	movs	r2, #34	@ 0x22
 8001b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2210      	movs	r2, #16
 8001b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2200      	movs	r2, #0
 8001b22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	893a      	ldrh	r2, [r7, #8]
 8001b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4a5c      	ldr	r2, [pc, #368]	@ (8001cb0 <HAL_I2C_Master_Receive+0x228>)
 8001b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b40:	8979      	ldrh	r1, [r7, #10]
 8001b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f000 fa52 	bl	8001ff0 <I2C_MasterRequestRead>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e1c4      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d113      	bne.n	8001b86 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	623b      	str	r3, [r7, #32]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	623b      	str	r3, [r7, #32]
 8001b72:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	e198      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d11b      	bne.n	8001bc6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61fb      	str	r3, [r7, #28]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	61fb      	str	r3, [r7, #28]
 8001bb2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	e178      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d11b      	bne.n	8001c06 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bdc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	61bb      	str	r3, [r7, #24]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	e158      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001c14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001c2c:	e144      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	f200 80f1 	bhi.w	8001e1a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d123      	bne.n	8001c88 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f000 fc4b 	bl	80024e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e145      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	691a      	ldr	r2, [r3, #16]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	b29a      	uxth	r2, r3
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001c86:	e117      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d14e      	bne.n	8001d2e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c96:	2200      	movs	r2, #0
 8001c98:	4906      	ldr	r1, [pc, #24]	@ (8001cb4 <HAL_I2C_Master_Receive+0x22c>)
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f000 fa76 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d008      	beq.n	8001cb8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e11a      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
 8001caa:	bf00      	nop
 8001cac:	00100002 	.word	0x00100002
 8001cb0:	ffff0000 	.word	0xffff0000
 8001cb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d04:	b2d2      	uxtb	r2, r2
 8001d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d16:	3b01      	subs	r3, #1
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	3b01      	subs	r3, #1
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d2c:	e0c4      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d34:	2200      	movs	r2, #0
 8001d36:	496c      	ldr	r1, [pc, #432]	@ (8001ee8 <HAL_I2C_Master_Receive+0x460>)
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 fa27 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0cb      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d74:	3b01      	subs	r3, #1
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	3b01      	subs	r3, #1
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d90:	2200      	movs	r2, #0
 8001d92:	4955      	ldr	r1, [pc, #340]	@ (8001ee8 <HAL_I2C_Master_Receive+0x460>)
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 f9f9 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e09d      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001db2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691a      	ldr	r2, [r3, #16]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	1c5a      	adds	r2, r3, #1
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	3b01      	subs	r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e02:	3b01      	subs	r3, #1
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	3b01      	subs	r3, #1
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e18:	e04e      	b.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f000 fb5e 	bl	80024e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e058      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	b2d2      	uxtb	r2, r2
 8001e3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	1c5a      	adds	r2, r3, #1
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d124      	bne.n	8001eb8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	d107      	bne.n	8001e86 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e84:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f47f aeb6 	bne.w	8001c2e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001eda:	2300      	movs	r3, #0
 8001edc:	e000      	b.n	8001ee0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001ede:	2302      	movs	r3, #2
  }
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3728      	adds	r7, #40	@ 0x28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	00010004 	.word	0x00010004

08001eec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	607a      	str	r2, [r7, #4]
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d006      	beq.n	8001f16 <I2C_MasterRequestWrite+0x2a>
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d003      	beq.n	8001f16 <I2C_MasterRequestWrite+0x2a>
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001f14:	d108      	bne.n	8001f28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	e00b      	b.n	8001f40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	2b12      	cmp	r3, #18
 8001f2e:	d107      	bne.n	8001f40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f91d 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d00d      	beq.n	8001f74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f66:	d103      	bne.n	8001f70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e035      	b.n	8001fe0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	691b      	ldr	r3, [r3, #16]
 8001f78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f7c:	d108      	bne.n	8001f90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f7e:	897b      	ldrh	r3, [r7, #10]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	461a      	mov	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f8c:	611a      	str	r2, [r3, #16]
 8001f8e:	e01b      	b.n	8001fc8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f90:	897b      	ldrh	r3, [r7, #10]
 8001f92:	11db      	asrs	r3, r3, #7
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	f003 0306 	and.w	r3, r3, #6
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	f063 030f 	orn	r3, r3, #15
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	490e      	ldr	r1, [pc, #56]	@ (8001fe8 <I2C_MasterRequestWrite+0xfc>)
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 f966 	bl	8002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e010      	b.n	8001fe0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001fbe:	897b      	ldrh	r3, [r7, #10]
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	4907      	ldr	r1, [pc, #28]	@ (8001fec <I2C_MasterRequestWrite+0x100>)
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f956 	bl	8002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	00010008 	.word	0x00010008
 8001fec:	00010002 	.word	0x00010002

08001ff0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002014:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	2b08      	cmp	r3, #8
 800201a:	d006      	beq.n	800202a <I2C_MasterRequestRead+0x3a>
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d003      	beq.n	800202a <I2C_MasterRequestRead+0x3a>
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002028:	d108      	bne.n	800203c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e00b      	b.n	8002054 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	2b11      	cmp	r3, #17
 8002042:	d107      	bne.n	8002054 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002052:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002060:	68f8      	ldr	r0, [r7, #12]
 8002062:	f000 f893 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00d      	beq.n	8002088 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800207a:	d103      	bne.n	8002084 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002082:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e079      	b.n	800217c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002090:	d108      	bne.n	80020a4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002092:	897b      	ldrh	r3, [r7, #10]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	b2da      	uxtb	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	611a      	str	r2, [r3, #16]
 80020a2:	e05f      	b.n	8002164 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020a4:	897b      	ldrh	r3, [r7, #10]
 80020a6:	11db      	asrs	r3, r3, #7
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	f003 0306 	and.w	r3, r3, #6
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	f063 030f 	orn	r3, r3, #15
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	4930      	ldr	r1, [pc, #192]	@ (8002184 <I2C_MasterRequestRead+0x194>)
 80020c2:	68f8      	ldr	r0, [r7, #12]
 80020c4:	f000 f8dc 	bl	8002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e054      	b.n	800217c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80020d2:	897b      	ldrh	r3, [r7, #10]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	4929      	ldr	r1, [pc, #164]	@ (8002188 <I2C_MasterRequestRead+0x198>)
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f000 f8cc 	bl	8002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e044      	b.n	800217c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002116:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f000 f831 	bl	800218c <I2C_WaitOnFlagUntilTimeout>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00d      	beq.n	800214c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800213e:	d103      	bne.n	8002148 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002146:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e017      	b.n	800217c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800214c:	897b      	ldrh	r3, [r7, #10]
 800214e:	11db      	asrs	r3, r3, #7
 8002150:	b2db      	uxtb	r3, r3
 8002152:	f003 0306 	and.w	r3, r3, #6
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f063 030e 	orn	r3, r3, #14
 800215c:	b2da      	uxtb	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	4907      	ldr	r1, [pc, #28]	@ (8002188 <I2C_MasterRequestRead+0x198>)
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 f888 	bl	8002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	00010008 	.word	0x00010008
 8002188:	00010002 	.word	0x00010002

0800218c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	603b      	str	r3, [r7, #0]
 8002198:	4613      	mov	r3, r2
 800219a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800219c:	e048      	b.n	8002230 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a4:	d044      	beq.n	8002230 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021a6:	f7fe ff63 	bl	8001070 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d302      	bcc.n	80021bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d139      	bne.n	8002230 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	0c1b      	lsrs	r3, r3, #16
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d10d      	bne.n	80021e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	43da      	mvns	r2, r3
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	4013      	ands	r3, r2
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	bf0c      	ite	eq
 80021d8:	2301      	moveq	r3, #1
 80021da:	2300      	movne	r3, #0
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	461a      	mov	r2, r3
 80021e0:	e00c      	b.n	80021fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	43da      	mvns	r2, r3
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	4013      	ands	r3, r2
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	bf0c      	ite	eq
 80021f4:	2301      	moveq	r3, #1
 80021f6:	2300      	movne	r3, #0
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	461a      	mov	r2, r3
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d116      	bne.n	8002230 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	f043 0220 	orr.w	r2, r3, #32
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e023      	b.n	8002278 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	0c1b      	lsrs	r3, r3, #16
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d10d      	bne.n	8002256 <I2C_WaitOnFlagUntilTimeout+0xca>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	43da      	mvns	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	4013      	ands	r3, r2
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	e00c      	b.n	8002270 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	43da      	mvns	r2, r3
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	4013      	ands	r3, r2
 8002262:	b29b      	uxth	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	bf0c      	ite	eq
 8002268:	2301      	moveq	r3, #1
 800226a:	2300      	movne	r3, #0
 800226c:	b2db      	uxtb	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	429a      	cmp	r2, r3
 8002274:	d093      	beq.n	800219e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800228e:	e071      	b.n	8002374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800229a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800229e:	d123      	bne.n	80022e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80022b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	f043 0204 	orr.w	r2, r3, #4
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e067      	b.n	80023b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ee:	d041      	beq.n	8002374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f0:	f7fe febe 	bl	8001070 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d302      	bcc.n	8002306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d136      	bne.n	8002374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	0c1b      	lsrs	r3, r3, #16
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b01      	cmp	r3, #1
 800230e:	d10c      	bne.n	800232a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695b      	ldr	r3, [r3, #20]
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4013      	ands	r3, r2
 800231c:	b29b      	uxth	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	bf14      	ite	ne
 8002322:	2301      	movne	r3, #1
 8002324:	2300      	moveq	r3, #0
 8002326:	b2db      	uxtb	r3, r3
 8002328:	e00b      	b.n	8002342 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	43da      	mvns	r2, r3
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	4013      	ands	r3, r2
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	bf14      	ite	ne
 800233c:	2301      	movne	r3, #1
 800233e:	2300      	moveq	r3, #0
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d016      	beq.n	8002374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	f043 0220 	orr.w	r2, r3, #32
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e021      	b.n	80023b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	0c1b      	lsrs	r3, r3, #16
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b01      	cmp	r3, #1
 800237c:	d10c      	bne.n	8002398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	43da      	mvns	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	4013      	ands	r3, r2
 800238a:	b29b      	uxth	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	bf14      	ite	ne
 8002390:	2301      	movne	r3, #1
 8002392:	2300      	moveq	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	e00b      	b.n	80023b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	43da      	mvns	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	4013      	ands	r3, r2
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	bf14      	ite	ne
 80023aa:	2301      	movne	r3, #1
 80023ac:	2300      	moveq	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f47f af6d 	bne.w	8002290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023cc:	e034      	b.n	8002438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f8e3 	bl	800259a <I2C_IsAcknowledgeFailed>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e034      	b.n	8002448 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e4:	d028      	beq.n	8002438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e6:	f7fe fe43 	bl	8001070 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d302      	bcc.n	80023fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d11d      	bne.n	8002438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002406:	2b80      	cmp	r3, #128	@ 0x80
 8002408:	d016      	beq.n	8002438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2220      	movs	r2, #32
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002424:	f043 0220 	orr.w	r2, r3, #32
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e007      	b.n	8002448 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002442:	2b80      	cmp	r3, #128	@ 0x80
 8002444:	d1c3      	bne.n	80023ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800245c:	e034      	b.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f89b 	bl	800259a <I2C_IsAcknowledgeFailed>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e034      	b.n	80024d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d028      	beq.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002476:	f7fe fdfb 	bl	8001070 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	429a      	cmp	r2, r3
 8002484:	d302      	bcc.n	800248c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d11d      	bne.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b04      	cmp	r3, #4
 8002498:	d016      	beq.n	80024c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b4:	f043 0220 	orr.w	r2, r3, #32
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e007      	b.n	80024d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f003 0304 	and.w	r3, r3, #4
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	d1c3      	bne.n	800245e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80024ec:	e049      	b.n	8002582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	695b      	ldr	r3, [r3, #20]
 80024f4:	f003 0310 	and.w	r3, r3, #16
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d119      	bne.n	8002530 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 0210 	mvn.w	r2, #16
 8002504:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e030      	b.n	8002592 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002530:	f7fe fd9e 	bl	8001070 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	429a      	cmp	r2, r3
 800253e:	d302      	bcc.n	8002546 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11d      	bne.n	8002582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002550:	2b40      	cmp	r3, #64	@ 0x40
 8002552:	d016      	beq.n	8002582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2220      	movs	r2, #32
 800255e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	f043 0220 	orr.w	r2, r3, #32
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e007      	b.n	8002592 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800258c:	2b40      	cmp	r3, #64	@ 0x40
 800258e:	d1ae      	bne.n	80024ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b0:	d11b      	bne.n	80025ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2220      	movs	r2, #32
 80025c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	f043 0204 	orr.w	r2, r3, #4
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e000      	b.n	80025ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e267      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d075      	beq.n	8002702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002616:	4b88      	ldr	r3, [pc, #544]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 030c 	and.w	r3, r3, #12
 800261e:	2b04      	cmp	r3, #4
 8002620:	d00c      	beq.n	800263c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002622:	4b85      	ldr	r3, [pc, #532]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800262a:	2b08      	cmp	r3, #8
 800262c:	d112      	bne.n	8002654 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800262e:	4b82      	ldr	r3, [pc, #520]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002636:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800263a:	d10b      	bne.n	8002654 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263c:	4b7e      	ldr	r3, [pc, #504]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d05b      	beq.n	8002700 <HAL_RCC_OscConfig+0x108>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d157      	bne.n	8002700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e242      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800265c:	d106      	bne.n	800266c <HAL_RCC_OscConfig+0x74>
 800265e:	4b76      	ldr	r3, [pc, #472]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a75      	ldr	r2, [pc, #468]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e01d      	b.n	80026a8 <HAL_RCC_OscConfig+0xb0>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002674:	d10c      	bne.n	8002690 <HAL_RCC_OscConfig+0x98>
 8002676:	4b70      	ldr	r3, [pc, #448]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a6f      	ldr	r2, [pc, #444]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800267c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	4b6d      	ldr	r3, [pc, #436]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a6c      	ldr	r2, [pc, #432]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800268c:	6013      	str	r3, [r2, #0]
 800268e:	e00b      	b.n	80026a8 <HAL_RCC_OscConfig+0xb0>
 8002690:	4b69      	ldr	r3, [pc, #420]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a68      	ldr	r2, [pc, #416]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a65      	ldr	r2, [pc, #404]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 80026a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d013      	beq.n	80026d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b0:	f7fe fcde 	bl	8001070 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7fe fcda 	bl	8001070 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	@ 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e207      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0f0      	beq.n	80026b8 <HAL_RCC_OscConfig+0xc0>
 80026d6:	e014      	b.n	8002702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7fe fcca 	bl	8001070 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026e0:	f7fe fcc6 	bl	8001070 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b64      	cmp	r3, #100	@ 0x64
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e1f3      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026f2:	4b51      	ldr	r3, [pc, #324]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0xe8>
 80026fe:	e000      	b.n	8002702 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d063      	beq.n	80027d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800270e:	4b4a      	ldr	r3, [pc, #296]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00b      	beq.n	8002732 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800271a:	4b47      	ldr	r3, [pc, #284]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002722:	2b08      	cmp	r3, #8
 8002724:	d11c      	bne.n	8002760 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002726:	4b44      	ldr	r3, [pc, #272]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d116      	bne.n	8002760 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002732:	4b41      	ldr	r3, [pc, #260]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d005      	beq.n	800274a <HAL_RCC_OscConfig+0x152>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d001      	beq.n	800274a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e1c7      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274a:	4b3b      	ldr	r3, [pc, #236]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4937      	ldr	r1, [pc, #220]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800275a:	4313      	orrs	r3, r2
 800275c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275e:	e03a      	b.n	80027d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d020      	beq.n	80027aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002768:	4b34      	ldr	r3, [pc, #208]	@ (800283c <HAL_RCC_OscConfig+0x244>)
 800276a:	2201      	movs	r2, #1
 800276c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276e:	f7fe fc7f 	bl	8001070 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002776:	f7fe fc7b 	bl	8001070 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e1a8      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002788:	4b2b      	ldr	r3, [pc, #172]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0302 	and.w	r3, r3, #2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f0      	beq.n	8002776 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002794:	4b28      	ldr	r3, [pc, #160]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	4925      	ldr	r1, [pc, #148]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	600b      	str	r3, [r1, #0]
 80027a8:	e015      	b.n	80027d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027aa:	4b24      	ldr	r3, [pc, #144]	@ (800283c <HAL_RCC_OscConfig+0x244>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b0:	f7fe fc5e 	bl	8001070 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027b8:	f7fe fc5a 	bl	8001070 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e187      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1f0      	bne.n	80027b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d036      	beq.n	8002850 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d016      	beq.n	8002818 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ea:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <HAL_RCC_OscConfig+0x248>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f0:	f7fe fc3e 	bl	8001070 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f8:	f7fe fc3a 	bl	8001070 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e167      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280a:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <HAL_RCC_OscConfig+0x240>)
 800280c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d0f0      	beq.n	80027f8 <HAL_RCC_OscConfig+0x200>
 8002816:	e01b      	b.n	8002850 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002818:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_RCC_OscConfig+0x248>)
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800281e:	f7fe fc27 	bl	8001070 <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002824:	e00e      	b.n	8002844 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002826:	f7fe fc23 	bl	8001070 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d907      	bls.n	8002844 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e150      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
 8002838:	40023800 	.word	0x40023800
 800283c:	42470000 	.word	0x42470000
 8002840:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002844:	4b88      	ldr	r3, [pc, #544]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1ea      	bne.n	8002826 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 8097 	beq.w	800298c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002862:	4b81      	ldr	r3, [pc, #516]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10f      	bne.n	800288e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	4b7d      	ldr	r3, [pc, #500]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	4a7c      	ldr	r2, [pc, #496]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800287c:	6413      	str	r3, [r2, #64]	@ 0x40
 800287e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800288a:	2301      	movs	r3, #1
 800288c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288e:	4b77      	ldr	r3, [pc, #476]	@ (8002a6c <HAL_RCC_OscConfig+0x474>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002896:	2b00      	cmp	r3, #0
 8002898:	d118      	bne.n	80028cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800289a:	4b74      	ldr	r3, [pc, #464]	@ (8002a6c <HAL_RCC_OscConfig+0x474>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a73      	ldr	r2, [pc, #460]	@ (8002a6c <HAL_RCC_OscConfig+0x474>)
 80028a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028a6:	f7fe fbe3 	bl	8001070 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ae:	f7fe fbdf 	bl	8001070 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e10c      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a6c <HAL_RCC_OscConfig+0x474>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0f0      	beq.n	80028ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d106      	bne.n	80028e2 <HAL_RCC_OscConfig+0x2ea>
 80028d4:	4b64      	ldr	r3, [pc, #400]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d8:	4a63      	ldr	r2, [pc, #396]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e0:	e01c      	b.n	800291c <HAL_RCC_OscConfig+0x324>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2b05      	cmp	r3, #5
 80028e8:	d10c      	bne.n	8002904 <HAL_RCC_OscConfig+0x30c>
 80028ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028f0:	f043 0304 	orr.w	r3, r3, #4
 80028f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6713      	str	r3, [r2, #112]	@ 0x70
 8002902:	e00b      	b.n	800291c <HAL_RCC_OscConfig+0x324>
 8002904:	4b58      	ldr	r3, [pc, #352]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002906:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002908:	4a57      	ldr	r2, [pc, #348]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 800290a:	f023 0301 	bic.w	r3, r3, #1
 800290e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002910:	4b55      	ldr	r3, [pc, #340]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002914:	4a54      	ldr	r2, [pc, #336]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002916:	f023 0304 	bic.w	r3, r3, #4
 800291a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d015      	beq.n	8002950 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002924:	f7fe fba4 	bl	8001070 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800292a:	e00a      	b.n	8002942 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800292c:	f7fe fba0 	bl	8001070 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293a:	4293      	cmp	r3, r2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e0cb      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002942:	4b49      	ldr	r3, [pc, #292]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0ee      	beq.n	800292c <HAL_RCC_OscConfig+0x334>
 800294e:	e014      	b.n	800297a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002950:	f7fe fb8e 	bl	8001070 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002956:	e00a      	b.n	800296e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002958:	f7fe fb8a 	bl	8001070 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002966:	4293      	cmp	r3, r2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e0b5      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1ee      	bne.n	8002958 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800297a:	7dfb      	ldrb	r3, [r7, #23]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d105      	bne.n	800298c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002980:	4b39      	ldr	r3, [pc, #228]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	4a38      	ldr	r2, [pc, #224]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800298a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 80a1 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002996:	4b34      	ldr	r3, [pc, #208]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d05c      	beq.n	8002a5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d141      	bne.n	8002a2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029aa:	4b31      	ldr	r3, [pc, #196]	@ (8002a70 <HAL_RCC_OscConfig+0x478>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b0:	f7fe fb5e 	bl	8001070 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b8:	f7fe fb5a 	bl	8001070 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e087      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ca:	4b27      	ldr	r3, [pc, #156]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1f0      	bne.n	80029b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69da      	ldr	r2, [r3, #28]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	431a      	orrs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	019b      	lsls	r3, r3, #6
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	085b      	lsrs	r3, r3, #1
 80029ee:	3b01      	subs	r3, #1
 80029f0:	041b      	lsls	r3, r3, #16
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f8:	061b      	lsls	r3, r3, #24
 80029fa:	491b      	ldr	r1, [pc, #108]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a00:	4b1b      	ldr	r3, [pc, #108]	@ (8002a70 <HAL_RCC_OscConfig+0x478>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fb33 	bl	8001070 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0e:	f7fe fb2f 	bl	8001070 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e05c      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a20:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x416>
 8002a2c:	e054      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2e:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <HAL_RCC_OscConfig+0x478>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a34:	f7fe fb1c 	bl	8001070 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a3c:	f7fe fb18 	bl	8001070 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e045      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4e:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_RCC_OscConfig+0x470>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f0      	bne.n	8002a3c <HAL_RCC_OscConfig+0x444>
 8002a5a:	e03d      	b.n	8002ad8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d107      	bne.n	8002a74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e038      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40007000 	.word	0x40007000
 8002a70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <HAL_RCC_OscConfig+0x4ec>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d028      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d121      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d11a      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002aaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d111      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	085b      	lsrs	r3, r3, #1
 8002abc:	3b01      	subs	r3, #1
 8002abe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d107      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d001      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800

08002ae8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e0cc      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002afc:	4b68      	ldr	r3, [pc, #416]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d90c      	bls.n	8002b24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0a:	4b65      	ldr	r3, [pc, #404]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b12:	4b63      	ldr	r3, [pc, #396]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0307 	and.w	r3, r3, #7
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d001      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0b8      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d020      	beq.n	8002b72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b3c:	4b59      	ldr	r3, [pc, #356]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	4a58      	ldr	r2, [pc, #352]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b54:	4b53      	ldr	r3, [pc, #332]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4a52      	ldr	r2, [pc, #328]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b60:	4b50      	ldr	r3, [pc, #320]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	494d      	ldr	r1, [pc, #308]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d044      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d107      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b86:	4b47      	ldr	r3, [pc, #284]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d119      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e07f      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d003      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ba2:	2b03      	cmp	r3, #3
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba6:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d109      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e06f      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e067      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bc6:	4b37      	ldr	r3, [pc, #220]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f023 0203 	bic.w	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4934      	ldr	r1, [pc, #208]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bd8:	f7fe fa4a 	bl	8001070 <HAL_GetTick>
 8002bdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bde:	e00a      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be0:	f7fe fa46 	bl	8001070 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e04f      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 020c 	and.w	r2, r3, #12
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d1eb      	bne.n	8002be0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c08:	4b25      	ldr	r3, [pc, #148]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d20c      	bcs.n	8002c30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b22      	ldr	r3, [pc, #136]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1e:	4b20      	ldr	r3, [pc, #128]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d001      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e032      	b.n	8002c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	4916      	ldr	r1, [pc, #88]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d009      	beq.n	8002c6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c5a:	4b12      	ldr	r3, [pc, #72]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	490e      	ldr	r1, [pc, #56]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c6e:	f000 f821 	bl	8002cb4 <HAL_RCC_GetSysClockFreq>
 8002c72:	4602      	mov	r2, r0
 8002c74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	091b      	lsrs	r3, r3, #4
 8002c7a:	f003 030f 	and.w	r3, r3, #15
 8002c7e:	490a      	ldr	r1, [pc, #40]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8002c80:	5ccb      	ldrb	r3, [r1, r3]
 8002c82:	fa22 f303 	lsr.w	r3, r2, r3
 8002c86:	4a09      	ldr	r2, [pc, #36]	@ (8002cac <HAL_RCC_ClockConfig+0x1c4>)
 8002c88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c8a:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fe f836 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40023c00 	.word	0x40023c00
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	08007b00 	.word	0x08007b00
 8002cac:	20000000 	.word	0x20000000
 8002cb0:	20000004 	.word	0x20000004

08002cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cb8:	b094      	sub	sp, #80	@ 0x50
 8002cba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ccc:	4b79      	ldr	r3, [pc, #484]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 030c 	and.w	r3, r3, #12
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d00d      	beq.n	8002cf4 <HAL_RCC_GetSysClockFreq+0x40>
 8002cd8:	2b08      	cmp	r3, #8
 8002cda:	f200 80e1 	bhi.w	8002ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d003      	beq.n	8002cee <HAL_RCC_GetSysClockFreq+0x3a>
 8002ce6:	e0db      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ce8:	4b73      	ldr	r3, [pc, #460]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cec:	e0db      	b.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cee:	4b73      	ldr	r3, [pc, #460]	@ (8002ebc <HAL_RCC_GetSysClockFreq+0x208>)
 8002cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cf2:	e0d8      	b.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cf4:	4b6f      	ldr	r3, [pc, #444]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cfc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cfe:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d063      	beq.n	8002dd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	099b      	lsrs	r3, r3, #6
 8002d10:	2200      	movs	r2, #0
 8002d12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d1e:	2300      	movs	r3, #0
 8002d20:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d26:	4622      	mov	r2, r4
 8002d28:	462b      	mov	r3, r5
 8002d2a:	f04f 0000 	mov.w	r0, #0
 8002d2e:	f04f 0100 	mov.w	r1, #0
 8002d32:	0159      	lsls	r1, r3, #5
 8002d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d38:	0150      	lsls	r0, r2, #5
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	4621      	mov	r1, r4
 8002d40:	1a51      	subs	r1, r2, r1
 8002d42:	6139      	str	r1, [r7, #16]
 8002d44:	4629      	mov	r1, r5
 8002d46:	eb63 0301 	sbc.w	r3, r3, r1
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	f04f 0300 	mov.w	r3, #0
 8002d54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d58:	4659      	mov	r1, fp
 8002d5a:	018b      	lsls	r3, r1, #6
 8002d5c:	4651      	mov	r1, sl
 8002d5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d62:	4651      	mov	r1, sl
 8002d64:	018a      	lsls	r2, r1, #6
 8002d66:	4651      	mov	r1, sl
 8002d68:	ebb2 0801 	subs.w	r8, r2, r1
 8002d6c:	4659      	mov	r1, fp
 8002d6e:	eb63 0901 	sbc.w	r9, r3, r1
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d86:	4690      	mov	r8, r2
 8002d88:	4699      	mov	r9, r3
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	eb18 0303 	adds.w	r3, r8, r3
 8002d90:	60bb      	str	r3, [r7, #8]
 8002d92:	462b      	mov	r3, r5
 8002d94:	eb49 0303 	adc.w	r3, r9, r3
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f04f 0300 	mov.w	r3, #0
 8002da2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002da6:	4629      	mov	r1, r5
 8002da8:	024b      	lsls	r3, r1, #9
 8002daa:	4621      	mov	r1, r4
 8002dac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002db0:	4621      	mov	r1, r4
 8002db2:	024a      	lsls	r2, r1, #9
 8002db4:	4610      	mov	r0, r2
 8002db6:	4619      	mov	r1, r3
 8002db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dba:	2200      	movs	r2, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dc4:	f7fd fa5c 	bl	8000280 <__aeabi_uldivmod>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4613      	mov	r3, r2
 8002dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dd0:	e058      	b.n	8002e84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd2:	4b38      	ldr	r3, [pc, #224]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	099b      	lsrs	r3, r3, #6
 8002dd8:	2200      	movs	r2, #0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	4611      	mov	r1, r2
 8002dde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002de2:	623b      	str	r3, [r7, #32]
 8002de4:	2300      	movs	r3, #0
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dec:	4642      	mov	r2, r8
 8002dee:	464b      	mov	r3, r9
 8002df0:	f04f 0000 	mov.w	r0, #0
 8002df4:	f04f 0100 	mov.w	r1, #0
 8002df8:	0159      	lsls	r1, r3, #5
 8002dfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dfe:	0150      	lsls	r0, r2, #5
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	4641      	mov	r1, r8
 8002e06:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e0a:	4649      	mov	r1, r9
 8002e0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e24:	ebb2 040a 	subs.w	r4, r2, sl
 8002e28:	eb63 050b 	sbc.w	r5, r3, fp
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	00eb      	lsls	r3, r5, #3
 8002e36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e3a:	00e2      	lsls	r2, r4, #3
 8002e3c:	4614      	mov	r4, r2
 8002e3e:	461d      	mov	r5, r3
 8002e40:	4643      	mov	r3, r8
 8002e42:	18e3      	adds	r3, r4, r3
 8002e44:	603b      	str	r3, [r7, #0]
 8002e46:	464b      	mov	r3, r9
 8002e48:	eb45 0303 	adc.w	r3, r5, r3
 8002e4c:	607b      	str	r3, [r7, #4]
 8002e4e:	f04f 0200 	mov.w	r2, #0
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e5a:	4629      	mov	r1, r5
 8002e5c:	028b      	lsls	r3, r1, #10
 8002e5e:	4621      	mov	r1, r4
 8002e60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e64:	4621      	mov	r1, r4
 8002e66:	028a      	lsls	r2, r1, #10
 8002e68:	4610      	mov	r0, r2
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e6e:	2200      	movs	r2, #0
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	61fa      	str	r2, [r7, #28]
 8002e74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e78:	f7fd fa02 	bl	8000280 <__aeabi_uldivmod>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4613      	mov	r3, r2
 8002e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e84:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	0c1b      	lsrs	r3, r3, #16
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	3301      	adds	r3, #1
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e9e:	e002      	b.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ea4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3750      	adds	r7, #80	@ 0x50
 8002eac:	46bd      	mov	sp, r7
 8002eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	00f42400 	.word	0x00f42400
 8002ebc:	007a1200 	.word	0x007a1200

08002ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	20000000 	.word	0x20000000

08002ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002edc:	f7ff fff0 	bl	8002ec0 <HAL_RCC_GetHCLKFreq>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4b05      	ldr	r3, [pc, #20]	@ (8002ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	0a9b      	lsrs	r3, r3, #10
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	4903      	ldr	r1, [pc, #12]	@ (8002efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eee:	5ccb      	ldrb	r3, [r1, r3]
 8002ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	08007b10 	.word	0x08007b10

08002f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f04:	f7ff ffdc 	bl	8002ec0 <HAL_RCC_GetHCLKFreq>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	0b5b      	lsrs	r3, r3, #13
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	4903      	ldr	r1, [pc, #12]	@ (8002f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f16:	5ccb      	ldrb	r3, [r1, r3]
 8002f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40023800 	.word	0x40023800
 8002f24:	08007b10 	.word	0x08007b10

08002f28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	220f      	movs	r2, #15
 8002f36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f38:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <HAL_RCC_GetClockConfig+0x5c>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 0203 	and.w	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f44:	4b0f      	ldr	r3, [pc, #60]	@ (8002f84 <HAL_RCC_GetClockConfig+0x5c>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f50:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <HAL_RCC_GetClockConfig+0x5c>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f5c:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <HAL_RCC_GetClockConfig+0x5c>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	08db      	lsrs	r3, r3, #3
 8002f62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f6a:	4b07      	ldr	r3, [pc, #28]	@ (8002f88 <HAL_RCC_GetClockConfig+0x60>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0207 	and.w	r2, r3, #7
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	601a      	str	r2, [r3, #0]
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40023c00 	.word	0x40023c00

08002f8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e041      	b.n	8003022 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d106      	bne.n	8002fb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7fd fe3a 	bl	8000c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4610      	mov	r0, r2
 8002fcc:	f000 faca 	bl	8003564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b01      	cmp	r3, #1
 800303e:	d001      	beq.n	8003044 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e03c      	b.n	80030be <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1e      	ldr	r2, [pc, #120]	@ (80030cc <HAL_TIM_Base_Start+0xa0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d018      	beq.n	8003088 <HAL_TIM_Base_Start+0x5c>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800305e:	d013      	beq.n	8003088 <HAL_TIM_Base_Start+0x5c>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a1a      	ldr	r2, [pc, #104]	@ (80030d0 <HAL_TIM_Base_Start+0xa4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d00e      	beq.n	8003088 <HAL_TIM_Base_Start+0x5c>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a19      	ldr	r2, [pc, #100]	@ (80030d4 <HAL_TIM_Base_Start+0xa8>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d009      	beq.n	8003088 <HAL_TIM_Base_Start+0x5c>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a17      	ldr	r2, [pc, #92]	@ (80030d8 <HAL_TIM_Base_Start+0xac>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d004      	beq.n	8003088 <HAL_TIM_Base_Start+0x5c>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a16      	ldr	r2, [pc, #88]	@ (80030dc <HAL_TIM_Base_Start+0xb0>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d111      	bne.n	80030ac <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b06      	cmp	r3, #6
 8003098:	d010      	beq.n	80030bc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f042 0201 	orr.w	r2, r2, #1
 80030a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030aa:	e007      	b.n	80030bc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40010000 	.word	0x40010000
 80030d0:	40000400 	.word	0x40000400
 80030d4:	40000800 	.word	0x40000800
 80030d8:	40000c00 	.word	0x40000c00
 80030dc:	40014000 	.word	0x40014000

080030e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d001      	beq.n	80030f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e044      	b.n	8003182 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2202      	movs	r2, #2
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a1e      	ldr	r2, [pc, #120]	@ (8003190 <HAL_TIM_Base_Start_IT+0xb0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d018      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x6c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003122:	d013      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x6c>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a1a      	ldr	r2, [pc, #104]	@ (8003194 <HAL_TIM_Base_Start_IT+0xb4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d00e      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x6c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a19      	ldr	r2, [pc, #100]	@ (8003198 <HAL_TIM_Base_Start_IT+0xb8>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d009      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x6c>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a17      	ldr	r2, [pc, #92]	@ (800319c <HAL_TIM_Base_Start_IT+0xbc>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d004      	beq.n	800314c <HAL_TIM_Base_Start_IT+0x6c>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a16      	ldr	r2, [pc, #88]	@ (80031a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d111      	bne.n	8003170 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2b06      	cmp	r3, #6
 800315c:	d010      	beq.n	8003180 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316e:	e007      	b.n	8003180 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40010000 	.word	0x40010000
 8003194:	40000400 	.word	0x40000400
 8003198:	40000800 	.word	0x40000800
 800319c:	40000c00 	.word	0x40000c00
 80031a0:	40014000 	.word	0x40014000

080031a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d020      	beq.n	8003208 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d01b      	beq.n	8003208 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f06f 0202 	mvn.w	r2, #2
 80031d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f999 	bl	8003526 <HAL_TIM_IC_CaptureCallback>
 80031f4:	e005      	b.n	8003202 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f98b 	bl	8003512 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f99c 	bl	800353a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f003 0304 	and.w	r3, r3, #4
 800320e:	2b00      	cmp	r3, #0
 8003210:	d020      	beq.n	8003254 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	2b00      	cmp	r3, #0
 800321a:	d01b      	beq.n	8003254 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f06f 0204 	mvn.w	r2, #4
 8003224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2202      	movs	r2, #2
 800322a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f973 	bl	8003526 <HAL_TIM_IC_CaptureCallback>
 8003240:	e005      	b.n	800324e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f965 	bl	8003512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 f976 	bl	800353a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b00      	cmp	r3, #0
 800325c:	d020      	beq.n	80032a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f003 0308 	and.w	r3, r3, #8
 8003264:	2b00      	cmp	r3, #0
 8003266:	d01b      	beq.n	80032a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 0208 	mvn.w	r2, #8
 8003270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2204      	movs	r2, #4
 8003276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	f003 0303 	and.w	r3, r3, #3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f94d 	bl	8003526 <HAL_TIM_IC_CaptureCallback>
 800328c:	e005      	b.n	800329a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f93f 	bl	8003512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 f950 	bl	800353a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d020      	beq.n	80032ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d01b      	beq.n	80032ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0210 	mvn.w	r2, #16
 80032bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2208      	movs	r2, #8
 80032c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d003      	beq.n	80032da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f927 	bl	8003526 <HAL_TIM_IC_CaptureCallback>
 80032d8:	e005      	b.n	80032e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f919 	bl	8003512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f000 f92a 	bl	800353a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00c      	beq.n	8003310 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d007      	beq.n	8003310 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0201 	mvn.w	r2, #1
 8003308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7fd fbe2 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00c      	beq.n	8003334 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003320:	2b00      	cmp	r3, #0
 8003322:	d007      	beq.n	8003334 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800332c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fab0 	bl	8003894 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00c      	beq.n	8003358 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003344:	2b00      	cmp	r3, #0
 8003346:	d007      	beq.n	8003358 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f8fb 	bl	800354e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	f003 0320 	and.w	r3, r3, #32
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00c      	beq.n	800337c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f003 0320 	and.w	r3, r3, #32
 8003368:	2b00      	cmp	r3, #0
 800336a:	d007      	beq.n	800337c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0220 	mvn.w	r2, #32
 8003374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 fa82 	bl	8003880 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800337c:	bf00      	nop
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_TIM_ConfigClockSource+0x1c>
 800339c:	2302      	movs	r3, #2
 800339e:	e0b4      	b.n	800350a <HAL_TIM_ConfigClockSource+0x186>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80033be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033d8:	d03e      	beq.n	8003458 <HAL_TIM_ConfigClockSource+0xd4>
 80033da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033de:	f200 8087 	bhi.w	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 80033e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033e6:	f000 8086 	beq.w	80034f6 <HAL_TIM_ConfigClockSource+0x172>
 80033ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ee:	d87f      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 80033f0:	2b70      	cmp	r3, #112	@ 0x70
 80033f2:	d01a      	beq.n	800342a <HAL_TIM_ConfigClockSource+0xa6>
 80033f4:	2b70      	cmp	r3, #112	@ 0x70
 80033f6:	d87b      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 80033f8:	2b60      	cmp	r3, #96	@ 0x60
 80033fa:	d050      	beq.n	800349e <HAL_TIM_ConfigClockSource+0x11a>
 80033fc:	2b60      	cmp	r3, #96	@ 0x60
 80033fe:	d877      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003400:	2b50      	cmp	r3, #80	@ 0x50
 8003402:	d03c      	beq.n	800347e <HAL_TIM_ConfigClockSource+0xfa>
 8003404:	2b50      	cmp	r3, #80	@ 0x50
 8003406:	d873      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003408:	2b40      	cmp	r3, #64	@ 0x40
 800340a:	d058      	beq.n	80034be <HAL_TIM_ConfigClockSource+0x13a>
 800340c:	2b40      	cmp	r3, #64	@ 0x40
 800340e:	d86f      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003410:	2b30      	cmp	r3, #48	@ 0x30
 8003412:	d064      	beq.n	80034de <HAL_TIM_ConfigClockSource+0x15a>
 8003414:	2b30      	cmp	r3, #48	@ 0x30
 8003416:	d86b      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003418:	2b20      	cmp	r3, #32
 800341a:	d060      	beq.n	80034de <HAL_TIM_ConfigClockSource+0x15a>
 800341c:	2b20      	cmp	r3, #32
 800341e:	d867      	bhi.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003420:	2b00      	cmp	r3, #0
 8003422:	d05c      	beq.n	80034de <HAL_TIM_ConfigClockSource+0x15a>
 8003424:	2b10      	cmp	r3, #16
 8003426:	d05a      	beq.n	80034de <HAL_TIM_ConfigClockSource+0x15a>
 8003428:	e062      	b.n	80034f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800343a:	f000 f993 	bl	8003764 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800344c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	609a      	str	r2, [r3, #8]
      break;
 8003456:	e04f      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003468:	f000 f97c 	bl	8003764 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800347a:	609a      	str	r2, [r3, #8]
      break;
 800347c:	e03c      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800348a:	461a      	mov	r2, r3
 800348c:	f000 f8f0 	bl	8003670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2150      	movs	r1, #80	@ 0x50
 8003496:	4618      	mov	r0, r3
 8003498:	f000 f949 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 800349c:	e02c      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034aa:	461a      	mov	r2, r3
 80034ac:	f000 f90f 	bl	80036ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2160      	movs	r1, #96	@ 0x60
 80034b6:	4618      	mov	r0, r3
 80034b8:	f000 f939 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034bc:	e01c      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ca:	461a      	mov	r2, r3
 80034cc:	f000 f8d0 	bl	8003670 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2140      	movs	r1, #64	@ 0x40
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 f929 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034dc:	e00c      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4619      	mov	r1, r3
 80034e8:	4610      	mov	r0, r2
 80034ea:	f000 f920 	bl	800372e <TIM_ITRx_SetConfig>
      break;
 80034ee:	e003      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      break;
 80034f4:	e000      	b.n	80034f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003508:	7bfb      	ldrb	r3, [r7, #15]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a37      	ldr	r2, [pc, #220]	@ (8003654 <TIM_Base_SetConfig+0xf0>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d00f      	beq.n	800359c <TIM_Base_SetConfig+0x38>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003582:	d00b      	beq.n	800359c <TIM_Base_SetConfig+0x38>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a34      	ldr	r2, [pc, #208]	@ (8003658 <TIM_Base_SetConfig+0xf4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d007      	beq.n	800359c <TIM_Base_SetConfig+0x38>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a33      	ldr	r2, [pc, #204]	@ (800365c <TIM_Base_SetConfig+0xf8>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d003      	beq.n	800359c <TIM_Base_SetConfig+0x38>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a32      	ldr	r2, [pc, #200]	@ (8003660 <TIM_Base_SetConfig+0xfc>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d108      	bne.n	80035ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a28      	ldr	r2, [pc, #160]	@ (8003654 <TIM_Base_SetConfig+0xf0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d01b      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035bc:	d017      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a25      	ldr	r2, [pc, #148]	@ (8003658 <TIM_Base_SetConfig+0xf4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d013      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a24      	ldr	r2, [pc, #144]	@ (800365c <TIM_Base_SetConfig+0xf8>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d00f      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a23      	ldr	r2, [pc, #140]	@ (8003660 <TIM_Base_SetConfig+0xfc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d00b      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a22      	ldr	r2, [pc, #136]	@ (8003664 <TIM_Base_SetConfig+0x100>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d007      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a21      	ldr	r2, [pc, #132]	@ (8003668 <TIM_Base_SetConfig+0x104>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d003      	beq.n	80035ee <TIM_Base_SetConfig+0x8a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a20      	ldr	r2, [pc, #128]	@ (800366c <TIM_Base_SetConfig+0x108>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d108      	bne.n	8003600 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	689a      	ldr	r2, [r3, #8]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a0c      	ldr	r2, [pc, #48]	@ (8003654 <TIM_Base_SetConfig+0xf0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d103      	bne.n	800362e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f043 0204 	orr.w	r2, r3, #4
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	601a      	str	r2, [r3, #0]
}
 8003646:	bf00      	nop
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000
 8003658:	40000400 	.word	0x40000400
 800365c:	40000800 	.word	0x40000800
 8003660:	40000c00 	.word	0x40000c00
 8003664:	40014000 	.word	0x40014000
 8003668:	40014400 	.word	0x40014400
 800366c:	40014800 	.word	0x40014800

08003670 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	f023 0201 	bic.w	r2, r3, #1
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800369a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f023 030a 	bic.w	r3, r3, #10
 80036ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	621a      	str	r2, [r3, #32]
}
 80036c2:	bf00      	nop
 80036c4:	371c      	adds	r7, #28
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b087      	sub	sp, #28
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f023 0210 	bic.w	r2, r3, #16
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	031b      	lsls	r3, r3, #12
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	4313      	orrs	r3, r2
 8003702:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800370a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	621a      	str	r2, [r3, #32]
}
 8003722:	bf00      	nop
 8003724:	371c      	adds	r7, #28
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800372e:	b480      	push	{r7}
 8003730:	b085      	sub	sp, #20
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
 8003736:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003744:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	f043 0307 	orr.w	r3, r3, #7
 8003750:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	609a      	str	r2, [r3, #8]
}
 8003758:	bf00      	nop
 800375a:	3714      	adds	r7, #20
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
 8003770:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800377e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	021a      	lsls	r2, r3, #8
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	431a      	orrs	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4313      	orrs	r3, r2
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	609a      	str	r2, [r3, #8]
}
 8003798:	bf00      	nop
 800379a:	371c      	adds	r7, #28
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d101      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e050      	b.n	800385e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a1c      	ldr	r2, [pc, #112]	@ (800386c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d018      	beq.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003808:	d013      	beq.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a18      	ldr	r2, [pc, #96]	@ (8003870 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00e      	beq.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a16      	ldr	r2, [pc, #88]	@ (8003874 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d009      	beq.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a15      	ldr	r2, [pc, #84]	@ (8003878 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d004      	beq.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a13      	ldr	r2, [pc, #76]	@ (800387c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d10c      	bne.n	800384c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003838:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	4313      	orrs	r3, r2
 8003842:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68ba      	ldr	r2, [r7, #8]
 800384a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	40010000 	.word	0x40010000
 8003870:	40000400 	.word	0x40000400
 8003874:	40000800 	.word	0x40000800
 8003878:	40000c00 	.word	0x40000c00
 800387c:	40014000 	.word	0x40014000

08003880 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e042      	b.n	8003940 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fd f9ce 	bl	8000c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2224      	movs	r2, #36	@ 0x24
 80038d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68da      	ldr	r2, [r3, #12]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f82b 	bl	8003948 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	691a      	ldr	r2, [r3, #16]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003900:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695a      	ldr	r2, [r3, #20]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003910:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003920:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2220      	movs	r2, #32
 800392c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800394c:	b0c0      	sub	sp, #256	@ 0x100
 800394e:	af00      	add	r7, sp, #0
 8003950:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003964:	68d9      	ldr	r1, [r3, #12]
 8003966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	ea40 0301 	orr.w	r3, r0, r1
 8003970:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	431a      	orrs	r2, r3
 8003980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	431a      	orrs	r2, r3
 8003988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039a0:	f021 010c 	bic.w	r1, r1, #12
 80039a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039ae:	430b      	orrs	r3, r1
 80039b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c2:	6999      	ldr	r1, [r3, #24]
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	ea40 0301 	orr.w	r3, r0, r1
 80039ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	4b8f      	ldr	r3, [pc, #572]	@ (8003c14 <UART_SetConfig+0x2cc>)
 80039d8:	429a      	cmp	r2, r3
 80039da:	d005      	beq.n	80039e8 <UART_SetConfig+0xa0>
 80039dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	4b8d      	ldr	r3, [pc, #564]	@ (8003c18 <UART_SetConfig+0x2d0>)
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d104      	bne.n	80039f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039e8:	f7ff fa8a 	bl	8002f00 <HAL_RCC_GetPCLK2Freq>
 80039ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80039f0:	e003      	b.n	80039fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039f2:	f7ff fa71 	bl	8002ed8 <HAL_RCC_GetPCLK1Freq>
 80039f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fe:	69db      	ldr	r3, [r3, #28]
 8003a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a04:	f040 810c 	bne.w	8003c20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a1a:	4622      	mov	r2, r4
 8003a1c:	462b      	mov	r3, r5
 8003a1e:	1891      	adds	r1, r2, r2
 8003a20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a22:	415b      	adcs	r3, r3
 8003a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a2a:	4621      	mov	r1, r4
 8003a2c:	eb12 0801 	adds.w	r8, r2, r1
 8003a30:	4629      	mov	r1, r5
 8003a32:	eb43 0901 	adc.w	r9, r3, r1
 8003a36:	f04f 0200 	mov.w	r2, #0
 8003a3a:	f04f 0300 	mov.w	r3, #0
 8003a3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a4a:	4690      	mov	r8, r2
 8003a4c:	4699      	mov	r9, r3
 8003a4e:	4623      	mov	r3, r4
 8003a50:	eb18 0303 	adds.w	r3, r8, r3
 8003a54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a58:	462b      	mov	r3, r5
 8003a5a:	eb49 0303 	adc.w	r3, r9, r3
 8003a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a76:	460b      	mov	r3, r1
 8003a78:	18db      	adds	r3, r3, r3
 8003a7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	eb42 0303 	adc.w	r3, r2, r3
 8003a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a8c:	f7fc fbf8 	bl	8000280 <__aeabi_uldivmod>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4b61      	ldr	r3, [pc, #388]	@ (8003c1c <UART_SetConfig+0x2d4>)
 8003a96:	fba3 2302 	umull	r2, r3, r3, r2
 8003a9a:	095b      	lsrs	r3, r3, #5
 8003a9c:	011c      	lsls	r4, r3, #4
 8003a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003aa8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003aac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ab0:	4642      	mov	r2, r8
 8003ab2:	464b      	mov	r3, r9
 8003ab4:	1891      	adds	r1, r2, r2
 8003ab6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003ab8:	415b      	adcs	r3, r3
 8003aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003abc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ac0:	4641      	mov	r1, r8
 8003ac2:	eb12 0a01 	adds.w	sl, r2, r1
 8003ac6:	4649      	mov	r1, r9
 8003ac8:	eb43 0b01 	adc.w	fp, r3, r1
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ad8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ae0:	4692      	mov	sl, r2
 8003ae2:	469b      	mov	fp, r3
 8003ae4:	4643      	mov	r3, r8
 8003ae6:	eb1a 0303 	adds.w	r3, sl, r3
 8003aea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003aee:	464b      	mov	r3, r9
 8003af0:	eb4b 0303 	adc.w	r3, fp, r3
 8003af4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	18db      	adds	r3, r3, r3
 8003b10:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b12:	4613      	mov	r3, r2
 8003b14:	eb42 0303 	adc.w	r3, r2, r3
 8003b18:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b22:	f7fc fbad 	bl	8000280 <__aeabi_uldivmod>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c1c <UART_SetConfig+0x2d4>)
 8003b2e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2264      	movs	r2, #100	@ 0x64
 8003b36:	fb02 f303 	mul.w	r3, r2, r3
 8003b3a:	1acb      	subs	r3, r1, r3
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b42:	4b36      	ldr	r3, [pc, #216]	@ (8003c1c <UART_SetConfig+0x2d4>)
 8003b44:	fba3 2302 	umull	r2, r3, r3, r2
 8003b48:	095b      	lsrs	r3, r3, #5
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b50:	441c      	add	r4, r3
 8003b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b64:	4642      	mov	r2, r8
 8003b66:	464b      	mov	r3, r9
 8003b68:	1891      	adds	r1, r2, r2
 8003b6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b6c:	415b      	adcs	r3, r3
 8003b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b74:	4641      	mov	r1, r8
 8003b76:	1851      	adds	r1, r2, r1
 8003b78:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	414b      	adcs	r3, r1
 8003b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	00cb      	lsls	r3, r1, #3
 8003b90:	4651      	mov	r1, sl
 8003b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b96:	4651      	mov	r1, sl
 8003b98:	00ca      	lsls	r2, r1, #3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	189b      	adds	r3, r3, r2
 8003ba4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ba8:	464b      	mov	r3, r9
 8003baa:	460a      	mov	r2, r1
 8003bac:	eb42 0303 	adc.w	r3, r2, r3
 8003bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bc8:	460b      	mov	r3, r1
 8003bca:	18db      	adds	r3, r3, r3
 8003bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bce:	4613      	mov	r3, r2
 8003bd0:	eb42 0303 	adc.w	r3, r2, r3
 8003bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003bde:	f7fc fb4f 	bl	8000280 <__aeabi_uldivmod>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c1c <UART_SetConfig+0x2d4>)
 8003be8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bec:	095b      	lsrs	r3, r3, #5
 8003bee:	2164      	movs	r1, #100	@ 0x64
 8003bf0:	fb01 f303 	mul.w	r3, r1, r3
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	3332      	adds	r3, #50	@ 0x32
 8003bfa:	4a08      	ldr	r2, [pc, #32]	@ (8003c1c <UART_SetConfig+0x2d4>)
 8003bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003c00:	095b      	lsrs	r3, r3, #5
 8003c02:	f003 0207 	and.w	r2, r3, #7
 8003c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4422      	add	r2, r4
 8003c0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c10:	e106      	b.n	8003e20 <UART_SetConfig+0x4d8>
 8003c12:	bf00      	nop
 8003c14:	40011000 	.word	0x40011000
 8003c18:	40011400 	.word	0x40011400
 8003c1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c24:	2200      	movs	r2, #0
 8003c26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c32:	4642      	mov	r2, r8
 8003c34:	464b      	mov	r3, r9
 8003c36:	1891      	adds	r1, r2, r2
 8003c38:	6239      	str	r1, [r7, #32]
 8003c3a:	415b      	adcs	r3, r3
 8003c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c42:	4641      	mov	r1, r8
 8003c44:	1854      	adds	r4, r2, r1
 8003c46:	4649      	mov	r1, r9
 8003c48:	eb43 0501 	adc.w	r5, r3, r1
 8003c4c:	f04f 0200 	mov.w	r2, #0
 8003c50:	f04f 0300 	mov.w	r3, #0
 8003c54:	00eb      	lsls	r3, r5, #3
 8003c56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c5a:	00e2      	lsls	r2, r4, #3
 8003c5c:	4614      	mov	r4, r2
 8003c5e:	461d      	mov	r5, r3
 8003c60:	4643      	mov	r3, r8
 8003c62:	18e3      	adds	r3, r4, r3
 8003c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c68:	464b      	mov	r3, r9
 8003c6a:	eb45 0303 	adc.w	r3, r5, r3
 8003c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c8e:	4629      	mov	r1, r5
 8003c90:	008b      	lsls	r3, r1, #2
 8003c92:	4621      	mov	r1, r4
 8003c94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c98:	4621      	mov	r1, r4
 8003c9a:	008a      	lsls	r2, r1, #2
 8003c9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ca0:	f7fc faee 	bl	8000280 <__aeabi_uldivmod>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4b60      	ldr	r3, [pc, #384]	@ (8003e2c <UART_SetConfig+0x4e4>)
 8003caa:	fba3 2302 	umull	r2, r3, r3, r2
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	011c      	lsls	r4, r3, #4
 8003cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cc4:	4642      	mov	r2, r8
 8003cc6:	464b      	mov	r3, r9
 8003cc8:	1891      	adds	r1, r2, r2
 8003cca:	61b9      	str	r1, [r7, #24]
 8003ccc:	415b      	adcs	r3, r3
 8003cce:	61fb      	str	r3, [r7, #28]
 8003cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cd4:	4641      	mov	r1, r8
 8003cd6:	1851      	adds	r1, r2, r1
 8003cd8:	6139      	str	r1, [r7, #16]
 8003cda:	4649      	mov	r1, r9
 8003cdc:	414b      	adcs	r3, r1
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	f04f 0200 	mov.w	r2, #0
 8003ce4:	f04f 0300 	mov.w	r3, #0
 8003ce8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cec:	4659      	mov	r1, fp
 8003cee:	00cb      	lsls	r3, r1, #3
 8003cf0:	4651      	mov	r1, sl
 8003cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cf6:	4651      	mov	r1, sl
 8003cf8:	00ca      	lsls	r2, r1, #3
 8003cfa:	4610      	mov	r0, r2
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	4603      	mov	r3, r0
 8003d00:	4642      	mov	r2, r8
 8003d02:	189b      	adds	r3, r3, r2
 8003d04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d08:	464b      	mov	r3, r9
 8003d0a:	460a      	mov	r2, r1
 8003d0c:	eb42 0303 	adc.w	r3, r2, r3
 8003d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d2c:	4649      	mov	r1, r9
 8003d2e:	008b      	lsls	r3, r1, #2
 8003d30:	4641      	mov	r1, r8
 8003d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d36:	4641      	mov	r1, r8
 8003d38:	008a      	lsls	r2, r1, #2
 8003d3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d3e:	f7fc fa9f 	bl	8000280 <__aeabi_uldivmod>
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4611      	mov	r1, r2
 8003d48:	4b38      	ldr	r3, [pc, #224]	@ (8003e2c <UART_SetConfig+0x4e4>)
 8003d4a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d4e:	095b      	lsrs	r3, r3, #5
 8003d50:	2264      	movs	r2, #100	@ 0x64
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	1acb      	subs	r3, r1, r3
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	3332      	adds	r3, #50	@ 0x32
 8003d5c:	4a33      	ldr	r2, [pc, #204]	@ (8003e2c <UART_SetConfig+0x4e4>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	095b      	lsrs	r3, r3, #5
 8003d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d68:	441c      	add	r4, r3
 8003d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d6e:	2200      	movs	r2, #0
 8003d70:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d72:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d78:	4642      	mov	r2, r8
 8003d7a:	464b      	mov	r3, r9
 8003d7c:	1891      	adds	r1, r2, r2
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	415b      	adcs	r3, r3
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d88:	4641      	mov	r1, r8
 8003d8a:	1851      	adds	r1, r2, r1
 8003d8c:	6039      	str	r1, [r7, #0]
 8003d8e:	4649      	mov	r1, r9
 8003d90:	414b      	adcs	r3, r1
 8003d92:	607b      	str	r3, [r7, #4]
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003da0:	4659      	mov	r1, fp
 8003da2:	00cb      	lsls	r3, r1, #3
 8003da4:	4651      	mov	r1, sl
 8003da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003daa:	4651      	mov	r1, sl
 8003dac:	00ca      	lsls	r2, r1, #3
 8003dae:	4610      	mov	r0, r2
 8003db0:	4619      	mov	r1, r3
 8003db2:	4603      	mov	r3, r0
 8003db4:	4642      	mov	r2, r8
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dba:	464b      	mov	r3, r9
 8003dbc:	460a      	mov	r2, r1
 8003dbe:	eb42 0303 	adc.w	r3, r2, r3
 8003dc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dce:	667a      	str	r2, [r7, #100]	@ 0x64
 8003dd0:	f04f 0200 	mov.w	r2, #0
 8003dd4:	f04f 0300 	mov.w	r3, #0
 8003dd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ddc:	4649      	mov	r1, r9
 8003dde:	008b      	lsls	r3, r1, #2
 8003de0:	4641      	mov	r1, r8
 8003de2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003de6:	4641      	mov	r1, r8
 8003de8:	008a      	lsls	r2, r1, #2
 8003dea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003dee:	f7fc fa47 	bl	8000280 <__aeabi_uldivmod>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e2c <UART_SetConfig+0x4e4>)
 8003df8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dfc:	095b      	lsrs	r3, r3, #5
 8003dfe:	2164      	movs	r1, #100	@ 0x64
 8003e00:	fb01 f303 	mul.w	r3, r1, r3
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	3332      	adds	r3, #50	@ 0x32
 8003e0a:	4a08      	ldr	r2, [pc, #32]	@ (8003e2c <UART_SetConfig+0x4e4>)
 8003e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e10:	095b      	lsrs	r3, r3, #5
 8003e12:	f003 020f 	and.w	r2, r3, #15
 8003e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4422      	add	r2, r4
 8003e1e:	609a      	str	r2, [r3, #8]
}
 8003e20:	bf00      	nop
 8003e22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e26:	46bd      	mov	sp, r7
 8003e28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e2c:	51eb851f 	.word	0x51eb851f

08003e30 <__NVIC_SetPriority>:
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	4603      	mov	r3, r0
 8003e38:	6039      	str	r1, [r7, #0]
 8003e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	db0a      	blt.n	8003e5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	490c      	ldr	r1, [pc, #48]	@ (8003e7c <__NVIC_SetPriority+0x4c>)
 8003e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4e:	0112      	lsls	r2, r2, #4
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	440b      	add	r3, r1
 8003e54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003e58:	e00a      	b.n	8003e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	4908      	ldr	r1, [pc, #32]	@ (8003e80 <__NVIC_SetPriority+0x50>)
 8003e60:	79fb      	ldrb	r3, [r7, #7]
 8003e62:	f003 030f 	and.w	r3, r3, #15
 8003e66:	3b04      	subs	r3, #4
 8003e68:	0112      	lsls	r2, r2, #4
 8003e6a:	b2d2      	uxtb	r2, r2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	761a      	strb	r2, [r3, #24]
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	e000e100 	.word	0xe000e100
 8003e80:	e000ed00 	.word	0xe000ed00

08003e84 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003e88:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <SysTick_Handler+0x1c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003e8c:	f001 fd46 	bl	800591c <xTaskGetSchedulerState>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d001      	beq.n	8003e9a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003e96:	f002 fb3f 	bl	8006518 <xPortSysTickHandler>
  }
}
 8003e9a:	bf00      	nop
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	e000e010 	.word	0xe000e010

08003ea4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	f06f 0004 	mvn.w	r0, #4
 8003eae:	f7ff ffbf 	bl	8003e30 <__NVIC_SetPriority>
#endif
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ebe:	f3ef 8305 	mrs	r3, IPSR
 8003ec2:	603b      	str	r3, [r7, #0]
  return(result);
 8003ec4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003eca:	f06f 0305 	mvn.w	r3, #5
 8003ece:	607b      	str	r3, [r7, #4]
 8003ed0:	e00c      	b.n	8003eec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8003efc <osKernelInitialize+0x44>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d105      	bne.n	8003ee6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003eda:	4b08      	ldr	r3, [pc, #32]	@ (8003efc <osKernelInitialize+0x44>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	e002      	b.n	8003eec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003eec:	687b      	ldr	r3, [r7, #4]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	200001d0 	.word	0x200001d0

08003f00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f06:	f3ef 8305 	mrs	r3, IPSR
 8003f0a:	603b      	str	r3, [r7, #0]
  return(result);
 8003f0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <osKernelStart+0x1a>
    stat = osErrorISR;
 8003f12:	f06f 0305 	mvn.w	r3, #5
 8003f16:	607b      	str	r3, [r7, #4]
 8003f18:	e010      	b.n	8003f3c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <osKernelStart+0x48>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d109      	bne.n	8003f36 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003f22:	f7ff ffbf 	bl	8003ea4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <osKernelStart+0x48>)
 8003f28:	2202      	movs	r2, #2
 8003f2a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003f2c:	f001 f892 	bl	8005054 <vTaskStartScheduler>
      stat = osOK;
 8003f30:	2300      	movs	r3, #0
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	e002      	b.n	8003f3c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003f36:	f04f 33ff 	mov.w	r3, #4294967295
 8003f3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003f3c:	687b      	ldr	r3, [r7, #4]
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	200001d0 	.word	0x200001d0

08003f4c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08e      	sub	sp, #56	@ 0x38
 8003f50:	af04      	add	r7, sp, #16
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f5c:	f3ef 8305 	mrs	r3, IPSR
 8003f60:	617b      	str	r3, [r7, #20]
  return(result);
 8003f62:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d17e      	bne.n	8004066 <osThreadNew+0x11a>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d07b      	beq.n	8004066 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003f6e:	2380      	movs	r3, #128	@ 0x80
 8003f70:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003f72:	2318      	movs	r3, #24
 8003f74:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d045      	beq.n	8004012 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <osThreadNew+0x48>
        name = attr->name;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d008      	beq.n	8003fba <osThreadNew+0x6e>
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b38      	cmp	r3, #56	@ 0x38
 8003fac:	d805      	bhi.n	8003fba <osThreadNew+0x6e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <osThreadNew+0x72>
        return (NULL);
 8003fba:	2300      	movs	r3, #0
 8003fbc:	e054      	b.n	8004068 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d003      	beq.n	8003fce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	089b      	lsrs	r3, r3, #2
 8003fcc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00e      	beq.n	8003ff4 <osThreadNew+0xa8>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	2ba7      	cmp	r3, #167	@ 0xa7
 8003fdc:	d90a      	bls.n	8003ff4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d006      	beq.n	8003ff4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <osThreadNew+0xa8>
        mem = 1;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	61bb      	str	r3, [r7, #24]
 8003ff2:	e010      	b.n	8004016 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10c      	bne.n	8004016 <osThreadNew+0xca>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d108      	bne.n	8004016 <osThreadNew+0xca>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <osThreadNew+0xca>
          mem = 0;
 800400c:	2300      	movs	r3, #0
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	e001      	b.n	8004016 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d110      	bne.n	800403e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004024:	9202      	str	r2, [sp, #8]
 8004026:	9301      	str	r3, [sp, #4]
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	6a3a      	ldr	r2, [r7, #32]
 8004030:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 fe1a 	bl	8004c6c <xTaskCreateStatic>
 8004038:	4603      	mov	r3, r0
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	e013      	b.n	8004066 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d110      	bne.n	8004066 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	b29a      	uxth	r2, r3
 8004048:	f107 0310 	add.w	r3, r7, #16
 800404c:	9301      	str	r3, [sp, #4]
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fe68 	bl	8004d2c <xTaskCreate>
 800405c:	4603      	mov	r3, r0
 800405e:	2b01      	cmp	r3, #1
 8004060:	d001      	beq.n	8004066 <osThreadNew+0x11a>
            hTask = NULL;
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004066:	693b      	ldr	r3, [r7, #16]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3728      	adds	r7, #40	@ 0x28
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004078:	f3ef 8305 	mrs	r3, IPSR
 800407c:	60bb      	str	r3, [r7, #8]
  return(result);
 800407e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <osDelay+0x1c>
    stat = osErrorISR;
 8004084:	f06f 0305 	mvn.w	r3, #5
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	e007      	b.n	800409c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800408c:	2300      	movs	r3, #0
 800408e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d002      	beq.n	800409c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 ffa6 	bl	8004fe8 <vTaskDelay>
    }
  }

  return (stat);
 800409c:	68fb      	ldr	r3, [r7, #12]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
	...

080040a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80040a8:	b480      	push	{r7}
 80040aa:	b085      	sub	sp, #20
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4a07      	ldr	r2, [pc, #28]	@ (80040d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80040b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	4a06      	ldr	r2, [pc, #24]	@ (80040d8 <vApplicationGetIdleTaskMemory+0x30>)
 80040be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2280      	movs	r2, #128	@ 0x80
 80040c4:	601a      	str	r2, [r3, #0]
}
 80040c6:	bf00      	nop
 80040c8:	3714      	adds	r7, #20
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	200001d4 	.word	0x200001d4
 80040d8:	2000027c 	.word	0x2000027c

080040dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	4a07      	ldr	r2, [pc, #28]	@ (8004108 <vApplicationGetTimerTaskMemory+0x2c>)
 80040ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	4a06      	ldr	r2, [pc, #24]	@ (800410c <vApplicationGetTimerTaskMemory+0x30>)
 80040f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040fa:	601a      	str	r2, [r3, #0]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr
 8004108:	2000047c 	.word	0x2000047c
 800410c:	20000524 	.word	0x20000524

08004110 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f103 0208 	add.w	r2, r3, #8
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f04f 32ff 	mov.w	r2, #4294967295
 8004128:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f103 0208 	add.w	r2, r3, #8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f103 0208 	add.w	r2, r3, #8
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr

0800416a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800416a:	b480      	push	{r7}
 800416c:	b085      	sub	sp, #20
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
 8004172:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	601a      	str	r2, [r3, #0]
}
 80041a6:	bf00      	nop
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041b2:	b480      	push	{r7}
 80041b4:	b085      	sub	sp, #20
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
 80041ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c8:	d103      	bne.n	80041d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	e00c      	b.n	80041ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	3308      	adds	r3, #8
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	e002      	b.n	80041e0 <vListInsert+0x2e>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	60fb      	str	r3, [r7, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68ba      	ldr	r2, [r7, #8]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d2f6      	bcs.n	80041da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	601a      	str	r2, [r3, #0]
}
 8004218:	bf00      	nop
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6892      	ldr	r2, [r2, #8]
 800423a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6852      	ldr	r2, [r2, #4]
 8004244:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	429a      	cmp	r2, r3
 800424e:	d103      	bne.n	8004258 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	1e5a      	subs	r2, r3, #1
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10b      	bne.n	80042a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800428c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004290:	f383 8811 	msr	BASEPRI, r3
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	f3bf 8f4f 	dsb	sy
 800429c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800429e:	bf00      	nop
 80042a0:	bf00      	nop
 80042a2:	e7fd      	b.n	80042a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80042a4:	f002 f8a8 	bl	80063f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b0:	68f9      	ldr	r1, [r7, #12]
 80042b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80042b4:	fb01 f303 	mul.w	r3, r1, r3
 80042b8:	441a      	add	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d4:	3b01      	subs	r3, #1
 80042d6:	68f9      	ldr	r1, [r7, #12]
 80042d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80042da:	fb01 f303 	mul.w	r3, r1, r3
 80042de:	441a      	add	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	22ff      	movs	r2, #255	@ 0xff
 80042e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	22ff      	movs	r2, #255	@ 0xff
 80042f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d114      	bne.n	8004324 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d01a      	beq.n	8004338 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3310      	adds	r3, #16
 8004306:	4618      	mov	r0, r3
 8004308:	f001 f942 	bl	8005590 <xTaskRemoveFromEventList>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d012      	beq.n	8004338 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004312:	4b0d      	ldr	r3, [pc, #52]	@ (8004348 <xQueueGenericReset+0xd0>)
 8004314:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	f3bf 8f4f 	dsb	sy
 800431e:	f3bf 8f6f 	isb	sy
 8004322:	e009      	b.n	8004338 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3310      	adds	r3, #16
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fef1 	bl	8004110 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3324      	adds	r3, #36	@ 0x24
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff feec 	bl	8004110 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004338:	f002 f890 	bl	800645c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800433c:	2301      	movs	r3, #1
}
 800433e:	4618      	mov	r0, r3
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	e000ed04 	.word	0xe000ed04

0800434c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800434c:	b580      	push	{r7, lr}
 800434e:	b08e      	sub	sp, #56	@ 0x38
 8004350:	af02      	add	r7, sp, #8
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10b      	bne.n	8004378 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10b      	bne.n	8004396 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800437e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004382:	f383 8811 	msr	BASEPRI, r3
 8004386:	f3bf 8f6f 	isb	sy
 800438a:	f3bf 8f4f 	dsb	sy
 800438e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004390:	bf00      	nop
 8004392:	bf00      	nop
 8004394:	e7fd      	b.n	8004392 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <xQueueGenericCreateStatic+0x56>
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <xQueueGenericCreateStatic+0x5a>
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <xQueueGenericCreateStatic+0x5c>
 80043a6:	2300      	movs	r3, #0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10b      	bne.n	80043c4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	623b      	str	r3, [r7, #32]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d102      	bne.n	80043d0 <xQueueGenericCreateStatic+0x84>
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <xQueueGenericCreateStatic+0x88>
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <xQueueGenericCreateStatic+0x8a>
 80043d4:	2300      	movs	r3, #0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10b      	bne.n	80043f2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80043da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	61fb      	str	r3, [r7, #28]
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	e7fd      	b.n	80043ee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043f2:	2350      	movs	r3, #80	@ 0x50
 80043f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b50      	cmp	r3, #80	@ 0x50
 80043fa:	d00b      	beq.n	8004414 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80043fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004400:	f383 8811 	msr	BASEPRI, r3
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	61bb      	str	r3, [r7, #24]
}
 800440e:	bf00      	nop
 8004410:	bf00      	nop
 8004412:	e7fd      	b.n	8004410 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004414:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800441a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00d      	beq.n	800443c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004428:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800442c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	68b9      	ldr	r1, [r7, #8]
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f000 f805 	bl	8004446 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800443c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800443e:	4618      	mov	r0, r3
 8004440:	3730      	adds	r7, #48	@ 0x30
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
 800444c:	60f8      	str	r0, [r7, #12]
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d103      	bne.n	8004462 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	e002      	b.n	8004468 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004474:	2101      	movs	r1, #1
 8004476:	69b8      	ldr	r0, [r7, #24]
 8004478:	f7ff fefe 	bl	8004278 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004484:	bf00      	nop
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08e      	sub	sp, #56	@ 0x38
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800449a:	2300      	movs	r3, #0
 800449c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80044a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <xQueueGenericSend+0x34>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	e7fd      	b.n	80044bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d103      	bne.n	80044ce <xQueueGenericSend+0x42>
 80044c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <xQueueGenericSend+0x46>
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <xQueueGenericSend+0x48>
 80044d2:	2300      	movs	r3, #0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10b      	bne.n	80044f0 <xQueueGenericSend+0x64>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044ea:	bf00      	nop
 80044ec:	bf00      	nop
 80044ee:	e7fd      	b.n	80044ec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d103      	bne.n	80044fe <xQueueGenericSend+0x72>
 80044f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <xQueueGenericSend+0x76>
 80044fe:	2301      	movs	r3, #1
 8004500:	e000      	b.n	8004504 <xQueueGenericSend+0x78>
 8004502:	2300      	movs	r3, #0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10b      	bne.n	8004520 <xQueueGenericSend+0x94>
	__asm volatile
 8004508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800450c:	f383 8811 	msr	BASEPRI, r3
 8004510:	f3bf 8f6f 	isb	sy
 8004514:	f3bf 8f4f 	dsb	sy
 8004518:	623b      	str	r3, [r7, #32]
}
 800451a:	bf00      	nop
 800451c:	bf00      	nop
 800451e:	e7fd      	b.n	800451c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004520:	f001 f9fc 	bl	800591c <xTaskGetSchedulerState>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d102      	bne.n	8004530 <xQueueGenericSend+0xa4>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <xQueueGenericSend+0xa8>
 8004530:	2301      	movs	r3, #1
 8004532:	e000      	b.n	8004536 <xQueueGenericSend+0xaa>
 8004534:	2300      	movs	r3, #0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10b      	bne.n	8004552 <xQueueGenericSend+0xc6>
	__asm volatile
 800453a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800453e:	f383 8811 	msr	BASEPRI, r3
 8004542:	f3bf 8f6f 	isb	sy
 8004546:	f3bf 8f4f 	dsb	sy
 800454a:	61fb      	str	r3, [r7, #28]
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	e7fd      	b.n	800454e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004552:	f001 ff51 	bl	80063f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800455a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <xQueueGenericSend+0xdc>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d129      	bne.n	80045bc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	68b9      	ldr	r1, [r7, #8]
 800456c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800456e:	f000 fa0f 	bl	8004990 <prvCopyDataToQueue>
 8004572:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	2b00      	cmp	r3, #0
 800457a:	d010      	beq.n	800459e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800457c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457e:	3324      	adds	r3, #36	@ 0x24
 8004580:	4618      	mov	r0, r3
 8004582:	f001 f805 	bl	8005590 <xTaskRemoveFromEventList>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d013      	beq.n	80045b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800458c:	4b3f      	ldr	r3, [pc, #252]	@ (800468c <xQueueGenericSend+0x200>)
 800458e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	e00a      	b.n	80045b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800459e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d007      	beq.n	80045b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80045a4:	4b39      	ldr	r3, [pc, #228]	@ (800468c <xQueueGenericSend+0x200>)
 80045a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80045b4:	f001 ff52 	bl	800645c <vPortExitCritical>
				return pdPASS;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e063      	b.n	8004684 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d103      	bne.n	80045ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80045c2:	f001 ff4b 	bl	800645c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	e05c      	b.n	8004684 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045d0:	f107 0314 	add.w	r3, r7, #20
 80045d4:	4618      	mov	r0, r3
 80045d6:	f001 f83f 	bl	8005658 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045da:	2301      	movs	r3, #1
 80045dc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045de:	f001 ff3d 	bl	800645c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045e2:	f000 fda7 	bl	8005134 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045e6:	f001 ff07 	bl	80063f8 <vPortEnterCritical>
 80045ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045f0:	b25b      	sxtb	r3, r3
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d103      	bne.n	8004600 <xQueueGenericSend+0x174>
 80045f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004602:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004606:	b25b      	sxtb	r3, r3
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d103      	bne.n	8004616 <xQueueGenericSend+0x18a>
 800460e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004616:	f001 ff21 	bl	800645c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800461a:	1d3a      	adds	r2, r7, #4
 800461c:	f107 0314 	add.w	r3, r7, #20
 8004620:	4611      	mov	r1, r2
 8004622:	4618      	mov	r0, r3
 8004624:	f001 f82e 	bl	8005684 <xTaskCheckForTimeOut>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d124      	bne.n	8004678 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800462e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004630:	f000 faa6 	bl	8004b80 <prvIsQueueFull>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d018      	beq.n	800466c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800463a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463c:	3310      	adds	r3, #16
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	4611      	mov	r1, r2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 ff52 	bl	80054ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004648:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800464a:	f000 fa31 	bl	8004ab0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800464e:	f000 fd7f 	bl	8005150 <xTaskResumeAll>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	f47f af7c 	bne.w	8004552 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800465a:	4b0c      	ldr	r3, [pc, #48]	@ (800468c <xQueueGenericSend+0x200>)
 800465c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004660:	601a      	str	r2, [r3, #0]
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	e772      	b.n	8004552 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800466c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800466e:	f000 fa1f 	bl	8004ab0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004672:	f000 fd6d 	bl	8005150 <xTaskResumeAll>
 8004676:	e76c      	b.n	8004552 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004678:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800467a:	f000 fa19 	bl	8004ab0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800467e:	f000 fd67 	bl	8005150 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004682:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004684:	4618      	mov	r0, r3
 8004686:	3738      	adds	r7, #56	@ 0x38
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	e000ed04 	.word	0xe000ed04

08004690 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b090      	sub	sp, #64	@ 0x40
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80046a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	e7fd      	b.n	80046bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d103      	bne.n	80046ce <xQueueGenericSendFromISR+0x3e>
 80046c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <xQueueGenericSendFromISR+0x42>
 80046ce:	2301      	movs	r3, #1
 80046d0:	e000      	b.n	80046d4 <xQueueGenericSendFromISR+0x44>
 80046d2:	2300      	movs	r3, #0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10b      	bne.n	80046f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80046d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046dc:	f383 8811 	msr	BASEPRI, r3
 80046e0:	f3bf 8f6f 	isb	sy
 80046e4:	f3bf 8f4f 	dsb	sy
 80046e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
 80046ee:	e7fd      	b.n	80046ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d103      	bne.n	80046fe <xQueueGenericSendFromISR+0x6e>
 80046f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d101      	bne.n	8004702 <xQueueGenericSendFromISR+0x72>
 80046fe:	2301      	movs	r3, #1
 8004700:	e000      	b.n	8004704 <xQueueGenericSendFromISR+0x74>
 8004702:	2300      	movs	r3, #0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10b      	bne.n	8004720 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	623b      	str	r3, [r7, #32]
}
 800471a:	bf00      	nop
 800471c:	bf00      	nop
 800471e:	e7fd      	b.n	800471c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004720:	f001 ff4a 	bl	80065b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004724:	f3ef 8211 	mrs	r2, BASEPRI
 8004728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800472c:	f383 8811 	msr	BASEPRI, r3
 8004730:	f3bf 8f6f 	isb	sy
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	61fa      	str	r2, [r7, #28]
 800473a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800473c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800473e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004742:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004748:	429a      	cmp	r2, r3
 800474a:	d302      	bcc.n	8004752 <xQueueGenericSendFromISR+0xc2>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	2b02      	cmp	r3, #2
 8004750:	d12f      	bne.n	80047b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004754:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004758:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800475c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800475e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004760:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004768:	f000 f912 	bl	8004990 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800476c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004774:	d112      	bne.n	800479c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	2b00      	cmp	r3, #0
 800477c:	d016      	beq.n	80047ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800477e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004780:	3324      	adds	r3, #36	@ 0x24
 8004782:	4618      	mov	r0, r3
 8004784:	f000 ff04 	bl	8005590 <xTaskRemoveFromEventList>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00e      	beq.n	80047ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00b      	beq.n	80047ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e007      	b.n	80047ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800479c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80047a0:	3301      	adds	r3, #1
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	b25a      	sxtb	r2, r3
 80047a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80047ac:	2301      	movs	r3, #1
 80047ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80047b0:	e001      	b.n	80047b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3740      	adds	r7, #64	@ 0x40
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b08c      	sub	sp, #48	@ 0x30
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047d8:	2300      	movs	r3, #0
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10b      	bne.n	80047fe <xQueueReceive+0x32>
	__asm volatile
 80047e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ea:	f383 8811 	msr	BASEPRI, r3
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f3bf 8f4f 	dsb	sy
 80047f6:	623b      	str	r3, [r7, #32]
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	e7fd      	b.n	80047fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <xQueueReceive+0x40>
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <xQueueReceive+0x44>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <xQueueReceive+0x46>
 8004810:	2300      	movs	r3, #0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10b      	bne.n	800482e <xQueueReceive+0x62>
	__asm volatile
 8004816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481a:	f383 8811 	msr	BASEPRI, r3
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	f3bf 8f4f 	dsb	sy
 8004826:	61fb      	str	r3, [r7, #28]
}
 8004828:	bf00      	nop
 800482a:	bf00      	nop
 800482c:	e7fd      	b.n	800482a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800482e:	f001 f875 	bl	800591c <xTaskGetSchedulerState>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d102      	bne.n	800483e <xQueueReceive+0x72>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <xQueueReceive+0x76>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <xQueueReceive+0x78>
 8004842:	2300      	movs	r3, #0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10b      	bne.n	8004860 <xQueueReceive+0x94>
	__asm volatile
 8004848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484c:	f383 8811 	msr	BASEPRI, r3
 8004850:	f3bf 8f6f 	isb	sy
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	61bb      	str	r3, [r7, #24]
}
 800485a:	bf00      	nop
 800485c:	bf00      	nop
 800485e:	e7fd      	b.n	800485c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004860:	f001 fdca 	bl	80063f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004868:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486c:	2b00      	cmp	r3, #0
 800486e:	d01f      	beq.n	80048b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004870:	68b9      	ldr	r1, [r7, #8]
 8004872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004874:	f000 f8f6 	bl	8004a64 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	1e5a      	subs	r2, r3, #1
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00f      	beq.n	80048a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	3310      	adds	r3, #16
 800488c:	4618      	mov	r0, r3
 800488e:	f000 fe7f 	bl	8005590 <xTaskRemoveFromEventList>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d007      	beq.n	80048a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004898:	4b3c      	ldr	r3, [pc, #240]	@ (800498c <xQueueReceive+0x1c0>)
 800489a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80048a8:	f001 fdd8 	bl	800645c <vPortExitCritical>
				return pdPASS;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e069      	b.n	8004984 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d103      	bne.n	80048be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80048b6:	f001 fdd1 	bl	800645c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80048ba:	2300      	movs	r3, #0
 80048bc:	e062      	b.n	8004984 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80048be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d106      	bne.n	80048d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048c4:	f107 0310 	add.w	r3, r7, #16
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 fec5 	bl	8005658 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048ce:	2301      	movs	r3, #1
 80048d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048d2:	f001 fdc3 	bl	800645c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048d6:	f000 fc2d 	bl	8005134 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048da:	f001 fd8d 	bl	80063f8 <vPortEnterCritical>
 80048de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048e4:	b25b      	sxtb	r3, r3
 80048e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ea:	d103      	bne.n	80048f4 <xQueueReceive+0x128>
 80048ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048fa:	b25b      	sxtb	r3, r3
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d103      	bne.n	800490a <xQueueReceive+0x13e>
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800490a:	f001 fda7 	bl	800645c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800490e:	1d3a      	adds	r2, r7, #4
 8004910:	f107 0310 	add.w	r3, r7, #16
 8004914:	4611      	mov	r1, r2
 8004916:	4618      	mov	r0, r3
 8004918:	f000 feb4 	bl	8005684 <xTaskCheckForTimeOut>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d123      	bne.n	800496a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004924:	f000 f916 	bl	8004b54 <prvIsQueueEmpty>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d017      	beq.n	800495e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800492e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004930:	3324      	adds	r3, #36	@ 0x24
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	4611      	mov	r1, r2
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fdd8 	bl	80054ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800493c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800493e:	f000 f8b7 	bl	8004ab0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004942:	f000 fc05 	bl	8005150 <xTaskResumeAll>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d189      	bne.n	8004860 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800494c:	4b0f      	ldr	r3, [pc, #60]	@ (800498c <xQueueReceive+0x1c0>)
 800494e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	f3bf 8f4f 	dsb	sy
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	e780      	b.n	8004860 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800495e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004960:	f000 f8a6 	bl	8004ab0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004964:	f000 fbf4 	bl	8005150 <xTaskResumeAll>
 8004968:	e77a      	b.n	8004860 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800496a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800496c:	f000 f8a0 	bl	8004ab0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004970:	f000 fbee 	bl	8005150 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004974:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004976:	f000 f8ed 	bl	8004b54 <prvIsQueueEmpty>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	f43f af6f 	beq.w	8004860 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004982:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004984:	4618      	mov	r0, r3
 8004986:	3730      	adds	r7, #48	@ 0x30
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	e000ed04 	.word	0xe000ed04

08004990 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10d      	bne.n	80049ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d14d      	bne.n	8004a52 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 ffcc 	bl	8005958 <xTaskPriorityDisinherit>
 80049c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	609a      	str	r2, [r3, #8]
 80049c8:	e043      	b.n	8004a52 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d119      	bne.n	8004a04 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6858      	ldr	r0, [r3, #4]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d8:	461a      	mov	r2, r3
 80049da:	68b9      	ldr	r1, [r7, #8]
 80049dc:	f002 faf7 	bl	8006fce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e8:	441a      	add	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d32b      	bcc.n	8004a52 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	605a      	str	r2, [r3, #4]
 8004a02:	e026      	b.n	8004a52 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	68d8      	ldr	r0, [r3, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	f002 fadd 	bl	8006fce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	68da      	ldr	r2, [r3, #12]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1c:	425b      	negs	r3, r3
 8004a1e:	441a      	add	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	68da      	ldr	r2, [r3, #12]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d207      	bcs.n	8004a40 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	425b      	negs	r3, r3
 8004a3a:	441a      	add	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d105      	bne.n	8004a52 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d002      	beq.n	8004a52 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004a5a:	697b      	ldr	r3, [r7, #20]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d018      	beq.n	8004aa8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	441a      	add	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d303      	bcc.n	8004a98 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68d9      	ldr	r1, [r3, #12]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	6838      	ldr	r0, [r7, #0]
 8004aa4:	f002 fa93 	bl	8006fce <memcpy>
	}
}
 8004aa8:	bf00      	nop
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ab8:	f001 fc9e 	bl	80063f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ac2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ac4:	e011      	b.n	8004aea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d012      	beq.n	8004af4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	3324      	adds	r3, #36	@ 0x24
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fd5c 	bl	8005590 <xTaskRemoveFromEventList>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ade:	f000 fe35 	bl	800574c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ae2:	7bfb      	ldrb	r3, [r7, #15]
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	dce9      	bgt.n	8004ac6 <prvUnlockQueue+0x16>
 8004af2:	e000      	b.n	8004af6 <prvUnlockQueue+0x46>
					break;
 8004af4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	22ff      	movs	r2, #255	@ 0xff
 8004afa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004afe:	f001 fcad 	bl	800645c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b02:	f001 fc79 	bl	80063f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b0c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b0e:	e011      	b.n	8004b34 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d012      	beq.n	8004b3e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	3310      	adds	r3, #16
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 fd37 	bl	8005590 <xTaskRemoveFromEventList>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b28:	f000 fe10 	bl	800574c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b2c:	7bbb      	ldrb	r3, [r7, #14]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	dce9      	bgt.n	8004b10 <prvUnlockQueue+0x60>
 8004b3c:	e000      	b.n	8004b40 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b3e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	22ff      	movs	r2, #255	@ 0xff
 8004b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004b48:	f001 fc88 	bl	800645c <vPortExitCritical>
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b5c:	f001 fc4c 	bl	80063f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d102      	bne.n	8004b6e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	e001      	b.n	8004b72 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b72:	f001 fc73 	bl	800645c <vPortExitCritical>

	return xReturn;
 8004b76:	68fb      	ldr	r3, [r7, #12]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b88:	f001 fc36 	bl	80063f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d102      	bne.n	8004b9e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	e001      	b.n	8004ba2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ba2:	f001 fc5b 	bl	800645c <vPortExitCritical>

	return xReturn;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	e014      	b.n	8004bea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004bc0:	4a0f      	ldr	r2, [pc, #60]	@ (8004c00 <vQueueAddToRegistry+0x50>)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10b      	bne.n	8004be4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004bcc:	490c      	ldr	r1, [pc, #48]	@ (8004c00 <vQueueAddToRegistry+0x50>)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8004c00 <vQueueAddToRegistry+0x50>)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	4413      	add	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004be2:	e006      	b.n	8004bf2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3301      	adds	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b07      	cmp	r3, #7
 8004bee:	d9e7      	bls.n	8004bc0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	20000924 	.word	0x20000924

08004c04 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c14:	f001 fbf0 	bl	80063f8 <vPortEnterCritical>
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c1e:	b25b      	sxtb	r3, r3
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d103      	bne.n	8004c2e <vQueueWaitForMessageRestricted+0x2a>
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c34:	b25b      	sxtb	r3, r3
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3a:	d103      	bne.n	8004c44 <vQueueWaitForMessageRestricted+0x40>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c44:	f001 fc0a 	bl	800645c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d106      	bne.n	8004c5e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	3324      	adds	r3, #36	@ 0x24
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 fc6d 	bl	8005538 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c5e:	6978      	ldr	r0, [r7, #20]
 8004c60:	f7ff ff26 	bl	8004ab0 <prvUnlockQueue>
	}
 8004c64:	bf00      	nop
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b08e      	sub	sp, #56	@ 0x38
 8004c70:	af04      	add	r7, sp, #16
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
 8004c78:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d10b      	bne.n	8004c98 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c84:	f383 8811 	msr	BASEPRI, r3
 8004c88:	f3bf 8f6f 	isb	sy
 8004c8c:	f3bf 8f4f 	dsb	sy
 8004c90:	623b      	str	r3, [r7, #32]
}
 8004c92:	bf00      	nop
 8004c94:	bf00      	nop
 8004c96:	e7fd      	b.n	8004c94 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10b      	bne.n	8004cb6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca2:	f383 8811 	msr	BASEPRI, r3
 8004ca6:	f3bf 8f6f 	isb	sy
 8004caa:	f3bf 8f4f 	dsb	sy
 8004cae:	61fb      	str	r3, [r7, #28]
}
 8004cb0:	bf00      	nop
 8004cb2:	bf00      	nop
 8004cb4:	e7fd      	b.n	8004cb2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004cb6:	23a8      	movs	r3, #168	@ 0xa8
 8004cb8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	2ba8      	cmp	r3, #168	@ 0xa8
 8004cbe:	d00b      	beq.n	8004cd8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	61bb      	str	r3, [r7, #24]
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004cd8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01e      	beq.n	8004d1e <xTaskCreateStatic+0xb2>
 8004ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d01b      	beq.n	8004d1e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004cee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	9303      	str	r3, [sp, #12]
 8004cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfe:	9302      	str	r3, [sp, #8]
 8004d00:	f107 0314 	add.w	r3, r7, #20
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f851 	bl	8004db8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004d18:	f000 f8f6 	bl	8004f08 <prvAddNewTaskToReadyList>
 8004d1c:	e001      	b.n	8004d22 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d22:	697b      	ldr	r3, [r7, #20]
	}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3728      	adds	r7, #40	@ 0x28
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08c      	sub	sp, #48	@ 0x30
 8004d30:	af04      	add	r7, sp, #16
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	603b      	str	r3, [r7, #0]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d3c:	88fb      	ldrh	r3, [r7, #6]
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4618      	mov	r0, r3
 8004d42:	f001 fc7b 	bl	800663c <pvPortMalloc>
 8004d46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00e      	beq.n	8004d6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d4e:	20a8      	movs	r0, #168	@ 0xa8
 8004d50:	f001 fc74 	bl	800663c <pvPortMalloc>
 8004d54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d003      	beq.n	8004d64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d62:	e005      	b.n	8004d70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d64:	6978      	ldr	r0, [r7, #20]
 8004d66:	f001 fd37 	bl	80067d8 <vPortFree>
 8004d6a:	e001      	b.n	8004d70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d017      	beq.n	8004da6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d7e:	88fa      	ldrh	r2, [r7, #6]
 8004d80:	2300      	movs	r3, #0
 8004d82:	9303      	str	r3, [sp, #12]
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	9302      	str	r3, [sp, #8]
 8004d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d8a:	9301      	str	r3, [sp, #4]
 8004d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 f80f 	bl	8004db8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d9a:	69f8      	ldr	r0, [r7, #28]
 8004d9c:	f000 f8b4 	bl	8004f08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004da0:	2301      	movs	r3, #1
 8004da2:	61bb      	str	r3, [r7, #24]
 8004da4:	e002      	b.n	8004dac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004da6:	f04f 33ff 	mov.w	r3, #4294967295
 8004daa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004dac:	69bb      	ldr	r3, [r7, #24]
	}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3720      	adds	r7, #32
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	461a      	mov	r2, r3
 8004dd0:	21a5      	movs	r1, #165	@ 0xa5
 8004dd2:	f002 f82b 	bl	8006e2c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004de0:	3b01      	subs	r3, #1
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	f023 0307 	bic.w	r3, r3, #7
 8004dee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dfe:	f383 8811 	msr	BASEPRI, r3
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	f3bf 8f4f 	dsb	sy
 8004e0a:	617b      	str	r3, [r7, #20]
}
 8004e0c:	bf00      	nop
 8004e0e:	bf00      	nop
 8004e10:	e7fd      	b.n	8004e0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01f      	beq.n	8004e58 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e18:	2300      	movs	r3, #0
 8004e1a:	61fb      	str	r3, [r7, #28]
 8004e1c:	e012      	b.n	8004e44 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e1e:	68ba      	ldr	r2, [r7, #8]
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	4413      	add	r3, r2
 8004e24:	7819      	ldrb	r1, [r3, #0]
 8004e26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	3334      	adds	r3, #52	@ 0x34
 8004e2e:	460a      	mov	r2, r1
 8004e30:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e32:	68ba      	ldr	r2, [r7, #8]
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	4413      	add	r3, r2
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d006      	beq.n	8004e4c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	3301      	adds	r3, #1
 8004e42:	61fb      	str	r3, [r7, #28]
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	2b0f      	cmp	r3, #15
 8004e48:	d9e9      	bls.n	8004e1e <prvInitialiseNewTask+0x66>
 8004e4a:	e000      	b.n	8004e4e <prvInitialiseNewTask+0x96>
			{
				break;
 8004e4c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e56:	e003      	b.n	8004e60 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e62:	2b37      	cmp	r3, #55	@ 0x37
 8004e64:	d901      	bls.n	8004e6a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e66:	2337      	movs	r3, #55	@ 0x37
 8004e68:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e74:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e78:	2200      	movs	r2, #0
 8004e7a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	3304      	adds	r3, #4
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff f965 	bl	8004150 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e88:	3318      	adds	r3, #24
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7ff f960 	bl	8004150 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e94:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e98:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb8:	3354      	adds	r3, #84	@ 0x54
 8004eba:	224c      	movs	r2, #76	@ 0x4c
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f001 ffb4 	bl	8006e2c <memset>
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec6:	4a0d      	ldr	r2, [pc, #52]	@ (8004efc <prvInitialiseNewTask+0x144>)
 8004ec8:	659a      	str	r2, [r3, #88]	@ 0x58
 8004eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ecc:	4a0c      	ldr	r2, [pc, #48]	@ (8004f00 <prvInitialiseNewTask+0x148>)
 8004ece:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8004f04 <prvInitialiseNewTask+0x14c>)
 8004ed4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	68f9      	ldr	r1, [r7, #12]
 8004eda:	69b8      	ldr	r0, [r7, #24]
 8004edc:	f001 f95a 	bl	8006194 <pxPortInitialiseStack>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ef0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ef2:	bf00      	nop
 8004ef4:	3720      	adds	r7, #32
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	20004bb8 	.word	0x20004bb8
 8004f00:	20004c20 	.word	0x20004c20
 8004f04:	20004c88 	.word	0x20004c88

08004f08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f10:	f001 fa72 	bl	80063f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f14:	4b2d      	ldr	r3, [pc, #180]	@ (8004fcc <prvAddNewTaskToReadyList+0xc4>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004fcc <prvAddNewTaskToReadyList+0xc4>)
 8004f1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004fd0 <prvAddNewTaskToReadyList+0xc8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d109      	bne.n	8004f3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f26:	4a2a      	ldr	r2, [pc, #168]	@ (8004fd0 <prvAddNewTaskToReadyList+0xc8>)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f2c:	4b27      	ldr	r3, [pc, #156]	@ (8004fcc <prvAddNewTaskToReadyList+0xc4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d110      	bne.n	8004f56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f34:	f000 fc2e 	bl	8005794 <prvInitialiseTaskLists>
 8004f38:	e00d      	b.n	8004f56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f3a:	4b26      	ldr	r3, [pc, #152]	@ (8004fd4 <prvAddNewTaskToReadyList+0xcc>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d109      	bne.n	8004f56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f42:	4b23      	ldr	r3, [pc, #140]	@ (8004fd0 <prvAddNewTaskToReadyList+0xc8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d802      	bhi.n	8004f56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f50:	4a1f      	ldr	r2, [pc, #124]	@ (8004fd0 <prvAddNewTaskToReadyList+0xc8>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f56:	4b20      	ldr	r3, [pc, #128]	@ (8004fd8 <prvAddNewTaskToReadyList+0xd0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8004fd8 <prvAddNewTaskToReadyList+0xd0>)
 8004f5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004f60:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd8 <prvAddNewTaskToReadyList+0xd0>)
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fdc <prvAddNewTaskToReadyList+0xd4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d903      	bls.n	8004f7c <prvAddNewTaskToReadyList+0x74>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f78:	4a18      	ldr	r2, [pc, #96]	@ (8004fdc <prvAddNewTaskToReadyList+0xd4>)
 8004f7a:	6013      	str	r3, [r2, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f80:	4613      	mov	r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4413      	add	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4a15      	ldr	r2, [pc, #84]	@ (8004fe0 <prvAddNewTaskToReadyList+0xd8>)
 8004f8a:	441a      	add	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f7ff f8e9 	bl	800416a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f98:	f001 fa60 	bl	800645c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd4 <prvAddNewTaskToReadyList+0xcc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00e      	beq.n	8004fc2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd0 <prvAddNewTaskToReadyList+0xc8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d207      	bcs.n	8004fc2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe4 <prvAddNewTaskToReadyList+0xdc>)
 8004fb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fc2:	bf00      	nop
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	20000e38 	.word	0x20000e38
 8004fd0:	20000964 	.word	0x20000964
 8004fd4:	20000e44 	.word	0x20000e44
 8004fd8:	20000e54 	.word	0x20000e54
 8004fdc:	20000e40 	.word	0x20000e40
 8004fe0:	20000968 	.word	0x20000968
 8004fe4:	e000ed04 	.word	0xe000ed04

08004fe8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d018      	beq.n	800502c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ffa:	4b14      	ldr	r3, [pc, #80]	@ (800504c <vTaskDelay+0x64>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00b      	beq.n	800501a <vTaskDelay+0x32>
	__asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	60bb      	str	r3, [r7, #8]
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	e7fd      	b.n	8005016 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800501a:	f000 f88b 	bl	8005134 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800501e:	2100      	movs	r1, #0
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fd09 	bl	8005a38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005026:	f000 f893 	bl	8005150 <xTaskResumeAll>
 800502a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d107      	bne.n	8005042 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005032:	4b07      	ldr	r3, [pc, #28]	@ (8005050 <vTaskDelay+0x68>)
 8005034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005042:	bf00      	nop
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	20000e60 	.word	0x20000e60
 8005050:	e000ed04 	.word	0xe000ed04

08005054 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b08a      	sub	sp, #40	@ 0x28
 8005058:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800505a:	2300      	movs	r3, #0
 800505c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800505e:	2300      	movs	r3, #0
 8005060:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005062:	463a      	mov	r2, r7
 8005064:	1d39      	adds	r1, r7, #4
 8005066:	f107 0308 	add.w	r3, r7, #8
 800506a:	4618      	mov	r0, r3
 800506c:	f7ff f81c 	bl	80040a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005070:	6839      	ldr	r1, [r7, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	9202      	str	r2, [sp, #8]
 8005078:	9301      	str	r3, [sp, #4]
 800507a:	2300      	movs	r3, #0
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	2300      	movs	r3, #0
 8005080:	460a      	mov	r2, r1
 8005082:	4924      	ldr	r1, [pc, #144]	@ (8005114 <vTaskStartScheduler+0xc0>)
 8005084:	4824      	ldr	r0, [pc, #144]	@ (8005118 <vTaskStartScheduler+0xc4>)
 8005086:	f7ff fdf1 	bl	8004c6c <xTaskCreateStatic>
 800508a:	4603      	mov	r3, r0
 800508c:	4a23      	ldr	r2, [pc, #140]	@ (800511c <vTaskStartScheduler+0xc8>)
 800508e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005090:	4b22      	ldr	r3, [pc, #136]	@ (800511c <vTaskStartScheduler+0xc8>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005098:	2301      	movs	r3, #1
 800509a:	617b      	str	r3, [r7, #20]
 800509c:	e001      	b.n	80050a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d102      	bne.n	80050ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050a8:	f000 fd1a 	bl	8005ae0 <xTimerCreateTimerTask>
 80050ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d11b      	bne.n	80050ec <vTaskStartScheduler+0x98>
	__asm volatile
 80050b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b8:	f383 8811 	msr	BASEPRI, r3
 80050bc:	f3bf 8f6f 	isb	sy
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	613b      	str	r3, [r7, #16]
}
 80050c6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050c8:	4b15      	ldr	r3, [pc, #84]	@ (8005120 <vTaskStartScheduler+0xcc>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	3354      	adds	r3, #84	@ 0x54
 80050ce:	4a15      	ldr	r2, [pc, #84]	@ (8005124 <vTaskStartScheduler+0xd0>)
 80050d0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80050d2:	4b15      	ldr	r3, [pc, #84]	@ (8005128 <vTaskStartScheduler+0xd4>)
 80050d4:	f04f 32ff 	mov.w	r2, #4294967295
 80050d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80050da:	4b14      	ldr	r3, [pc, #80]	@ (800512c <vTaskStartScheduler+0xd8>)
 80050dc:	2201      	movs	r2, #1
 80050de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80050e0:	4b13      	ldr	r3, [pc, #76]	@ (8005130 <vTaskStartScheduler+0xdc>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80050e6:	f001 f8e3 	bl	80062b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80050ea:	e00f      	b.n	800510c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f2:	d10b      	bne.n	800510c <vTaskStartScheduler+0xb8>
	__asm volatile
 80050f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	60fb      	str	r3, [r7, #12]
}
 8005106:	bf00      	nop
 8005108:	bf00      	nop
 800510a:	e7fd      	b.n	8005108 <vTaskStartScheduler+0xb4>
}
 800510c:	bf00      	nop
 800510e:	3718      	adds	r7, #24
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	08007a58 	.word	0x08007a58
 8005118:	08005765 	.word	0x08005765
 800511c:	20000e5c 	.word	0x20000e5c
 8005120:	20000964 	.word	0x20000964
 8005124:	2000001c 	.word	0x2000001c
 8005128:	20000e58 	.word	0x20000e58
 800512c:	20000e44 	.word	0x20000e44
 8005130:	20000e3c 	.word	0x20000e3c

08005134 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005138:	4b04      	ldr	r3, [pc, #16]	@ (800514c <vTaskSuspendAll+0x18>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	4a03      	ldr	r2, [pc, #12]	@ (800514c <vTaskSuspendAll+0x18>)
 8005140:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005142:	bf00      	nop
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	20000e60 	.word	0x20000e60

08005150 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005156:	2300      	movs	r3, #0
 8005158:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800515a:	2300      	movs	r3, #0
 800515c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800515e:	4b42      	ldr	r3, [pc, #264]	@ (8005268 <xTaskResumeAll+0x118>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10b      	bne.n	800517e <xTaskResumeAll+0x2e>
	__asm volatile
 8005166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	603b      	str	r3, [r7, #0]
}
 8005178:	bf00      	nop
 800517a:	bf00      	nop
 800517c:	e7fd      	b.n	800517a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800517e:	f001 f93b 	bl	80063f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005182:	4b39      	ldr	r3, [pc, #228]	@ (8005268 <xTaskResumeAll+0x118>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	3b01      	subs	r3, #1
 8005188:	4a37      	ldr	r2, [pc, #220]	@ (8005268 <xTaskResumeAll+0x118>)
 800518a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800518c:	4b36      	ldr	r3, [pc, #216]	@ (8005268 <xTaskResumeAll+0x118>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d162      	bne.n	800525a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005194:	4b35      	ldr	r3, [pc, #212]	@ (800526c <xTaskResumeAll+0x11c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d05e      	beq.n	800525a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800519c:	e02f      	b.n	80051fe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800519e:	4b34      	ldr	r3, [pc, #208]	@ (8005270 <xTaskResumeAll+0x120>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3318      	adds	r3, #24
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7ff f83a 	bl	8004224 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff f835 	bl	8004224 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051be:	4b2d      	ldr	r3, [pc, #180]	@ (8005274 <xTaskResumeAll+0x124>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d903      	bls.n	80051ce <xTaskResumeAll+0x7e>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ca:	4a2a      	ldr	r2, [pc, #168]	@ (8005274 <xTaskResumeAll+0x124>)
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051d2:	4613      	mov	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4413      	add	r3, r2
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	4a27      	ldr	r2, [pc, #156]	@ (8005278 <xTaskResumeAll+0x128>)
 80051dc:	441a      	add	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	3304      	adds	r3, #4
 80051e2:	4619      	mov	r1, r3
 80051e4:	4610      	mov	r0, r2
 80051e6:	f7fe ffc0 	bl	800416a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ee:	4b23      	ldr	r3, [pc, #140]	@ (800527c <xTaskResumeAll+0x12c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d302      	bcc.n	80051fe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80051f8:	4b21      	ldr	r3, [pc, #132]	@ (8005280 <xTaskResumeAll+0x130>)
 80051fa:	2201      	movs	r2, #1
 80051fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051fe:	4b1c      	ldr	r3, [pc, #112]	@ (8005270 <xTaskResumeAll+0x120>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d1cb      	bne.n	800519e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800520c:	f000 fb66 	bl	80058dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005210:	4b1c      	ldr	r3, [pc, #112]	@ (8005284 <xTaskResumeAll+0x134>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d010      	beq.n	800523e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800521c:	f000 f846 	bl	80052ac <xTaskIncrementTick>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005226:	4b16      	ldr	r3, [pc, #88]	@ (8005280 <xTaskResumeAll+0x130>)
 8005228:	2201      	movs	r2, #1
 800522a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3b01      	subs	r3, #1
 8005230:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1f1      	bne.n	800521c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005238:	4b12      	ldr	r3, [pc, #72]	@ (8005284 <xTaskResumeAll+0x134>)
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800523e:	4b10      	ldr	r3, [pc, #64]	@ (8005280 <xTaskResumeAll+0x130>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d009      	beq.n	800525a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005246:	2301      	movs	r3, #1
 8005248:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800524a:	4b0f      	ldr	r3, [pc, #60]	@ (8005288 <xTaskResumeAll+0x138>)
 800524c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	f3bf 8f4f 	dsb	sy
 8005256:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800525a:	f001 f8ff 	bl	800645c <vPortExitCritical>

	return xAlreadyYielded;
 800525e:	68bb      	ldr	r3, [r7, #8]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	20000e60 	.word	0x20000e60
 800526c:	20000e38 	.word	0x20000e38
 8005270:	20000df8 	.word	0x20000df8
 8005274:	20000e40 	.word	0x20000e40
 8005278:	20000968 	.word	0x20000968
 800527c:	20000964 	.word	0x20000964
 8005280:	20000e4c 	.word	0x20000e4c
 8005284:	20000e48 	.word	0x20000e48
 8005288:	e000ed04 	.word	0xe000ed04

0800528c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005292:	4b05      	ldr	r3, [pc, #20]	@ (80052a8 <xTaskGetTickCount+0x1c>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005298:	687b      	ldr	r3, [r7, #4]
}
 800529a:	4618      	mov	r0, r3
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	20000e3c 	.word	0x20000e3c

080052ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052b2:	2300      	movs	r3, #0
 80052b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052b6:	4b4f      	ldr	r3, [pc, #316]	@ (80053f4 <xTaskIncrementTick+0x148>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f040 8090 	bne.w	80053e0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052c0:	4b4d      	ldr	r3, [pc, #308]	@ (80053f8 <xTaskIncrementTick+0x14c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3301      	adds	r3, #1
 80052c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052c8:	4a4b      	ldr	r2, [pc, #300]	@ (80053f8 <xTaskIncrementTick+0x14c>)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d121      	bne.n	8005318 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80052d4:	4b49      	ldr	r3, [pc, #292]	@ (80053fc <xTaskIncrementTick+0x150>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00b      	beq.n	80052f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	603b      	str	r3, [r7, #0]
}
 80052f0:	bf00      	nop
 80052f2:	bf00      	nop
 80052f4:	e7fd      	b.n	80052f2 <xTaskIncrementTick+0x46>
 80052f6:	4b41      	ldr	r3, [pc, #260]	@ (80053fc <xTaskIncrementTick+0x150>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	60fb      	str	r3, [r7, #12]
 80052fc:	4b40      	ldr	r3, [pc, #256]	@ (8005400 <xTaskIncrementTick+0x154>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a3e      	ldr	r2, [pc, #248]	@ (80053fc <xTaskIncrementTick+0x150>)
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	4a3e      	ldr	r2, [pc, #248]	@ (8005400 <xTaskIncrementTick+0x154>)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	4b3e      	ldr	r3, [pc, #248]	@ (8005404 <xTaskIncrementTick+0x158>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3301      	adds	r3, #1
 8005310:	4a3c      	ldr	r2, [pc, #240]	@ (8005404 <xTaskIncrementTick+0x158>)
 8005312:	6013      	str	r3, [r2, #0]
 8005314:	f000 fae2 	bl	80058dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005318:	4b3b      	ldr	r3, [pc, #236]	@ (8005408 <xTaskIncrementTick+0x15c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	429a      	cmp	r2, r3
 8005320:	d349      	bcc.n	80053b6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005322:	4b36      	ldr	r3, [pc, #216]	@ (80053fc <xTaskIncrementTick+0x150>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d104      	bne.n	8005336 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800532c:	4b36      	ldr	r3, [pc, #216]	@ (8005408 <xTaskIncrementTick+0x15c>)
 800532e:	f04f 32ff 	mov.w	r2, #4294967295
 8005332:	601a      	str	r2, [r3, #0]
					break;
 8005334:	e03f      	b.n	80053b6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005336:	4b31      	ldr	r3, [pc, #196]	@ (80053fc <xTaskIncrementTick+0x150>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	429a      	cmp	r2, r3
 800534c:	d203      	bcs.n	8005356 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800534e:	4a2e      	ldr	r2, [pc, #184]	@ (8005408 <xTaskIncrementTick+0x15c>)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005354:	e02f      	b.n	80053b6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	3304      	adds	r3, #4
 800535a:	4618      	mov	r0, r3
 800535c:	f7fe ff62 	bl	8004224 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005364:	2b00      	cmp	r3, #0
 8005366:	d004      	beq.n	8005372 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	3318      	adds	r3, #24
 800536c:	4618      	mov	r0, r3
 800536e:	f7fe ff59 	bl	8004224 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005376:	4b25      	ldr	r3, [pc, #148]	@ (800540c <xTaskIncrementTick+0x160>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d903      	bls.n	8005386 <xTaskIncrementTick+0xda>
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005382:	4a22      	ldr	r2, [pc, #136]	@ (800540c <xTaskIncrementTick+0x160>)
 8005384:	6013      	str	r3, [r2, #0]
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538a:	4613      	mov	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4413      	add	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4a1f      	ldr	r2, [pc, #124]	@ (8005410 <xTaskIncrementTick+0x164>)
 8005394:	441a      	add	r2, r3
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	3304      	adds	r3, #4
 800539a:	4619      	mov	r1, r3
 800539c:	4610      	mov	r0, r2
 800539e:	f7fe fee4 	bl	800416a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005414 <xTaskIncrementTick+0x168>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d3b8      	bcc.n	8005322 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80053b0:	2301      	movs	r3, #1
 80053b2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053b4:	e7b5      	b.n	8005322 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053b6:	4b17      	ldr	r3, [pc, #92]	@ (8005414 <xTaskIncrementTick+0x168>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053bc:	4914      	ldr	r1, [pc, #80]	@ (8005410 <xTaskIncrementTick+0x164>)
 80053be:	4613      	mov	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	440b      	add	r3, r1
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d901      	bls.n	80053d2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80053ce:	2301      	movs	r3, #1
 80053d0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80053d2:	4b11      	ldr	r3, [pc, #68]	@ (8005418 <xTaskIncrementTick+0x16c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d007      	beq.n	80053ea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80053da:	2301      	movs	r3, #1
 80053dc:	617b      	str	r3, [r7, #20]
 80053de:	e004      	b.n	80053ea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80053e0:	4b0e      	ldr	r3, [pc, #56]	@ (800541c <xTaskIncrementTick+0x170>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3301      	adds	r3, #1
 80053e6:	4a0d      	ldr	r2, [pc, #52]	@ (800541c <xTaskIncrementTick+0x170>)
 80053e8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80053ea:	697b      	ldr	r3, [r7, #20]
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3718      	adds	r7, #24
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	20000e60 	.word	0x20000e60
 80053f8:	20000e3c 	.word	0x20000e3c
 80053fc:	20000df0 	.word	0x20000df0
 8005400:	20000df4 	.word	0x20000df4
 8005404:	20000e50 	.word	0x20000e50
 8005408:	20000e58 	.word	0x20000e58
 800540c:	20000e40 	.word	0x20000e40
 8005410:	20000968 	.word	0x20000968
 8005414:	20000964 	.word	0x20000964
 8005418:	20000e4c 	.word	0x20000e4c
 800541c:	20000e48 	.word	0x20000e48

08005420 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005426:	4b2b      	ldr	r3, [pc, #172]	@ (80054d4 <vTaskSwitchContext+0xb4>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800542e:	4b2a      	ldr	r3, [pc, #168]	@ (80054d8 <vTaskSwitchContext+0xb8>)
 8005430:	2201      	movs	r2, #1
 8005432:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005434:	e047      	b.n	80054c6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005436:	4b28      	ldr	r3, [pc, #160]	@ (80054d8 <vTaskSwitchContext+0xb8>)
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800543c:	4b27      	ldr	r3, [pc, #156]	@ (80054dc <vTaskSwitchContext+0xbc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	e011      	b.n	8005468 <vTaskSwitchContext+0x48>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10b      	bne.n	8005462 <vTaskSwitchContext+0x42>
	__asm volatile
 800544a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	607b      	str	r3, [r7, #4]
}
 800545c:	bf00      	nop
 800545e:	bf00      	nop
 8005460:	e7fd      	b.n	800545e <vTaskSwitchContext+0x3e>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	3b01      	subs	r3, #1
 8005466:	60fb      	str	r3, [r7, #12]
 8005468:	491d      	ldr	r1, [pc, #116]	@ (80054e0 <vTaskSwitchContext+0xc0>)
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	4613      	mov	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	4413      	add	r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	440b      	add	r3, r1
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0e3      	beq.n	8005444 <vTaskSwitchContext+0x24>
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	4613      	mov	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4a16      	ldr	r2, [pc, #88]	@ (80054e0 <vTaskSwitchContext+0xc0>)
 8005488:	4413      	add	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	605a      	str	r2, [r3, #4]
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	3308      	adds	r3, #8
 800549e:	429a      	cmp	r2, r3
 80054a0:	d104      	bne.n	80054ac <vTaskSwitchContext+0x8c>
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	605a      	str	r2, [r3, #4]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	4a0c      	ldr	r2, [pc, #48]	@ (80054e4 <vTaskSwitchContext+0xc4>)
 80054b4:	6013      	str	r3, [r2, #0]
 80054b6:	4a09      	ldr	r2, [pc, #36]	@ (80054dc <vTaskSwitchContext+0xbc>)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054bc:	4b09      	ldr	r3, [pc, #36]	@ (80054e4 <vTaskSwitchContext+0xc4>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3354      	adds	r3, #84	@ 0x54
 80054c2:	4a09      	ldr	r2, [pc, #36]	@ (80054e8 <vTaskSwitchContext+0xc8>)
 80054c4:	6013      	str	r3, [r2, #0]
}
 80054c6:	bf00      	nop
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	20000e60 	.word	0x20000e60
 80054d8:	20000e4c 	.word	0x20000e4c
 80054dc:	20000e40 	.word	0x20000e40
 80054e0:	20000968 	.word	0x20000968
 80054e4:	20000964 	.word	0x20000964
 80054e8:	2000001c 	.word	0x2000001c

080054ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80054fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005500:	f383 8811 	msr	BASEPRI, r3
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	60fb      	str	r3, [r7, #12]
}
 800550e:	bf00      	nop
 8005510:	bf00      	nop
 8005512:	e7fd      	b.n	8005510 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005514:	4b07      	ldr	r3, [pc, #28]	@ (8005534 <vTaskPlaceOnEventList+0x48>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3318      	adds	r3, #24
 800551a:	4619      	mov	r1, r3
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7fe fe48 	bl	80041b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005522:	2101      	movs	r1, #1
 8005524:	6838      	ldr	r0, [r7, #0]
 8005526:	f000 fa87 	bl	8005a38 <prvAddCurrentTaskToDelayedList>
}
 800552a:	bf00      	nop
 800552c:	3710      	adds	r7, #16
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	20000964 	.word	0x20000964

08005538 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10b      	bne.n	8005562 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800554a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554e:	f383 8811 	msr	BASEPRI, r3
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	617b      	str	r3, [r7, #20]
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	e7fd      	b.n	800555e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005562:	4b0a      	ldr	r3, [pc, #40]	@ (800558c <vTaskPlaceOnEventListRestricted+0x54>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3318      	adds	r3, #24
 8005568:	4619      	mov	r1, r3
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f7fe fdfd 	bl	800416a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005576:	f04f 33ff 	mov.w	r3, #4294967295
 800557a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	68b8      	ldr	r0, [r7, #8]
 8005580:	f000 fa5a 	bl	8005a38 <prvAddCurrentTaskToDelayedList>
	}
 8005584:	bf00      	nop
 8005586:	3718      	adds	r7, #24
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	20000964 	.word	0x20000964

08005590 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10b      	bne.n	80055be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055aa:	f383 8811 	msr	BASEPRI, r3
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	60fb      	str	r3, [r7, #12]
}
 80055b8:	bf00      	nop
 80055ba:	bf00      	nop
 80055bc:	e7fd      	b.n	80055ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	3318      	adds	r3, #24
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fe fe2e 	bl	8004224 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005640 <xTaskRemoveFromEventList+0xb0>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d11d      	bne.n	800560c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	3304      	adds	r3, #4
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7fe fe25 	bl	8004224 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055de:	4b19      	ldr	r3, [pc, #100]	@ (8005644 <xTaskRemoveFromEventList+0xb4>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d903      	bls.n	80055ee <xTaskRemoveFromEventList+0x5e>
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ea:	4a16      	ldr	r2, [pc, #88]	@ (8005644 <xTaskRemoveFromEventList+0xb4>)
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f2:	4613      	mov	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4a13      	ldr	r2, [pc, #76]	@ (8005648 <xTaskRemoveFromEventList+0xb8>)
 80055fc:	441a      	add	r2, r3
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	3304      	adds	r3, #4
 8005602:	4619      	mov	r1, r3
 8005604:	4610      	mov	r0, r2
 8005606:	f7fe fdb0 	bl	800416a <vListInsertEnd>
 800560a:	e005      	b.n	8005618 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	3318      	adds	r3, #24
 8005610:	4619      	mov	r1, r3
 8005612:	480e      	ldr	r0, [pc, #56]	@ (800564c <xTaskRemoveFromEventList+0xbc>)
 8005614:	f7fe fda9 	bl	800416a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561c:	4b0c      	ldr	r3, [pc, #48]	@ (8005650 <xTaskRemoveFromEventList+0xc0>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005622:	429a      	cmp	r2, r3
 8005624:	d905      	bls.n	8005632 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005626:	2301      	movs	r3, #1
 8005628:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800562a:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <xTaskRemoveFromEventList+0xc4>)
 800562c:	2201      	movs	r2, #1
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	e001      	b.n	8005636 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005636:	697b      	ldr	r3, [r7, #20]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	20000e60 	.word	0x20000e60
 8005644:	20000e40 	.word	0x20000e40
 8005648:	20000968 	.word	0x20000968
 800564c:	20000df8 	.word	0x20000df8
 8005650:	20000964 	.word	0x20000964
 8005654:	20000e4c 	.word	0x20000e4c

08005658 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005660:	4b06      	ldr	r3, [pc, #24]	@ (800567c <vTaskInternalSetTimeOutState+0x24>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005668:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <vTaskInternalSetTimeOutState+0x28>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	605a      	str	r2, [r3, #4]
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr
 800567c:	20000e50 	.word	0x20000e50
 8005680:	20000e3c 	.word	0x20000e3c

08005684 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10b      	bne.n	80056ac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005698:	f383 8811 	msr	BASEPRI, r3
 800569c:	f3bf 8f6f 	isb	sy
 80056a0:	f3bf 8f4f 	dsb	sy
 80056a4:	613b      	str	r3, [r7, #16]
}
 80056a6:	bf00      	nop
 80056a8:	bf00      	nop
 80056aa:	e7fd      	b.n	80056a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10b      	bne.n	80056ca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	60fb      	str	r3, [r7, #12]
}
 80056c4:	bf00      	nop
 80056c6:	bf00      	nop
 80056c8:	e7fd      	b.n	80056c6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80056ca:	f000 fe95 	bl	80063f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056ce:	4b1d      	ldr	r3, [pc, #116]	@ (8005744 <xTaskCheckForTimeOut+0xc0>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d102      	bne.n	80056ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	e023      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	4b15      	ldr	r3, [pc, #84]	@ (8005748 <xTaskCheckForTimeOut+0xc4>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d007      	beq.n	800570a <xTaskCheckForTimeOut+0x86>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	429a      	cmp	r2, r3
 8005702:	d302      	bcc.n	800570a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	e015      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	429a      	cmp	r2, r3
 8005712:	d20b      	bcs.n	800572c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	1ad2      	subs	r2, r2, r3
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7ff ff99 	bl	8005658 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	e004      	b.n	8005736 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005732:	2301      	movs	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005736:	f000 fe91 	bl	800645c <vPortExitCritical>

	return xReturn;
 800573a:	69fb      	ldr	r3, [r7, #28]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	20000e3c 	.word	0x20000e3c
 8005748:	20000e50 	.word	0x20000e50

0800574c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005750:	4b03      	ldr	r3, [pc, #12]	@ (8005760 <vTaskMissedYield+0x14>)
 8005752:	2201      	movs	r2, #1
 8005754:	601a      	str	r2, [r3, #0]
}
 8005756:	bf00      	nop
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	20000e4c 	.word	0x20000e4c

08005764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800576c:	f000 f852 	bl	8005814 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005770:	4b06      	ldr	r3, [pc, #24]	@ (800578c <prvIdleTask+0x28>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d9f9      	bls.n	800576c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005778:	4b05      	ldr	r3, [pc, #20]	@ (8005790 <prvIdleTask+0x2c>)
 800577a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005788:	e7f0      	b.n	800576c <prvIdleTask+0x8>
 800578a:	bf00      	nop
 800578c:	20000968 	.word	0x20000968
 8005790:	e000ed04 	.word	0xe000ed04

08005794 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
 800579e:	e00c      	b.n	80057ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4a12      	ldr	r2, [pc, #72]	@ (80057f4 <prvInitialiseTaskLists+0x60>)
 80057ac:	4413      	add	r3, r2
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe fcae 	bl	8004110 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3301      	adds	r3, #1
 80057b8:	607b      	str	r3, [r7, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b37      	cmp	r3, #55	@ 0x37
 80057be:	d9ef      	bls.n	80057a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057c0:	480d      	ldr	r0, [pc, #52]	@ (80057f8 <prvInitialiseTaskLists+0x64>)
 80057c2:	f7fe fca5 	bl	8004110 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057c6:	480d      	ldr	r0, [pc, #52]	@ (80057fc <prvInitialiseTaskLists+0x68>)
 80057c8:	f7fe fca2 	bl	8004110 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057cc:	480c      	ldr	r0, [pc, #48]	@ (8005800 <prvInitialiseTaskLists+0x6c>)
 80057ce:	f7fe fc9f 	bl	8004110 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057d2:	480c      	ldr	r0, [pc, #48]	@ (8005804 <prvInitialiseTaskLists+0x70>)
 80057d4:	f7fe fc9c 	bl	8004110 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057d8:	480b      	ldr	r0, [pc, #44]	@ (8005808 <prvInitialiseTaskLists+0x74>)
 80057da:	f7fe fc99 	bl	8004110 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057de:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <prvInitialiseTaskLists+0x78>)
 80057e0:	4a05      	ldr	r2, [pc, #20]	@ (80057f8 <prvInitialiseTaskLists+0x64>)
 80057e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005810 <prvInitialiseTaskLists+0x7c>)
 80057e6:	4a05      	ldr	r2, [pc, #20]	@ (80057fc <prvInitialiseTaskLists+0x68>)
 80057e8:	601a      	str	r2, [r3, #0]
}
 80057ea:	bf00      	nop
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	20000968 	.word	0x20000968
 80057f8:	20000dc8 	.word	0x20000dc8
 80057fc:	20000ddc 	.word	0x20000ddc
 8005800:	20000df8 	.word	0x20000df8
 8005804:	20000e0c 	.word	0x20000e0c
 8005808:	20000e24 	.word	0x20000e24
 800580c:	20000df0 	.word	0x20000df0
 8005810:	20000df4 	.word	0x20000df4

08005814 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800581a:	e019      	b.n	8005850 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800581c:	f000 fdec 	bl	80063f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005820:	4b10      	ldr	r3, [pc, #64]	@ (8005864 <prvCheckTasksWaitingTermination+0x50>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3304      	adds	r3, #4
 800582c:	4618      	mov	r0, r3
 800582e:	f7fe fcf9 	bl	8004224 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005832:	4b0d      	ldr	r3, [pc, #52]	@ (8005868 <prvCheckTasksWaitingTermination+0x54>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3b01      	subs	r3, #1
 8005838:	4a0b      	ldr	r2, [pc, #44]	@ (8005868 <prvCheckTasksWaitingTermination+0x54>)
 800583a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3b01      	subs	r3, #1
 8005842:	4a0a      	ldr	r2, [pc, #40]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005844:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005846:	f000 fe09 	bl	800645c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f810 	bl	8005870 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005850:	4b06      	ldr	r3, [pc, #24]	@ (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e1      	bne.n	800581c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20000e0c 	.word	0x20000e0c
 8005868:	20000e38 	.word	0x20000e38
 800586c:	20000e20 	.word	0x20000e20

08005870 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3354      	adds	r3, #84	@ 0x54
 800587c:	4618      	mov	r0, r3
 800587e:	f001 faed 	bl	8006e5c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005888:	2b00      	cmp	r3, #0
 800588a:	d108      	bne.n	800589e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005890:	4618      	mov	r0, r3
 8005892:	f000 ffa1 	bl	80067d8 <vPortFree>
				vPortFree( pxTCB );
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 ff9e 	bl	80067d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800589c:	e019      	b.n	80058d2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d103      	bne.n	80058b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 ff95 	bl	80067d8 <vPortFree>
	}
 80058ae:	e010      	b.n	80058d2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d00b      	beq.n	80058d2 <prvDeleteTCB+0x62>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	60fb      	str	r3, [r7, #12]
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <prvDeleteTCB+0x5e>
	}
 80058d2:	bf00      	nop
 80058d4:	3710      	adds	r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005914 <prvResetNextTaskUnblockTime+0x38>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d104      	bne.n	80058f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005918 <prvResetNextTaskUnblockTime+0x3c>)
 80058ee:	f04f 32ff 	mov.w	r2, #4294967295
 80058f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058f4:	e008      	b.n	8005908 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f6:	4b07      	ldr	r3, [pc, #28]	@ (8005914 <prvResetNextTaskUnblockTime+0x38>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	4a04      	ldr	r2, [pc, #16]	@ (8005918 <prvResetNextTaskUnblockTime+0x3c>)
 8005906:	6013      	str	r3, [r2, #0]
}
 8005908:	bf00      	nop
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr
 8005914:	20000df0 	.word	0x20000df0
 8005918:	20000e58 	.word	0x20000e58

0800591c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005922:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <xTaskGetSchedulerState+0x34>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d102      	bne.n	8005930 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800592a:	2301      	movs	r3, #1
 800592c:	607b      	str	r3, [r7, #4]
 800592e:	e008      	b.n	8005942 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005930:	4b08      	ldr	r3, [pc, #32]	@ (8005954 <xTaskGetSchedulerState+0x38>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d102      	bne.n	800593e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005938:	2302      	movs	r3, #2
 800593a:	607b      	str	r3, [r7, #4]
 800593c:	e001      	b.n	8005942 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800593e:	2300      	movs	r3, #0
 8005940:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005942:	687b      	ldr	r3, [r7, #4]
	}
 8005944:	4618      	mov	r0, r3
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr
 8005950:	20000e44 	.word	0x20000e44
 8005954:	20000e60 	.word	0x20000e60

08005958 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d058      	beq.n	8005a20 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800596e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a2c <xTaskPriorityDisinherit+0xd4>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	693a      	ldr	r2, [r7, #16]
 8005974:	429a      	cmp	r2, r3
 8005976:	d00b      	beq.n	8005990 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800597c:	f383 8811 	msr	BASEPRI, r3
 8005980:	f3bf 8f6f 	isb	sy
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	60fb      	str	r3, [r7, #12]
}
 800598a:	bf00      	nop
 800598c:	bf00      	nop
 800598e:	e7fd      	b.n	800598c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10b      	bne.n	80059b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	60bb      	str	r3, [r7, #8]
}
 80059aa:	bf00      	nop
 80059ac:	bf00      	nop
 80059ae:	e7fd      	b.n	80059ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059b4:	1e5a      	subs	r2, r3, #1
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d02c      	beq.n	8005a20 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d128      	bne.n	8005a20 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	3304      	adds	r3, #4
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fe fc26 	bl	8004224 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005a30 <xTaskPriorityDisinherit+0xd8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d903      	bls.n	8005a00 <xTaskPriorityDisinherit+0xa8>
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fc:	4a0c      	ldr	r2, [pc, #48]	@ (8005a30 <xTaskPriorityDisinherit+0xd8>)
 80059fe:	6013      	str	r3, [r2, #0]
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a04:	4613      	mov	r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4a09      	ldr	r2, [pc, #36]	@ (8005a34 <xTaskPriorityDisinherit+0xdc>)
 8005a0e:	441a      	add	r2, r3
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	3304      	adds	r3, #4
 8005a14:	4619      	mov	r1, r3
 8005a16:	4610      	mov	r0, r2
 8005a18:	f7fe fba7 	bl	800416a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a20:	697b      	ldr	r3, [r7, #20]
	}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3718      	adds	r7, #24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20000964 	.word	0x20000964
 8005a30:	20000e40 	.word	0x20000e40
 8005a34:	20000968 	.word	0x20000968

08005a38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a42:	4b21      	ldr	r3, [pc, #132]	@ (8005ac8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a48:	4b20      	ldr	r3, [pc, #128]	@ (8005acc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3304      	adds	r3, #4
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fe fbe8 	bl	8004224 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5a:	d10a      	bne.n	8005a72 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a62:	4b1a      	ldr	r3, [pc, #104]	@ (8005acc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3304      	adds	r3, #4
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4819      	ldr	r0, [pc, #100]	@ (8005ad0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a6c:	f7fe fb7d 	bl	800416a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a70:	e026      	b.n	8005ac0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4413      	add	r3, r2
 8005a78:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a7a:	4b14      	ldr	r3, [pc, #80]	@ (8005acc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d209      	bcs.n	8005a9e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a8a:	4b12      	ldr	r3, [pc, #72]	@ (8005ad4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005acc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3304      	adds	r3, #4
 8005a94:	4619      	mov	r1, r3
 8005a96:	4610      	mov	r0, r2
 8005a98:	f7fe fb8b 	bl	80041b2 <vListInsert>
}
 8005a9c:	e010      	b.n	8005ac0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8005acc <prvAddCurrentTaskToDelayedList+0x94>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	f7fe fb81 	bl	80041b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d202      	bcs.n	8005ac0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005aba:	4a08      	ldr	r2, [pc, #32]	@ (8005adc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	6013      	str	r3, [r2, #0]
}
 8005ac0:	bf00      	nop
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	20000e3c 	.word	0x20000e3c
 8005acc:	20000964 	.word	0x20000964
 8005ad0:	20000e24 	.word	0x20000e24
 8005ad4:	20000df4 	.word	0x20000df4
 8005ad8:	20000df0 	.word	0x20000df0
 8005adc:	20000e58 	.word	0x20000e58

08005ae0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b08a      	sub	sp, #40	@ 0x28
 8005ae4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005aea:	f000 fb13 	bl	8006114 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005aee:	4b1d      	ldr	r3, [pc, #116]	@ (8005b64 <xTimerCreateTimerTask+0x84>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d021      	beq.n	8005b3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005afa:	2300      	movs	r3, #0
 8005afc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005afe:	1d3a      	adds	r2, r7, #4
 8005b00:	f107 0108 	add.w	r1, r7, #8
 8005b04:	f107 030c 	add.w	r3, r7, #12
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7fe fae7 	bl	80040dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b0e:	6879      	ldr	r1, [r7, #4]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	9202      	str	r2, [sp, #8]
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	2302      	movs	r3, #2
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	460a      	mov	r2, r1
 8005b20:	4911      	ldr	r1, [pc, #68]	@ (8005b68 <xTimerCreateTimerTask+0x88>)
 8005b22:	4812      	ldr	r0, [pc, #72]	@ (8005b6c <xTimerCreateTimerTask+0x8c>)
 8005b24:	f7ff f8a2 	bl	8004c6c <xTaskCreateStatic>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	4a11      	ldr	r2, [pc, #68]	@ (8005b70 <xTimerCreateTimerTask+0x90>)
 8005b2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b2e:	4b10      	ldr	r3, [pc, #64]	@ (8005b70 <xTimerCreateTimerTask+0x90>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b36:	2301      	movs	r3, #1
 8005b38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10b      	bne.n	8005b58 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b44:	f383 8811 	msr	BASEPRI, r3
 8005b48:	f3bf 8f6f 	isb	sy
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	613b      	str	r3, [r7, #16]
}
 8005b52:	bf00      	nop
 8005b54:	bf00      	nop
 8005b56:	e7fd      	b.n	8005b54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005b58:	697b      	ldr	r3, [r7, #20]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3718      	adds	r7, #24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20000e94 	.word	0x20000e94
 8005b68:	08007a60 	.word	0x08007a60
 8005b6c:	08005cad 	.word	0x08005cad
 8005b70:	20000e98 	.word	0x20000e98

08005b74 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b08a      	sub	sp, #40	@ 0x28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
 8005b80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005b82:	2300      	movs	r3, #0
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xTimerGenericCommand+0x30>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	623b      	str	r3, [r7, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ba4:	4b19      	ldr	r3, [pc, #100]	@ (8005c0c <xTimerGenericCommand+0x98>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d02a      	beq.n	8005c02 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	2b05      	cmp	r3, #5
 8005bbc:	dc18      	bgt.n	8005bf0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005bbe:	f7ff fead 	bl	800591c <xTaskGetSchedulerState>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d109      	bne.n	8005bdc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005bc8:	4b10      	ldr	r3, [pc, #64]	@ (8005c0c <xTimerGenericCommand+0x98>)
 8005bca:	6818      	ldr	r0, [r3, #0]
 8005bcc:	f107 0110 	add.w	r1, r7, #16
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bd4:	f7fe fc5a 	bl	800448c <xQueueGenericSend>
 8005bd8:	6278      	str	r0, [r7, #36]	@ 0x24
 8005bda:	e012      	b.n	8005c02 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005c0c <xTimerGenericCommand+0x98>)
 8005bde:	6818      	ldr	r0, [r3, #0]
 8005be0:	f107 0110 	add.w	r1, r7, #16
 8005be4:	2300      	movs	r3, #0
 8005be6:	2200      	movs	r2, #0
 8005be8:	f7fe fc50 	bl	800448c <xQueueGenericSend>
 8005bec:	6278      	str	r0, [r7, #36]	@ 0x24
 8005bee:	e008      	b.n	8005c02 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005bf0:	4b06      	ldr	r3, [pc, #24]	@ (8005c0c <xTimerGenericCommand+0x98>)
 8005bf2:	6818      	ldr	r0, [r3, #0]
 8005bf4:	f107 0110 	add.w	r1, r7, #16
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	f7fe fd48 	bl	8004690 <xQueueGenericSendFromISR>
 8005c00:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3728      	adds	r7, #40	@ 0x28
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	20000e94 	.word	0x20000e94

08005c10 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b088      	sub	sp, #32
 8005c14:	af02      	add	r7, sp, #8
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c1a:	4b23      	ldr	r3, [pc, #140]	@ (8005ca8 <prvProcessExpiredTimer+0x98>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	3304      	adds	r3, #4
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fe fafb 	bl	8004224 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c34:	f003 0304 	and.w	r3, r3, #4
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d023      	beq.n	8005c84 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	699a      	ldr	r2, [r3, #24]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	18d1      	adds	r1, r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	6978      	ldr	r0, [r7, #20]
 8005c4a:	f000 f8d5 	bl	8005df8 <prvInsertTimerInActiveList>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d020      	beq.n	8005c96 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c54:	2300      	movs	r3, #0
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	2300      	movs	r3, #0
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	6978      	ldr	r0, [r7, #20]
 8005c60:	f7ff ff88 	bl	8005b74 <xTimerGenericCommand>
 8005c64:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d114      	bne.n	8005c96 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c70:	f383 8811 	msr	BASEPRI, r3
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	60fb      	str	r3, [r7, #12]
}
 8005c7e:	bf00      	nop
 8005c80:	bf00      	nop
 8005c82:	e7fd      	b.n	8005c80 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c8a:	f023 0301 	bic.w	r3, r3, #1
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	6978      	ldr	r0, [r7, #20]
 8005c9c:	4798      	blx	r3
}
 8005c9e:	bf00      	nop
 8005ca0:	3718      	adds	r7, #24
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000e8c 	.word	0x20000e8c

08005cac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cb4:	f107 0308 	add.w	r3, r7, #8
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 f859 	bl	8005d70 <prvGetNextExpireTime>
 8005cbe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f805 	bl	8005cd4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005cca:	f000 f8d7 	bl	8005e7c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cce:	bf00      	nop
 8005cd0:	e7f0      	b.n	8005cb4 <prvTimerTask+0x8>
	...

08005cd4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005cde:	f7ff fa29 	bl	8005134 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ce2:	f107 0308 	add.w	r3, r7, #8
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 f866 	bl	8005db8 <prvSampleTimeNow>
 8005cec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d130      	bne.n	8005d56 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10a      	bne.n	8005d10 <prvProcessTimerOrBlockTask+0x3c>
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d806      	bhi.n	8005d10 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d02:	f7ff fa25 	bl	8005150 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d06:	68f9      	ldr	r1, [r7, #12]
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f7ff ff81 	bl	8005c10 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d0e:	e024      	b.n	8005d5a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d008      	beq.n	8005d28 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d16:	4b13      	ldr	r3, [pc, #76]	@ (8005d64 <prvProcessTimerOrBlockTask+0x90>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <prvProcessTimerOrBlockTask+0x50>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <prvProcessTimerOrBlockTask+0x52>
 8005d24:	2300      	movs	r3, #0
 8005d26:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d28:	4b0f      	ldr	r3, [pc, #60]	@ (8005d68 <prvProcessTimerOrBlockTask+0x94>)
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	4619      	mov	r1, r3
 8005d36:	f7fe ff65 	bl	8004c04 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d3a:	f7ff fa09 	bl	8005150 <xTaskResumeAll>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10a      	bne.n	8005d5a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d44:	4b09      	ldr	r3, [pc, #36]	@ (8005d6c <prvProcessTimerOrBlockTask+0x98>)
 8005d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	f3bf 8f6f 	isb	sy
}
 8005d54:	e001      	b.n	8005d5a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d56:	f7ff f9fb 	bl	8005150 <xTaskResumeAll>
}
 8005d5a:	bf00      	nop
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	20000e90 	.word	0x20000e90
 8005d68:	20000e94 	.word	0x20000e94
 8005d6c:	e000ed04 	.word	0xe000ed04

08005d70 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d78:	4b0e      	ldr	r3, [pc, #56]	@ (8005db4 <prvGetNextExpireTime+0x44>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <prvGetNextExpireTime+0x16>
 8005d82:	2201      	movs	r2, #1
 8005d84:	e000      	b.n	8005d88 <prvGetNextExpireTime+0x18>
 8005d86:	2200      	movs	r2, #0
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d105      	bne.n	8005da0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d94:	4b07      	ldr	r3, [pc, #28]	@ (8005db4 <prvGetNextExpireTime+0x44>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	60fb      	str	r3, [r7, #12]
 8005d9e:	e001      	b.n	8005da4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005da4:	68fb      	ldr	r3, [r7, #12]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	20000e8c 	.word	0x20000e8c

08005db8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005dc0:	f7ff fa64 	bl	800528c <xTaskGetTickCount>
 8005dc4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8005df4 <prvSampleTimeNow+0x3c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d205      	bcs.n	8005ddc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005dd0:	f000 f93a 	bl	8006048 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e002      	b.n	8005de2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005de2:	4a04      	ldr	r2, [pc, #16]	@ (8005df4 <prvSampleTimeNow+0x3c>)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005de8:	68fb      	ldr	r3, [r7, #12]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20000e9c 	.word	0x20000e9c

08005df8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d812      	bhi.n	8005e44 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	1ad2      	subs	r2, r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d302      	bcc.n	8005e32 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	e01b      	b.n	8005e6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e32:	4b10      	ldr	r3, [pc, #64]	@ (8005e74 <prvInsertTimerInActiveList+0x7c>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	f7fe f9b8 	bl	80041b2 <vListInsert>
 8005e42:	e012      	b.n	8005e6a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d206      	bcs.n	8005e5a <prvInsertTimerInActiveList+0x62>
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d302      	bcc.n	8005e5a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e54:	2301      	movs	r3, #1
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	e007      	b.n	8005e6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e5a:	4b07      	ldr	r3, [pc, #28]	@ (8005e78 <prvInsertTimerInActiveList+0x80>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	3304      	adds	r3, #4
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f7fe f9a4 	bl	80041b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e6a:	697b      	ldr	r3, [r7, #20]
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3718      	adds	r7, #24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	20000e90 	.word	0x20000e90
 8005e78:	20000e8c 	.word	0x20000e8c

08005e7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b08e      	sub	sp, #56	@ 0x38
 8005e80:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e82:	e0ce      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	da19      	bge.n	8005ebe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e8a:	1d3b      	adds	r3, r7, #4
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10b      	bne.n	8005eae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9a:	f383 8811 	msr	BASEPRI, r3
 8005e9e:	f3bf 8f6f 	isb	sy
 8005ea2:	f3bf 8f4f 	dsb	sy
 8005ea6:	61fb      	str	r3, [r7, #28]
}
 8005ea8:	bf00      	nop
 8005eaa:	bf00      	nop
 8005eac:	e7fd      	b.n	8005eaa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eb4:	6850      	ldr	r0, [r2, #4]
 8005eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eb8:	6892      	ldr	r2, [r2, #8]
 8005eba:	4611      	mov	r1, r2
 8005ebc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f2c0 80ae 	blt.w	8006022 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d004      	beq.n	8005edc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed4:	3304      	adds	r3, #4
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fe f9a4 	bl	8004224 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005edc:	463b      	mov	r3, r7
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7ff ff6a 	bl	8005db8 <prvSampleTimeNow>
 8005ee4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b09      	cmp	r3, #9
 8005eea:	f200 8097 	bhi.w	800601c <prvProcessReceivedCommands+0x1a0>
 8005eee:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef4 <prvProcessReceivedCommands+0x78>)
 8005ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef4:	08005f1d 	.word	0x08005f1d
 8005ef8:	08005f1d 	.word	0x08005f1d
 8005efc:	08005f1d 	.word	0x08005f1d
 8005f00:	08005f93 	.word	0x08005f93
 8005f04:	08005fa7 	.word	0x08005fa7
 8005f08:	08005ff3 	.word	0x08005ff3
 8005f0c:	08005f1d 	.word	0x08005f1d
 8005f10:	08005f1d 	.word	0x08005f1d
 8005f14:	08005f93 	.word	0x08005f93
 8005f18:	08005fa7 	.word	0x08005fa7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f22:	f043 0301 	orr.w	r3, r3, #1
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	18d1      	adds	r1, r2, r3
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f3c:	f7ff ff5c 	bl	8005df8 <prvInsertTimerInActiveList>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d06c      	beq.n	8006020 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f48:	6a1b      	ldr	r3, [r3, #32]
 8005f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f4c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f54:	f003 0304 	and.w	r3, r3, #4
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d061      	beq.n	8006020 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	441a      	add	r2, r3
 8005f64:	2300      	movs	r3, #0
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	2300      	movs	r3, #0
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f6e:	f7ff fe01 	bl	8005b74 <xTimerGenericCommand>
 8005f72:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d152      	bne.n	8006020 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7e:	f383 8811 	msr	BASEPRI, r3
 8005f82:	f3bf 8f6f 	isb	sy
 8005f86:	f3bf 8f4f 	dsb	sy
 8005f8a:	61bb      	str	r3, [r7, #24]
}
 8005f8c:	bf00      	nop
 8005f8e:	bf00      	nop
 8005f90:	e7fd      	b.n	8005f8e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f98:	f023 0301 	bic.w	r3, r3, #1
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005fa4:	e03d      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fac:	f043 0301 	orr.w	r3, r3, #1
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10b      	bne.n	8005fde <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fca:	f383 8811 	msr	BASEPRI, r3
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f3bf 8f4f 	dsb	sy
 8005fd6:	617b      	str	r3, [r7, #20]
}
 8005fd8:	bf00      	nop
 8005fda:	bf00      	nop
 8005fdc:	e7fd      	b.n	8005fda <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe0:	699a      	ldr	r2, [r3, #24]
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe4:	18d1      	adds	r1, r2, r3
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fec:	f7ff ff04 	bl	8005df8 <prvInsertTimerInActiveList>
					break;
 8005ff0:	e017      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ff8:	f003 0302 	and.w	r3, r3, #2
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d103      	bne.n	8006008 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006000:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006002:	f000 fbe9 	bl	80067d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006006:	e00c      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800600e:	f023 0301 	bic.w	r3, r3, #1
 8006012:	b2da      	uxtb	r2, r3
 8006014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006016:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800601a:	e002      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800601c:	bf00      	nop
 800601e:	e000      	b.n	8006022 <prvProcessReceivedCommands+0x1a6>
					break;
 8006020:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006022:	4b08      	ldr	r3, [pc, #32]	@ (8006044 <prvProcessReceivedCommands+0x1c8>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	1d39      	adds	r1, r7, #4
 8006028:	2200      	movs	r2, #0
 800602a:	4618      	mov	r0, r3
 800602c:	f7fe fbce 	bl	80047cc <xQueueReceive>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	f47f af26 	bne.w	8005e84 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	3730      	adds	r7, #48	@ 0x30
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000e94 	.word	0x20000e94

08006048 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800604e:	e049      	b.n	80060e4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006050:	4b2e      	ldr	r3, [pc, #184]	@ (800610c <prvSwitchTimerLists+0xc4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800605a:	4b2c      	ldr	r3, [pc, #176]	@ (800610c <prvSwitchTimerLists+0xc4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	3304      	adds	r3, #4
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe f8db 	bl	8004224 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800607c:	f003 0304 	and.w	r3, r3, #4
 8006080:	2b00      	cmp	r3, #0
 8006082:	d02f      	beq.n	80060e4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	4413      	add	r3, r2
 800608c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	429a      	cmp	r2, r3
 8006094:	d90e      	bls.n	80060b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060a2:	4b1a      	ldr	r3, [pc, #104]	@ (800610c <prvSwitchTimerLists+0xc4>)
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	3304      	adds	r3, #4
 80060aa:	4619      	mov	r1, r3
 80060ac:	4610      	mov	r0, r2
 80060ae:	f7fe f880 	bl	80041b2 <vListInsert>
 80060b2:	e017      	b.n	80060e4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060b4:	2300      	movs	r3, #0
 80060b6:	9300      	str	r3, [sp, #0]
 80060b8:	2300      	movs	r3, #0
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	2100      	movs	r1, #0
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff fd58 	bl	8005b74 <xTimerGenericCommand>
 80060c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10b      	bne.n	80060e4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80060cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d0:	f383 8811 	msr	BASEPRI, r3
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	603b      	str	r3, [r7, #0]
}
 80060de:	bf00      	nop
 80060e0:	bf00      	nop
 80060e2:	e7fd      	b.n	80060e0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060e4:	4b09      	ldr	r3, [pc, #36]	@ (800610c <prvSwitchTimerLists+0xc4>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1b0      	bne.n	8006050 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80060ee:	4b07      	ldr	r3, [pc, #28]	@ (800610c <prvSwitchTimerLists+0xc4>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80060f4:	4b06      	ldr	r3, [pc, #24]	@ (8006110 <prvSwitchTimerLists+0xc8>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a04      	ldr	r2, [pc, #16]	@ (800610c <prvSwitchTimerLists+0xc4>)
 80060fa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80060fc:	4a04      	ldr	r2, [pc, #16]	@ (8006110 <prvSwitchTimerLists+0xc8>)
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	6013      	str	r3, [r2, #0]
}
 8006102:	bf00      	nop
 8006104:	3718      	adds	r7, #24
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	20000e8c 	.word	0x20000e8c
 8006110:	20000e90 	.word	0x20000e90

08006114 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800611a:	f000 f96d 	bl	80063f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800611e:	4b15      	ldr	r3, [pc, #84]	@ (8006174 <prvCheckForValidListAndQueue+0x60>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d120      	bne.n	8006168 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006126:	4814      	ldr	r0, [pc, #80]	@ (8006178 <prvCheckForValidListAndQueue+0x64>)
 8006128:	f7fd fff2 	bl	8004110 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800612c:	4813      	ldr	r0, [pc, #76]	@ (800617c <prvCheckForValidListAndQueue+0x68>)
 800612e:	f7fd ffef 	bl	8004110 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006132:	4b13      	ldr	r3, [pc, #76]	@ (8006180 <prvCheckForValidListAndQueue+0x6c>)
 8006134:	4a10      	ldr	r2, [pc, #64]	@ (8006178 <prvCheckForValidListAndQueue+0x64>)
 8006136:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006138:	4b12      	ldr	r3, [pc, #72]	@ (8006184 <prvCheckForValidListAndQueue+0x70>)
 800613a:	4a10      	ldr	r2, [pc, #64]	@ (800617c <prvCheckForValidListAndQueue+0x68>)
 800613c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800613e:	2300      	movs	r3, #0
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	4b11      	ldr	r3, [pc, #68]	@ (8006188 <prvCheckForValidListAndQueue+0x74>)
 8006144:	4a11      	ldr	r2, [pc, #68]	@ (800618c <prvCheckForValidListAndQueue+0x78>)
 8006146:	2110      	movs	r1, #16
 8006148:	200a      	movs	r0, #10
 800614a:	f7fe f8ff 	bl	800434c <xQueueGenericCreateStatic>
 800614e:	4603      	mov	r3, r0
 8006150:	4a08      	ldr	r2, [pc, #32]	@ (8006174 <prvCheckForValidListAndQueue+0x60>)
 8006152:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006154:	4b07      	ldr	r3, [pc, #28]	@ (8006174 <prvCheckForValidListAndQueue+0x60>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d005      	beq.n	8006168 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800615c:	4b05      	ldr	r3, [pc, #20]	@ (8006174 <prvCheckForValidListAndQueue+0x60>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	490b      	ldr	r1, [pc, #44]	@ (8006190 <prvCheckForValidListAndQueue+0x7c>)
 8006162:	4618      	mov	r0, r3
 8006164:	f7fe fd24 	bl	8004bb0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006168:	f000 f978 	bl	800645c <vPortExitCritical>
}
 800616c:	bf00      	nop
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	20000e94 	.word	0x20000e94
 8006178:	20000e64 	.word	0x20000e64
 800617c:	20000e78 	.word	0x20000e78
 8006180:	20000e8c 	.word	0x20000e8c
 8006184:	20000e90 	.word	0x20000e90
 8006188:	20000f40 	.word	0x20000f40
 800618c:	20000ea0 	.word	0x20000ea0
 8006190:	08007a68 	.word	0x08007a68

08006194 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	3b04      	subs	r3, #4
 80061a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80061ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	3b04      	subs	r3, #4
 80061b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f023 0201 	bic.w	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	3b04      	subs	r3, #4
 80061c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80061c4:	4a0c      	ldr	r2, [pc, #48]	@ (80061f8 <pxPortInitialiseStack+0x64>)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	3b14      	subs	r3, #20
 80061ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3b04      	subs	r3, #4
 80061da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f06f 0202 	mvn.w	r2, #2
 80061e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	3b20      	subs	r3, #32
 80061e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80061ea:	68fb      	ldr	r3, [r7, #12]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	080061fd 	.word	0x080061fd

080061fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006202:	2300      	movs	r3, #0
 8006204:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006206:	4b13      	ldr	r3, [pc, #76]	@ (8006254 <prvTaskExitError+0x58>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800620e:	d00b      	beq.n	8006228 <prvTaskExitError+0x2c>
	__asm volatile
 8006210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006214:	f383 8811 	msr	BASEPRI, r3
 8006218:	f3bf 8f6f 	isb	sy
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	60fb      	str	r3, [r7, #12]
}
 8006222:	bf00      	nop
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <prvTaskExitError+0x28>
	__asm volatile
 8006228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	60bb      	str	r3, [r7, #8]
}
 800623a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800623c:	bf00      	nop
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0fc      	beq.n	800623e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	2000000c 	.word	0x2000000c
	...

08006260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006260:	4b07      	ldr	r3, [pc, #28]	@ (8006280 <pxCurrentTCBConst2>)
 8006262:	6819      	ldr	r1, [r3, #0]
 8006264:	6808      	ldr	r0, [r1, #0]
 8006266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800626a:	f380 8809 	msr	PSP, r0
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f04f 0000 	mov.w	r0, #0
 8006276:	f380 8811 	msr	BASEPRI, r0
 800627a:	4770      	bx	lr
 800627c:	f3af 8000 	nop.w

08006280 <pxCurrentTCBConst2>:
 8006280:	20000964 	.word	0x20000964
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006284:	bf00      	nop
 8006286:	bf00      	nop

08006288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006288:	4808      	ldr	r0, [pc, #32]	@ (80062ac <prvPortStartFirstTask+0x24>)
 800628a:	6800      	ldr	r0, [r0, #0]
 800628c:	6800      	ldr	r0, [r0, #0]
 800628e:	f380 8808 	msr	MSP, r0
 8006292:	f04f 0000 	mov.w	r0, #0
 8006296:	f380 8814 	msr	CONTROL, r0
 800629a:	b662      	cpsie	i
 800629c:	b661      	cpsie	f
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	df00      	svc	0
 80062a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80062aa:	bf00      	nop
 80062ac:	e000ed08 	.word	0xe000ed08

080062b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80062b6:	4b47      	ldr	r3, [pc, #284]	@ (80063d4 <xPortStartScheduler+0x124>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a47      	ldr	r2, [pc, #284]	@ (80063d8 <xPortStartScheduler+0x128>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d10b      	bne.n	80062d8 <xPortStartScheduler+0x28>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	613b      	str	r3, [r7, #16]
}
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	e7fd      	b.n	80062d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80062d8:	4b3e      	ldr	r3, [pc, #248]	@ (80063d4 <xPortStartScheduler+0x124>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a3f      	ldr	r2, [pc, #252]	@ (80063dc <xPortStartScheduler+0x12c>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d10b      	bne.n	80062fa <xPortStartScheduler+0x4a>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	60fb      	str	r3, [r7, #12]
}
 80062f4:	bf00      	nop
 80062f6:	bf00      	nop
 80062f8:	e7fd      	b.n	80062f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80062fa:	4b39      	ldr	r3, [pc, #228]	@ (80063e0 <xPortStartScheduler+0x130>)
 80062fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	b2db      	uxtb	r3, r3
 8006304:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	22ff      	movs	r2, #255	@ 0xff
 800630a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	b2db      	uxtb	r3, r3
 8006312:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006314:	78fb      	ldrb	r3, [r7, #3]
 8006316:	b2db      	uxtb	r3, r3
 8006318:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800631c:	b2da      	uxtb	r2, r3
 800631e:	4b31      	ldr	r3, [pc, #196]	@ (80063e4 <xPortStartScheduler+0x134>)
 8006320:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006322:	4b31      	ldr	r3, [pc, #196]	@ (80063e8 <xPortStartScheduler+0x138>)
 8006324:	2207      	movs	r2, #7
 8006326:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006328:	e009      	b.n	800633e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800632a:	4b2f      	ldr	r3, [pc, #188]	@ (80063e8 <xPortStartScheduler+0x138>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3b01      	subs	r3, #1
 8006330:	4a2d      	ldr	r2, [pc, #180]	@ (80063e8 <xPortStartScheduler+0x138>)
 8006332:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006334:	78fb      	ldrb	r3, [r7, #3]
 8006336:	b2db      	uxtb	r3, r3
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	b2db      	uxtb	r3, r3
 800633c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800633e:	78fb      	ldrb	r3, [r7, #3]
 8006340:	b2db      	uxtb	r3, r3
 8006342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006346:	2b80      	cmp	r3, #128	@ 0x80
 8006348:	d0ef      	beq.n	800632a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800634a:	4b27      	ldr	r3, [pc, #156]	@ (80063e8 <xPortStartScheduler+0x138>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f1c3 0307 	rsb	r3, r3, #7
 8006352:	2b04      	cmp	r3, #4
 8006354:	d00b      	beq.n	800636e <xPortStartScheduler+0xbe>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	60bb      	str	r3, [r7, #8]
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	e7fd      	b.n	800636a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800636e:	4b1e      	ldr	r3, [pc, #120]	@ (80063e8 <xPortStartScheduler+0x138>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	021b      	lsls	r3, r3, #8
 8006374:	4a1c      	ldr	r2, [pc, #112]	@ (80063e8 <xPortStartScheduler+0x138>)
 8006376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006378:	4b1b      	ldr	r3, [pc, #108]	@ (80063e8 <xPortStartScheduler+0x138>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006380:	4a19      	ldr	r2, [pc, #100]	@ (80063e8 <xPortStartScheduler+0x138>)
 8006382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	b2da      	uxtb	r2, r3
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800638c:	4b17      	ldr	r3, [pc, #92]	@ (80063ec <xPortStartScheduler+0x13c>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a16      	ldr	r2, [pc, #88]	@ (80063ec <xPortStartScheduler+0x13c>)
 8006392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006398:	4b14      	ldr	r3, [pc, #80]	@ (80063ec <xPortStartScheduler+0x13c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a13      	ldr	r2, [pc, #76]	@ (80063ec <xPortStartScheduler+0x13c>)
 800639e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80063a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80063a4:	f000 f8da 	bl	800655c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063a8:	4b11      	ldr	r3, [pc, #68]	@ (80063f0 <xPortStartScheduler+0x140>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80063ae:	f000 f8f9 	bl	80065a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80063b2:	4b10      	ldr	r3, [pc, #64]	@ (80063f4 <xPortStartScheduler+0x144>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a0f      	ldr	r2, [pc, #60]	@ (80063f4 <xPortStartScheduler+0x144>)
 80063b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80063bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063be:	f7ff ff63 	bl	8006288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063c2:	f7ff f82d 	bl	8005420 <vTaskSwitchContext>
	prvTaskExitError();
 80063c6:	f7ff ff19 	bl	80061fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3718      	adds	r7, #24
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	e000ed00 	.word	0xe000ed00
 80063d8:	410fc271 	.word	0x410fc271
 80063dc:	410fc270 	.word	0x410fc270
 80063e0:	e000e400 	.word	0xe000e400
 80063e4:	20000f90 	.word	0x20000f90
 80063e8:	20000f94 	.word	0x20000f94
 80063ec:	e000ed20 	.word	0xe000ed20
 80063f0:	2000000c 	.word	0x2000000c
 80063f4:	e000ef34 	.word	0xe000ef34

080063f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
	__asm volatile
 80063fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
 800640e:	607b      	str	r3, [r7, #4]
}
 8006410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006412:	4b10      	ldr	r3, [pc, #64]	@ (8006454 <vPortEnterCritical+0x5c>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	3301      	adds	r3, #1
 8006418:	4a0e      	ldr	r2, [pc, #56]	@ (8006454 <vPortEnterCritical+0x5c>)
 800641a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800641c:	4b0d      	ldr	r3, [pc, #52]	@ (8006454 <vPortEnterCritical+0x5c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d110      	bne.n	8006446 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006424:	4b0c      	ldr	r3, [pc, #48]	@ (8006458 <vPortEnterCritical+0x60>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	b2db      	uxtb	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00b      	beq.n	8006446 <vPortEnterCritical+0x4e>
	__asm volatile
 800642e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006432:	f383 8811 	msr	BASEPRI, r3
 8006436:	f3bf 8f6f 	isb	sy
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	603b      	str	r3, [r7, #0]
}
 8006440:	bf00      	nop
 8006442:	bf00      	nop
 8006444:	e7fd      	b.n	8006442 <vPortEnterCritical+0x4a>
	}
}
 8006446:	bf00      	nop
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	2000000c 	.word	0x2000000c
 8006458:	e000ed04 	.word	0xe000ed04

0800645c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006462:	4b12      	ldr	r3, [pc, #72]	@ (80064ac <vPortExitCritical+0x50>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10b      	bne.n	8006482 <vPortExitCritical+0x26>
	__asm volatile
 800646a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800646e:	f383 8811 	msr	BASEPRI, r3
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	f3bf 8f4f 	dsb	sy
 800647a:	607b      	str	r3, [r7, #4]
}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	e7fd      	b.n	800647e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006482:	4b0a      	ldr	r3, [pc, #40]	@ (80064ac <vPortExitCritical+0x50>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3b01      	subs	r3, #1
 8006488:	4a08      	ldr	r2, [pc, #32]	@ (80064ac <vPortExitCritical+0x50>)
 800648a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800648c:	4b07      	ldr	r3, [pc, #28]	@ (80064ac <vPortExitCritical+0x50>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d105      	bne.n	80064a0 <vPortExitCritical+0x44>
 8006494:	2300      	movs	r3, #0
 8006496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	f383 8811 	msr	BASEPRI, r3
}
 800649e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	2000000c 	.word	0x2000000c

080064b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064b0:	f3ef 8009 	mrs	r0, PSP
 80064b4:	f3bf 8f6f 	isb	sy
 80064b8:	4b15      	ldr	r3, [pc, #84]	@ (8006510 <pxCurrentTCBConst>)
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	f01e 0f10 	tst.w	lr, #16
 80064c0:	bf08      	it	eq
 80064c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ca:	6010      	str	r0, [r2, #0]
 80064cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80064d4:	f380 8811 	msr	BASEPRI, r0
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f7fe ff9e 	bl	8005420 <vTaskSwitchContext>
 80064e4:	f04f 0000 	mov.w	r0, #0
 80064e8:	f380 8811 	msr	BASEPRI, r0
 80064ec:	bc09      	pop	{r0, r3}
 80064ee:	6819      	ldr	r1, [r3, #0]
 80064f0:	6808      	ldr	r0, [r1, #0]
 80064f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f6:	f01e 0f10 	tst.w	lr, #16
 80064fa:	bf08      	it	eq
 80064fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006500:	f380 8809 	msr	PSP, r0
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	f3af 8000 	nop.w

08006510 <pxCurrentTCBConst>:
 8006510:	20000964 	.word	0x20000964
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
}
 8006530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006532:	f7fe febb 	bl	80052ac <xTaskIncrementTick>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800653c:	4b06      	ldr	r3, [pc, #24]	@ (8006558 <xPortSysTickHandler+0x40>)
 800653e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	f383 8811 	msr	BASEPRI, r3
}
 800654e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	e000ed04 	.word	0xe000ed04

0800655c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006560:	4b0b      	ldr	r3, [pc, #44]	@ (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006566:	4b0b      	ldr	r3, [pc, #44]	@ (8006594 <vPortSetupTimerInterrupt+0x38>)
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800656c:	4b0a      	ldr	r3, [pc, #40]	@ (8006598 <vPortSetupTimerInterrupt+0x3c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a0a      	ldr	r2, [pc, #40]	@ (800659c <vPortSetupTimerInterrupt+0x40>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	099b      	lsrs	r3, r3, #6
 8006578:	4a09      	ldr	r2, [pc, #36]	@ (80065a0 <vPortSetupTimerInterrupt+0x44>)
 800657a:	3b01      	subs	r3, #1
 800657c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800657e:	4b04      	ldr	r3, [pc, #16]	@ (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006580:	2207      	movs	r2, #7
 8006582:	601a      	str	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	e000e010 	.word	0xe000e010
 8006594:	e000e018 	.word	0xe000e018
 8006598:	20000000 	.word	0x20000000
 800659c:	10624dd3 	.word	0x10624dd3
 80065a0:	e000e014 	.word	0xe000e014

080065a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80065a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80065b4 <vPortEnableVFP+0x10>
 80065a8:	6801      	ldr	r1, [r0, #0]
 80065aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80065ae:	6001      	str	r1, [r0, #0]
 80065b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80065b2:	bf00      	nop
 80065b4:	e000ed88 	.word	0xe000ed88

080065b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065be:	f3ef 8305 	mrs	r3, IPSR
 80065c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2b0f      	cmp	r3, #15
 80065c8:	d915      	bls.n	80065f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065ca:	4a18      	ldr	r2, [pc, #96]	@ (800662c <vPortValidateInterruptPriority+0x74>)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065d4:	4b16      	ldr	r3, [pc, #88]	@ (8006630 <vPortValidateInterruptPriority+0x78>)
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	7afa      	ldrb	r2, [r7, #11]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d20b      	bcs.n	80065f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
}
 80065f0:	bf00      	nop
 80065f2:	bf00      	nop
 80065f4:	e7fd      	b.n	80065f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006634 <vPortValidateInterruptPriority+0x7c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80065fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006638 <vPortValidateInterruptPriority+0x80>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	429a      	cmp	r2, r3
 8006604:	d90b      	bls.n	800661e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	603b      	str	r3, [r7, #0]
}
 8006618:	bf00      	nop
 800661a:	bf00      	nop
 800661c:	e7fd      	b.n	800661a <vPortValidateInterruptPriority+0x62>
	}
 800661e:	bf00      	nop
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	e000e3f0 	.word	0xe000e3f0
 8006630:	20000f90 	.word	0x20000f90
 8006634:	e000ed0c 	.word	0xe000ed0c
 8006638:	20000f94 	.word	0x20000f94

0800663c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b08a      	sub	sp, #40	@ 0x28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006644:	2300      	movs	r3, #0
 8006646:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006648:	f7fe fd74 	bl	8005134 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800664c:	4b5c      	ldr	r3, [pc, #368]	@ (80067c0 <pvPortMalloc+0x184>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006654:	f000 f924 	bl	80068a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006658:	4b5a      	ldr	r3, [pc, #360]	@ (80067c4 <pvPortMalloc+0x188>)
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4013      	ands	r3, r2
 8006660:	2b00      	cmp	r3, #0
 8006662:	f040 8095 	bne.w	8006790 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d01e      	beq.n	80066aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800666c:	2208      	movs	r2, #8
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4413      	add	r3, r2
 8006672:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	2b00      	cmp	r3, #0
 800667c:	d015      	beq.n	80066aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f023 0307 	bic.w	r3, r3, #7
 8006684:	3308      	adds	r3, #8
 8006686:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f003 0307 	and.w	r3, r3, #7
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <pvPortMalloc+0x6e>
	__asm volatile
 8006692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	617b      	str	r3, [r7, #20]
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	e7fd      	b.n	80066a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d06f      	beq.n	8006790 <pvPortMalloc+0x154>
 80066b0:	4b45      	ldr	r3, [pc, #276]	@ (80067c8 <pvPortMalloc+0x18c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d86a      	bhi.n	8006790 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80066ba:	4b44      	ldr	r3, [pc, #272]	@ (80067cc <pvPortMalloc+0x190>)
 80066bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80066be:	4b43      	ldr	r3, [pc, #268]	@ (80067cc <pvPortMalloc+0x190>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066c4:	e004      	b.n	80066d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d903      	bls.n	80066e2 <pvPortMalloc+0xa6>
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1f1      	bne.n	80066c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066e2:	4b37      	ldr	r3, [pc, #220]	@ (80067c0 <pvPortMalloc+0x184>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d051      	beq.n	8006790 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066ec:	6a3b      	ldr	r3, [r7, #32]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2208      	movs	r2, #8
 80066f2:	4413      	add	r3, r2
 80066f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	6a3b      	ldr	r3, [r7, #32]
 80066fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	1ad2      	subs	r2, r2, r3
 8006706:	2308      	movs	r3, #8
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	429a      	cmp	r2, r3
 800670c:	d920      	bls.n	8006750 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800670e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4413      	add	r3, r2
 8006714:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	f003 0307 	and.w	r3, r3, #7
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00b      	beq.n	8006738 <pvPortMalloc+0xfc>
	__asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	613b      	str	r3, [r7, #16]
}
 8006732:	bf00      	nop
 8006734:	bf00      	nop
 8006736:	e7fd      	b.n	8006734 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	1ad2      	subs	r2, r2, r3
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800674a:	69b8      	ldr	r0, [r7, #24]
 800674c:	f000 f90a 	bl	8006964 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006750:	4b1d      	ldr	r3, [pc, #116]	@ (80067c8 <pvPortMalloc+0x18c>)
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	4a1b      	ldr	r2, [pc, #108]	@ (80067c8 <pvPortMalloc+0x18c>)
 800675c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800675e:	4b1a      	ldr	r3, [pc, #104]	@ (80067c8 <pvPortMalloc+0x18c>)
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	4b1b      	ldr	r3, [pc, #108]	@ (80067d0 <pvPortMalloc+0x194>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	429a      	cmp	r2, r3
 8006768:	d203      	bcs.n	8006772 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800676a:	4b17      	ldr	r3, [pc, #92]	@ (80067c8 <pvPortMalloc+0x18c>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a18      	ldr	r2, [pc, #96]	@ (80067d0 <pvPortMalloc+0x194>)
 8006770:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	4b13      	ldr	r3, [pc, #76]	@ (80067c4 <pvPortMalloc+0x188>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	431a      	orrs	r2, r3
 800677c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006786:	4b13      	ldr	r3, [pc, #76]	@ (80067d4 <pvPortMalloc+0x198>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3301      	adds	r3, #1
 800678c:	4a11      	ldr	r2, [pc, #68]	@ (80067d4 <pvPortMalloc+0x198>)
 800678e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006790:	f7fe fcde 	bl	8005150 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00b      	beq.n	80067b6 <pvPortMalloc+0x17a>
	__asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	60fb      	str	r3, [r7, #12]
}
 80067b0:	bf00      	nop
 80067b2:	bf00      	nop
 80067b4:	e7fd      	b.n	80067b2 <pvPortMalloc+0x176>
	return pvReturn;
 80067b6:	69fb      	ldr	r3, [r7, #28]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3728      	adds	r7, #40	@ 0x28
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	20004ba0 	.word	0x20004ba0
 80067c4:	20004bb4 	.word	0x20004bb4
 80067c8:	20004ba4 	.word	0x20004ba4
 80067cc:	20004b98 	.word	0x20004b98
 80067d0:	20004ba8 	.word	0x20004ba8
 80067d4:	20004bac 	.word	0x20004bac

080067d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d04f      	beq.n	800688a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067ea:	2308      	movs	r3, #8
 80067ec:	425b      	negs	r3, r3
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4413      	add	r3, r2
 80067f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	685a      	ldr	r2, [r3, #4]
 80067fc:	4b25      	ldr	r3, [pc, #148]	@ (8006894 <vPortFree+0xbc>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4013      	ands	r3, r2
 8006802:	2b00      	cmp	r3, #0
 8006804:	d10b      	bne.n	800681e <vPortFree+0x46>
	__asm volatile
 8006806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680a:	f383 8811 	msr	BASEPRI, r3
 800680e:	f3bf 8f6f 	isb	sy
 8006812:	f3bf 8f4f 	dsb	sy
 8006816:	60fb      	str	r3, [r7, #12]
}
 8006818:	bf00      	nop
 800681a:	bf00      	nop
 800681c:	e7fd      	b.n	800681a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00b      	beq.n	800683e <vPortFree+0x66>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	60bb      	str	r3, [r7, #8]
}
 8006838:	bf00      	nop
 800683a:	bf00      	nop
 800683c:	e7fd      	b.n	800683a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	685a      	ldr	r2, [r3, #4]
 8006842:	4b14      	ldr	r3, [pc, #80]	@ (8006894 <vPortFree+0xbc>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4013      	ands	r3, r2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d01e      	beq.n	800688a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d11a      	bne.n	800688a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	4b0e      	ldr	r3, [pc, #56]	@ (8006894 <vPortFree+0xbc>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	43db      	mvns	r3, r3
 800685e:	401a      	ands	r2, r3
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006864:	f7fe fc66 	bl	8005134 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	4b0a      	ldr	r3, [pc, #40]	@ (8006898 <vPortFree+0xc0>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4413      	add	r3, r2
 8006872:	4a09      	ldr	r2, [pc, #36]	@ (8006898 <vPortFree+0xc0>)
 8006874:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006876:	6938      	ldr	r0, [r7, #16]
 8006878:	f000 f874 	bl	8006964 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800687c:	4b07      	ldr	r3, [pc, #28]	@ (800689c <vPortFree+0xc4>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	3301      	adds	r3, #1
 8006882:	4a06      	ldr	r2, [pc, #24]	@ (800689c <vPortFree+0xc4>)
 8006884:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006886:	f7fe fc63 	bl	8005150 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800688a:	bf00      	nop
 800688c:	3718      	adds	r7, #24
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	20004bb4 	.word	0x20004bb4
 8006898:	20004ba4 	.word	0x20004ba4
 800689c:	20004bb0 	.word	0x20004bb0

080068a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80068a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80068aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80068ac:	4b27      	ldr	r3, [pc, #156]	@ (800694c <prvHeapInit+0xac>)
 80068ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f003 0307 	and.w	r3, r3, #7
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00c      	beq.n	80068d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	3307      	adds	r3, #7
 80068be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 0307 	bic.w	r3, r3, #7
 80068c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80068c8:	68ba      	ldr	r2, [r7, #8]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	4a1f      	ldr	r2, [pc, #124]	@ (800694c <prvHeapInit+0xac>)
 80068d0:	4413      	add	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006950 <prvHeapInit+0xb0>)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068de:	4b1c      	ldr	r3, [pc, #112]	@ (8006950 <prvHeapInit+0xb0>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	4413      	add	r3, r2
 80068ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068ec:	2208      	movs	r2, #8
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	1a9b      	subs	r3, r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f023 0307 	bic.w	r3, r3, #7
 80068fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	4a15      	ldr	r2, [pc, #84]	@ (8006954 <prvHeapInit+0xb4>)
 8006900:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006902:	4b14      	ldr	r3, [pc, #80]	@ (8006954 <prvHeapInit+0xb4>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2200      	movs	r2, #0
 8006908:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800690a:	4b12      	ldr	r3, [pc, #72]	@ (8006954 <prvHeapInit+0xb4>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2200      	movs	r2, #0
 8006910:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	1ad2      	subs	r2, r2, r3
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006920:	4b0c      	ldr	r3, [pc, #48]	@ (8006954 <prvHeapInit+0xb4>)
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	4a0a      	ldr	r2, [pc, #40]	@ (8006958 <prvHeapInit+0xb8>)
 800692e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	4a09      	ldr	r2, [pc, #36]	@ (800695c <prvHeapInit+0xbc>)
 8006936:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006938:	4b09      	ldr	r3, [pc, #36]	@ (8006960 <prvHeapInit+0xc0>)
 800693a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800693e:	601a      	str	r2, [r3, #0]
}
 8006940:	bf00      	nop
 8006942:	3714      	adds	r7, #20
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	20000f98 	.word	0x20000f98
 8006950:	20004b98 	.word	0x20004b98
 8006954:	20004ba0 	.word	0x20004ba0
 8006958:	20004ba8 	.word	0x20004ba8
 800695c:	20004ba4 	.word	0x20004ba4
 8006960:	20004bb4 	.word	0x20004bb4

08006964 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800696c:	4b28      	ldr	r3, [pc, #160]	@ (8006a10 <prvInsertBlockIntoFreeList+0xac>)
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	e002      	b.n	8006978 <prvInsertBlockIntoFreeList+0x14>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	60fb      	str	r3, [r7, #12]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	429a      	cmp	r2, r3
 8006980:	d8f7      	bhi.n	8006972 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	4413      	add	r3, r2
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	429a      	cmp	r2, r3
 8006992:	d108      	bne.n	80069a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	441a      	add	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	68ba      	ldr	r2, [r7, #8]
 80069b0:	441a      	add	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d118      	bne.n	80069ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	4b15      	ldr	r3, [pc, #84]	@ (8006a14 <prvInsertBlockIntoFreeList+0xb0>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d00d      	beq.n	80069e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685a      	ldr	r2, [r3, #4]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	441a      	add	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	601a      	str	r2, [r3, #0]
 80069e0:	e008      	b.n	80069f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80069e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <prvInsertBlockIntoFreeList+0xb0>)
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	601a      	str	r2, [r3, #0]
 80069ea:	e003      	b.n	80069f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d002      	beq.n	8006a02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a02:	bf00      	nop
 8006a04:	3714      	adds	r7, #20
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	20004b98 	.word	0x20004b98
 8006a14:	20004ba0 	.word	0x20004ba0

08006a18 <std>:
 8006a18:	2300      	movs	r3, #0
 8006a1a:	b510      	push	{r4, lr}
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	e9c0 3300 	strd	r3, r3, [r0]
 8006a22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a26:	6083      	str	r3, [r0, #8]
 8006a28:	8181      	strh	r1, [r0, #12]
 8006a2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a2c:	81c2      	strh	r2, [r0, #14]
 8006a2e:	6183      	str	r3, [r0, #24]
 8006a30:	4619      	mov	r1, r3
 8006a32:	2208      	movs	r2, #8
 8006a34:	305c      	adds	r0, #92	@ 0x5c
 8006a36:	f000 f9f9 	bl	8006e2c <memset>
 8006a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a70 <std+0x58>)
 8006a3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a74 <std+0x5c>)
 8006a40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a42:	4b0d      	ldr	r3, [pc, #52]	@ (8006a78 <std+0x60>)
 8006a44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a46:	4b0d      	ldr	r3, [pc, #52]	@ (8006a7c <std+0x64>)
 8006a48:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <std+0x68>)
 8006a4c:	6224      	str	r4, [r4, #32]
 8006a4e:	429c      	cmp	r4, r3
 8006a50:	d006      	beq.n	8006a60 <std+0x48>
 8006a52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a56:	4294      	cmp	r4, r2
 8006a58:	d002      	beq.n	8006a60 <std+0x48>
 8006a5a:	33d0      	adds	r3, #208	@ 0xd0
 8006a5c:	429c      	cmp	r4, r3
 8006a5e:	d105      	bne.n	8006a6c <std+0x54>
 8006a60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a68:	f000 baae 	b.w	8006fc8 <__retarget_lock_init_recursive>
 8006a6c:	bd10      	pop	{r4, pc}
 8006a6e:	bf00      	nop
 8006a70:	08006c7d 	.word	0x08006c7d
 8006a74:	08006c9f 	.word	0x08006c9f
 8006a78:	08006cd7 	.word	0x08006cd7
 8006a7c:	08006cfb 	.word	0x08006cfb
 8006a80:	20004bb8 	.word	0x20004bb8

08006a84 <stdio_exit_handler>:
 8006a84:	4a02      	ldr	r2, [pc, #8]	@ (8006a90 <stdio_exit_handler+0xc>)
 8006a86:	4903      	ldr	r1, [pc, #12]	@ (8006a94 <stdio_exit_handler+0x10>)
 8006a88:	4803      	ldr	r0, [pc, #12]	@ (8006a98 <stdio_exit_handler+0x14>)
 8006a8a:	f000 b869 	b.w	8006b60 <_fwalk_sglue>
 8006a8e:	bf00      	nop
 8006a90:	20000010 	.word	0x20000010
 8006a94:	08007885 	.word	0x08007885
 8006a98:	20000020 	.word	0x20000020

08006a9c <cleanup_stdio>:
 8006a9c:	6841      	ldr	r1, [r0, #4]
 8006a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ad0 <cleanup_stdio+0x34>)
 8006aa0:	4299      	cmp	r1, r3
 8006aa2:	b510      	push	{r4, lr}
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	d001      	beq.n	8006aac <cleanup_stdio+0x10>
 8006aa8:	f000 feec 	bl	8007884 <_fflush_r>
 8006aac:	68a1      	ldr	r1, [r4, #8]
 8006aae:	4b09      	ldr	r3, [pc, #36]	@ (8006ad4 <cleanup_stdio+0x38>)
 8006ab0:	4299      	cmp	r1, r3
 8006ab2:	d002      	beq.n	8006aba <cleanup_stdio+0x1e>
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	f000 fee5 	bl	8007884 <_fflush_r>
 8006aba:	68e1      	ldr	r1, [r4, #12]
 8006abc:	4b06      	ldr	r3, [pc, #24]	@ (8006ad8 <cleanup_stdio+0x3c>)
 8006abe:	4299      	cmp	r1, r3
 8006ac0:	d004      	beq.n	8006acc <cleanup_stdio+0x30>
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac8:	f000 bedc 	b.w	8007884 <_fflush_r>
 8006acc:	bd10      	pop	{r4, pc}
 8006ace:	bf00      	nop
 8006ad0:	20004bb8 	.word	0x20004bb8
 8006ad4:	20004c20 	.word	0x20004c20
 8006ad8:	20004c88 	.word	0x20004c88

08006adc <global_stdio_init.part.0>:
 8006adc:	b510      	push	{r4, lr}
 8006ade:	4b0b      	ldr	r3, [pc, #44]	@ (8006b0c <global_stdio_init.part.0+0x30>)
 8006ae0:	4c0b      	ldr	r4, [pc, #44]	@ (8006b10 <global_stdio_init.part.0+0x34>)
 8006ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8006b14 <global_stdio_init.part.0+0x38>)
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	2200      	movs	r2, #0
 8006aea:	2104      	movs	r1, #4
 8006aec:	f7ff ff94 	bl	8006a18 <std>
 8006af0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006af4:	2201      	movs	r2, #1
 8006af6:	2109      	movs	r1, #9
 8006af8:	f7ff ff8e 	bl	8006a18 <std>
 8006afc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b00:	2202      	movs	r2, #2
 8006b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b06:	2112      	movs	r1, #18
 8006b08:	f7ff bf86 	b.w	8006a18 <std>
 8006b0c:	20004cf0 	.word	0x20004cf0
 8006b10:	20004bb8 	.word	0x20004bb8
 8006b14:	08006a85 	.word	0x08006a85

08006b18 <__sfp_lock_acquire>:
 8006b18:	4801      	ldr	r0, [pc, #4]	@ (8006b20 <__sfp_lock_acquire+0x8>)
 8006b1a:	f000 ba56 	b.w	8006fca <__retarget_lock_acquire_recursive>
 8006b1e:	bf00      	nop
 8006b20:	20004cf9 	.word	0x20004cf9

08006b24 <__sfp_lock_release>:
 8006b24:	4801      	ldr	r0, [pc, #4]	@ (8006b2c <__sfp_lock_release+0x8>)
 8006b26:	f000 ba51 	b.w	8006fcc <__retarget_lock_release_recursive>
 8006b2a:	bf00      	nop
 8006b2c:	20004cf9 	.word	0x20004cf9

08006b30 <__sinit>:
 8006b30:	b510      	push	{r4, lr}
 8006b32:	4604      	mov	r4, r0
 8006b34:	f7ff fff0 	bl	8006b18 <__sfp_lock_acquire>
 8006b38:	6a23      	ldr	r3, [r4, #32]
 8006b3a:	b11b      	cbz	r3, 8006b44 <__sinit+0x14>
 8006b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b40:	f7ff bff0 	b.w	8006b24 <__sfp_lock_release>
 8006b44:	4b04      	ldr	r3, [pc, #16]	@ (8006b58 <__sinit+0x28>)
 8006b46:	6223      	str	r3, [r4, #32]
 8006b48:	4b04      	ldr	r3, [pc, #16]	@ (8006b5c <__sinit+0x2c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f5      	bne.n	8006b3c <__sinit+0xc>
 8006b50:	f7ff ffc4 	bl	8006adc <global_stdio_init.part.0>
 8006b54:	e7f2      	b.n	8006b3c <__sinit+0xc>
 8006b56:	bf00      	nop
 8006b58:	08006a9d 	.word	0x08006a9d
 8006b5c:	20004cf0 	.word	0x20004cf0

08006b60 <_fwalk_sglue>:
 8006b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b64:	4607      	mov	r7, r0
 8006b66:	4688      	mov	r8, r1
 8006b68:	4614      	mov	r4, r2
 8006b6a:	2600      	movs	r6, #0
 8006b6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b70:	f1b9 0901 	subs.w	r9, r9, #1
 8006b74:	d505      	bpl.n	8006b82 <_fwalk_sglue+0x22>
 8006b76:	6824      	ldr	r4, [r4, #0]
 8006b78:	2c00      	cmp	r4, #0
 8006b7a:	d1f7      	bne.n	8006b6c <_fwalk_sglue+0xc>
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b82:	89ab      	ldrh	r3, [r5, #12]
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d907      	bls.n	8006b98 <_fwalk_sglue+0x38>
 8006b88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	d003      	beq.n	8006b98 <_fwalk_sglue+0x38>
 8006b90:	4629      	mov	r1, r5
 8006b92:	4638      	mov	r0, r7
 8006b94:	47c0      	blx	r8
 8006b96:	4306      	orrs	r6, r0
 8006b98:	3568      	adds	r5, #104	@ 0x68
 8006b9a:	e7e9      	b.n	8006b70 <_fwalk_sglue+0x10>

08006b9c <iprintf>:
 8006b9c:	b40f      	push	{r0, r1, r2, r3}
 8006b9e:	b507      	push	{r0, r1, r2, lr}
 8006ba0:	4906      	ldr	r1, [pc, #24]	@ (8006bbc <iprintf+0x20>)
 8006ba2:	ab04      	add	r3, sp, #16
 8006ba4:	6808      	ldr	r0, [r1, #0]
 8006ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006baa:	6881      	ldr	r1, [r0, #8]
 8006bac:	9301      	str	r3, [sp, #4]
 8006bae:	f000 fb3f 	bl	8007230 <_vfiprintf_r>
 8006bb2:	b003      	add	sp, #12
 8006bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bb8:	b004      	add	sp, #16
 8006bba:	4770      	bx	lr
 8006bbc:	2000001c 	.word	0x2000001c

08006bc0 <_puts_r>:
 8006bc0:	6a03      	ldr	r3, [r0, #32]
 8006bc2:	b570      	push	{r4, r5, r6, lr}
 8006bc4:	6884      	ldr	r4, [r0, #8]
 8006bc6:	4605      	mov	r5, r0
 8006bc8:	460e      	mov	r6, r1
 8006bca:	b90b      	cbnz	r3, 8006bd0 <_puts_r+0x10>
 8006bcc:	f7ff ffb0 	bl	8006b30 <__sinit>
 8006bd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bd2:	07db      	lsls	r3, r3, #31
 8006bd4:	d405      	bmi.n	8006be2 <_puts_r+0x22>
 8006bd6:	89a3      	ldrh	r3, [r4, #12]
 8006bd8:	0598      	lsls	r0, r3, #22
 8006bda:	d402      	bmi.n	8006be2 <_puts_r+0x22>
 8006bdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bde:	f000 f9f4 	bl	8006fca <__retarget_lock_acquire_recursive>
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	0719      	lsls	r1, r3, #28
 8006be6:	d502      	bpl.n	8006bee <_puts_r+0x2e>
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d135      	bne.n	8006c5a <_puts_r+0x9a>
 8006bee:	4621      	mov	r1, r4
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	f000 f8c5 	bl	8006d80 <__swsetup_r>
 8006bf6:	b380      	cbz	r0, 8006c5a <_puts_r+0x9a>
 8006bf8:	f04f 35ff 	mov.w	r5, #4294967295
 8006bfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bfe:	07da      	lsls	r2, r3, #31
 8006c00:	d405      	bmi.n	8006c0e <_puts_r+0x4e>
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	059b      	lsls	r3, r3, #22
 8006c06:	d402      	bmi.n	8006c0e <_puts_r+0x4e>
 8006c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c0a:	f000 f9df 	bl	8006fcc <__retarget_lock_release_recursive>
 8006c0e:	4628      	mov	r0, r5
 8006c10:	bd70      	pop	{r4, r5, r6, pc}
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	da04      	bge.n	8006c20 <_puts_r+0x60>
 8006c16:	69a2      	ldr	r2, [r4, #24]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	dc17      	bgt.n	8006c4c <_puts_r+0x8c>
 8006c1c:	290a      	cmp	r1, #10
 8006c1e:	d015      	beq.n	8006c4c <_puts_r+0x8c>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	6022      	str	r2, [r4, #0]
 8006c26:	7019      	strb	r1, [r3, #0]
 8006c28:	68a3      	ldr	r3, [r4, #8]
 8006c2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	60a3      	str	r3, [r4, #8]
 8006c32:	2900      	cmp	r1, #0
 8006c34:	d1ed      	bne.n	8006c12 <_puts_r+0x52>
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	da11      	bge.n	8006c5e <_puts_r+0x9e>
 8006c3a:	4622      	mov	r2, r4
 8006c3c:	210a      	movs	r1, #10
 8006c3e:	4628      	mov	r0, r5
 8006c40:	f000 f85f 	bl	8006d02 <__swbuf_r>
 8006c44:	3001      	adds	r0, #1
 8006c46:	d0d7      	beq.n	8006bf8 <_puts_r+0x38>
 8006c48:	250a      	movs	r5, #10
 8006c4a:	e7d7      	b.n	8006bfc <_puts_r+0x3c>
 8006c4c:	4622      	mov	r2, r4
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f000 f857 	bl	8006d02 <__swbuf_r>
 8006c54:	3001      	adds	r0, #1
 8006c56:	d1e7      	bne.n	8006c28 <_puts_r+0x68>
 8006c58:	e7ce      	b.n	8006bf8 <_puts_r+0x38>
 8006c5a:	3e01      	subs	r6, #1
 8006c5c:	e7e4      	b.n	8006c28 <_puts_r+0x68>
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	1c5a      	adds	r2, r3, #1
 8006c62:	6022      	str	r2, [r4, #0]
 8006c64:	220a      	movs	r2, #10
 8006c66:	701a      	strb	r2, [r3, #0]
 8006c68:	e7ee      	b.n	8006c48 <_puts_r+0x88>
	...

08006c6c <puts>:
 8006c6c:	4b02      	ldr	r3, [pc, #8]	@ (8006c78 <puts+0xc>)
 8006c6e:	4601      	mov	r1, r0
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	f7ff bfa5 	b.w	8006bc0 <_puts_r>
 8006c76:	bf00      	nop
 8006c78:	2000001c 	.word	0x2000001c

08006c7c <__sread>:
 8006c7c:	b510      	push	{r4, lr}
 8006c7e:	460c      	mov	r4, r1
 8006c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c84:	f000 f952 	bl	8006f2c <_read_r>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	bfab      	itete	ge
 8006c8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c8e:	89a3      	ldrhlt	r3, [r4, #12]
 8006c90:	181b      	addge	r3, r3, r0
 8006c92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c96:	bfac      	ite	ge
 8006c98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c9a:	81a3      	strhlt	r3, [r4, #12]
 8006c9c:	bd10      	pop	{r4, pc}

08006c9e <__swrite>:
 8006c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca2:	461f      	mov	r7, r3
 8006ca4:	898b      	ldrh	r3, [r1, #12]
 8006ca6:	05db      	lsls	r3, r3, #23
 8006ca8:	4605      	mov	r5, r0
 8006caa:	460c      	mov	r4, r1
 8006cac:	4616      	mov	r6, r2
 8006cae:	d505      	bpl.n	8006cbc <__swrite+0x1e>
 8006cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb4:	2302      	movs	r3, #2
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f000 f926 	bl	8006f08 <_lseek_r>
 8006cbc:	89a3      	ldrh	r3, [r4, #12]
 8006cbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cc6:	81a3      	strh	r3, [r4, #12]
 8006cc8:	4632      	mov	r2, r6
 8006cca:	463b      	mov	r3, r7
 8006ccc:	4628      	mov	r0, r5
 8006cce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd2:	f000 b93d 	b.w	8006f50 <_write_r>

08006cd6 <__sseek>:
 8006cd6:	b510      	push	{r4, lr}
 8006cd8:	460c      	mov	r4, r1
 8006cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cde:	f000 f913 	bl	8006f08 <_lseek_r>
 8006ce2:	1c43      	adds	r3, r0, #1
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	bf15      	itete	ne
 8006ce8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cf2:	81a3      	strheq	r3, [r4, #12]
 8006cf4:	bf18      	it	ne
 8006cf6:	81a3      	strhne	r3, [r4, #12]
 8006cf8:	bd10      	pop	{r4, pc}

08006cfa <__sclose>:
 8006cfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cfe:	f000 b89d 	b.w	8006e3c <_close_r>

08006d02 <__swbuf_r>:
 8006d02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d04:	460e      	mov	r6, r1
 8006d06:	4614      	mov	r4, r2
 8006d08:	4605      	mov	r5, r0
 8006d0a:	b118      	cbz	r0, 8006d14 <__swbuf_r+0x12>
 8006d0c:	6a03      	ldr	r3, [r0, #32]
 8006d0e:	b90b      	cbnz	r3, 8006d14 <__swbuf_r+0x12>
 8006d10:	f7ff ff0e 	bl	8006b30 <__sinit>
 8006d14:	69a3      	ldr	r3, [r4, #24]
 8006d16:	60a3      	str	r3, [r4, #8]
 8006d18:	89a3      	ldrh	r3, [r4, #12]
 8006d1a:	071a      	lsls	r2, r3, #28
 8006d1c:	d501      	bpl.n	8006d22 <__swbuf_r+0x20>
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	b943      	cbnz	r3, 8006d34 <__swbuf_r+0x32>
 8006d22:	4621      	mov	r1, r4
 8006d24:	4628      	mov	r0, r5
 8006d26:	f000 f82b 	bl	8006d80 <__swsetup_r>
 8006d2a:	b118      	cbz	r0, 8006d34 <__swbuf_r+0x32>
 8006d2c:	f04f 37ff 	mov.w	r7, #4294967295
 8006d30:	4638      	mov	r0, r7
 8006d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	6922      	ldr	r2, [r4, #16]
 8006d38:	1a98      	subs	r0, r3, r2
 8006d3a:	6963      	ldr	r3, [r4, #20]
 8006d3c:	b2f6      	uxtb	r6, r6
 8006d3e:	4283      	cmp	r3, r0
 8006d40:	4637      	mov	r7, r6
 8006d42:	dc05      	bgt.n	8006d50 <__swbuf_r+0x4e>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 fd9c 	bl	8007884 <_fflush_r>
 8006d4c:	2800      	cmp	r0, #0
 8006d4e:	d1ed      	bne.n	8006d2c <__swbuf_r+0x2a>
 8006d50:	68a3      	ldr	r3, [r4, #8]
 8006d52:	3b01      	subs	r3, #1
 8006d54:	60a3      	str	r3, [r4, #8]
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	1c5a      	adds	r2, r3, #1
 8006d5a:	6022      	str	r2, [r4, #0]
 8006d5c:	701e      	strb	r6, [r3, #0]
 8006d5e:	6962      	ldr	r2, [r4, #20]
 8006d60:	1c43      	adds	r3, r0, #1
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d004      	beq.n	8006d70 <__swbuf_r+0x6e>
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	07db      	lsls	r3, r3, #31
 8006d6a:	d5e1      	bpl.n	8006d30 <__swbuf_r+0x2e>
 8006d6c:	2e0a      	cmp	r6, #10
 8006d6e:	d1df      	bne.n	8006d30 <__swbuf_r+0x2e>
 8006d70:	4621      	mov	r1, r4
 8006d72:	4628      	mov	r0, r5
 8006d74:	f000 fd86 	bl	8007884 <_fflush_r>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	d0d9      	beq.n	8006d30 <__swbuf_r+0x2e>
 8006d7c:	e7d6      	b.n	8006d2c <__swbuf_r+0x2a>
	...

08006d80 <__swsetup_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4b29      	ldr	r3, [pc, #164]	@ (8006e28 <__swsetup_r+0xa8>)
 8006d84:	4605      	mov	r5, r0
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	460c      	mov	r4, r1
 8006d8a:	b118      	cbz	r0, 8006d94 <__swsetup_r+0x14>
 8006d8c:	6a03      	ldr	r3, [r0, #32]
 8006d8e:	b90b      	cbnz	r3, 8006d94 <__swsetup_r+0x14>
 8006d90:	f7ff fece 	bl	8006b30 <__sinit>
 8006d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d98:	0719      	lsls	r1, r3, #28
 8006d9a:	d422      	bmi.n	8006de2 <__swsetup_r+0x62>
 8006d9c:	06da      	lsls	r2, r3, #27
 8006d9e:	d407      	bmi.n	8006db0 <__swsetup_r+0x30>
 8006da0:	2209      	movs	r2, #9
 8006da2:	602a      	str	r2, [r5, #0]
 8006da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006da8:	81a3      	strh	r3, [r4, #12]
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	e033      	b.n	8006e18 <__swsetup_r+0x98>
 8006db0:	0758      	lsls	r0, r3, #29
 8006db2:	d512      	bpl.n	8006dda <__swsetup_r+0x5a>
 8006db4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006db6:	b141      	cbz	r1, 8006dca <__swsetup_r+0x4a>
 8006db8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dbc:	4299      	cmp	r1, r3
 8006dbe:	d002      	beq.n	8006dc6 <__swsetup_r+0x46>
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f000 f913 	bl	8006fec <_free_r>
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dca:	89a3      	ldrh	r3, [r4, #12]
 8006dcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006dd0:	81a3      	strh	r3, [r4, #12]
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	6063      	str	r3, [r4, #4]
 8006dd6:	6923      	ldr	r3, [r4, #16]
 8006dd8:	6023      	str	r3, [r4, #0]
 8006dda:	89a3      	ldrh	r3, [r4, #12]
 8006ddc:	f043 0308 	orr.w	r3, r3, #8
 8006de0:	81a3      	strh	r3, [r4, #12]
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	b94b      	cbnz	r3, 8006dfa <__swsetup_r+0x7a>
 8006de6:	89a3      	ldrh	r3, [r4, #12]
 8006de8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006df0:	d003      	beq.n	8006dfa <__swsetup_r+0x7a>
 8006df2:	4621      	mov	r1, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	f000 fd93 	bl	8007920 <__smakebuf_r>
 8006dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dfe:	f013 0201 	ands.w	r2, r3, #1
 8006e02:	d00a      	beq.n	8006e1a <__swsetup_r+0x9a>
 8006e04:	2200      	movs	r2, #0
 8006e06:	60a2      	str	r2, [r4, #8]
 8006e08:	6962      	ldr	r2, [r4, #20]
 8006e0a:	4252      	negs	r2, r2
 8006e0c:	61a2      	str	r2, [r4, #24]
 8006e0e:	6922      	ldr	r2, [r4, #16]
 8006e10:	b942      	cbnz	r2, 8006e24 <__swsetup_r+0xa4>
 8006e12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e16:	d1c5      	bne.n	8006da4 <__swsetup_r+0x24>
 8006e18:	bd38      	pop	{r3, r4, r5, pc}
 8006e1a:	0799      	lsls	r1, r3, #30
 8006e1c:	bf58      	it	pl
 8006e1e:	6962      	ldrpl	r2, [r4, #20]
 8006e20:	60a2      	str	r2, [r4, #8]
 8006e22:	e7f4      	b.n	8006e0e <__swsetup_r+0x8e>
 8006e24:	2000      	movs	r0, #0
 8006e26:	e7f7      	b.n	8006e18 <__swsetup_r+0x98>
 8006e28:	2000001c 	.word	0x2000001c

08006e2c <memset>:
 8006e2c:	4402      	add	r2, r0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d100      	bne.n	8006e36 <memset+0xa>
 8006e34:	4770      	bx	lr
 8006e36:	f803 1b01 	strb.w	r1, [r3], #1
 8006e3a:	e7f9      	b.n	8006e30 <memset+0x4>

08006e3c <_close_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	4d06      	ldr	r5, [pc, #24]	@ (8006e58 <_close_r+0x1c>)
 8006e40:	2300      	movs	r3, #0
 8006e42:	4604      	mov	r4, r0
 8006e44:	4608      	mov	r0, r1
 8006e46:	602b      	str	r3, [r5, #0]
 8006e48:	f7fa f835 	bl	8000eb6 <_close>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d102      	bne.n	8006e56 <_close_r+0x1a>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b103      	cbz	r3, 8006e56 <_close_r+0x1a>
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	20004cf4 	.word	0x20004cf4

08006e5c <_reclaim_reent>:
 8006e5c:	4b29      	ldr	r3, [pc, #164]	@ (8006f04 <_reclaim_reent+0xa8>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4283      	cmp	r3, r0
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	4604      	mov	r4, r0
 8006e66:	d04b      	beq.n	8006f00 <_reclaim_reent+0xa4>
 8006e68:	69c3      	ldr	r3, [r0, #28]
 8006e6a:	b1ab      	cbz	r3, 8006e98 <_reclaim_reent+0x3c>
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	b16b      	cbz	r3, 8006e8c <_reclaim_reent+0x30>
 8006e70:	2500      	movs	r5, #0
 8006e72:	69e3      	ldr	r3, [r4, #28]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	5959      	ldr	r1, [r3, r5]
 8006e78:	2900      	cmp	r1, #0
 8006e7a:	d13b      	bne.n	8006ef4 <_reclaim_reent+0x98>
 8006e7c:	3504      	adds	r5, #4
 8006e7e:	2d80      	cmp	r5, #128	@ 0x80
 8006e80:	d1f7      	bne.n	8006e72 <_reclaim_reent+0x16>
 8006e82:	69e3      	ldr	r3, [r4, #28]
 8006e84:	4620      	mov	r0, r4
 8006e86:	68d9      	ldr	r1, [r3, #12]
 8006e88:	f000 f8b0 	bl	8006fec <_free_r>
 8006e8c:	69e3      	ldr	r3, [r4, #28]
 8006e8e:	6819      	ldr	r1, [r3, #0]
 8006e90:	b111      	cbz	r1, 8006e98 <_reclaim_reent+0x3c>
 8006e92:	4620      	mov	r0, r4
 8006e94:	f000 f8aa 	bl	8006fec <_free_r>
 8006e98:	6961      	ldr	r1, [r4, #20]
 8006e9a:	b111      	cbz	r1, 8006ea2 <_reclaim_reent+0x46>
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 f8a5 	bl	8006fec <_free_r>
 8006ea2:	69e1      	ldr	r1, [r4, #28]
 8006ea4:	b111      	cbz	r1, 8006eac <_reclaim_reent+0x50>
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	f000 f8a0 	bl	8006fec <_free_r>
 8006eac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006eae:	b111      	cbz	r1, 8006eb6 <_reclaim_reent+0x5a>
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f000 f89b 	bl	8006fec <_free_r>
 8006eb6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006eb8:	b111      	cbz	r1, 8006ec0 <_reclaim_reent+0x64>
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f000 f896 	bl	8006fec <_free_r>
 8006ec0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006ec2:	b111      	cbz	r1, 8006eca <_reclaim_reent+0x6e>
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f000 f891 	bl	8006fec <_free_r>
 8006eca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006ecc:	b111      	cbz	r1, 8006ed4 <_reclaim_reent+0x78>
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f000 f88c 	bl	8006fec <_free_r>
 8006ed4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006ed6:	b111      	cbz	r1, 8006ede <_reclaim_reent+0x82>
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f000 f887 	bl	8006fec <_free_r>
 8006ede:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006ee0:	b111      	cbz	r1, 8006ee8 <_reclaim_reent+0x8c>
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f000 f882 	bl	8006fec <_free_r>
 8006ee8:	6a23      	ldr	r3, [r4, #32]
 8006eea:	b14b      	cbz	r3, 8006f00 <_reclaim_reent+0xa4>
 8006eec:	4620      	mov	r0, r4
 8006eee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006ef2:	4718      	bx	r3
 8006ef4:	680e      	ldr	r6, [r1, #0]
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f000 f878 	bl	8006fec <_free_r>
 8006efc:	4631      	mov	r1, r6
 8006efe:	e7bb      	b.n	8006e78 <_reclaim_reent+0x1c>
 8006f00:	bd70      	pop	{r4, r5, r6, pc}
 8006f02:	bf00      	nop
 8006f04:	2000001c 	.word	0x2000001c

08006f08 <_lseek_r>:
 8006f08:	b538      	push	{r3, r4, r5, lr}
 8006f0a:	4d07      	ldr	r5, [pc, #28]	@ (8006f28 <_lseek_r+0x20>)
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	4608      	mov	r0, r1
 8006f10:	4611      	mov	r1, r2
 8006f12:	2200      	movs	r2, #0
 8006f14:	602a      	str	r2, [r5, #0]
 8006f16:	461a      	mov	r2, r3
 8006f18:	f7f9 fff4 	bl	8000f04 <_lseek>
 8006f1c:	1c43      	adds	r3, r0, #1
 8006f1e:	d102      	bne.n	8006f26 <_lseek_r+0x1e>
 8006f20:	682b      	ldr	r3, [r5, #0]
 8006f22:	b103      	cbz	r3, 8006f26 <_lseek_r+0x1e>
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	20004cf4 	.word	0x20004cf4

08006f2c <_read_r>:
 8006f2c:	b538      	push	{r3, r4, r5, lr}
 8006f2e:	4d07      	ldr	r5, [pc, #28]	@ (8006f4c <_read_r+0x20>)
 8006f30:	4604      	mov	r4, r0
 8006f32:	4608      	mov	r0, r1
 8006f34:	4611      	mov	r1, r2
 8006f36:	2200      	movs	r2, #0
 8006f38:	602a      	str	r2, [r5, #0]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f7f9 ff82 	bl	8000e44 <_read>
 8006f40:	1c43      	adds	r3, r0, #1
 8006f42:	d102      	bne.n	8006f4a <_read_r+0x1e>
 8006f44:	682b      	ldr	r3, [r5, #0]
 8006f46:	b103      	cbz	r3, 8006f4a <_read_r+0x1e>
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	bd38      	pop	{r3, r4, r5, pc}
 8006f4c:	20004cf4 	.word	0x20004cf4

08006f50 <_write_r>:
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	4d07      	ldr	r5, [pc, #28]	@ (8006f70 <_write_r+0x20>)
 8006f54:	4604      	mov	r4, r0
 8006f56:	4608      	mov	r0, r1
 8006f58:	4611      	mov	r1, r2
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	602a      	str	r2, [r5, #0]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	f7f9 ff8d 	bl	8000e7e <_write>
 8006f64:	1c43      	adds	r3, r0, #1
 8006f66:	d102      	bne.n	8006f6e <_write_r+0x1e>
 8006f68:	682b      	ldr	r3, [r5, #0]
 8006f6a:	b103      	cbz	r3, 8006f6e <_write_r+0x1e>
 8006f6c:	6023      	str	r3, [r4, #0]
 8006f6e:	bd38      	pop	{r3, r4, r5, pc}
 8006f70:	20004cf4 	.word	0x20004cf4

08006f74 <__errno>:
 8006f74:	4b01      	ldr	r3, [pc, #4]	@ (8006f7c <__errno+0x8>)
 8006f76:	6818      	ldr	r0, [r3, #0]
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	2000001c 	.word	0x2000001c

08006f80 <__libc_init_array>:
 8006f80:	b570      	push	{r4, r5, r6, lr}
 8006f82:	4d0d      	ldr	r5, [pc, #52]	@ (8006fb8 <__libc_init_array+0x38>)
 8006f84:	4c0d      	ldr	r4, [pc, #52]	@ (8006fbc <__libc_init_array+0x3c>)
 8006f86:	1b64      	subs	r4, r4, r5
 8006f88:	10a4      	asrs	r4, r4, #2
 8006f8a:	2600      	movs	r6, #0
 8006f8c:	42a6      	cmp	r6, r4
 8006f8e:	d109      	bne.n	8006fa4 <__libc_init_array+0x24>
 8006f90:	4d0b      	ldr	r5, [pc, #44]	@ (8006fc0 <__libc_init_array+0x40>)
 8006f92:	4c0c      	ldr	r4, [pc, #48]	@ (8006fc4 <__libc_init_array+0x44>)
 8006f94:	f000 fd32 	bl	80079fc <_init>
 8006f98:	1b64      	subs	r4, r4, r5
 8006f9a:	10a4      	asrs	r4, r4, #2
 8006f9c:	2600      	movs	r6, #0
 8006f9e:	42a6      	cmp	r6, r4
 8006fa0:	d105      	bne.n	8006fae <__libc_init_array+0x2e>
 8006fa2:	bd70      	pop	{r4, r5, r6, pc}
 8006fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fa8:	4798      	blx	r3
 8006faa:	3601      	adds	r6, #1
 8006fac:	e7ee      	b.n	8006f8c <__libc_init_array+0xc>
 8006fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fb2:	4798      	blx	r3
 8006fb4:	3601      	adds	r6, #1
 8006fb6:	e7f2      	b.n	8006f9e <__libc_init_array+0x1e>
 8006fb8:	08007b54 	.word	0x08007b54
 8006fbc:	08007b54 	.word	0x08007b54
 8006fc0:	08007b54 	.word	0x08007b54
 8006fc4:	08007b58 	.word	0x08007b58

08006fc8 <__retarget_lock_init_recursive>:
 8006fc8:	4770      	bx	lr

08006fca <__retarget_lock_acquire_recursive>:
 8006fca:	4770      	bx	lr

08006fcc <__retarget_lock_release_recursive>:
 8006fcc:	4770      	bx	lr

08006fce <memcpy>:
 8006fce:	440a      	add	r2, r1
 8006fd0:	4291      	cmp	r1, r2
 8006fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fd6:	d100      	bne.n	8006fda <memcpy+0xc>
 8006fd8:	4770      	bx	lr
 8006fda:	b510      	push	{r4, lr}
 8006fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe4:	4291      	cmp	r1, r2
 8006fe6:	d1f9      	bne.n	8006fdc <memcpy+0xe>
 8006fe8:	bd10      	pop	{r4, pc}
	...

08006fec <_free_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4605      	mov	r5, r0
 8006ff0:	2900      	cmp	r1, #0
 8006ff2:	d041      	beq.n	8007078 <_free_r+0x8c>
 8006ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ff8:	1f0c      	subs	r4, r1, #4
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	bfb8      	it	lt
 8006ffe:	18e4      	addlt	r4, r4, r3
 8007000:	f000 f8e0 	bl	80071c4 <__malloc_lock>
 8007004:	4a1d      	ldr	r2, [pc, #116]	@ (800707c <_free_r+0x90>)
 8007006:	6813      	ldr	r3, [r2, #0]
 8007008:	b933      	cbnz	r3, 8007018 <_free_r+0x2c>
 800700a:	6063      	str	r3, [r4, #4]
 800700c:	6014      	str	r4, [r2, #0]
 800700e:	4628      	mov	r0, r5
 8007010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007014:	f000 b8dc 	b.w	80071d0 <__malloc_unlock>
 8007018:	42a3      	cmp	r3, r4
 800701a:	d908      	bls.n	800702e <_free_r+0x42>
 800701c:	6820      	ldr	r0, [r4, #0]
 800701e:	1821      	adds	r1, r4, r0
 8007020:	428b      	cmp	r3, r1
 8007022:	bf01      	itttt	eq
 8007024:	6819      	ldreq	r1, [r3, #0]
 8007026:	685b      	ldreq	r3, [r3, #4]
 8007028:	1809      	addeq	r1, r1, r0
 800702a:	6021      	streq	r1, [r4, #0]
 800702c:	e7ed      	b.n	800700a <_free_r+0x1e>
 800702e:	461a      	mov	r2, r3
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	b10b      	cbz	r3, 8007038 <_free_r+0x4c>
 8007034:	42a3      	cmp	r3, r4
 8007036:	d9fa      	bls.n	800702e <_free_r+0x42>
 8007038:	6811      	ldr	r1, [r2, #0]
 800703a:	1850      	adds	r0, r2, r1
 800703c:	42a0      	cmp	r0, r4
 800703e:	d10b      	bne.n	8007058 <_free_r+0x6c>
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	4401      	add	r1, r0
 8007044:	1850      	adds	r0, r2, r1
 8007046:	4283      	cmp	r3, r0
 8007048:	6011      	str	r1, [r2, #0]
 800704a:	d1e0      	bne.n	800700e <_free_r+0x22>
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	6053      	str	r3, [r2, #4]
 8007052:	4408      	add	r0, r1
 8007054:	6010      	str	r0, [r2, #0]
 8007056:	e7da      	b.n	800700e <_free_r+0x22>
 8007058:	d902      	bls.n	8007060 <_free_r+0x74>
 800705a:	230c      	movs	r3, #12
 800705c:	602b      	str	r3, [r5, #0]
 800705e:	e7d6      	b.n	800700e <_free_r+0x22>
 8007060:	6820      	ldr	r0, [r4, #0]
 8007062:	1821      	adds	r1, r4, r0
 8007064:	428b      	cmp	r3, r1
 8007066:	bf04      	itt	eq
 8007068:	6819      	ldreq	r1, [r3, #0]
 800706a:	685b      	ldreq	r3, [r3, #4]
 800706c:	6063      	str	r3, [r4, #4]
 800706e:	bf04      	itt	eq
 8007070:	1809      	addeq	r1, r1, r0
 8007072:	6021      	streq	r1, [r4, #0]
 8007074:	6054      	str	r4, [r2, #4]
 8007076:	e7ca      	b.n	800700e <_free_r+0x22>
 8007078:	bd38      	pop	{r3, r4, r5, pc}
 800707a:	bf00      	nop
 800707c:	20004d00 	.word	0x20004d00

08007080 <sbrk_aligned>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	4e0f      	ldr	r6, [pc, #60]	@ (80070c0 <sbrk_aligned+0x40>)
 8007084:	460c      	mov	r4, r1
 8007086:	6831      	ldr	r1, [r6, #0]
 8007088:	4605      	mov	r5, r0
 800708a:	b911      	cbnz	r1, 8007092 <sbrk_aligned+0x12>
 800708c:	f000 fca6 	bl	80079dc <_sbrk_r>
 8007090:	6030      	str	r0, [r6, #0]
 8007092:	4621      	mov	r1, r4
 8007094:	4628      	mov	r0, r5
 8007096:	f000 fca1 	bl	80079dc <_sbrk_r>
 800709a:	1c43      	adds	r3, r0, #1
 800709c:	d103      	bne.n	80070a6 <sbrk_aligned+0x26>
 800709e:	f04f 34ff 	mov.w	r4, #4294967295
 80070a2:	4620      	mov	r0, r4
 80070a4:	bd70      	pop	{r4, r5, r6, pc}
 80070a6:	1cc4      	adds	r4, r0, #3
 80070a8:	f024 0403 	bic.w	r4, r4, #3
 80070ac:	42a0      	cmp	r0, r4
 80070ae:	d0f8      	beq.n	80070a2 <sbrk_aligned+0x22>
 80070b0:	1a21      	subs	r1, r4, r0
 80070b2:	4628      	mov	r0, r5
 80070b4:	f000 fc92 	bl	80079dc <_sbrk_r>
 80070b8:	3001      	adds	r0, #1
 80070ba:	d1f2      	bne.n	80070a2 <sbrk_aligned+0x22>
 80070bc:	e7ef      	b.n	800709e <sbrk_aligned+0x1e>
 80070be:	bf00      	nop
 80070c0:	20004cfc 	.word	0x20004cfc

080070c4 <_malloc_r>:
 80070c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070c8:	1ccd      	adds	r5, r1, #3
 80070ca:	f025 0503 	bic.w	r5, r5, #3
 80070ce:	3508      	adds	r5, #8
 80070d0:	2d0c      	cmp	r5, #12
 80070d2:	bf38      	it	cc
 80070d4:	250c      	movcc	r5, #12
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	4606      	mov	r6, r0
 80070da:	db01      	blt.n	80070e0 <_malloc_r+0x1c>
 80070dc:	42a9      	cmp	r1, r5
 80070de:	d904      	bls.n	80070ea <_malloc_r+0x26>
 80070e0:	230c      	movs	r3, #12
 80070e2:	6033      	str	r3, [r6, #0]
 80070e4:	2000      	movs	r0, #0
 80070e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071c0 <_malloc_r+0xfc>
 80070ee:	f000 f869 	bl	80071c4 <__malloc_lock>
 80070f2:	f8d8 3000 	ldr.w	r3, [r8]
 80070f6:	461c      	mov	r4, r3
 80070f8:	bb44      	cbnz	r4, 800714c <_malloc_r+0x88>
 80070fa:	4629      	mov	r1, r5
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7ff ffbf 	bl	8007080 <sbrk_aligned>
 8007102:	1c43      	adds	r3, r0, #1
 8007104:	4604      	mov	r4, r0
 8007106:	d158      	bne.n	80071ba <_malloc_r+0xf6>
 8007108:	f8d8 4000 	ldr.w	r4, [r8]
 800710c:	4627      	mov	r7, r4
 800710e:	2f00      	cmp	r7, #0
 8007110:	d143      	bne.n	800719a <_malloc_r+0xd6>
 8007112:	2c00      	cmp	r4, #0
 8007114:	d04b      	beq.n	80071ae <_malloc_r+0xea>
 8007116:	6823      	ldr	r3, [r4, #0]
 8007118:	4639      	mov	r1, r7
 800711a:	4630      	mov	r0, r6
 800711c:	eb04 0903 	add.w	r9, r4, r3
 8007120:	f000 fc5c 	bl	80079dc <_sbrk_r>
 8007124:	4581      	cmp	r9, r0
 8007126:	d142      	bne.n	80071ae <_malloc_r+0xea>
 8007128:	6821      	ldr	r1, [r4, #0]
 800712a:	1a6d      	subs	r5, r5, r1
 800712c:	4629      	mov	r1, r5
 800712e:	4630      	mov	r0, r6
 8007130:	f7ff ffa6 	bl	8007080 <sbrk_aligned>
 8007134:	3001      	adds	r0, #1
 8007136:	d03a      	beq.n	80071ae <_malloc_r+0xea>
 8007138:	6823      	ldr	r3, [r4, #0]
 800713a:	442b      	add	r3, r5
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	f8d8 3000 	ldr.w	r3, [r8]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	bb62      	cbnz	r2, 80071a0 <_malloc_r+0xdc>
 8007146:	f8c8 7000 	str.w	r7, [r8]
 800714a:	e00f      	b.n	800716c <_malloc_r+0xa8>
 800714c:	6822      	ldr	r2, [r4, #0]
 800714e:	1b52      	subs	r2, r2, r5
 8007150:	d420      	bmi.n	8007194 <_malloc_r+0xd0>
 8007152:	2a0b      	cmp	r2, #11
 8007154:	d917      	bls.n	8007186 <_malloc_r+0xc2>
 8007156:	1961      	adds	r1, r4, r5
 8007158:	42a3      	cmp	r3, r4
 800715a:	6025      	str	r5, [r4, #0]
 800715c:	bf18      	it	ne
 800715e:	6059      	strne	r1, [r3, #4]
 8007160:	6863      	ldr	r3, [r4, #4]
 8007162:	bf08      	it	eq
 8007164:	f8c8 1000 	streq.w	r1, [r8]
 8007168:	5162      	str	r2, [r4, r5]
 800716a:	604b      	str	r3, [r1, #4]
 800716c:	4630      	mov	r0, r6
 800716e:	f000 f82f 	bl	80071d0 <__malloc_unlock>
 8007172:	f104 000b 	add.w	r0, r4, #11
 8007176:	1d23      	adds	r3, r4, #4
 8007178:	f020 0007 	bic.w	r0, r0, #7
 800717c:	1ac2      	subs	r2, r0, r3
 800717e:	bf1c      	itt	ne
 8007180:	1a1b      	subne	r3, r3, r0
 8007182:	50a3      	strne	r3, [r4, r2]
 8007184:	e7af      	b.n	80070e6 <_malloc_r+0x22>
 8007186:	6862      	ldr	r2, [r4, #4]
 8007188:	42a3      	cmp	r3, r4
 800718a:	bf0c      	ite	eq
 800718c:	f8c8 2000 	streq.w	r2, [r8]
 8007190:	605a      	strne	r2, [r3, #4]
 8007192:	e7eb      	b.n	800716c <_malloc_r+0xa8>
 8007194:	4623      	mov	r3, r4
 8007196:	6864      	ldr	r4, [r4, #4]
 8007198:	e7ae      	b.n	80070f8 <_malloc_r+0x34>
 800719a:	463c      	mov	r4, r7
 800719c:	687f      	ldr	r7, [r7, #4]
 800719e:	e7b6      	b.n	800710e <_malloc_r+0x4a>
 80071a0:	461a      	mov	r2, r3
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	d1fb      	bne.n	80071a0 <_malloc_r+0xdc>
 80071a8:	2300      	movs	r3, #0
 80071aa:	6053      	str	r3, [r2, #4]
 80071ac:	e7de      	b.n	800716c <_malloc_r+0xa8>
 80071ae:	230c      	movs	r3, #12
 80071b0:	6033      	str	r3, [r6, #0]
 80071b2:	4630      	mov	r0, r6
 80071b4:	f000 f80c 	bl	80071d0 <__malloc_unlock>
 80071b8:	e794      	b.n	80070e4 <_malloc_r+0x20>
 80071ba:	6005      	str	r5, [r0, #0]
 80071bc:	e7d6      	b.n	800716c <_malloc_r+0xa8>
 80071be:	bf00      	nop
 80071c0:	20004d00 	.word	0x20004d00

080071c4 <__malloc_lock>:
 80071c4:	4801      	ldr	r0, [pc, #4]	@ (80071cc <__malloc_lock+0x8>)
 80071c6:	f7ff bf00 	b.w	8006fca <__retarget_lock_acquire_recursive>
 80071ca:	bf00      	nop
 80071cc:	20004cf8 	.word	0x20004cf8

080071d0 <__malloc_unlock>:
 80071d0:	4801      	ldr	r0, [pc, #4]	@ (80071d8 <__malloc_unlock+0x8>)
 80071d2:	f7ff befb 	b.w	8006fcc <__retarget_lock_release_recursive>
 80071d6:	bf00      	nop
 80071d8:	20004cf8 	.word	0x20004cf8

080071dc <__sfputc_r>:
 80071dc:	6893      	ldr	r3, [r2, #8]
 80071de:	3b01      	subs	r3, #1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	b410      	push	{r4}
 80071e4:	6093      	str	r3, [r2, #8]
 80071e6:	da08      	bge.n	80071fa <__sfputc_r+0x1e>
 80071e8:	6994      	ldr	r4, [r2, #24]
 80071ea:	42a3      	cmp	r3, r4
 80071ec:	db01      	blt.n	80071f2 <__sfputc_r+0x16>
 80071ee:	290a      	cmp	r1, #10
 80071f0:	d103      	bne.n	80071fa <__sfputc_r+0x1e>
 80071f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071f6:	f7ff bd84 	b.w	8006d02 <__swbuf_r>
 80071fa:	6813      	ldr	r3, [r2, #0]
 80071fc:	1c58      	adds	r0, r3, #1
 80071fe:	6010      	str	r0, [r2, #0]
 8007200:	7019      	strb	r1, [r3, #0]
 8007202:	4608      	mov	r0, r1
 8007204:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007208:	4770      	bx	lr

0800720a <__sfputs_r>:
 800720a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720c:	4606      	mov	r6, r0
 800720e:	460f      	mov	r7, r1
 8007210:	4614      	mov	r4, r2
 8007212:	18d5      	adds	r5, r2, r3
 8007214:	42ac      	cmp	r4, r5
 8007216:	d101      	bne.n	800721c <__sfputs_r+0x12>
 8007218:	2000      	movs	r0, #0
 800721a:	e007      	b.n	800722c <__sfputs_r+0x22>
 800721c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007220:	463a      	mov	r2, r7
 8007222:	4630      	mov	r0, r6
 8007224:	f7ff ffda 	bl	80071dc <__sfputc_r>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	d1f3      	bne.n	8007214 <__sfputs_r+0xa>
 800722c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007230 <_vfiprintf_r>:
 8007230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007234:	460d      	mov	r5, r1
 8007236:	b09d      	sub	sp, #116	@ 0x74
 8007238:	4614      	mov	r4, r2
 800723a:	4698      	mov	r8, r3
 800723c:	4606      	mov	r6, r0
 800723e:	b118      	cbz	r0, 8007248 <_vfiprintf_r+0x18>
 8007240:	6a03      	ldr	r3, [r0, #32]
 8007242:	b90b      	cbnz	r3, 8007248 <_vfiprintf_r+0x18>
 8007244:	f7ff fc74 	bl	8006b30 <__sinit>
 8007248:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800724a:	07d9      	lsls	r1, r3, #31
 800724c:	d405      	bmi.n	800725a <_vfiprintf_r+0x2a>
 800724e:	89ab      	ldrh	r3, [r5, #12]
 8007250:	059a      	lsls	r2, r3, #22
 8007252:	d402      	bmi.n	800725a <_vfiprintf_r+0x2a>
 8007254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007256:	f7ff feb8 	bl	8006fca <__retarget_lock_acquire_recursive>
 800725a:	89ab      	ldrh	r3, [r5, #12]
 800725c:	071b      	lsls	r3, r3, #28
 800725e:	d501      	bpl.n	8007264 <_vfiprintf_r+0x34>
 8007260:	692b      	ldr	r3, [r5, #16]
 8007262:	b99b      	cbnz	r3, 800728c <_vfiprintf_r+0x5c>
 8007264:	4629      	mov	r1, r5
 8007266:	4630      	mov	r0, r6
 8007268:	f7ff fd8a 	bl	8006d80 <__swsetup_r>
 800726c:	b170      	cbz	r0, 800728c <_vfiprintf_r+0x5c>
 800726e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007270:	07dc      	lsls	r4, r3, #31
 8007272:	d504      	bpl.n	800727e <_vfiprintf_r+0x4e>
 8007274:	f04f 30ff 	mov.w	r0, #4294967295
 8007278:	b01d      	add	sp, #116	@ 0x74
 800727a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727e:	89ab      	ldrh	r3, [r5, #12]
 8007280:	0598      	lsls	r0, r3, #22
 8007282:	d4f7      	bmi.n	8007274 <_vfiprintf_r+0x44>
 8007284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007286:	f7ff fea1 	bl	8006fcc <__retarget_lock_release_recursive>
 800728a:	e7f3      	b.n	8007274 <_vfiprintf_r+0x44>
 800728c:	2300      	movs	r3, #0
 800728e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007290:	2320      	movs	r3, #32
 8007292:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007296:	f8cd 800c 	str.w	r8, [sp, #12]
 800729a:	2330      	movs	r3, #48	@ 0x30
 800729c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800744c <_vfiprintf_r+0x21c>
 80072a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072a4:	f04f 0901 	mov.w	r9, #1
 80072a8:	4623      	mov	r3, r4
 80072aa:	469a      	mov	sl, r3
 80072ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072b0:	b10a      	cbz	r2, 80072b6 <_vfiprintf_r+0x86>
 80072b2:	2a25      	cmp	r2, #37	@ 0x25
 80072b4:	d1f9      	bne.n	80072aa <_vfiprintf_r+0x7a>
 80072b6:	ebba 0b04 	subs.w	fp, sl, r4
 80072ba:	d00b      	beq.n	80072d4 <_vfiprintf_r+0xa4>
 80072bc:	465b      	mov	r3, fp
 80072be:	4622      	mov	r2, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	4630      	mov	r0, r6
 80072c4:	f7ff ffa1 	bl	800720a <__sfputs_r>
 80072c8:	3001      	adds	r0, #1
 80072ca:	f000 80a7 	beq.w	800741c <_vfiprintf_r+0x1ec>
 80072ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072d0:	445a      	add	r2, fp
 80072d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80072d4:	f89a 3000 	ldrb.w	r3, [sl]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f000 809f 	beq.w	800741c <_vfiprintf_r+0x1ec>
 80072de:	2300      	movs	r3, #0
 80072e0:	f04f 32ff 	mov.w	r2, #4294967295
 80072e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072e8:	f10a 0a01 	add.w	sl, sl, #1
 80072ec:	9304      	str	r3, [sp, #16]
 80072ee:	9307      	str	r3, [sp, #28]
 80072f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80072f6:	4654      	mov	r4, sl
 80072f8:	2205      	movs	r2, #5
 80072fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072fe:	4853      	ldr	r0, [pc, #332]	@ (800744c <_vfiprintf_r+0x21c>)
 8007300:	f7f8 ff6e 	bl	80001e0 <memchr>
 8007304:	9a04      	ldr	r2, [sp, #16]
 8007306:	b9d8      	cbnz	r0, 8007340 <_vfiprintf_r+0x110>
 8007308:	06d1      	lsls	r1, r2, #27
 800730a:	bf44      	itt	mi
 800730c:	2320      	movmi	r3, #32
 800730e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007312:	0713      	lsls	r3, r2, #28
 8007314:	bf44      	itt	mi
 8007316:	232b      	movmi	r3, #43	@ 0x2b
 8007318:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800731c:	f89a 3000 	ldrb.w	r3, [sl]
 8007320:	2b2a      	cmp	r3, #42	@ 0x2a
 8007322:	d015      	beq.n	8007350 <_vfiprintf_r+0x120>
 8007324:	9a07      	ldr	r2, [sp, #28]
 8007326:	4654      	mov	r4, sl
 8007328:	2000      	movs	r0, #0
 800732a:	f04f 0c0a 	mov.w	ip, #10
 800732e:	4621      	mov	r1, r4
 8007330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007334:	3b30      	subs	r3, #48	@ 0x30
 8007336:	2b09      	cmp	r3, #9
 8007338:	d94b      	bls.n	80073d2 <_vfiprintf_r+0x1a2>
 800733a:	b1b0      	cbz	r0, 800736a <_vfiprintf_r+0x13a>
 800733c:	9207      	str	r2, [sp, #28]
 800733e:	e014      	b.n	800736a <_vfiprintf_r+0x13a>
 8007340:	eba0 0308 	sub.w	r3, r0, r8
 8007344:	fa09 f303 	lsl.w	r3, r9, r3
 8007348:	4313      	orrs	r3, r2
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	46a2      	mov	sl, r4
 800734e:	e7d2      	b.n	80072f6 <_vfiprintf_r+0xc6>
 8007350:	9b03      	ldr	r3, [sp, #12]
 8007352:	1d19      	adds	r1, r3, #4
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	9103      	str	r1, [sp, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	bfbb      	ittet	lt
 800735c:	425b      	neglt	r3, r3
 800735e:	f042 0202 	orrlt.w	r2, r2, #2
 8007362:	9307      	strge	r3, [sp, #28]
 8007364:	9307      	strlt	r3, [sp, #28]
 8007366:	bfb8      	it	lt
 8007368:	9204      	strlt	r2, [sp, #16]
 800736a:	7823      	ldrb	r3, [r4, #0]
 800736c:	2b2e      	cmp	r3, #46	@ 0x2e
 800736e:	d10a      	bne.n	8007386 <_vfiprintf_r+0x156>
 8007370:	7863      	ldrb	r3, [r4, #1]
 8007372:	2b2a      	cmp	r3, #42	@ 0x2a
 8007374:	d132      	bne.n	80073dc <_vfiprintf_r+0x1ac>
 8007376:	9b03      	ldr	r3, [sp, #12]
 8007378:	1d1a      	adds	r2, r3, #4
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	9203      	str	r2, [sp, #12]
 800737e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007382:	3402      	adds	r4, #2
 8007384:	9305      	str	r3, [sp, #20]
 8007386:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800745c <_vfiprintf_r+0x22c>
 800738a:	7821      	ldrb	r1, [r4, #0]
 800738c:	2203      	movs	r2, #3
 800738e:	4650      	mov	r0, sl
 8007390:	f7f8 ff26 	bl	80001e0 <memchr>
 8007394:	b138      	cbz	r0, 80073a6 <_vfiprintf_r+0x176>
 8007396:	9b04      	ldr	r3, [sp, #16]
 8007398:	eba0 000a 	sub.w	r0, r0, sl
 800739c:	2240      	movs	r2, #64	@ 0x40
 800739e:	4082      	lsls	r2, r0
 80073a0:	4313      	orrs	r3, r2
 80073a2:	3401      	adds	r4, #1
 80073a4:	9304      	str	r3, [sp, #16]
 80073a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073aa:	4829      	ldr	r0, [pc, #164]	@ (8007450 <_vfiprintf_r+0x220>)
 80073ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073b0:	2206      	movs	r2, #6
 80073b2:	f7f8 ff15 	bl	80001e0 <memchr>
 80073b6:	2800      	cmp	r0, #0
 80073b8:	d03f      	beq.n	800743a <_vfiprintf_r+0x20a>
 80073ba:	4b26      	ldr	r3, [pc, #152]	@ (8007454 <_vfiprintf_r+0x224>)
 80073bc:	bb1b      	cbnz	r3, 8007406 <_vfiprintf_r+0x1d6>
 80073be:	9b03      	ldr	r3, [sp, #12]
 80073c0:	3307      	adds	r3, #7
 80073c2:	f023 0307 	bic.w	r3, r3, #7
 80073c6:	3308      	adds	r3, #8
 80073c8:	9303      	str	r3, [sp, #12]
 80073ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073cc:	443b      	add	r3, r7
 80073ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80073d0:	e76a      	b.n	80072a8 <_vfiprintf_r+0x78>
 80073d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80073d6:	460c      	mov	r4, r1
 80073d8:	2001      	movs	r0, #1
 80073da:	e7a8      	b.n	800732e <_vfiprintf_r+0xfe>
 80073dc:	2300      	movs	r3, #0
 80073de:	3401      	adds	r4, #1
 80073e0:	9305      	str	r3, [sp, #20]
 80073e2:	4619      	mov	r1, r3
 80073e4:	f04f 0c0a 	mov.w	ip, #10
 80073e8:	4620      	mov	r0, r4
 80073ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073ee:	3a30      	subs	r2, #48	@ 0x30
 80073f0:	2a09      	cmp	r2, #9
 80073f2:	d903      	bls.n	80073fc <_vfiprintf_r+0x1cc>
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d0c6      	beq.n	8007386 <_vfiprintf_r+0x156>
 80073f8:	9105      	str	r1, [sp, #20]
 80073fa:	e7c4      	b.n	8007386 <_vfiprintf_r+0x156>
 80073fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007400:	4604      	mov	r4, r0
 8007402:	2301      	movs	r3, #1
 8007404:	e7f0      	b.n	80073e8 <_vfiprintf_r+0x1b8>
 8007406:	ab03      	add	r3, sp, #12
 8007408:	9300      	str	r3, [sp, #0]
 800740a:	462a      	mov	r2, r5
 800740c:	4b12      	ldr	r3, [pc, #72]	@ (8007458 <_vfiprintf_r+0x228>)
 800740e:	a904      	add	r1, sp, #16
 8007410:	4630      	mov	r0, r6
 8007412:	f3af 8000 	nop.w
 8007416:	4607      	mov	r7, r0
 8007418:	1c78      	adds	r0, r7, #1
 800741a:	d1d6      	bne.n	80073ca <_vfiprintf_r+0x19a>
 800741c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800741e:	07d9      	lsls	r1, r3, #31
 8007420:	d405      	bmi.n	800742e <_vfiprintf_r+0x1fe>
 8007422:	89ab      	ldrh	r3, [r5, #12]
 8007424:	059a      	lsls	r2, r3, #22
 8007426:	d402      	bmi.n	800742e <_vfiprintf_r+0x1fe>
 8007428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800742a:	f7ff fdcf 	bl	8006fcc <__retarget_lock_release_recursive>
 800742e:	89ab      	ldrh	r3, [r5, #12]
 8007430:	065b      	lsls	r3, r3, #25
 8007432:	f53f af1f 	bmi.w	8007274 <_vfiprintf_r+0x44>
 8007436:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007438:	e71e      	b.n	8007278 <_vfiprintf_r+0x48>
 800743a:	ab03      	add	r3, sp, #12
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	462a      	mov	r2, r5
 8007440:	4b05      	ldr	r3, [pc, #20]	@ (8007458 <_vfiprintf_r+0x228>)
 8007442:	a904      	add	r1, sp, #16
 8007444:	4630      	mov	r0, r6
 8007446:	f000 f879 	bl	800753c <_printf_i>
 800744a:	e7e4      	b.n	8007416 <_vfiprintf_r+0x1e6>
 800744c:	08007b18 	.word	0x08007b18
 8007450:	08007b22 	.word	0x08007b22
 8007454:	00000000 	.word	0x00000000
 8007458:	0800720b 	.word	0x0800720b
 800745c:	08007b1e 	.word	0x08007b1e

08007460 <_printf_common>:
 8007460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007464:	4616      	mov	r6, r2
 8007466:	4698      	mov	r8, r3
 8007468:	688a      	ldr	r2, [r1, #8]
 800746a:	690b      	ldr	r3, [r1, #16]
 800746c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007470:	4293      	cmp	r3, r2
 8007472:	bfb8      	it	lt
 8007474:	4613      	movlt	r3, r2
 8007476:	6033      	str	r3, [r6, #0]
 8007478:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800747c:	4607      	mov	r7, r0
 800747e:	460c      	mov	r4, r1
 8007480:	b10a      	cbz	r2, 8007486 <_printf_common+0x26>
 8007482:	3301      	adds	r3, #1
 8007484:	6033      	str	r3, [r6, #0]
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	0699      	lsls	r1, r3, #26
 800748a:	bf42      	ittt	mi
 800748c:	6833      	ldrmi	r3, [r6, #0]
 800748e:	3302      	addmi	r3, #2
 8007490:	6033      	strmi	r3, [r6, #0]
 8007492:	6825      	ldr	r5, [r4, #0]
 8007494:	f015 0506 	ands.w	r5, r5, #6
 8007498:	d106      	bne.n	80074a8 <_printf_common+0x48>
 800749a:	f104 0a19 	add.w	sl, r4, #25
 800749e:	68e3      	ldr	r3, [r4, #12]
 80074a0:	6832      	ldr	r2, [r6, #0]
 80074a2:	1a9b      	subs	r3, r3, r2
 80074a4:	42ab      	cmp	r3, r5
 80074a6:	dc26      	bgt.n	80074f6 <_printf_common+0x96>
 80074a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074ac:	6822      	ldr	r2, [r4, #0]
 80074ae:	3b00      	subs	r3, #0
 80074b0:	bf18      	it	ne
 80074b2:	2301      	movne	r3, #1
 80074b4:	0692      	lsls	r2, r2, #26
 80074b6:	d42b      	bmi.n	8007510 <_printf_common+0xb0>
 80074b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074bc:	4641      	mov	r1, r8
 80074be:	4638      	mov	r0, r7
 80074c0:	47c8      	blx	r9
 80074c2:	3001      	adds	r0, #1
 80074c4:	d01e      	beq.n	8007504 <_printf_common+0xa4>
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	6922      	ldr	r2, [r4, #16]
 80074ca:	f003 0306 	and.w	r3, r3, #6
 80074ce:	2b04      	cmp	r3, #4
 80074d0:	bf02      	ittt	eq
 80074d2:	68e5      	ldreq	r5, [r4, #12]
 80074d4:	6833      	ldreq	r3, [r6, #0]
 80074d6:	1aed      	subeq	r5, r5, r3
 80074d8:	68a3      	ldr	r3, [r4, #8]
 80074da:	bf0c      	ite	eq
 80074dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074e0:	2500      	movne	r5, #0
 80074e2:	4293      	cmp	r3, r2
 80074e4:	bfc4      	itt	gt
 80074e6:	1a9b      	subgt	r3, r3, r2
 80074e8:	18ed      	addgt	r5, r5, r3
 80074ea:	2600      	movs	r6, #0
 80074ec:	341a      	adds	r4, #26
 80074ee:	42b5      	cmp	r5, r6
 80074f0:	d11a      	bne.n	8007528 <_printf_common+0xc8>
 80074f2:	2000      	movs	r0, #0
 80074f4:	e008      	b.n	8007508 <_printf_common+0xa8>
 80074f6:	2301      	movs	r3, #1
 80074f8:	4652      	mov	r2, sl
 80074fa:	4641      	mov	r1, r8
 80074fc:	4638      	mov	r0, r7
 80074fe:	47c8      	blx	r9
 8007500:	3001      	adds	r0, #1
 8007502:	d103      	bne.n	800750c <_printf_common+0xac>
 8007504:	f04f 30ff 	mov.w	r0, #4294967295
 8007508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800750c:	3501      	adds	r5, #1
 800750e:	e7c6      	b.n	800749e <_printf_common+0x3e>
 8007510:	18e1      	adds	r1, r4, r3
 8007512:	1c5a      	adds	r2, r3, #1
 8007514:	2030      	movs	r0, #48	@ 0x30
 8007516:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800751a:	4422      	add	r2, r4
 800751c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007520:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007524:	3302      	adds	r3, #2
 8007526:	e7c7      	b.n	80074b8 <_printf_common+0x58>
 8007528:	2301      	movs	r3, #1
 800752a:	4622      	mov	r2, r4
 800752c:	4641      	mov	r1, r8
 800752e:	4638      	mov	r0, r7
 8007530:	47c8      	blx	r9
 8007532:	3001      	adds	r0, #1
 8007534:	d0e6      	beq.n	8007504 <_printf_common+0xa4>
 8007536:	3601      	adds	r6, #1
 8007538:	e7d9      	b.n	80074ee <_printf_common+0x8e>
	...

0800753c <_printf_i>:
 800753c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007540:	7e0f      	ldrb	r7, [r1, #24]
 8007542:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007544:	2f78      	cmp	r7, #120	@ 0x78
 8007546:	4691      	mov	r9, r2
 8007548:	4680      	mov	r8, r0
 800754a:	460c      	mov	r4, r1
 800754c:	469a      	mov	sl, r3
 800754e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007552:	d807      	bhi.n	8007564 <_printf_i+0x28>
 8007554:	2f62      	cmp	r7, #98	@ 0x62
 8007556:	d80a      	bhi.n	800756e <_printf_i+0x32>
 8007558:	2f00      	cmp	r7, #0
 800755a:	f000 80d2 	beq.w	8007702 <_printf_i+0x1c6>
 800755e:	2f58      	cmp	r7, #88	@ 0x58
 8007560:	f000 80b9 	beq.w	80076d6 <_printf_i+0x19a>
 8007564:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007568:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800756c:	e03a      	b.n	80075e4 <_printf_i+0xa8>
 800756e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007572:	2b15      	cmp	r3, #21
 8007574:	d8f6      	bhi.n	8007564 <_printf_i+0x28>
 8007576:	a101      	add	r1, pc, #4	@ (adr r1, 800757c <_printf_i+0x40>)
 8007578:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800757c:	080075d5 	.word	0x080075d5
 8007580:	080075e9 	.word	0x080075e9
 8007584:	08007565 	.word	0x08007565
 8007588:	08007565 	.word	0x08007565
 800758c:	08007565 	.word	0x08007565
 8007590:	08007565 	.word	0x08007565
 8007594:	080075e9 	.word	0x080075e9
 8007598:	08007565 	.word	0x08007565
 800759c:	08007565 	.word	0x08007565
 80075a0:	08007565 	.word	0x08007565
 80075a4:	08007565 	.word	0x08007565
 80075a8:	080076e9 	.word	0x080076e9
 80075ac:	08007613 	.word	0x08007613
 80075b0:	080076a3 	.word	0x080076a3
 80075b4:	08007565 	.word	0x08007565
 80075b8:	08007565 	.word	0x08007565
 80075bc:	0800770b 	.word	0x0800770b
 80075c0:	08007565 	.word	0x08007565
 80075c4:	08007613 	.word	0x08007613
 80075c8:	08007565 	.word	0x08007565
 80075cc:	08007565 	.word	0x08007565
 80075d0:	080076ab 	.word	0x080076ab
 80075d4:	6833      	ldr	r3, [r6, #0]
 80075d6:	1d1a      	adds	r2, r3, #4
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	6032      	str	r2, [r6, #0]
 80075dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80075e4:	2301      	movs	r3, #1
 80075e6:	e09d      	b.n	8007724 <_printf_i+0x1e8>
 80075e8:	6833      	ldr	r3, [r6, #0]
 80075ea:	6820      	ldr	r0, [r4, #0]
 80075ec:	1d19      	adds	r1, r3, #4
 80075ee:	6031      	str	r1, [r6, #0]
 80075f0:	0606      	lsls	r6, r0, #24
 80075f2:	d501      	bpl.n	80075f8 <_printf_i+0xbc>
 80075f4:	681d      	ldr	r5, [r3, #0]
 80075f6:	e003      	b.n	8007600 <_printf_i+0xc4>
 80075f8:	0645      	lsls	r5, r0, #25
 80075fa:	d5fb      	bpl.n	80075f4 <_printf_i+0xb8>
 80075fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007600:	2d00      	cmp	r5, #0
 8007602:	da03      	bge.n	800760c <_printf_i+0xd0>
 8007604:	232d      	movs	r3, #45	@ 0x2d
 8007606:	426d      	negs	r5, r5
 8007608:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800760c:	4859      	ldr	r0, [pc, #356]	@ (8007774 <_printf_i+0x238>)
 800760e:	230a      	movs	r3, #10
 8007610:	e011      	b.n	8007636 <_printf_i+0xfa>
 8007612:	6821      	ldr	r1, [r4, #0]
 8007614:	6833      	ldr	r3, [r6, #0]
 8007616:	0608      	lsls	r0, r1, #24
 8007618:	f853 5b04 	ldr.w	r5, [r3], #4
 800761c:	d402      	bmi.n	8007624 <_printf_i+0xe8>
 800761e:	0649      	lsls	r1, r1, #25
 8007620:	bf48      	it	mi
 8007622:	b2ad      	uxthmi	r5, r5
 8007624:	2f6f      	cmp	r7, #111	@ 0x6f
 8007626:	4853      	ldr	r0, [pc, #332]	@ (8007774 <_printf_i+0x238>)
 8007628:	6033      	str	r3, [r6, #0]
 800762a:	bf14      	ite	ne
 800762c:	230a      	movne	r3, #10
 800762e:	2308      	moveq	r3, #8
 8007630:	2100      	movs	r1, #0
 8007632:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007636:	6866      	ldr	r6, [r4, #4]
 8007638:	60a6      	str	r6, [r4, #8]
 800763a:	2e00      	cmp	r6, #0
 800763c:	bfa2      	ittt	ge
 800763e:	6821      	ldrge	r1, [r4, #0]
 8007640:	f021 0104 	bicge.w	r1, r1, #4
 8007644:	6021      	strge	r1, [r4, #0]
 8007646:	b90d      	cbnz	r5, 800764c <_printf_i+0x110>
 8007648:	2e00      	cmp	r6, #0
 800764a:	d04b      	beq.n	80076e4 <_printf_i+0x1a8>
 800764c:	4616      	mov	r6, r2
 800764e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007652:	fb03 5711 	mls	r7, r3, r1, r5
 8007656:	5dc7      	ldrb	r7, [r0, r7]
 8007658:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800765c:	462f      	mov	r7, r5
 800765e:	42bb      	cmp	r3, r7
 8007660:	460d      	mov	r5, r1
 8007662:	d9f4      	bls.n	800764e <_printf_i+0x112>
 8007664:	2b08      	cmp	r3, #8
 8007666:	d10b      	bne.n	8007680 <_printf_i+0x144>
 8007668:	6823      	ldr	r3, [r4, #0]
 800766a:	07df      	lsls	r7, r3, #31
 800766c:	d508      	bpl.n	8007680 <_printf_i+0x144>
 800766e:	6923      	ldr	r3, [r4, #16]
 8007670:	6861      	ldr	r1, [r4, #4]
 8007672:	4299      	cmp	r1, r3
 8007674:	bfde      	ittt	le
 8007676:	2330      	movle	r3, #48	@ 0x30
 8007678:	f806 3c01 	strble.w	r3, [r6, #-1]
 800767c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007680:	1b92      	subs	r2, r2, r6
 8007682:	6122      	str	r2, [r4, #16]
 8007684:	f8cd a000 	str.w	sl, [sp]
 8007688:	464b      	mov	r3, r9
 800768a:	aa03      	add	r2, sp, #12
 800768c:	4621      	mov	r1, r4
 800768e:	4640      	mov	r0, r8
 8007690:	f7ff fee6 	bl	8007460 <_printf_common>
 8007694:	3001      	adds	r0, #1
 8007696:	d14a      	bne.n	800772e <_printf_i+0x1f2>
 8007698:	f04f 30ff 	mov.w	r0, #4294967295
 800769c:	b004      	add	sp, #16
 800769e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076a2:	6823      	ldr	r3, [r4, #0]
 80076a4:	f043 0320 	orr.w	r3, r3, #32
 80076a8:	6023      	str	r3, [r4, #0]
 80076aa:	4833      	ldr	r0, [pc, #204]	@ (8007778 <_printf_i+0x23c>)
 80076ac:	2778      	movs	r7, #120	@ 0x78
 80076ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	6831      	ldr	r1, [r6, #0]
 80076b6:	061f      	lsls	r7, r3, #24
 80076b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80076bc:	d402      	bmi.n	80076c4 <_printf_i+0x188>
 80076be:	065f      	lsls	r7, r3, #25
 80076c0:	bf48      	it	mi
 80076c2:	b2ad      	uxthmi	r5, r5
 80076c4:	6031      	str	r1, [r6, #0]
 80076c6:	07d9      	lsls	r1, r3, #31
 80076c8:	bf44      	itt	mi
 80076ca:	f043 0320 	orrmi.w	r3, r3, #32
 80076ce:	6023      	strmi	r3, [r4, #0]
 80076d0:	b11d      	cbz	r5, 80076da <_printf_i+0x19e>
 80076d2:	2310      	movs	r3, #16
 80076d4:	e7ac      	b.n	8007630 <_printf_i+0xf4>
 80076d6:	4827      	ldr	r0, [pc, #156]	@ (8007774 <_printf_i+0x238>)
 80076d8:	e7e9      	b.n	80076ae <_printf_i+0x172>
 80076da:	6823      	ldr	r3, [r4, #0]
 80076dc:	f023 0320 	bic.w	r3, r3, #32
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	e7f6      	b.n	80076d2 <_printf_i+0x196>
 80076e4:	4616      	mov	r6, r2
 80076e6:	e7bd      	b.n	8007664 <_printf_i+0x128>
 80076e8:	6833      	ldr	r3, [r6, #0]
 80076ea:	6825      	ldr	r5, [r4, #0]
 80076ec:	6961      	ldr	r1, [r4, #20]
 80076ee:	1d18      	adds	r0, r3, #4
 80076f0:	6030      	str	r0, [r6, #0]
 80076f2:	062e      	lsls	r6, r5, #24
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	d501      	bpl.n	80076fc <_printf_i+0x1c0>
 80076f8:	6019      	str	r1, [r3, #0]
 80076fa:	e002      	b.n	8007702 <_printf_i+0x1c6>
 80076fc:	0668      	lsls	r0, r5, #25
 80076fe:	d5fb      	bpl.n	80076f8 <_printf_i+0x1bc>
 8007700:	8019      	strh	r1, [r3, #0]
 8007702:	2300      	movs	r3, #0
 8007704:	6123      	str	r3, [r4, #16]
 8007706:	4616      	mov	r6, r2
 8007708:	e7bc      	b.n	8007684 <_printf_i+0x148>
 800770a:	6833      	ldr	r3, [r6, #0]
 800770c:	1d1a      	adds	r2, r3, #4
 800770e:	6032      	str	r2, [r6, #0]
 8007710:	681e      	ldr	r6, [r3, #0]
 8007712:	6862      	ldr	r2, [r4, #4]
 8007714:	2100      	movs	r1, #0
 8007716:	4630      	mov	r0, r6
 8007718:	f7f8 fd62 	bl	80001e0 <memchr>
 800771c:	b108      	cbz	r0, 8007722 <_printf_i+0x1e6>
 800771e:	1b80      	subs	r0, r0, r6
 8007720:	6060      	str	r0, [r4, #4]
 8007722:	6863      	ldr	r3, [r4, #4]
 8007724:	6123      	str	r3, [r4, #16]
 8007726:	2300      	movs	r3, #0
 8007728:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800772c:	e7aa      	b.n	8007684 <_printf_i+0x148>
 800772e:	6923      	ldr	r3, [r4, #16]
 8007730:	4632      	mov	r2, r6
 8007732:	4649      	mov	r1, r9
 8007734:	4640      	mov	r0, r8
 8007736:	47d0      	blx	sl
 8007738:	3001      	adds	r0, #1
 800773a:	d0ad      	beq.n	8007698 <_printf_i+0x15c>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	079b      	lsls	r3, r3, #30
 8007740:	d413      	bmi.n	800776a <_printf_i+0x22e>
 8007742:	68e0      	ldr	r0, [r4, #12]
 8007744:	9b03      	ldr	r3, [sp, #12]
 8007746:	4298      	cmp	r0, r3
 8007748:	bfb8      	it	lt
 800774a:	4618      	movlt	r0, r3
 800774c:	e7a6      	b.n	800769c <_printf_i+0x160>
 800774e:	2301      	movs	r3, #1
 8007750:	4632      	mov	r2, r6
 8007752:	4649      	mov	r1, r9
 8007754:	4640      	mov	r0, r8
 8007756:	47d0      	blx	sl
 8007758:	3001      	adds	r0, #1
 800775a:	d09d      	beq.n	8007698 <_printf_i+0x15c>
 800775c:	3501      	adds	r5, #1
 800775e:	68e3      	ldr	r3, [r4, #12]
 8007760:	9903      	ldr	r1, [sp, #12]
 8007762:	1a5b      	subs	r3, r3, r1
 8007764:	42ab      	cmp	r3, r5
 8007766:	dcf2      	bgt.n	800774e <_printf_i+0x212>
 8007768:	e7eb      	b.n	8007742 <_printf_i+0x206>
 800776a:	2500      	movs	r5, #0
 800776c:	f104 0619 	add.w	r6, r4, #25
 8007770:	e7f5      	b.n	800775e <_printf_i+0x222>
 8007772:	bf00      	nop
 8007774:	08007b29 	.word	0x08007b29
 8007778:	08007b3a 	.word	0x08007b3a

0800777c <__sflush_r>:
 800777c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007784:	0716      	lsls	r6, r2, #28
 8007786:	4605      	mov	r5, r0
 8007788:	460c      	mov	r4, r1
 800778a:	d454      	bmi.n	8007836 <__sflush_r+0xba>
 800778c:	684b      	ldr	r3, [r1, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	dc02      	bgt.n	8007798 <__sflush_r+0x1c>
 8007792:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007794:	2b00      	cmp	r3, #0
 8007796:	dd48      	ble.n	800782a <__sflush_r+0xae>
 8007798:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800779a:	2e00      	cmp	r6, #0
 800779c:	d045      	beq.n	800782a <__sflush_r+0xae>
 800779e:	2300      	movs	r3, #0
 80077a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077a4:	682f      	ldr	r7, [r5, #0]
 80077a6:	6a21      	ldr	r1, [r4, #32]
 80077a8:	602b      	str	r3, [r5, #0]
 80077aa:	d030      	beq.n	800780e <__sflush_r+0x92>
 80077ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	0759      	lsls	r1, r3, #29
 80077b2:	d505      	bpl.n	80077c0 <__sflush_r+0x44>
 80077b4:	6863      	ldr	r3, [r4, #4]
 80077b6:	1ad2      	subs	r2, r2, r3
 80077b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077ba:	b10b      	cbz	r3, 80077c0 <__sflush_r+0x44>
 80077bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077be:	1ad2      	subs	r2, r2, r3
 80077c0:	2300      	movs	r3, #0
 80077c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077c4:	6a21      	ldr	r1, [r4, #32]
 80077c6:	4628      	mov	r0, r5
 80077c8:	47b0      	blx	r6
 80077ca:	1c43      	adds	r3, r0, #1
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	d106      	bne.n	80077de <__sflush_r+0x62>
 80077d0:	6829      	ldr	r1, [r5, #0]
 80077d2:	291d      	cmp	r1, #29
 80077d4:	d82b      	bhi.n	800782e <__sflush_r+0xb2>
 80077d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007880 <__sflush_r+0x104>)
 80077d8:	410a      	asrs	r2, r1
 80077da:	07d6      	lsls	r6, r2, #31
 80077dc:	d427      	bmi.n	800782e <__sflush_r+0xb2>
 80077de:	2200      	movs	r2, #0
 80077e0:	6062      	str	r2, [r4, #4]
 80077e2:	04d9      	lsls	r1, r3, #19
 80077e4:	6922      	ldr	r2, [r4, #16]
 80077e6:	6022      	str	r2, [r4, #0]
 80077e8:	d504      	bpl.n	80077f4 <__sflush_r+0x78>
 80077ea:	1c42      	adds	r2, r0, #1
 80077ec:	d101      	bne.n	80077f2 <__sflush_r+0x76>
 80077ee:	682b      	ldr	r3, [r5, #0]
 80077f0:	b903      	cbnz	r3, 80077f4 <__sflush_r+0x78>
 80077f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80077f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077f6:	602f      	str	r7, [r5, #0]
 80077f8:	b1b9      	cbz	r1, 800782a <__sflush_r+0xae>
 80077fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077fe:	4299      	cmp	r1, r3
 8007800:	d002      	beq.n	8007808 <__sflush_r+0x8c>
 8007802:	4628      	mov	r0, r5
 8007804:	f7ff fbf2 	bl	8006fec <_free_r>
 8007808:	2300      	movs	r3, #0
 800780a:	6363      	str	r3, [r4, #52]	@ 0x34
 800780c:	e00d      	b.n	800782a <__sflush_r+0xae>
 800780e:	2301      	movs	r3, #1
 8007810:	4628      	mov	r0, r5
 8007812:	47b0      	blx	r6
 8007814:	4602      	mov	r2, r0
 8007816:	1c50      	adds	r0, r2, #1
 8007818:	d1c9      	bne.n	80077ae <__sflush_r+0x32>
 800781a:	682b      	ldr	r3, [r5, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d0c6      	beq.n	80077ae <__sflush_r+0x32>
 8007820:	2b1d      	cmp	r3, #29
 8007822:	d001      	beq.n	8007828 <__sflush_r+0xac>
 8007824:	2b16      	cmp	r3, #22
 8007826:	d11e      	bne.n	8007866 <__sflush_r+0xea>
 8007828:	602f      	str	r7, [r5, #0]
 800782a:	2000      	movs	r0, #0
 800782c:	e022      	b.n	8007874 <__sflush_r+0xf8>
 800782e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007832:	b21b      	sxth	r3, r3
 8007834:	e01b      	b.n	800786e <__sflush_r+0xf2>
 8007836:	690f      	ldr	r7, [r1, #16]
 8007838:	2f00      	cmp	r7, #0
 800783a:	d0f6      	beq.n	800782a <__sflush_r+0xae>
 800783c:	0793      	lsls	r3, r2, #30
 800783e:	680e      	ldr	r6, [r1, #0]
 8007840:	bf08      	it	eq
 8007842:	694b      	ldreq	r3, [r1, #20]
 8007844:	600f      	str	r7, [r1, #0]
 8007846:	bf18      	it	ne
 8007848:	2300      	movne	r3, #0
 800784a:	eba6 0807 	sub.w	r8, r6, r7
 800784e:	608b      	str	r3, [r1, #8]
 8007850:	f1b8 0f00 	cmp.w	r8, #0
 8007854:	dde9      	ble.n	800782a <__sflush_r+0xae>
 8007856:	6a21      	ldr	r1, [r4, #32]
 8007858:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800785a:	4643      	mov	r3, r8
 800785c:	463a      	mov	r2, r7
 800785e:	4628      	mov	r0, r5
 8007860:	47b0      	blx	r6
 8007862:	2800      	cmp	r0, #0
 8007864:	dc08      	bgt.n	8007878 <__sflush_r+0xfc>
 8007866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800786a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800786e:	81a3      	strh	r3, [r4, #12]
 8007870:	f04f 30ff 	mov.w	r0, #4294967295
 8007874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007878:	4407      	add	r7, r0
 800787a:	eba8 0800 	sub.w	r8, r8, r0
 800787e:	e7e7      	b.n	8007850 <__sflush_r+0xd4>
 8007880:	dfbffffe 	.word	0xdfbffffe

08007884 <_fflush_r>:
 8007884:	b538      	push	{r3, r4, r5, lr}
 8007886:	690b      	ldr	r3, [r1, #16]
 8007888:	4605      	mov	r5, r0
 800788a:	460c      	mov	r4, r1
 800788c:	b913      	cbnz	r3, 8007894 <_fflush_r+0x10>
 800788e:	2500      	movs	r5, #0
 8007890:	4628      	mov	r0, r5
 8007892:	bd38      	pop	{r3, r4, r5, pc}
 8007894:	b118      	cbz	r0, 800789e <_fflush_r+0x1a>
 8007896:	6a03      	ldr	r3, [r0, #32]
 8007898:	b90b      	cbnz	r3, 800789e <_fflush_r+0x1a>
 800789a:	f7ff f949 	bl	8006b30 <__sinit>
 800789e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d0f3      	beq.n	800788e <_fflush_r+0xa>
 80078a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078a8:	07d0      	lsls	r0, r2, #31
 80078aa:	d404      	bmi.n	80078b6 <_fflush_r+0x32>
 80078ac:	0599      	lsls	r1, r3, #22
 80078ae:	d402      	bmi.n	80078b6 <_fflush_r+0x32>
 80078b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078b2:	f7ff fb8a 	bl	8006fca <__retarget_lock_acquire_recursive>
 80078b6:	4628      	mov	r0, r5
 80078b8:	4621      	mov	r1, r4
 80078ba:	f7ff ff5f 	bl	800777c <__sflush_r>
 80078be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078c0:	07da      	lsls	r2, r3, #31
 80078c2:	4605      	mov	r5, r0
 80078c4:	d4e4      	bmi.n	8007890 <_fflush_r+0xc>
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	059b      	lsls	r3, r3, #22
 80078ca:	d4e1      	bmi.n	8007890 <_fflush_r+0xc>
 80078cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078ce:	f7ff fb7d 	bl	8006fcc <__retarget_lock_release_recursive>
 80078d2:	e7dd      	b.n	8007890 <_fflush_r+0xc>

080078d4 <__swhatbuf_r>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	460c      	mov	r4, r1
 80078d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078dc:	2900      	cmp	r1, #0
 80078de:	b096      	sub	sp, #88	@ 0x58
 80078e0:	4615      	mov	r5, r2
 80078e2:	461e      	mov	r6, r3
 80078e4:	da0d      	bge.n	8007902 <__swhatbuf_r+0x2e>
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078ec:	f04f 0100 	mov.w	r1, #0
 80078f0:	bf14      	ite	ne
 80078f2:	2340      	movne	r3, #64	@ 0x40
 80078f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078f8:	2000      	movs	r0, #0
 80078fa:	6031      	str	r1, [r6, #0]
 80078fc:	602b      	str	r3, [r5, #0]
 80078fe:	b016      	add	sp, #88	@ 0x58
 8007900:	bd70      	pop	{r4, r5, r6, pc}
 8007902:	466a      	mov	r2, sp
 8007904:	f000 f848 	bl	8007998 <_fstat_r>
 8007908:	2800      	cmp	r0, #0
 800790a:	dbec      	blt.n	80078e6 <__swhatbuf_r+0x12>
 800790c:	9901      	ldr	r1, [sp, #4]
 800790e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007912:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007916:	4259      	negs	r1, r3
 8007918:	4159      	adcs	r1, r3
 800791a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800791e:	e7eb      	b.n	80078f8 <__swhatbuf_r+0x24>

08007920 <__smakebuf_r>:
 8007920:	898b      	ldrh	r3, [r1, #12]
 8007922:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007924:	079d      	lsls	r5, r3, #30
 8007926:	4606      	mov	r6, r0
 8007928:	460c      	mov	r4, r1
 800792a:	d507      	bpl.n	800793c <__smakebuf_r+0x1c>
 800792c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	6123      	str	r3, [r4, #16]
 8007934:	2301      	movs	r3, #1
 8007936:	6163      	str	r3, [r4, #20]
 8007938:	b003      	add	sp, #12
 800793a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800793c:	ab01      	add	r3, sp, #4
 800793e:	466a      	mov	r2, sp
 8007940:	f7ff ffc8 	bl	80078d4 <__swhatbuf_r>
 8007944:	9f00      	ldr	r7, [sp, #0]
 8007946:	4605      	mov	r5, r0
 8007948:	4639      	mov	r1, r7
 800794a:	4630      	mov	r0, r6
 800794c:	f7ff fbba 	bl	80070c4 <_malloc_r>
 8007950:	b948      	cbnz	r0, 8007966 <__smakebuf_r+0x46>
 8007952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007956:	059a      	lsls	r2, r3, #22
 8007958:	d4ee      	bmi.n	8007938 <__smakebuf_r+0x18>
 800795a:	f023 0303 	bic.w	r3, r3, #3
 800795e:	f043 0302 	orr.w	r3, r3, #2
 8007962:	81a3      	strh	r3, [r4, #12]
 8007964:	e7e2      	b.n	800792c <__smakebuf_r+0xc>
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	6020      	str	r0, [r4, #0]
 800796a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800796e:	81a3      	strh	r3, [r4, #12]
 8007970:	9b01      	ldr	r3, [sp, #4]
 8007972:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007976:	b15b      	cbz	r3, 8007990 <__smakebuf_r+0x70>
 8007978:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800797c:	4630      	mov	r0, r6
 800797e:	f000 f81d 	bl	80079bc <_isatty_r>
 8007982:	b128      	cbz	r0, 8007990 <__smakebuf_r+0x70>
 8007984:	89a3      	ldrh	r3, [r4, #12]
 8007986:	f023 0303 	bic.w	r3, r3, #3
 800798a:	f043 0301 	orr.w	r3, r3, #1
 800798e:	81a3      	strh	r3, [r4, #12]
 8007990:	89a3      	ldrh	r3, [r4, #12]
 8007992:	431d      	orrs	r5, r3
 8007994:	81a5      	strh	r5, [r4, #12]
 8007996:	e7cf      	b.n	8007938 <__smakebuf_r+0x18>

08007998 <_fstat_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	4d07      	ldr	r5, [pc, #28]	@ (80079b8 <_fstat_r+0x20>)
 800799c:	2300      	movs	r3, #0
 800799e:	4604      	mov	r4, r0
 80079a0:	4608      	mov	r0, r1
 80079a2:	4611      	mov	r1, r2
 80079a4:	602b      	str	r3, [r5, #0]
 80079a6:	f7f9 fa92 	bl	8000ece <_fstat>
 80079aa:	1c43      	adds	r3, r0, #1
 80079ac:	d102      	bne.n	80079b4 <_fstat_r+0x1c>
 80079ae:	682b      	ldr	r3, [r5, #0]
 80079b0:	b103      	cbz	r3, 80079b4 <_fstat_r+0x1c>
 80079b2:	6023      	str	r3, [r4, #0]
 80079b4:	bd38      	pop	{r3, r4, r5, pc}
 80079b6:	bf00      	nop
 80079b8:	20004cf4 	.word	0x20004cf4

080079bc <_isatty_r>:
 80079bc:	b538      	push	{r3, r4, r5, lr}
 80079be:	4d06      	ldr	r5, [pc, #24]	@ (80079d8 <_isatty_r+0x1c>)
 80079c0:	2300      	movs	r3, #0
 80079c2:	4604      	mov	r4, r0
 80079c4:	4608      	mov	r0, r1
 80079c6:	602b      	str	r3, [r5, #0]
 80079c8:	f7f9 fa91 	bl	8000eee <_isatty>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	d102      	bne.n	80079d6 <_isatty_r+0x1a>
 80079d0:	682b      	ldr	r3, [r5, #0]
 80079d2:	b103      	cbz	r3, 80079d6 <_isatty_r+0x1a>
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	bd38      	pop	{r3, r4, r5, pc}
 80079d8:	20004cf4 	.word	0x20004cf4

080079dc <_sbrk_r>:
 80079dc:	b538      	push	{r3, r4, r5, lr}
 80079de:	4d06      	ldr	r5, [pc, #24]	@ (80079f8 <_sbrk_r+0x1c>)
 80079e0:	2300      	movs	r3, #0
 80079e2:	4604      	mov	r4, r0
 80079e4:	4608      	mov	r0, r1
 80079e6:	602b      	str	r3, [r5, #0]
 80079e8:	f7f9 fa9a 	bl	8000f20 <_sbrk>
 80079ec:	1c43      	adds	r3, r0, #1
 80079ee:	d102      	bne.n	80079f6 <_sbrk_r+0x1a>
 80079f0:	682b      	ldr	r3, [r5, #0]
 80079f2:	b103      	cbz	r3, 80079f6 <_sbrk_r+0x1a>
 80079f4:	6023      	str	r3, [r4, #0]
 80079f6:	bd38      	pop	{r3, r4, r5, pc}
 80079f8:	20004cf4 	.word	0x20004cf4

080079fc <_init>:
 80079fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fe:	bf00      	nop
 8007a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a02:	bc08      	pop	{r3}
 8007a04:	469e      	mov	lr, r3
 8007a06:	4770      	bx	lr

08007a08 <_fini>:
 8007a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a0a:	bf00      	nop
 8007a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a0e:	bc08      	pop	{r3}
 8007a10:	469e      	mov	lr, r3
 8007a12:	4770      	bx	lr
