git clone --depth 1 --no-tags https://github.com/808Nori808/Microprocesador-Isdigi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719941728
git clone --depth 1 --no-tags https://github.com/Dhruv6730/8-point-FFT-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732080142
git clone --depth 1 --no-tags https://github.com/pritchardhenry/ECE111-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723532907
git clone --depth 1 --no-tags https://github.com/langye11/LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732327744
git clone --depth 1 --no-tags https://github.com/ear0/385FP23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728077537
git clone --depth 1 --no-tags https://github.com/soohar218/FPGA-Pokemon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731880609
git clone --depth 1 --no-tags https://github.com/KhoaHuynh02/WTF-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720226160
git clone --depth 1 --no-tags https://github.com/khaledbd00/Design_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726417824
git clone --depth 1 --no-tags https://github.com/monistode/ISA_cisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723615146
git clone --depth 1 --no-tags https://github.com/lmyykxy/jsc_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731475616
git clone --depth 1 --no-tags https://github.com/migies12/Basic-5-Step-RISC-Machine-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722284367
git clone --depth 1 --no-tags https://github.com/fsaltunyuva/CMPE361-LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732396341
git clone --depth 1 --no-tags https://github.com/ddiwu/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729019571
git clone --depth 1 --no-tags https://github.com/artemka332/laba_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717042333
git clone --depth 1 --no-tags https://github.com/Oscar-FZ/Proyecto3_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718888177
git clone --depth 1 --no-tags https://github.com/projectDV/AXI_TB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718657362
git clone --depth 1 --no-tags https://github.com/BROsandr/apb_vgachargen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719281799
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726138570
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/AXI_PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726772254
git clone --depth 1 --no-tags https://github.com/KTHYEONG/---hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721019652
git clone --depth 1 --no-tags https://github.com/gccosi/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727247078
git clone --depth 1 --no-tags https://github.com/Rakesh2916728272727/FIFO_UVM1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727500393
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_reader_pkt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729074486
git clone --depth 1 --no-tags https://github.com/McHerman/ATA_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729277943
git clone --depth 1 --no-tags https://github.com/4vm0/ECE585-Group11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716858015
git clone --depth 1 --no-tags https://github.com/mingo99/CU11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728591684
git clone --depth 1 --no-tags https://github.com/GayatriVemuri/ECE586_Final_project_MIPS_LITE_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730444461
git clone --depth 1 --no-tags https://github.com/mj1069/testbench-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730743725
git clone --depth 1 --no-tags https://github.com/hdlguy/pg_prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718785751
git clone --depth 1 --no-tags https://github.com/vishruthmurthy/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728323005
git clone --depth 1 --no-tags https://github.com/chengsx21/cod23-grp25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731619402
git clone --depth 1 --no-tags https://github.com/johnrscott/rv0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731269022
git clone --depth 1 --no-tags https://github.com/mzvic/CARGAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723233746
git clone --depth 1 --no-tags https://github.com/CI60/CI60_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731406724
git clone --depth 1 --no-tags https://github.com/hasanalshaikh/ibex_demo_system_hardware_and_software.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717263053
git clone --depth 1 --no-tags https://github.com/soleil-nocturne123/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718321377
git clone --depth 1 --no-tags https://github.com/eliannesacher/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719363480
git clone --depth 1 --no-tags https://github.com/ChUrl/quartus-7-segment-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716811105
git clone --depth 1 --no-tags https://github.com/IWASAKI-Tetsuro/4bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720739152
git clone --depth 1 --no-tags https://github.com/Johnathan219/Lab3_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723029123
git clone --depth 1 --no-tags https://github.com/Anunalla/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721450170
git clone --depth 1 --no-tags https://github.com/BqFang/FPGA_CodeLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723728299
git clone --depth 1 --no-tags https://github.com/littleguac/lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718837763
git clone --depth 1 --no-tags https://github.com/Diogenescz/Tps_SisDig_106413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725719292
git clone --depth 1 --no-tags https://github.com/Mohammah94/IL1332-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726620635
git clone --depth 1 --no-tags https://github.com/RialonV/cocotb_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727019801
git clone --depth 1 --no-tags https://github.com/FARTASH-421/Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727092293
git clone --depth 1 --no-tags https://github.com/Criztmk/APB_Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728117265
git clone --depth 1 --no-tags https://github.com/ThreeBridge/interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728545124
git clone --depth 1 --no-tags https://github.com/lucasSeabraGomes/trab_Circuitos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719829528
git clone --depth 1 --no-tags https://github.com/MikeT24/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716837798
git clone --depth 1 --no-tags https://github.com/PrabakarVellingiri/USB_Verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730087528
git clone --depth 1 --no-tags https://github.com/19829984/6.111_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719771260
git clone --depth 1 --no-tags https://github.com/HenryRobb/CSCI2500Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726281825
git clone --depth 1 --no-tags https://github.com/53n0name/design-automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717819271
git clone --depth 1 --no-tags https://github.com/lightcharm/coder_NRZI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729609039
git clone --depth 1 --no-tags https://github.com/eddieh310/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730266222
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/Asynchronous-Transfer-Mode-SystemVerilog-Module-with-Formal-Verification-SVA-on-OneSpin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730669908
git clone --depth 1 --no-tags https://github.com/GAlexakis/SV-Execution-simd-units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730839744
git clone --depth 1 --no-tags https://github.com/AmaanRehman77/Simplified_LC3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730815754
git clone --depth 1 --no-tags https://github.com/AtharvaPan265/DSD-lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731102773
git clone --depth 1 --no-tags https://github.com/kosinw/orca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715878102
git clone --depth 1 --no-tags https://github.com/OmarAmer01/DCSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723167416
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/SystemVerilog_for_Design_and_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729873136
git clone --depth 1 --no-tags https://github.com/SavageXDDDD/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731328099
git clone --depth 1 --no-tags https://github.com/Dedorou/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732153006
git clone --depth 1 --no-tags https://github.com/apinise/RTL_Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729420554
git clone --depth 1 --no-tags https://github.com/EricEricEricJin/ECE551-Group-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728280900
git clone --depth 1 --no-tags https://github.com/VALO64/SIGNAL_PROCESOR_CORAZ7_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717290170
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/FIFO-Verilog-Design-and-UVM-TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717728995
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/SPI-Slave-Connected-to-RAM-UVM-TestBench-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717753994
git clone --depth 1 --no-tags https://github.com/skaza2125/Simplifed-LC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718831055
git clone --depth 1 --no-tags https://github.com/MagdyMGZ/Digital-Verification-Using-SV-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718679405
git clone --depth 1 --no-tags https://github.com/Khan1832/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719683192
git clone --depth 1 --no-tags https://github.com/Manancdac/System-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719573905
git clone --depth 1 --no-tags https://github.com/Filter-Capacitor/VGA-ColorStripe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720670682
git clone --depth 1 --no-tags https://github.com/kushurox/cad_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718751679
git clone --depth 1 --no-tags https://github.com/Josechaves19/Proyecto-3-Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719393146
git clone --depth 1 --no-tags https://github.com/cordeiroewerton/UVM_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722764785
git clone --depth 1 --no-tags https://github.com/ntan213/mileston3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727058818
git clone --depth 1 --no-tags https://github.com/EthanL929/8bits-divider-using-bitslice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724149393
git clone --depth 1 --no-tags https://github.com/fjiong/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727994565
git clone --depth 1 --no-tags https://github.com/gccosi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727715615
git clone --depth 1 --no-tags https://github.com/9nugunu/comento_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717084523
git clone --depth 1 --no-tags https://github.com/emthy0/hwsyn-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728737813
git clone --depth 1 --no-tags https://github.com/ShkalikovDenis4m0/AP_Lr_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731314933
git clone --depth 1 --no-tags https://github.com/MiskaMoska/MTASim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725581542
git clone --depth 1 --no-tags https://github.com/LucasDamo22/word_break-join.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731653811
git clone --depth 1 --no-tags https://github.com/maxshii/sha256_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727989537
git clone --depth 1 --no-tags https://github.com/hahacharlie/EL-6463-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721326935
git clone --depth 1 --no-tags https://github.com/bkaether/ee274_image_codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727545399
git clone --depth 1 --no-tags https://github.com/gabrielemercolino/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721510902
git clone --depth 1 --no-tags https://github.com/csianturi/PokemonSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732501243
git clone --depth 1 --no-tags https://github.com/Zakki0925224/tang-primer-20k-nand2tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719596998
git clone --depth 1 --no-tags https://github.com/patep62/Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730968727
git clone --depth 1 --no-tags https://github.com/mehmetfatiherdem/seven-segment-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716653429
git clone --depth 1 --no-tags https://github.com/flaviens/verilator-b5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721243580
git clone --depth 1 --no-tags https://github.com/jayshah1x/HyST-4-V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725503209
git clone --depth 1 --no-tags https://github.com/fsaltunyuva/CMPE361-LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726046433
