<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:208:20:208:34:@W:CD604:@XP_MSG">rcb.vhd(208)</a><!@TM:0> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:276:12:276:26:@W:CD604:@XP_MSG">rcb.vhd(276)</a><!@TM:0> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL169:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning register prev_dbb_bus.rcb_cmd(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL169:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning register prev_dbb_bus.startcmd  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:43:61:54:@W:CL169:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register prev_2state(0 to 5)  </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL271:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.X(5 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:57:11:57:23:@W:CL271:@XP_MSG">rcb.vhd(57)</a><!@TM:0> | Pruning bits 1 to 0 of prev_dbb_bus.Y(5 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:31:61:41:@W:CL260:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register bit 0 of prev_state(0 to 5)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:31:61:41:@W:CL260:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Pruning register bit 5 of prev_state(0 to 5)  </font>


</pre></samp></body></html>
