#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 29 20:13:17 2022
# Process ID: 12416
# Current directory: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9488 C:\Users\Mostafa\Desktop\computer arc\LEC_Project\FULL_CODE\Lec_Project.xpr
# Log file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/vivado.log
# Journal file: C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xlinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 20:14:12 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 23:41:44 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 23:43:21 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <PROGRAM_1> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 23:50:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_behav -key {Behavioral:sim_1:Functional:Test} -tclbatch {Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 915.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <DataPath> not found while processing module instance <DATAPATH> [C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
remove_files {{C:/Users/Mostafa/Desktop/computer arc/Projects_lab/P1/project_1/project_1.srcs/sources_1/new/TEST.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_behav xil_defaultlib.ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 23:53:10 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_behav -key {Behavioral:sim_1:Functional:ALU} -tclbatch {ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 915.844 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/ALU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 29 23:53:45 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 922.543 ; gain = 0.000
open_wave_config {C:/Users/Mostafa/Desktop/Testconfig.wcfg}
WARNING: Simulation object /Test/CLK was not found in the design.
WARNING: Simulation object /Test/Reset was not found in the design.
WARNING: Simulation object /Test/uut/Controller/state was not found in the design.
WARNING: Simulation object /Test/uut/Controller/next_state was not found in the design.
WARNING: Simulation object /Test/uut/PCREG/PCWrite was not found in the design.
WARNING: Simulation object /Test/uut/PCREG/PC_In was not found in the design.
WARNING: Simulation object /Test/uut/MemData was not found in the design.
WARNING: Simulation object /Test/uut/PC_Out was not found in the design.
WARNING: Simulation object /Test/uut/Instruction was not found in the design.
WARNING: Simulation object /Test/uut/Controller/IRWrite was not found in the design.
WARNING: Simulation object /Test/uut/Instr31_26 was not found in the design.
WARNING: Simulation object /Test/uut/Instr25_21 was not found in the design.
WARNING: Simulation object /Test/uut/Instr20_16 was not found in the design.
WARNING: Simulation object /Test/uut/Instr15_0 was not found in the design.
WARNING: Simulation object /Test/uut/Controller/RegDst was not found in the design.
WARNING: Simulation object /Test/uut/WRMux/Write_Reg was not found in the design.
WARNING: Simulation object /Test/uut/Controller/Read1or3 was not found in the design.
WARNING: Simulation object /Test/uut/R1O3/ReadReg1 was not found in the design.
WARNING: Simulation object /Test/uut/Controller/RegWrite was not found in the design.
WARNING: Simulation object /Test/uut/Write_Reg was not found in the design.
WARNING: Simulation object /Test/uut/Write_Data was not found in the design.
WARNING: Simulation object /Test/uut/Controller/MemToReg was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Write_Data was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Reg2 was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Data1 was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Data2 was not found in the design.
WARNING: Simulation object /Test/uut/Reg_A_Out was not found in the design.
WARNING: Simulation object /Test/uut/Reg_B_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ZorS was not found in the design.
WARNING: Simulation object /Test/uut/SZSE_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUSrcA was not found in the design.
WARNING: Simulation object /Test/uut/RAMO was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUSrcB was not found in the design.
WARNING: Simulation object /Test/uut/RBMO was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUOp was not found in the design.
WARNING: Simulation object /Test/uut/ALU_Reg_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCSource was not found in the design.
WARNING: Simulation object /Test/uut/PCW was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCWriteCond was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCWrite was not found in the design.
WARNING: Simulation object /Test/uut/Controller/BorN was not found in the design.
WARNING: Simulation object /Test/uut/Controller/MemWrite was not found in the design.
WARNING: Simulation object /Test/uut/Reg_A_Out was not found in the design.
WARNING: Simulation object /Test/uut/MemData was not found in the design.
WARNING: Simulation object /Test/uut/Mem_Data_Reg_Out was not found in the design.
WARNING: Simulation object /Test/uut/Result was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[15] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[14] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[13] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[12] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[11] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[10] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[9] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[8] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[7] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[6] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[5] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[4] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[3] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[2] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[1] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[0] was not found in the design.
set_property is_global_include true [get_files  {{C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
undo
INFO: [Common 17-17] undo 'set_property is_global_include true [get_files  {{C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v}}]'
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Users/Mostafa/Desktop/Testconfig.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/ALU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataPath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj DataPath_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Write_to_reg_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_to_reg_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Reg_out_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_out_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Read_1_OR_3_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_1_OR_3_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU_A_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataPath_behav xil_defaultlib.DataPath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataPath_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mostafa/Desktop/computer -notrace
couldn't read file "C:/Users/Mostafa/Desktop/computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 00:03:27 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataPath_behav -key {Behavioral:sim_1:Functional:DataPath} -tclbatch {DataPath.tcl} -view {C:/Users/Mostafa/Desktop/Testconfig.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Mostafa/Desktop/Testconfig.wcfg
WARNING: Simulation object /Test/CLK was not found in the design.
WARNING: Simulation object /Test/Reset was not found in the design.
WARNING: Simulation object /Test/uut/Controller/state was not found in the design.
WARNING: Simulation object /Test/uut/Controller/next_state was not found in the design.
WARNING: Simulation object /Test/uut/PCREG/PCWrite was not found in the design.
WARNING: Simulation object /Test/uut/PCREG/PC_In was not found in the design.
WARNING: Simulation object /Test/uut/MemData was not found in the design.
WARNING: Simulation object /Test/uut/PC_Out was not found in the design.
WARNING: Simulation object /Test/uut/Instruction was not found in the design.
WARNING: Simulation object /Test/uut/Controller/IRWrite was not found in the design.
WARNING: Simulation object /Test/uut/Instr31_26 was not found in the design.
WARNING: Simulation object /Test/uut/Instr25_21 was not found in the design.
WARNING: Simulation object /Test/uut/Instr20_16 was not found in the design.
WARNING: Simulation object /Test/uut/Instr15_0 was not found in the design.
WARNING: Simulation object /Test/uut/Controller/RegDst was not found in the design.
WARNING: Simulation object /Test/uut/WRMux/Write_Reg was not found in the design.
WARNING: Simulation object /Test/uut/Controller/Read1or3 was not found in the design.
WARNING: Simulation object /Test/uut/R1O3/ReadReg1 was not found in the design.
WARNING: Simulation object /Test/uut/Controller/RegWrite was not found in the design.
WARNING: Simulation object /Test/uut/Write_Reg was not found in the design.
WARNING: Simulation object /Test/uut/Write_Data was not found in the design.
WARNING: Simulation object /Test/uut/Controller/MemToReg was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Write_Data was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Reg2 was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Data1 was not found in the design.
WARNING: Simulation object /Test/uut/GPR/Read_Data2 was not found in the design.
WARNING: Simulation object /Test/uut/Reg_A_Out was not found in the design.
WARNING: Simulation object /Test/uut/Reg_B_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ZorS was not found in the design.
WARNING: Simulation object /Test/uut/SZSE_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUSrcA was not found in the design.
WARNING: Simulation object /Test/uut/RAMO was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUSrcB was not found in the design.
WARNING: Simulation object /Test/uut/RBMO was not found in the design.
WARNING: Simulation object /Test/uut/Controller/ALUOp was not found in the design.
WARNING: Simulation object /Test/uut/ALU_Reg_Out was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCSource was not found in the design.
WARNING: Simulation object /Test/uut/PCW was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCWriteCond was not found in the design.
WARNING: Simulation object /Test/uut/Controller/PCWrite was not found in the design.
WARNING: Simulation object /Test/uut/Controller/BorN was not found in the design.
WARNING: Simulation object /Test/uut/Controller/MemWrite was not found in the design.
WARNING: Simulation object /Test/uut/Reg_A_Out was not found in the design.
WARNING: Simulation object /Test/uut/MemData was not found in the design.
WARNING: Simulation object /Test/uut/Mem_Data_Reg_Out was not found in the design.
WARNING: Simulation object /Test/uut/Result was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[15] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[14] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[13] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[12] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[11] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[10] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[9] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[8] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[7] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[6] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[5] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[4] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[3] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[2] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[1] was not found in the design.
WARNING: Simulation object /Test/uut/Data/mem_contents[0] was not found in the design.
source DataPath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataPath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 943.914 ; gain = 0.000
add_wave {{/glbl}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 02:56:56 2022...
