# Compile of DEBuffer.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 10:48:52 on Dec 22,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
add wave -position end sim:/controllerTB/controller/processor/regFile/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end sim:/controllerTB/controller/processor/de/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
quit -sim
# End time: 11:06:20 on Dec 22,2022, Elapsed time: 0:17:28
# Errors: 0, Warnings: 1
# Compile of DEBuffer.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 11:08:00 on Dec 22,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
add wave -position end sim:/controllerTB/controller/processor/de/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
quit -sim
# End time: 11:10:37 on Dec 22,2022, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# Compile of DEBuffer.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 11:11:49 on Dec 22,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
add wave -position end sim:/controllerTB/controller/processor/regFile/*
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 11:14:13 on Dec 22,2022, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# Compile of DEBuffer.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 11:16:18 on Dec 22,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
quit -sim
# End time: 11:19:58 on Dec 22,2022, Elapsed time: 0:03:40
# Errors: 0, Warnings: 2
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 11:20:31 on Dec 22,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.regfile
# Loading work.DEBuffer
# Loading work.ALU
# Loading work.WriteBack
# Compile of DEBuffer.v was successful.
# 13 compiles, 0 failed with no errors.
add wave -position end sim:/controllerTB/controller/processor/*
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65535,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     0,reg[7] =     0
run
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     6,reg[6] =     2,reg[7] =     0
run
run
# reg[0] = 65535,reg[1] = 65534,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     4,reg[6] =     2,reg[7] =     0
