// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _shuffle_96_p_HH_
#define _shuffle_96_p_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_uremxdS.h"
#include "ShuffleNetV2_mux_yd2.h"

namespace ap_rtl {

struct shuffle_96_p : public sc_module {
    // Port declarations 49
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > left_V_address0;
    sc_out< sc_logic > left_V_ce0;
    sc_in< sc_lv<8> > left_V_q0;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_12_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_12_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_9_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_9_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_10_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_10_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_11_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_11_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    shuffle_96_p(sc_module_name name);
    SC_HAS_PROCESS(shuffle_96_p);

    ~shuffle_96_p();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_uremxdS<1,11,7,5,7>* ShuffleNetV2_uremxdS_x_U663;
    ShuffleNetV2_mux_yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,9,8>* ShuffleNetV2_mux_yd2_x_U664;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_1473_fu_300_p1;
    sc_signal< sc_lv<1> > tmp_1473_reg_672;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > tmp_1365_cast_fu_334_p1;
    sc_signal< sc_lv<13> > tmp_1365_cast_reg_676;
    sc_signal< sc_lv<8> > co_24_fu_344_p2;
    sc_signal< sc_lv<8> > co_24_reg_684;
    sc_signal< sc_lv<7> > p_lshr_f_cast_reg_689;
    sc_signal< sc_lv<1> > exitcond5_fu_338_p2;
    sc_signal< sc_lv<5> > tmp_1474_reg_697;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<12> > tmp_1370_cast_fu_413_p1;
    sc_signal< sc_lv<12> > tmp_1370_cast_reg_703;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<9> > arrayNo_cast_fu_417_p1;
    sc_signal< sc_lv<9> > arrayNo_cast_reg_708;
    sc_signal< sc_lv<12> > tmp_1375_cast_fu_457_p1;
    sc_signal< sc_lv<12> > tmp_1375_cast_reg_713;
    sc_signal< sc_lv<13> > tmp_443_fu_494_p2;
    sc_signal< sc_lv<13> > tmp_443_reg_718;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<14> > tmp_445_fu_525_p2;
    sc_signal< sc_lv<14> > tmp_445_reg_723;
    sc_signal< sc_lv<10> > tmp_447_fu_560_p2;
    sc_signal< sc_lv<10> > tmp_447_reg_728;
    sc_signal< sc_lv<3> > h_21_fu_572_p2;
    sc_signal< sc_lv<3> > h_21_reg_736;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<13> > output_V_addr_reg_746;
    sc_signal< sc_lv<3> > w_27_fu_637_p2;
    sc_signal< sc_lv<3> > w_27_reg_814;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > tmp_fu_643_p14;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<8> > co_reg_257;
    sc_signal< sc_lv<1> > exitcond4_fu_566_p2;
    sc_signal< sc_lv<3> > h_reg_268;
    sc_signal< sc_lv<1> > exitcond_fu_631_p2;
    sc_signal< sc_lv<3> > w_reg_279;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<8> > storemerge_reg_290;
    sc_signal< sc_lv<32> > tmp_1388_cast_fu_595_p1;
    sc_signal< sc_lv<32> > tmp_1389_cast_fu_605_p1;
    sc_signal< sc_lv<32> > tmp_1390_cast_fu_615_p1;
    sc_signal< sc_lv<11> > tmp_s_fu_304_p3;
    sc_signal< sc_lv<9> > tmp_434_fu_316_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_312_p1;
    sc_signal< sc_lv<12> > p_shl1_cast_fu_324_p1;
    sc_signal< sc_lv<12> > tmp_435_fu_328_p2;
    sc_signal< sc_lv<7> > grp_fu_360_p0;
    sc_signal< sc_lv<5> > grp_fu_360_p1;
    sc_signal< sc_lv<7> > mul_fu_369_p0;
    sc_signal< sc_lv<16> > mul_fu_369_p2;
    sc_signal< sc_lv<10> > tmp_436_fu_385_p3;
    sc_signal< sc_lv<8> > tmp_437_fu_396_p3;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_392_p1;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_403_p1;
    sc_signal< sc_lv<11> > tmp_438_fu_407_p2;
    sc_signal< sc_lv<7> > grp_fu_360_p2;
    sc_signal< sc_lv<8> > tmp_1475_fu_421_p3;
    sc_signal< sc_lv<10> > tmp_439_fu_428_p1;
    sc_signal< sc_lv<6> > tmp_1476_fu_436_p3;
    sc_signal< sc_lv<8> > tmp_440_fu_443_p1;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_432_p1;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_447_p1;
    sc_signal< sc_lv<11> > tmp_441_fu_451_p2;
    sc_signal< sc_lv<12> > h_cast2_cast_fu_465_p1;
    sc_signal< sc_lv<12> > tmp_442_fu_469_p2;
    sc_signal< sc_lv<10> > tmp_1477_fu_474_p1;
    sc_signal< sc_lv<13> > p_shl10_cast_fu_478_p3;
    sc_signal< sc_lv<13> > p_shl11_cast_fu_486_p3;
    sc_signal< sc_lv<13> > h_cast2_cast1_fu_461_p1;
    sc_signal< sc_lv<13> > tmp_444_fu_500_p2;
    sc_signal< sc_lv<11> > tmp_1478_fu_505_p1;
    sc_signal< sc_lv<14> > p_shl8_cast_fu_509_p3;
    sc_signal< sc_lv<14> > p_shl9_cast_fu_517_p3;
    sc_signal< sc_lv<12> > tmp_446_fu_531_p2;
    sc_signal< sc_lv<7> > tmp_1479_fu_536_p1;
    sc_signal< sc_lv<9> > tmp_1480_fu_548_p1;
    sc_signal< sc_lv<10> > p_shl6_cast_fu_540_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_552_p3;
    sc_signal< sc_lv<13> > w_cast1_cast_fu_586_p1;
    sc_signal< sc_lv<13> > tmp_448_fu_590_p2;
    sc_signal< sc_lv<14> > w_cast1_cast2_fu_582_p1;
    sc_signal< sc_lv<14> > tmp_449_fu_600_p2;
    sc_signal< sc_lv<10> > w_cast1_cast1_fu_578_p1;
    sc_signal< sc_lv<10> > tmp_450_fu_610_p2;
    sc_signal< sc_logic > grp_fu_360_ap_start;
    sc_signal< sc_logic > grp_fu_360_ap_done;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< sc_lv<16> > mul_fu_369_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_state7;
    static const sc_lv<17> ap_ST_fsm_state8;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<16> ap_const_lv16_AB;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_417_p1();
    void thread_buffer1_1_96_4x4_p_V_10_address0();
    void thread_buffer1_1_96_4x4_p_V_10_ce0();
    void thread_buffer1_1_96_4x4_p_V_11_address0();
    void thread_buffer1_1_96_4x4_p_V_11_ce0();
    void thread_buffer1_1_96_4x4_p_V_12_address0();
    void thread_buffer1_1_96_4x4_p_V_12_ce0();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_buffer1_1_96_4x4_p_V_9_address0();
    void thread_buffer1_1_96_4x4_p_V_9_ce0();
    void thread_co_24_fu_344_p2();
    void thread_exitcond4_fu_566_p2();
    void thread_exitcond5_fu_338_p2();
    void thread_exitcond_fu_631_p2();
    void thread_grp_fu_360_ap_start();
    void thread_grp_fu_360_p0();
    void thread_grp_fu_360_p1();
    void thread_h_21_fu_572_p2();
    void thread_h_cast2_cast1_fu_461_p1();
    void thread_h_cast2_cast_fu_465_p1();
    void thread_left_V_address0();
    void thread_left_V_ce0();
    void thread_mul_fu_369_p0();
    void thread_mul_fu_369_p00();
    void thread_mul_fu_369_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_shl10_cast_fu_478_p3();
    void thread_p_shl11_cast_fu_486_p3();
    void thread_p_shl1_cast_fu_324_p1();
    void thread_p_shl2_cast_fu_432_p1();
    void thread_p_shl3_cast_fu_447_p1();
    void thread_p_shl4_cast_fu_392_p1();
    void thread_p_shl5_cast_fu_403_p1();
    void thread_p_shl6_cast_fu_540_p3();
    void thread_p_shl7_cast_fu_552_p3();
    void thread_p_shl8_cast_fu_509_p3();
    void thread_p_shl9_cast_fu_517_p3();
    void thread_p_shl_cast_fu_312_p1();
    void thread_tmp_1365_cast_fu_334_p1();
    void thread_tmp_1370_cast_fu_413_p1();
    void thread_tmp_1375_cast_fu_457_p1();
    void thread_tmp_1388_cast_fu_595_p1();
    void thread_tmp_1389_cast_fu_605_p1();
    void thread_tmp_1390_cast_fu_615_p1();
    void thread_tmp_1473_fu_300_p1();
    void thread_tmp_1475_fu_421_p3();
    void thread_tmp_1476_fu_436_p3();
    void thread_tmp_1477_fu_474_p1();
    void thread_tmp_1478_fu_505_p1();
    void thread_tmp_1479_fu_536_p1();
    void thread_tmp_1480_fu_548_p1();
    void thread_tmp_434_fu_316_p3();
    void thread_tmp_435_fu_328_p2();
    void thread_tmp_436_fu_385_p3();
    void thread_tmp_437_fu_396_p3();
    void thread_tmp_438_fu_407_p2();
    void thread_tmp_439_fu_428_p1();
    void thread_tmp_440_fu_443_p1();
    void thread_tmp_441_fu_451_p2();
    void thread_tmp_442_fu_469_p2();
    void thread_tmp_443_fu_494_p2();
    void thread_tmp_444_fu_500_p2();
    void thread_tmp_445_fu_525_p2();
    void thread_tmp_446_fu_531_p2();
    void thread_tmp_447_fu_560_p2();
    void thread_tmp_448_fu_590_p2();
    void thread_tmp_449_fu_600_p2();
    void thread_tmp_450_fu_610_p2();
    void thread_tmp_s_fu_304_p3();
    void thread_w_27_fu_637_p2();
    void thread_w_cast1_cast1_fu_578_p1();
    void thread_w_cast1_cast2_fu_582_p1();
    void thread_w_cast1_cast_fu_586_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
