Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 11 00:57:38 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5103)
5. checking no_input_delay (21)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10304)
----------------------------
 There are 212 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1636 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5103)
---------------------------------------------------
 There are 5103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5116          inf        0.000                      0                 5116           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5116 Endpoints
Min Delay          5116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[51]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 0.266ns (3.408%)  route 7.540ns (96.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.212     7.806    U6/M2/buffer[63]_i_1_n_0
    SLICE_X101Y83        FDRE                                         r  U6/M2/buffer_reg[51]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[52]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 0.266ns (3.408%)  route 7.540ns (96.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.212     7.806    U6/M2/buffer[63]_i_1_n_0
    SLICE_X101Y83        FDRE                                         r  U6/M2/buffer_reg[52]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[53]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 0.266ns (3.408%)  route 7.540ns (96.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.212     7.806    U6/M2/buffer[63]_i_1_n_0
    SLICE_X101Y83        FDRE                                         r  U6/M2/buffer_reg[53]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[54]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 0.266ns (3.457%)  route 7.429ns (96.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.101     7.695    U6/M2/buffer[63]_i_1_n_0
    SLICE_X100Y83        FDRE                                         r  U6/M2/buffer_reg[54]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[55]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 0.266ns (3.457%)  route 7.429ns (96.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.101     7.695    U6/M2/buffer[63]_i_1_n_0
    SLICE_X100Y83        FDRE                                         r  U6/M2/buffer_reg[55]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[56]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 0.266ns (3.457%)  route 7.429ns (96.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          2.101     7.695    U6/M2/buffer[63]_i_1_n_0
    SLICE_X100Y83        FDRE                                         r  U6/M2/buffer_reg[56]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[57]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 0.266ns (3.515%)  route 7.301ns (96.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          1.973     7.567    U6/M2/buffer[63]_i_1_n_0
    SLICE_X106Y84        FDRE                                         r  U6/M2/buffer_reg[57]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[63]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 0.266ns (3.515%)  route 7.301ns (96.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          1.973     7.567    U6/M2/buffer[63]_i_1_n_0
    SLICE_X106Y84        FDRE                                         r  U6/M2/buffer_reg[63]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[48]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 0.266ns (3.533%)  route 7.263ns (96.467%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          1.935     7.529    U6/M2/buffer[63]_i_1_n_0
    SLICE_X100Y85        FDRE                                         r  U6/M2/buffer_reg[48]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[58]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 0.266ns (3.538%)  route 7.252ns (96.462%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE                         0.000     0.000 r  U9/rst_reg/C
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  U9/rst_reg/Q
                         net (fo=1745, routed)        5.328     5.551    U6/M2/rst
    SLICE_X73Y85         LUT6 (Prop_lut6_I5_O)        0.043     5.594 r  U6/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          1.924     7.518    U6/M2/buffer[63]_i_1_n_0
    SLICE_X106Y85        FDRE                                         r  U6/M2/buffer_reg[58]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/IdEx_mem_type_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_mem_type_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDCE                         0.000     0.000 r  U1/U2/IdEx_mem_type_reg[2]/C
    SLICE_X103Y71        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_mem_type_reg[2]/Q
                         net (fo=1, routed)           0.051     0.142    U1/U2/IdEx_mem_type[2]
    SLICE_X103Y71        FDCE                                         r  U1/U2/ExMa_mem_type_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IfId_pc_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/IdEx_pc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         FDCE                         0.000     0.000 r  U1/U2/IfId_pc_reg[16]/C
    SLICE_X99Y75         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IfId_pc_reg[16]/Q
                         net (fo=1, routed)           0.051     0.142    U1/U2/IfId_pc[16]
    SLICE_X99Y75         FDCE                                         r  U1/U2/IdEx_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_mem_2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_mem_2_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDCE                         0.000     0.000 r  U1/U2/IdEx_mem_2_reg_reg[1]/C
    SLICE_X103Y71        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_mem_2_reg_reg[1]/Q
                         net (fo=1, routed)           0.052     0.143    U1/U2/IdEx_mem_2_reg[1]
    SLICE_X103Y71        FDCE                                         r  U1/U2/ExMa_mem_2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_rd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_rd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.091ns (60.648%)  route 0.059ns (39.352%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDCE                         0.000     0.000 r  U1/U2/IdEx_rd_reg[2]/C
    SLICE_X100Y71        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_rd_reg[2]/Q
                         net (fo=1, routed)           0.059     0.150    U1/U2/IdEx_rd[2]
    SLICE_X100Y71        FDCE                                         r  U1/U2/ExMa_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[16]/C
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U1/U2/ExMa_pc4_reg[16]/Q
                         net (fo=1, routed)           0.053     0.160    U1/U2/ExMa_pc4[16]
    SLICE_X95Y76         FDCE                                         r  U1/U2/MaWb_pc4_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_pc4_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_pc4_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.091ns (54.629%)  route 0.076ns (45.371%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y76         FDCE                         0.000     0.000 r  U1/U2/IdEx_pc4_reg[13]/C
    SLICE_X99Y76         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_pc4_reg[13]/Q
                         net (fo=1, routed)           0.076     0.167    U1/U2/IdEx_pc4[13]
    SLICE_X99Y76         FDCE                                         r  U1/U2/ExMa_pc4_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_pc4_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.091ns (52.391%)  route 0.083ns (47.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDCE                         0.000     0.000 r  U1/U2/IdEx_pc_reg[0]/C
    SLICE_X99Y70         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_pc_reg[0]/Q
                         net (fo=3, routed)           0.083     0.174    U1/U2/IdEx_pc[0]
    SLICE_X99Y70         FDCE                                         r  U1/U2/ExMa_pc4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_imm_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_imm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.118ns (65.491%)  route 0.062ns (34.509%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y72         FDCE                         0.000     0.000 r  U1/U2/IdEx_imm_reg[11]/C
    SLICE_X98Y72         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/IdEx_imm_reg[11]/Q
                         net (fo=3, routed)           0.062     0.180    U1/U2/IdEx_imm[11]
    SLICE_X98Y72         FDCE                                         r  U1/U2/ExMa_imm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_imm_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_imm_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.118ns (65.447%)  route 0.062ns (34.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y78         FDCE                         0.000     0.000 r  U1/U2/IdEx_imm_reg[19]/C
    SLICE_X94Y78         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/IdEx_imm_reg[19]/Q
                         net (fo=3, routed)           0.062     0.180    U1/U2/IdEx_imm[19]
    SLICE_X94Y78         FDCE                                         r  U1/U2/ExMa_imm_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/M2/buffer_reg[62]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[62]/C
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[62]/Q
                         net (fo=1, routed)           0.054     0.154    U6/M2/in10[61]
    SLICE_X107Y85        LUT6 (Prop_lut6_I0_O)        0.028     0.182 r  U6/M2/buffer[61]_i_1/O
                         net (fo=1, routed)           0.000     0.182    U6/M2/buffer[61]
    SLICE_X107Y85        FDRE                                         r  U6/M2/buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------





