/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [13:0] _06_;
  wire [25:0] _07_;
  wire [21:0] _08_;
  wire [11:0] celloutsig_0_0z;
  wire [25:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [29:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [22:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_7z[0] : celloutsig_1_0z[5];
  assign celloutsig_0_7z = celloutsig_0_1z[10] ? celloutsig_0_4z[5] : celloutsig_0_0z[2];
  assign celloutsig_0_19z = celloutsig_0_9z[0] ? celloutsig_0_10z[25] : celloutsig_0_0z[6];
  assign celloutsig_0_32z = ~(celloutsig_0_14z[5] & celloutsig_0_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z & celloutsig_1_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[17] & celloutsig_1_13z);
  assign celloutsig_0_23z = ~(in_data[38] & celloutsig_0_8z);
  assign celloutsig_0_43z = ~((celloutsig_0_28z[16] | _01_) & (celloutsig_0_32z | celloutsig_0_0z[2]));
  assign celloutsig_0_6z = _02_ | celloutsig_0_1z[9];
  assign celloutsig_1_19z = celloutsig_1_18z | celloutsig_1_5z[24];
  assign celloutsig_0_15z = in_data[42] | celloutsig_0_0z[6];
  assign celloutsig_0_24z = _03_ | _04_;
  assign celloutsig_1_3z = in_data[146] ^ in_data[119];
  assign celloutsig_0_11z = _05_ ^ celloutsig_0_1z[3];
  assign celloutsig_0_0z = in_data[38:27] + in_data[84:73];
  assign celloutsig_0_10z = { in_data[41:24], _07_[7:6], _05_, _00_, _02_, celloutsig_0_8z, celloutsig_0_0z[2], celloutsig_0_3z } + { in_data[51:38], celloutsig_0_0z[2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_14z[3:1] + celloutsig_0_10z[18:16];
  reg [13:0] _26_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 14'h0000;
    else _26_ <= { celloutsig_0_0z[7], celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_34z };
  assign { _06_[13:10], _01_, _06_[8:0] } = _26_;
  reg [25:0] _27_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _27_ <= 26'h0000000;
    else _27_ <= { celloutsig_0_44z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_4z };
  assign out_data[57:32] = _27_;
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _28_ <= 5'h00;
    else _28_ <= in_data[63:59];
  assign { _07_[7:6], _05_, _00_, _02_ } = _28_;
  reg [21:0] _29_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _29_ <= 22'h000000;
    else _29_ <= celloutsig_0_10z[22:1];
  assign { _08_[21:14], _03_, _08_[12:11], _04_, _08_[9:0] } = _29_;
  assign celloutsig_0_8z = ! { celloutsig_0_4z[10:4], celloutsig_0_3z };
  assign celloutsig_0_27z = ! { in_data[16], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_44z = celloutsig_0_28z[11:8] * celloutsig_0_30z[8:5];
  assign celloutsig_1_5z = { celloutsig_1_0z[6], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } * in_data[147:121];
  assign celloutsig_1_10z = celloutsig_1_0z[6:4] * { celloutsig_1_1z[16], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_1z = - { celloutsig_0_0z[11:4], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[145:132] !== in_data[110:97];
  assign celloutsig_1_4z = { celloutsig_1_0z[5:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } !== { celloutsig_1_0z[6], celloutsig_1_0z };
  assign celloutsig_0_30z = { in_data[20:11], celloutsig_0_27z } | { celloutsig_0_4z[10:4], celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_5z[14:7], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z[7:0], _07_[7:6], _05_, _00_, _02_, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_18z = ~^ { _08_[2:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_0z[3:0], _07_[7:6], _05_, _00_, _02_, celloutsig_0_15z };
  assign celloutsig_0_34z = { celloutsig_0_4z[8:0], celloutsig_0_19z } << celloutsig_0_28z[22:13];
  assign celloutsig_0_4z = celloutsig_0_1z[10:0] << celloutsig_0_0z[11:1];
  assign celloutsig_1_1z = in_data[172:155] << { in_data[174:171], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_0z[9:2] << celloutsig_0_4z[9:2];
  assign celloutsig_1_7z = { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_5z[12:11], celloutsig_1_2z };
  assign celloutsig_0_25z = in_data[64:35] >> { in_data[23:2], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_0z[2], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_39z = { celloutsig_0_28z[5:3], celloutsig_0_3z } <<< in_data[39:36];
  assign celloutsig_0_9z = { celloutsig_0_4z[9:3], celloutsig_0_3z } <<< celloutsig_0_4z[7:0];
  assign celloutsig_0_28z = celloutsig_0_25z[26:4] <<< { _08_[21:14], _03_, _08_[12:11], _04_, _08_[9:1], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[190:184] ~^ in_data[155:149];
  assign celloutsig_0_47z = ~((celloutsig_0_39z[2] & celloutsig_0_11z) | celloutsig_0_9z[4]);
  assign celloutsig_0_16z = ~((_08_[2] & _08_[16]) | celloutsig_0_6z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[18] & celloutsig_0_1z[18]) | in_data[53]);
  assign _06_[9] = _01_;
  assign { _07_[25:8], _07_[5:0] } = { in_data[41:24], _05_, _00_, _02_, celloutsig_0_8z, celloutsig_0_0z[2], celloutsig_0_3z };
  assign { _08_[13], _08_[10] } = { _03_, _04_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z };
endmodule
