Loading plugins phase: Elapsed time ==> 0s.221ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.497ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.048ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CompassTest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -dcpsoc3 CompassTest.v -verilog
======================================================================

======================================================================
Compiling:  CompassTest.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -dcpsoc3 CompassTest.v -verilog
======================================================================

======================================================================
Compiling:  CompassTest.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -dcpsoc3 -verilog CompassTest.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 15 09:24:16 2016


======================================================================
Compiling:  CompassTest.v
Program  :   vpp
Options  :    -yv2 -q10 CompassTest.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 15 09:24:16 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CompassTest.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CompassTest.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -dcpsoc3 -verilog CompassTest.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 15 09:24:16 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\codegentemp\CompassTest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\codegentemp\CompassTest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CompassTest.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -dcpsoc3 -verilog CompassTest.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 15 09:24:16 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\codegentemp\CompassTest.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\codegentemp\CompassTest.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_5
	\I2C_1:Net_973\
	Net_6
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_12
	\I2C_1:Net_975\
	Net_11
	Net_9
	\UART_1:BUART:reset_sr\
	Net_21
	Net_22
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_16
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\


Deleted 74 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__RST_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \I2C_1:bI2C_UDB:status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to tmpOE__SDA_1_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[9] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__RST_1_net_0[17] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire \I2C_1:sda_x_wire\[22] = \I2C_1:Net_643_4\[23]
Removing Rhs of wire \I2C_1:sda_x_wire\[22] = \I2C_1:bI2C_UDB:m_sda_out_reg\[233]
Removing Rhs of wire \I2C_1:Net_697\[25] = \I2C_1:Net_643_5\[26]
Removing Rhs of wire \I2C_1:Net_697\[25] = \I2C_1:bI2C_UDB:sts_irq\[47]
Removing Lhs of wire \I2C_1:udb_clk\[28] = Net_10[15]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[40] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[41] = \I2C_1:bI2C_UDB:stop_detect\[129]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[43] = \I2C_1:bI2C_UDB:m_address_reg\[135]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[44] = \I2C_1:bI2C_UDB:master_mode_reg\[136]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[45] = \I2C_1:bI2C_UDB:m_lrb_reg\[137]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[46] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[138]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[49] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[50] = \I2C_1:bI2C_UDB:m_load_dummy\[158]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[51] = \I2C_1:bI2C_UDB:m_shift_en\[171]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[86] = zero[2]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[88] = \I2C_1:bI2C_UDB:clkgen_en\[170]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[121] = \I2C_1:bI2C_UDB:control_7\[31]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[122] = \I2C_1:bI2C_UDB:control_6\[32]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[123] = \I2C_1:bI2C_UDB:control_5\[33]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[124] = \I2C_1:bI2C_UDB:control_4\[34]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[126] = \I2C_1:bI2C_UDB:control_2\[36]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[127] = \I2C_1:bI2C_UDB:control_1\[37]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[128] = \I2C_1:bI2C_UDB:control_0\[38]
Removing Rhs of wire \I2C_1:Net_1109_0\[140] = \I2C_1:scl_yfb\[244]
Removing Rhs of wire \I2C_1:Net_1109_1\[143] = \I2C_1:sda_yfb\[245]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[151] = \I2C_1:bI2C_UDB:master_rst_reg\[235]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[153] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[161] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[192]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[163] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[168] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[221]
Removing Rhs of wire \I2C_1:Net_643_3\[169] = \I2C_1:bI2C_UDB:m_scl_out_reg\[232]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[172] = \I2C_1:sda_x_wire\[22]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[173] = \I2C_1:bI2C_UDB:sda_in_reg\[52]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[174] = \I2C_1:sda_x_wire\[22]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[175] = \I2C_1:bI2C_UDB:sda_in_reg\[52]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[176] = \I2C_1:sda_x_wire\[22]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[177] = \I2C_1:bI2C_UDB:sda_in_reg\[52]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[179] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[180] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[178]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[181] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[178]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[202] = \I2C_1:Net_643_3\[169]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[203] = \I2C_1:Net_1109_0\[140]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[204] = \I2C_1:Net_643_3\[169]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[205] = \I2C_1:Net_1109_0\[140]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[206] = \I2C_1:Net_643_3\[169]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[207] = \I2C_1:Net_1109_0\[140]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[209] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[210] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[208]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[211] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[208]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[221] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[212]
Removing Lhs of wire \I2C_1:scl_x_wire\[236] = \I2C_1:Net_643_3\[169]
Removing Lhs of wire \I2C_1:Net_969\[237] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:Net_968\[238] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[247] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[249] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[257] = \UART_1:Net_9\[256]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[261] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[262] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[263] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[264] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[265] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[266] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[267] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[268] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[280] = \UART_1:BUART:tx_bitclk_dp\[316]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[326] = \UART_1:BUART:tx_counter_dp\[317]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[327] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[328] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[329] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[331] = \UART_1:BUART:tx_fifo_empty\[294]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[333] = \UART_1:BUART:tx_fifo_notfull\[293]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[393] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[401] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[412]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[403] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[413]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[404] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[429]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[405] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[443]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[406] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[407]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[407] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[408] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[409]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[409] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[415] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[416] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[417] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[418] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[419] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[420] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[421] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[422] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[423] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[424] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[425] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[426] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[431] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[432] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[433] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[434] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[435] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[436] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[437] = \UART_1:BUART:pollcount_1\[399]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[438] = \UART_1:BUART:pollcount_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[439] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[440] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[447] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[448] = \UART_1:BUART:rx_parity_error_status\[449]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[450] = \UART_1:BUART:rx_stop_bit_error\[451]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[461] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[510]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[465] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[532]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[466] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[467] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[468] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[469] = \UART_1:BUART:sRX:MODIN4_6\[470]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[470] = \UART_1:BUART:rx_count_6\[388]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[471] = \UART_1:BUART:sRX:MODIN4_5\[472]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[472] = \UART_1:BUART:rx_count_5\[389]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[473] = \UART_1:BUART:sRX:MODIN4_4\[474]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[474] = \UART_1:BUART:rx_count_4\[390]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[475] = \UART_1:BUART:sRX:MODIN4_3\[476]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[476] = \UART_1:BUART:rx_count_3\[391]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[477] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[478] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[479] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[480] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[481] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[482] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[483] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[484] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[485] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[486] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[487] = \UART_1:BUART:rx_count_6\[388]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[488] = \UART_1:BUART:rx_count_5\[389]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[489] = \UART_1:BUART:rx_count_4\[390]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[490] = \UART_1:BUART:rx_count_3\[391]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[491] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[492] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[493] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[494] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[495] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[496] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[497] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[512] = \UART_1:BUART:rx_postpoll\[347]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[513] = \UART_1:BUART:rx_parity_bit\[464]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[514] = \UART_1:BUART:rx_postpoll\[347]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[515] = \UART_1:BUART:rx_parity_bit\[464]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[516] = \UART_1:BUART:rx_postpoll\[347]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[517] = \UART_1:BUART:rx_parity_bit\[464]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[519] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[520] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[518]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[521] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[518]
Removing Lhs of wire tmpOE__Rx_1_net_0[543] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[548] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[553] = \I2C_1:Net_1109_1\[143]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[563] = \I2C_1:Net_1109_0\[140]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[564] = \I2C_1:bI2C_UDB:scl_in_reg\[139]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[565] = \I2C_1:bI2C_UDB:scl_in_last_reg\[141]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[566] = \I2C_1:bI2C_UDB:sda_in_reg\[52]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[567] = \I2C_1:bI2C_UDB:sda_in_last_reg\[144]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[574] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[221]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[579] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[594] = \UART_1:BUART:rx_bitclk_pre\[382]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[603] = \UART_1:BUART:rx_parity_error_pre\[459]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[604] = zero[2]

------------------------------------------------------
Aliased 0 equations, 164 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_1_net_0' (cost = 0):
tmpOE__SDA_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_20 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_20 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_20 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_20 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_20 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 46 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[346] = \UART_1:BUART:rx_bitclk\[394]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[445] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[454] = zero[2]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[570] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[586] = \UART_1:BUART:tx_ctrl_mark_last\[337]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[598] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[599] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[601] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[602] = \UART_1:BUART:rx_markspace_pre\[458]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[607] = \UART_1:BUART:rx_parity_bit\[464]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_20 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_20 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj" -dcpsoc3 CompassTest.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.778ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Thursday, 15 September 2016 09:24:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Robert\Documents\PSoC Creator\PSoCTestWorkspace\CompassTest.cydsn\CompassTest.cyprj -d CY8C5888LTI-LP097 CompassTest.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_10
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_1(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RST_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RST_1(0)__PA ,
            fb => Net_4 ,
            pad => RST_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_20 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_15 ,
            pad => Tx_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_15, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_15 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_20 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4 * \I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_20
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_20 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_20 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_20
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_20 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_20 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_20
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_10 ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   57 :  135 :  192 : 29.69 %
  Unique P-terms              :  142 :  242 :  384 : 36.98 %
  Total P-terms               :  153 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.067ms
Tech mapping phase: Elapsed time ==> 0s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : RST_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.399ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.05
                   Pterms :            6.73
               Macrocells :            2.59
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 407, final cost is 407 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      13.25 :       4.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4 * \I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_10 ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_15, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_20 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_20
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_20 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_20 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_20 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_20 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_20
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_20
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_15 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = RST_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RST_1(0)__PA ,
        fb => Net_4 ,
        pad => RST_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_20 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-----------------------------------------------
   0 |   1 |       |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_15)
-----+-----+-------+-----------+------------------+----------+-----------------------------------------------
   2 |   2 |     * |      NONE |     HI_Z_DIGITAL | RST_1(0) | FB(Net_4)
-----+-----+-------+-----------+------------------+----------+-----------------------------------------------
  12 |   3 |       |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_20)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 2s.288ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CompassTest_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.420ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.510ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.553ms
API generation phase: Elapsed time ==> 1s.167ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
