V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=C:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-full-stm32f4\
A -mlittle-endian
A -mfloat-abi=hard
A -mcpu=cortex-m4
A -mfpu=fpv4-sp-d16
A -mthumb
A -gnata
A -fcallgraph-info=su
A -fcallgraph-info=su
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
A -ffunction-sections
A -fdata-sections
P DB ZX

RN
RV NO_DIRECT_BOOLEAN_OPERATORS
RV NO_DISPATCHING_CALLS
RV NO_EXCEPTIONS
RV NO_STANDARD_STORAGE_POOLS
RV NO_UNCHECKED_CONVERSION
RV NO_DEFAULT_INITIALIZATION
RV NO_DYNAMIC_SIZED_OBJECTS
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_ELABORATION_CODE
RV SPARK_05

U stm32.spi%b		stm32-spi.adb		3f26b4bd OO PK IU
W ada%s			ada.ads			ada.ali
Z ada.tags%s		a-tags.adb		a-tags.ali
W ada.unchecked_conversion%s
Z interfaces%s		interfac.ads		interfac.ali
W stm32%s		stm32.ads		stm32.ali
W stm32_svd%s		stm32_svd.ads		stm32_svd.ali
W stm32_svd.spi%s	stm32_svd-spi.ads	stm32_svd-spi.ali
Z system%s		system.ads		system.ali
Z system.assertions%s	s-assert.adb		s-assert.ali

U stm32.spi%s		stm32-spi.ads		405e757b BN EE OO PF PK IU
Z ada.tags%s		a-tags.adb		a-tags.ali
W hal%s			hal.ads			hal.ali
W hal.spi%s		hal-spi.ads		hal-spi.ali
W stm32%s		stm32.ads		stm32.ali
W stm32_svd%s		stm32_svd.ads		stm32_svd.ali
W stm32_svd.spi%s	stm32_svd-spi.ads	stm32_svd-spi.ali
W system%s		system.ads		system.ali
Z system.storage_elements%s  s-stoele.adb	s-stoele.ali

D ada.ads		20180524194940 76789da1 ada%s
D a-except.ads		20180524194940 291912d5 ada.exceptions%s
D a-finali.ads		20180524194940 bf4f806b ada.finalization%s
D a-stream.ads		20180524194940 119b8fb3 ada.streams%s
D a-tags.ads		20180524194940 491b781d ada.tags%s
D a-unccon.ads		20180524194940 0e9b276f ada.unchecked_conversion%s
D hal.ads		20190116062806 2b42c80e hal%s
D hal-spi.ads		20190116062806 fe139819 hal.spi%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D stm32.ads		20190116062804 698e2c3b stm32%s
D stm32-spi.ads		20190116062804 98127252 stm32.spi%s
D stm32-spi.adb		20190116062804 3dfd470a stm32.spi%b
D stm32_svd.ads		20190116062804 eeda8404 stm32_svd%s
D stm32_svd-spi.ads	20190116062804 9452a68a stm32_svd.spi%s
D system.ads		20180524194940 db831581 system%s
D s-assert.ads		20180524194940 cd8d2c94 system.assertions%s
D s-finmas.ads		20180524194940 7811a767 system.finalization_masters%s
D s-finroo.ads		20180524194940 4ff27390 system.finalization_root%s
D s-parame.ads		20180524194940 d106111e system.parameters%s
D s-pooglo.ads		20180524194940 ede33ef8 system.pool_global%s
D s-stalib.ads		20180524194940 09bd3940 system.standard_library%s
D s-stoele.ads		20180524194940 2dc34a04 system.storage_elements%s
D s-stoele.adb		20180524194940 ed88f8fb system.storage_elements%b
D s-stopoo.ads		20180524194940 b16154c2 system.storage_pools%s
D s-traent.ads		20180524194940 005bf670 system.traceback_entries%s
X 1 ada.ads
16K9*Ada 20e8 12|42r6 63r41
X 6 a-unccon.ads
17+9 Source 12|64r7
18+9 Target 12|64r33
20v14*Unchecked_Conversion 12|42w10 63r45
X 7 hal.ads
34K9*HAL 166e8 11|46r6 54r19 78r29 158r48 163r16 164r20 170r16 171r20 181r21
. 182r21 188r21 189r21 219r18 235r18 239r18 243r22 247r22 12|48r13 102r52
. 336r48 339r17 341r17 352r17 353r21 391r17 401r17 402r21 439r20 441r17 491r21
. 492r21 513r20 515r17 525r21 526r21 547r20 549r17 869r18 904r18 937r22 958r22
41M9*UInt3 12|50r66
53M9*UInt8<9|63M9> 11|100r51 102r43 150r53 176r18 194r22 204r19 205r23 12|164r51
. 173r43 175r14 450r18 558r22 575r19 650r18 651r22 678r19 823r39 849r39 969r15
66M9*UInt16<9|66M9> 11|84r29 95r51 97r43 12|60r41 146r51 155r43 166r19 175r21
. 307r16 466r28 582r21 629r21 666r28 687r21 806r31 835r31 910r31 921r31
X 8 hal-spi.ads
32K13*SPI 86e12 11|46w10 54r23 78r33 158r52 163r20 164r24 170r20 171r24 181r25
. 182r25 188r25 189r25 219r22 235r22 239r22 243r26 247r26 12|48r17 102r56
. 336r52 339r21 341r21 352r21 353r25 391r21 401r21 402r25 439r24 441r21 491r25
. 492r25 513r24 515r21 525r25 526r25 547r24 549r21 869r22 904r22 937r26 958r26
34E9*SPI_Status 38e12 11|164r28 171r28 182r29 189r29 12|353r29 402r29 492r29
. 526r29
35n7*Ok{34E9} 12|391r25 441r25 515r25 549r25
36n7*Err_Error{34E9} 12|439r28 513r28 547r28
40E9*SPI_Data_Size 42e21 11|78r37 158r56 12|48r21 336r56
41n7*Data_Size_8b{40E9} 12|341r25
42n7*Data_Size_16b{40E9} 12|102r60 339r25
44A9*SPI_Data_8b(7|53M9)<integer> 11|163r24 181r29 239r26 247r30 12|352r25
. 491r29 904r26 958r30
46A9*SPI_Data_16b(7|66M9)<integer> 11|170r24 188r29 235r26 243r30 12|401r25
. 525r29 869r26 937r30
48h9*SPI_Port 11|54r27 219r26
X 9 interfac.ads
63M9*Unsigned_8
66M9*Unsigned_16
X 10 stm32.ads
39K9*STM32 48e10 11|49r9 249r5 12|46r14 973r5
X 11 stm32-spi.ads
49K15*SPI 10|39k9 11|216E9 249l11 249e14 12|46b20 973l11 973t14
51R9*Internal_SPI_Port<14|287R9> 53r44 216c9 218r44
53R9*SPI_Port<8|48R9> 53d19 87p14 87r39 89p14 89r36 91p14 91r37 93p13 93r29
. 95p14 95r34 97p13 97r26 100p14 100r34 102p13 102r26 105p13 105r29 108p13
. 108r33 111p13 111r33 114p13 114r26 117p13 117r44 120p13 120r40 123p13 123r41
. 126p13 126r42 129p13 129r39 132p13 132r47 135p14 135r36 137p14 137r39 139p13
. 139r33 141p13 141r41 143p13 143r34 145p13 145r44 158P13 158r31 161P14 162r23
. 168P14 169r23 174p14 175r25 179P14 180r24 186P14 187r24 192p14 193r25 196p14
. 197r26 202p14 203r26 209p13 210r14 218c9 219e51 221p14 222r25 227p14 228r25
. 233p14 234r25 237p14 238r25 241p14 242r25 245p14 246r25 12|72r39 119r36
. 128r37 137r29 146r34 155r26 164r34 173r26 182r29 193r33 202r33 211r26 220r34
. 233r44 255r33 262r44 269r40 276r41 283r42 290r39 297r47 306r36 318r39 328r41
. 336r31 351r24 400r24 449r25 490r24 524r24 557r25 602r25 649r25 707r14 719r25
. 796r25 868r25 903r25 936r25 957r25
56E9*SPI_Data_Direction 60e17 76r29 145r61 12|233r61
57n7*D2Lines_FullDuplex{56E9} 12|84r15 238r20 387r60 436r60 478r60
58n7*D2Lines_RxOnly{56E9} 12|88r15 240r20 387r43 436r43 478r43
59n7*D1Line_Rx{56E9} 12|92r15 244r20
60n7*D1Line_Tx{56E9} 12|96r15 246r20 363r42 412r42 458r42
62E9*SPI_Mode 62e36 77r29 143r51 12|220r51
62n22*Master{62E9} 12|75r15 223r17 939r66 960r66
62n30*Slave{62E9} 12|78r15 225r17 728r32 780r32 805r32 853r32 874r32 909r32
64E9*SPI_Clock_Polarity 64e42 79r29
64n32*High{64E9} 12|103r57
64n38*Low{64E9}
66E9*SPI_Clock_Phase 66e44 80r29
66n29*P1Edge{66E9}
66n37*P2Edge{66E9} 12|104r54
68E9*SPI_Slave_Management 68e69 81r29
68n34*Software_Managed{68E9} 12|105r59
68n52*Hardware_Managed{68E9}
70E9*SPI_Baud_Rate_Prescaler 71e69 82r29 12|50r38
71n7*BRP_2{70E9} 12|51r7
71n14*BRP_4{70E9} 12|52r7
71n21*BRP_8{70E9} 12|53r7
71n28*BRP_16{70E9} 12|54r7
71n36*BRP_32{70E9} 12|55r7
71n44*BRP_64{70E9} 12|56r7
71n52*BRP_128{70E9} 12|57r7
71n61*BRP_256{70E9} 12|58r7
73E9*SPI_First_Bit 73e36 83r29
73n27*MSB{73E9}
73n32*LSB{73E9} 12|107r52
75R9*SPI_Configuration 85e14 87r56 12|72r56
76e7*Direction{56E9} 12|83r17
77e7*Mode{62E9} 12|74r17
78e7*Data_Size{8|40E9} 12|102r40
79e7*Clock_Polarity{64E9} 12|103r40
80e7*Clock_Phase{66E9} 12|104r40
81e7*Slave_Management{68E9} 12|105r40
82e7*Baud_Rate_Prescaler{70E9} 12|106r57
83e7*First_Bit{73E9} 12|107r40
84m7*CRC_Poly{7|66M9} 12|112r41
87U14*Configure 87=25 87>49 12|72b14 113l8 113t17
87r25 This{53R9} 12|72b25 76r13 77r13 79r13 80r13 85r13 86r13 87r13 89r13
. 90r13 91r13 93r13 94r13 95r13 97r13 98r13 99r13 102r7 103r7 104r7 105r7
. 106r7 107r7 110r7 112r7
87r49 Conf{75R9} 12|72b49 74r12 83r12 102r35 103r35 104r35 105r35 106r52
. 107r35 112r36
89U14*Enable 89=22 12|119b14 122l8 122t14 370s10 419s10 463s10 502s10 536s10
. 566s10 613s10 659s10
89r22 This{53R9} 12|119b22 121r7
91U14*Disable 91=23 12|128b14 131l8 131t15
91r23 This{53R9} 12|128b23 130r7
93V13*Enabled{boolean} 93>22 12|137b13 140l8 140t15 369s14 418s14 462s14
. 501s14 535s14 565s14 612s14 658s14
93r22 This{53R9} 12|137b22 139r14
95U14*Send 95=20 95>44 12|146b14 149l8 149t12 166s7
95r20 This{53R9} 12|146b20 148r7
95m44 Data{7|66M9} 12|146b44 148r28
97V13*Data{7|66M9} 97>19 12|155b13 158l8 158t12 175s29
97r19 This{53R9} 12|155b19 157r14
100U14*Send 100=20 100>44 12|164b14 167l8 167t12
100r20 This{53R9} 12|164b20 166m13
100m44 Data{7|53M9} 12|164b44 166r27
102V13*Data{7|53M9} 102>19 12|173b13 176l8 176t12 859s39
102r19 This{53R9} 12|173b19 175r35
105V13*Is_Busy{boolean} 105>22 12|182b13 187l8 187t15
105r22 This{53R9} 12|182b22 184r28 185r41 186r23
108V13*Rx_Is_Empty{boolean} 108>26 12|184s15 202b13 205l8 205t19 571s13 578s16
. 625s16 674s13 683s16 743s16 770s16 782s16 819s16 845s16 855s16 945s16 966s16
108r26 This{53R9} 12|202b26 204r18
111V13*Tx_Is_Empty{boolean} 111>26 12|185s28 193b13 196l8 196t19 376s17 425s17
. 468s17 755s20 831s20 883s20 917s20
111r26 This{53R9} 12|193b26 195r14
114V13*Busy{boolean} 114>19 12|186s17 211b13 214l8 214t12 381s13 430s13 472s13
. 507s13 541s13 588s13 635s13 693s13
114r19 This{53R9} 12|211b19 213r14
117V13*Channel_Side_Indicated{boolean} 117>37 12|262b13
117r37 This{53R9} 12|263r7
120V13*Underrun_Indicated{boolean} 120>33 12|269b13
120r33 This{53R9} 12|270r7
123V13*CRC_Error_Indicated{boolean} 123>34 12|276b13 511s33 545s33 592s33
. 639s33 697s33
123r34 This{53R9} 12|277r8
126V13*Mode_Fault_Indicated{boolean} 126>35 12|283b13
126r35 This{53R9} 12|284r7
129V13*Overrun_Indicated{boolean} 129>32 12|290b13
129r32 This{53R9} 12|291r8
132V13*Frame_Fmt_Error_Indicated{boolean} 132>40 12|297b13 300l8 300t33
132r40 This{53R9} 12|297b40 299r14
135U14*Clear_Overrun 135>29 12|306b14 312l8 312t21 367s7 389s10 416s7 438s10
. 480s10
135r29 This{53R9} 12|306b29 310r17 311r17
137U14*Reset_CRC 137=25 12|318b14 322l8 322t17 359s10 408s10 454s10 498s10
. 512s10 532s10 546s10 562s10 593s10 609s10 640s10 655s10 698s10
137r25 This{53R9} 12|318b25 320r7 321r7
139V13*CRC_Enabled{boolean} 139>26 12|255b13 358s10 407s10 453s10 497s10
. 511s10 531s10 545s10 561s10 577s10 592s10 608s10 623s10 639s10 654s10 669s10
. 681s10 697s10 738s13 765s30 814s13 840s30 893s10 926s10
139r26 This{53R9} 12|256r8
141V13*Is_Data_Frame_16bit{boolean} 141>34 12|328b13 616s10 662s10
141r34 This{53R9} 12|329r8
143V13*Current_Mode{62E9} 143>27 12|220b13 227l8 227t20 728s10 780s10 805s10
. 853s10 874s10 909s10 939s44 960s44
143r27 This{53R9} 12|220b27 222r10 222r35
145V13*Current_Data_Direction{56E9} 145>37 12|233b13 249l8 249t30 363s10
. 387s10 412s10 436s10 458s10 478s10
145r37 This{53R9} 12|233b37 236r14 237r17 243r17
150A9*UInt8_Buffer(7|53M9)<integer> 198r19 199r23 223r18 224r22 229r18 230r22
. 12|603r18 604r22 720r18 721r22 797r18 798r22
158V13*Data_Size{8|40E9}<8|52p13> 158>24 12|336b13 343l8 343t17
158r24 This{53R9} 12|336b24 338r10
161U14*Transmit<8|54p14> 162=7 163>7 164<7 165>7 12|350b14 392l8 392t16
162r7 This{53R9} 12|351b7 358r23 359m21 363r34 364r10 367r22 369r23 370m18
. 373m23 376r30 381r19 387r34 389r25
163a7 Data{8|44A9} 12|352b7 373r29
164e7 Status{8|34E9} 12|353b7 391m7
165i7 Timeout{natural} 12|354b7 356r28
168U14*Transmit<8|62p14> 169=7 170>7 171<7 172>7 12|399b14 442l8 442t16
169r7 This{53R9} 12|400b7 407r23 408m21 412r34 413r10 416r22 418r23 419m18
. 422m24 425r30 430r19 436r34 438r25
170a7 Data{8|46A9} 12|401b7 422r30
171e7 Status{8|34E9} 12|402b7 439m10 441m7
172i7 Timeout{natural} 12|403b7 405r28
174U14*Transmit 175=7 176>7 12|448b14 482l8 482t16
175r7 This{53R9} 12|449b7 453r23 454m21 458r34 459r10 462r23 463m18 466r7
. 468r30 472r19 478r34 480r25
176m7 Outgoing{7|53M9} 12|450b7 466r36
179U14*Receive<8|70p14> 180=7 181<7 182<7 183>7 12|489b14 516l8 516t15
180r7 This{53R9} 12|490b7 497r23 498m21 501r23 502m18 505m26 507r19 511r23
. 511r54 512m21
181a7 Data{8|44A9} 12|491b7 505m32
182e7 Status{8|34E9} 12|492b7 513m10 515m7
183i7 Timeout{natural} 12|493b7 495r28
186U14*Receive<8|78p14> 187=7 188<7 189<7 190>7 12|523b14 550l8 550t15
187r7 This{53R9} 12|524b7 531r23 532m21 535r23 536m18 539m27 541r19 545r23
. 545r54 546m21
188a7 Data{8|46A9} 12|525b7 539m33
189e7 Status{8|34E9} 12|526b7 547m10 549m7
190i7 Timeout{natural} 12|527b7 529r28
192U14*Receive 193=7 194<7 12|556b14 595l8 595t15
193r7 This{53R9} 12|557b7 561r23 562m21 565r23 566m18 569r7 571r26 575r26
. 577r23 578r29 584r22 588r19 592r23 592r54 593m21
194m7 Incoming{7|53M9} 12|558b7 575m7
196U14*Transmit_Receive 197=7 198>7 199<7 200>7 12|601b14 642l8 642t24
197r7 This{53R9} 12|602b7 608r23 609m21 612r23 613m18 616r31 617m35 619m34
. 623r23 625r29 631r22 635r19 639r23 639r54 640m21
198a7 Outgoing{150A9} 12|603b7 617r41 619r40
199a7 Incoming{150A9} 12|604b7 617m51 619m50
200i7 Size{positive} 12|605b7 617r61 619r60
202U14*Transmit_Receive 203=7 204>7 205<7 12|648b14 700l8 700t24
203r7 This{53R9} 12|649b7 654r23 655m21 658r23 659m18 662r31 666r7 669r23
. 670r10 674r26 678r26 681r23 683r29 689r22 693r19 697r23 697r54 698m21
204m7 Outgoing{7|53M9} 12|650b7 666r36
205m7 Incoming{7|53M9} 12|651b7 678m7
209V13*Data_Register_Address{15|80M9} 210>7 12|706b13 712l8 712t29
210r7 This{53R9} 12|707b7 711r14
221U14 Send_Receive_16bit_Mode 222=7 223>7 224<7 225>7 12|617s10 718b14 789l8
. 789t31
222r7 This{53R9} 12|719b7 728r24 729r10 738r26 739r13 743r29 748r12 755r33
. 759r10 765r43 766r13 770r29 775r12 780r24 782r29 787r12
223a7 Outgoing{150A9} 12|720b7 725r35 730r34 760r34
224a7 Incoming{150A9} 12|721b7 726r35 747m32 747r32 774m32 774r32 786m32
. 786r32
225i7 Size{positive} 12|722b7 724r29
227U14 Send_Receive_8bit_Mode 228=7 229>7 230<7 231>7 12|619s10 795b14 861l8
. 861t30
228r7 This{53R9} 12|796b7 805r24 806r10 814r26 815r13 819r29 823r46 831r33
. 835r10 840r43 841r13 845r29 849r46 853r24 855r29 859r45
229a7 Outgoing{150A9} 12|797b7 802r35 806r39 835r39
230a7 Incoming{150A9} 12|798b7 803r35 823m10 849m10 859m10
231i7 Size{positive} 12|799b7 801r29
233U14 Send_16bit_Mode 234=7 235>7 12|422s7 867b14 896l8 896t23
234r7 This{53R9} 12|868b7 874r24 875r10 883r33 887r10 893r23 894r10
235a7 Outgoing{8|46A9} 12|869b7 871r29 872r29 876r34 888r34
237U14 Send_8bit_Mode 238=7 239>7 12|373s7 902b14 929l8 929t22
238r7 This{53R9} 12|903b7 909r24 910r10 917r33 921r10 926r23 927r10
239a7 Outgoing{8|44A9} 12|904b7 906r29 907r29 910r39 921r39
241U14 Receive_16bit_Mode 242=7 243<7 12|539s7 935b14 950l8 950t26
242r7 This{53R9} 12|936b7 939r58 943r13 945r29 948r15
243a7 Incoming{8|46A9} 12|937b7 941m16 941r16
245U14 Receive_8bit_Mode 246=7 247<7 12|505s7 956b14 971l8 971t25
246r7 This{53R9} 12|957b7 960r58 964r13 966r29 969r22
247a7 Incoming{8|44A9} 12|958b7 962m16 962r16
X 12 stm32-spi.adb
50a4 Baud_Rate_Value(7|41M9) 106r35
60P9 Half_Word_Pointer(7|66M9) 64r43
63V13 As_Half_Word_Pointer[6|20]{60P9} 730s12 747s10 760s12 774s10 786s10
. 876s12 888s12
307m7 Dummy1{7|66M9} 310m7
308r7 Dummy2{14|110R9} 311m7
581q10 Read_CRC 585l14 585e22
582m13 Dummy{7|66M9} 584m13
628q10 Read_CRC 632l14 632e22
629m13 Dummy{7|66M9} 631m13
686q10 Read_CRC 690l14 690e22
687m13 Dummy{7|66M9} 689m13
724i7 Tx_Count{natural} 728r46 732m10 732r22 735r10 753r13 762m10 762r22
. 765r13
725i7 Outgoing_Index{natural} 730r44 731m10 731r28 760r44 761m10 761r28
726i7 Incoming_Index{natural} 747r42 774r42 776m10 776r28 786r42
801i7 Tx_Count{natural} 805r46 808m10 808r22 811r10 829r13 837m10 837r22
. 840r13
802i7 Outgoing_Index{natural} 806r49 807m10 807r28 835r49 836m10 836r28
803i7 Incoming_Index{natural} 823r20 849r20 850m10 850r28 859r20
871i7 Tx_Count{natural} 874r46 878m10 878r22 881r13 890m10 890r22
872i7 Index{natural} 876r44 877m10 877r19 888r44 889m10 889r19
906i7 Tx_Count{natural} 909r46 912m10 912r22 915r13 923m10 923r22
907i7 Index{natural} 910r49 911m10 911r19 921r49 922m10 922r19
939b7 Generate_Clock{boolean} 942r13
941m11 K=941:16{7|66M9} 948r10
960b7 Generate_Clock{boolean} 963r13
962m11 K=962:16{7|53M9} 969r10
X 13 stm32_svd.ads
10K9*STM32_SVD 11|45r14 216r34 12|44r6 44r25 13|164e14
X 14 stm32_svd-spi.ads
10K19*SPI 11|45w24 216r44 12|44w16 44r35 14|341e18
22b7*CPHA{boolean} 12|104m23
24b7*CPOL{boolean} 12|103m23
26b7*MSTR{boolean} 12|76m29 79m29 222r26
28m7*BR{17M12} 12|106m23
30b7*SPE{boolean} 12|121m23 130m23 139r30
32b7*LSBFIRST{boolean} 12|107m23
34b7*SSI{boolean} 12|77m29 80m29 222r51
36b7*SSM{boolean} 12|105m23
38b7*RXONLY{boolean} 12|87m29 91m29 95m29 99m29 237r33
40b7*DFF{boolean} 12|102m23 329r24 338r26
42b7*CRCNEXT{boolean} 12|670m26 739m29 766m29 815m29 841m29 894m26 927m26
44b7*CRCEN{boolean} 12|256r24 320m23 321m23
46b7*BIDIOE{boolean} 12|86m29 90m29 94m29 98m29 243r33 364m26 413m26 459m26
48b7*BIDIMODE{boolean} 12|85m29 89m29 93m29 97m29 236r30
110R9*SR_Register 12|308r16 14|132e6
112b7*RXNE{boolean} 12|204r33
114b7*TXE{boolean} 12|195r29
116b7*CHSIDE{boolean} 12|263r22
118b7*UDR{boolean} 12|270r22
120b7*CRCERR{boolean} 12|277r23
122b7*MODF{boolean} 12|284r22
124b7*OVR{boolean} 12|291r23
126b7*BSY{boolean} 12|213r29
128b7*TIFRFE{boolean} 12|299r29
148M12*DR_DR_Field{7|66M9}
153m7*DR{148M12} 12|148m22 157r29 310r32 466m22 569m22 575r41 584r37 631r37
. 666m22 678r41 689r37 729m25 748r27 759m25 775r27 787r27 806m25 823r61 835m25
. 849r61 875m25 887m25 910m25 921m25 943m28 948r30 964m28 969r37
165M12*CRCPR_CRCPOLY_Field{7|66M9}
170m7*CRCPOLY{165M12} 12|112m25
239b7*I2SMOD{boolean} 12|110m27
287R9*SPI_Peripheral 11|216r48 14|307e6
289r7*CR1{20R9} 12|76m25 77m25 79m25 80m25 85m25 86m25 87m25 89m25 90m25
. 91m25 93m25 94m25 95m25 97m25 98m25 99m25 102m19 103m19 104m19 105m19 106m19
. 107m19 121m19 130m19 139r26 222r22 222r47 236r26 237r29 243r29 256r20 320m19
. 321m19 329r20 338r22 364m22 413m22 459m22 670m22 739m25 766m25 815m25 841m25
. 894m22 927m22
293r7*SR{110R9} 12|195r26 204r30 213r26 263r19 270r19 277r20 284r19 291r20
. 299r26 311r29
295r7*DR{151R9} 12|148m19 157r26 310r29 466m19 569m19 575r38 584r34 631r34
. 666m19 678r38 689r34 711m26 729m22 748r24 759m22 775r24 787r24 806m22 823r58
. 835m22 849r58 875m22 887m22 910m22 921m22 943m25 948r27 964m25 969r34
297r7*CRCPR{168R9} 12|112m19
303r7*I2SCFGR{221R9} 12|110m19
X 15 system.ads
50K9*System 11|47w6 211r14 12|64r17 708r14 15|164e11
80M9*Address 11|211r21 12|64r24 708r21

