{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608362603599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608362603611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 15:23:23 2020 " "Processing started: Sat Dec 19 15:23:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608362603611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608362603611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_rx -c uart_tx_rx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_rx -c uart_tx_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608362603611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_8_1200mv_85c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_8_1200mv_85c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_8_1200mv_0c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_8_1200mv_0c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_min_1200mv_0c_fast.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_min_1200mv_0c_fast.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_8_1200mv_85c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_8_1200mv_0c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_min_1200mv_0c_v_fast.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362604975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_rx_v.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/ simulation " "Generated file uart_tx_rx_v.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608362605038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608362605204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 15:23:25 2020 " "Processing ended: Sat Dec 19 15:23:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608362605204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608362605204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608362605204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608362605204 ""}
