<HTML>

<HEAD>
<TITLE>Icarus Verilog</TITLE>
<STYLE TYPE="text/css" MEDIA="all" TITLE="Default">
@IMPORT URL(../../geda.css);
</STYLE>

<LINK rel="icon" href="../../favicon.ico" type="image/x-icon"> 
<LINK rel="shortcut icon" href="../../favicon.ico" type="image/x-icon">

</HEAD>

<BODY>

<div id="nav">
<div id="navavoid"></div>

<ul>
<li> <A HREF="../../index.html">Home</A> </li> <li> &middot; </li>
<li> <A HREF="../../news/index.html">News</A> </li> <li> &middot; </li>
<li> <A HREF="../../screenshots/index.html">Screenshots</A> </li> <li>&middot; </li>
<li> <A HREF="../index.html"></A>Tools </li> <li> &middot; </li>
<li> <A HREF="../../license.html">License</A> </li> <li> &middot; </li>
<li> <A HREF="../../download.html">Download</A> <li> </li> 
<br>
<li> <A HREF="http://geda.seul.org/wiki">Documentation</A> </li> <li> &middot; </li>
<li> <A HREF="../../mailinglists.html">Mailing Lists</A> </li> <li> &middot;
<li> <A HREF="../../developer.html">Developer</A> </li> <li> &middot; </li>
<li> <A HREF="../../search.html">Search</A> </li> <li> &middot; </li>
<li> <A HREF="../../links.html">Links</A> </li>
</ul>

<div id="navundertext">
<div id="navlogo">

<A HREF="../../index.html">
<img src="../../graphics/navlogo.png" height="73" width="266" alt="gEDA logo"/>
</A>

</div>

<div id="navrule"></div>
<h3>
<A HREF="../index.html">Tools</A> &rarr; Icarus Verilog
</h3>
</div>

</div>

<!--[if lt IE 7.]>
<script defer type="text/javascript" src="../../pngfix.js"></script>
<![endif]-->


<div id="main">

<CENTER>
<H2>
Icarus Verilog<br>
GPLed Verilog Compilation System
</H2>
</CENTER>

<H3>
<A HREF="#whatis">What is Icarus Verilog?</A><BR>
<A HREF="#download">Where can I download it?</A><BR>
</H3>
<HR>

<H4>
<A NAME="whatis"></A>
What is Icarus Verilog?
</H4>
Icarus Verilog is a Verilog simulation and synthesis tool. It operates
as a compiler, compiling source code writen in Verilog (IEEE-1364)
into some target format. For batch simulation, the compiler can
generate an intermediate form called vvp assembly. This intermediate
form is executed by the ``vvp'' command. For synthesis, the compiler
generates netlists in the desired format.  

The compiler proper is intended to parse and elaborate design
descriptions written to the IEEE standard IEEE Std 1364-2001.
</p>

<H4>
<A NAME="download"></A>
Where can I download it?
</H4>
Official <A HREF="http://www.icarus.com/eda/verilog/">Icarus Verilog homepage</A>
<p>
</div>

<div id="footer">
<br>
</div>

</BODY>
</HTML>
