;redcode
;assert 1
	SPL 0, #2
	ADD #270, 1
	MOV @-126, 128
	SLT 0, @12
	MOV -507, <-27
	ADD -1, <-22
	MOV -16, <-20
	SPL 0, #405
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB <30, @5
	SUB 0, -0
	SLT 0, @12
	SLT 0, @12
	DJN 301, @50
	SPL 100, 13
	SUB @121, 103
	SUB @129, 106
	ADD -130, 9
	ADD -1, <-22
	ADD @121, 102
	SUB 0, -0
	ADD @121, 102
	ADD @121, 102
	SUB #72, @200
	SUB 0, -0
	ADD #270, 1
	SUB 100, 200
	SUB 100, 200
	SUB #72, @200
	SUB 0, -0
	SUB 100, 200
	SUB 100, 200
	SPL @12, #220
	SPL 0, #2
	CMP 700, 10
	SPL 0, #2
	SPL 0, #2
	MOV #-126, <-128
	SLT 20, 200
	MOV @-126, 128
	MOV @-126, 128
	MOV @-126, 128
	MOV @-126, 128
	SPL 100, 200
	SPL 100, 200
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
