
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec  8 19:26:26 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 508.352 ; gain = 222.832
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.836 ; gain = 446.988
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/clockDiv.v:8]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/hexTo7Segment.v:9]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/clockDiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/clockDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'ascii_test' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/ascii_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/ascii_rom.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/ascii_rom.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ascii_test' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/ascii_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/singlePulser.v:3]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/singlePulser.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/uart.v:22]
WARNING: [Synth 8-689] width (9) of port connection 'data_transmit' does not match port width (8) of module 'uart' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'PS2Controller' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Controller.v:145]
INFO: [Synth 8-6155] done synthesizing module 'PS2Controller' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/debouncer.v:23]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Receiver.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:3]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/hexTo7Segment.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/hexTo7Segment.v:4]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:45]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:45]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:45]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:45]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/quadSevenSeg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7129] Port clk in module uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.090 ; gain = 852.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.090 ; gain = 852.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1763.090 ; gain = 852.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1763.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/_All/FinalProject/FinalProject.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/_All/FinalProject/FinalProject.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/_All/FinalProject/FinalProject.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1877.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1877.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rgb_reg' [D:/_All/FinalProject/FinalProject.srcs/sources_1/new/ascii_test.v:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1039  
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 60    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1040  
	   3 Input    1 Bit        Muxes := 1025  
	   4 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+-------------------------------+---------------+----------------+
|Module Name   | RTL Object                    | Depth x Width | Implemented As | 
+--------------+-------------------------------+---------------+----------------+
|PS2Controller | data                          | 128x7         | LUT            | 
|PS2Controller | data                          | 128x7         | LUT            | 
|PS2Controller | data                          | 128x8         | LUT            | 
|top           | rom/addr_reg_reg              | 4096x8        | Block RAM      | 
|top           | ps2controller/data            | 128x7         | LUT            | 
|top           | ps2controller/data            | 128x7         | LUT            | 
|top           | ps2controller/key_reg_reg_rep | 128x8         | Block RAM      | 
+--------------+-------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1877.172 ; gain = 966.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance at/rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ps2controller/key_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |    26|
|3     |LUT1     |    52|
|4     |LUT2     |    47|
|5     |LUT3     |    78|
|6     |LUT4     |   107|
|7     |LUT5     |   311|
|8     |LUT6     |  3381|
|9     |MUXF7    |  1097|
|10    |MUXF8    |   544|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     1|
|13    |FDCE     |  7648|
|14    |FDPE     |   654|
|15    |FDRE     |   284|
|16    |FDSE     |     4|
|17    |IBUF     |    15|
|18    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 1953.324 ; gain = 928.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1953.324 ; gain = 1042.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1953.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1953.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6f2f478c
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:09 . Memory (MB): peak = 1953.324 ; gain = 1444.973
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1953.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/_All/FinalProject/FinalProject.runs/synth_2/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 19:28:45 2024...
