
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.928493                       # Number of seconds simulated
sim_ticks                                1928493037500                       # Number of ticks simulated
final_tick                               1928493037500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172575                       # Simulator instruction rate (inst/s)
host_op_rate                                   302460                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              665620933                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823996                       # Number of bytes of host memory used
host_seconds                                  2897.28                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       334622720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334659136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41252608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41252608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10456960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10458098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          173515130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173534013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21391111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21391111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21391111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         173515130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            194925124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10458098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1289144                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10458098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1289144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              668493504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  824768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74928128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334659136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41252608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12887                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118375                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9134966                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            668755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            647603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            649941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            671916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            638543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            641252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            654797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            638269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            644054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            642857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           645412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           662815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           666844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           662621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74754                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1928476043500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10458098                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1289144                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10445211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5989444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.121977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.515320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.500042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2194917     36.65%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3565083     59.52%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85167      1.42%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26495      0.44%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15515      0.26%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11586      0.19%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10784      0.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8510      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71387      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5989444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.401964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.719209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    222.925663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58981     83.23%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5948      8.39%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5185      7.32%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          290      0.41%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          165      0.23%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           96      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           70      0.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           35      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           27      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           19      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           10      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           17      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.521577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.499388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51862     73.19%     73.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1206      1.70%     74.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17631     24.88%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70862                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 161773378500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            357621084750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52226055000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15487.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34237.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       346.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5128886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     164164.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22584721320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12323012625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             40646392800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3823562880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         125959632240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1035854095590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         248450572500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1489641989955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.439227                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 407029987750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64396540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1457064346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22695475320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12383443875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             40826253000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3762910080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         125959632240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1036659373065                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         247744188750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1490031276330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.641088                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 405483006750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64396540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1458611327000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3856986075                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3856986075                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          15602856                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.602593                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278206946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15604904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.828174                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1102890500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.602593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1190852304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1190852304                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    206439673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206439673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71767273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71767273                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278206946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278206946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278206946                       # number of overall hits
system.cpu.dcache.overall_hits::total       278206946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14893617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14893617                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       711287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       711287                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15604904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15604904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15604904                       # number of overall misses
system.cpu.dcache.overall_misses::total      15604904                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 933455391500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 933455391500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  39450604500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  39450604500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 972905996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 972905996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 972905996000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 972905996000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067290                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009814                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.053112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.053112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62674.862090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62674.862090                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55463.693980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55463.693980                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62346.169896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62346.169896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62346.169896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62346.169896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3305823                       # number of writebacks
system.cpu.dcache.writebacks::total           3305823                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14893617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14893617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       711287                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     15604904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15604904                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     15604904                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15604904                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 918561774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 918561774500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38739317500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38739317500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 957301092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 957301092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 957301092000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 957301092000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053112                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61674.862090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61674.862090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54463.693980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54463.693980                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61346.169896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61346.169896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61346.169896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61346.169896                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 6                       # number of replacements
system.cpu.icache.tags.tagsinuse          1074.231147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677316807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1139                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          594659.180860                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1074.231147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.524527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.524527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.553223                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544707                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677316807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677316807                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677316807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677316807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677316807                       # number of overall hits
system.cpu.icache.overall_hits::total       677316807                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1139                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1139                       # number of overall misses
system.cpu.icache.overall_misses::total          1139                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90211500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90211500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90211500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90211500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90211500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90211500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79202.370500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79202.370500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79202.370500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79202.370500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79202.370500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79202.370500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1139                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1139                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1139                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1139                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89072500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89072500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89072500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89072500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78202.370500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78202.370500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78202.370500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78202.370500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78202.370500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78202.370500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10538516                       # number of replacements
system.l2.tags.tagsinuse                 32294.862416                       # Cycle average of tags in use
system.l2.tags.total_refs                    19407697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10571189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.835905                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1850503045000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6173.906582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.011958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26117.943877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.188413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.797056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8531                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997101                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42491380                       # Number of tag accesses
system.l2.tags.data_accesses                 42491380                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3305823                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3305823                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             263151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                263151                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4884793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4884793                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5147944                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5147945                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              5147944                       # number of overall hits
system.l2.overall_hits::total                 5147945                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           448136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448136                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1138                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10008824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10008824                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10456960                       # number of demand (read+write) misses
system.l2.demand_misses::total               10458098                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1138                       # number of overall misses
system.l2.overall_misses::cpu.data           10456960                       # number of overall misses
system.l2.overall_misses::total              10458098                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  34909301500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34909301500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87352500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87352500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 844931022500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 844931022500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  879840324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     879927676500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87352500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 879840324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    879927676500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3305823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3305823                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            711287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14893617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14893617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          15604904                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15606043                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         15604904                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15606043                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.630035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.630035                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999122                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.672021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672021                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999122                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.670107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.670131                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999122                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.670107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.670131                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77898.900111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77898.900111                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76759.666081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76759.666081                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84418.611267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84418.611267                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76759.666081                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84139.207188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84138.404182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76759.666081                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84139.207188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84138.404182                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289144                       # number of writebacks
system.l2.writebacks::total                   1289144                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       518307                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        518307                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       448136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448136                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1138                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10008824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10008824                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10456960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10458098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10456960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10458098                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  30427941500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30427941500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     75972500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75972500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 744842782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 744842782500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     75972500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 775270724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 775346696500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     75972500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 775270724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 775346696500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.630035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.630035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.672021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672021                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.670107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.670131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.670107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.670131                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67898.900111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67898.900111                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66759.666081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66759.666081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74418.611267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74418.611267                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66759.666081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74139.207188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74138.404182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66759.666081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74139.207188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74138.404182                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10009962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1289144                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9134966                       # Transaction distribution
system.membus.trans_dist::ReadExReq            448136                       # Transaction distribution
system.membus.trans_dist::ReadExResp           448136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10009962                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31340306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31340306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31340306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    375911744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375911744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375911744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20882208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20882208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20882208                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23472385500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36121969250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31208905                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15602862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         632713                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       632713                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          14894756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4594967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21546404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          711287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14893617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46812663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46814947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    605143264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              605179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10538516                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26144559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25511845     97.58%     97.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 632714      2.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26144559                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17257367000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1139000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15604904000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
