<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sdhcreg.h source code [netbsd/sys/dev/sdmmc/sdhcreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="sdhc_adma2_descriptor32,sdhc_adma2_descriptor64 "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/sdmmc/sdhcreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>sdmmc</a>/<a href='sdhcreg.h.html'>sdhcreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sdhcreg.h,v 1.19 2017/06/23 08:43:59 ryo Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: sdhcreg.h,v 1.4 2006/07/30 17:20:40 fgsch Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006 Uwe Stuehler &lt;uwe@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span> <span class="macro" data-ref="_M/_SDHCREG_H_">_SDHCREG_H_</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/_SDHCREG_H_" data-ref="_M/_SDHCREG_H_">_SDHCREG_H_</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* Host standard register set */</i></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/SDHC_DMA_ADDR" data-ref="_M/SDHC_DMA_ADDR">SDHC_DMA_ADDR</dfn>			0x00</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLOCK_SIZE" data-ref="_M/SDHC_BLOCK_SIZE">SDHC_BLOCK_SIZE</dfn>			0x04</u></td></tr>
<tr><th id="26">26</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_BOUNDARY_SHIFT" data-ref="_M/SDHC_DMA_BOUNDARY_SHIFT">SDHC_DMA_BOUNDARY_SHIFT</dfn>	12</u></td></tr>
<tr><th id="27">27</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_BOUNDARY_MASK" data-ref="_M/SDHC_DMA_BOUNDARY_MASK">SDHC_DMA_BOUNDARY_MASK</dfn>		0x7</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLOCK_COUNT" data-ref="_M/SDHC_BLOCK_COUNT">SDHC_BLOCK_COUNT</dfn>		0x06</u></td></tr>
<tr><th id="29">29</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BLOCK_COUNT_MAX" data-ref="_M/SDHC_BLOCK_COUNT_MAX">SDHC_BLOCK_COUNT_MAX</dfn>		512</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/SDHC_ARGUMENT" data-ref="_M/SDHC_ARGUMENT">SDHC_ARGUMENT</dfn>			0x08</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/SDHC_TRANSFER_MODE" data-ref="_M/SDHC_TRANSFER_MODE">SDHC_TRANSFER_MODE</dfn>		0x0c</u></td></tr>
<tr><th id="32">32</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MULTI_BLOCK_MODE" data-ref="_M/SDHC_MULTI_BLOCK_MODE">SDHC_MULTI_BLOCK_MODE</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/SDHC_READ_MODE" data-ref="_M/SDHC_READ_MODE">SDHC_READ_MODE</dfn>			(1&lt;&lt;4)</u></td></tr>
<tr><th id="34">34</th><td><u>#define  <dfn class="macro" id="_M/SDHC_AUTO_CMD12_ENABLE" data-ref="_M/SDHC_AUTO_CMD12_ENABLE">SDHC_AUTO_CMD12_ENABLE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="35">35</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BLOCK_COUNT_ENABLE" data-ref="_M/SDHC_BLOCK_COUNT_ENABLE">SDHC_BLOCK_COUNT_ENABLE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="36">36</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_ENABLE" data-ref="_M/SDHC_DMA_ENABLE">SDHC_DMA_ENABLE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SDHC_COMMAND" data-ref="_M/SDHC_COMMAND">SDHC_COMMAND</dfn>			0x0e</u></td></tr>
<tr><th id="38">38</th><td><i>/* 14-15 reserved */</i></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_INDEX_SHIFT" data-ref="_M/SDHC_COMMAND_INDEX_SHIFT">SDHC_COMMAND_INDEX_SHIFT</dfn>	8</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_INDEX_MASK" data-ref="_M/SDHC_COMMAND_INDEX_MASK">SDHC_COMMAND_INDEX_MASK</dfn>	0x3f</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_TYPE_ABORT" data-ref="_M/SDHC_COMMAND_TYPE_ABORT">SDHC_COMMAND_TYPE_ABORT</dfn>	(3&lt;&lt;6)</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_TYPE_RESUME" data-ref="_M/SDHC_COMMAND_TYPE_RESUME">SDHC_COMMAND_TYPE_RESUME</dfn>	(2&lt;&lt;6)</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_TYPE_SUSPEND" data-ref="_M/SDHC_COMMAND_TYPE_SUSPEND">SDHC_COMMAND_TYPE_SUSPEND</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_TYPE_NORMAL" data-ref="_M/SDHC_COMMAND_TYPE_NORMAL">SDHC_COMMAND_TYPE_NORMAL</dfn>	(0&lt;&lt;6)</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DATA_PRESENT_SELECT" data-ref="_M/SDHC_DATA_PRESENT_SELECT">SDHC_DATA_PRESENT_SELECT</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/SDHC_INDEX_CHECK_ENABLE" data-ref="_M/SDHC_INDEX_CHECK_ENABLE">SDHC_INDEX_CHECK_ENABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CRC_CHECK_ENABLE" data-ref="_M/SDHC_CRC_CHECK_ENABLE">SDHC_CRC_CHECK_ENABLE</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="48">48</th><td><i>/* 2 reserved */</i></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESP_LEN_48_CHK_BUSY" data-ref="_M/SDHC_RESP_LEN_48_CHK_BUSY">SDHC_RESP_LEN_48_CHK_BUSY</dfn>	(3&lt;&lt;0)</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESP_LEN_48" data-ref="_M/SDHC_RESP_LEN_48">SDHC_RESP_LEN_48</dfn>		(2&lt;&lt;0)</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESP_LEN_136" data-ref="_M/SDHC_RESP_LEN_136">SDHC_RESP_LEN_136</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/SDHC_NO_RESPONSE" data-ref="_M/SDHC_NO_RESPONSE">SDHC_NO_RESPONSE</dfn>		(0&lt;&lt;0)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SDHC_RESPONSE" data-ref="_M/SDHC_RESPONSE">SDHC_RESPONSE</dfn>			0x10	/* - 0x1f */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SDHC_DATA" data-ref="_M/SDHC_DATA">SDHC_DATA</dfn>			0x20</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SDHC_PRESENT_STATE" data-ref="_M/SDHC_PRESENT_STATE">SDHC_PRESENT_STATE</dfn>		0x24</u></td></tr>
<tr><th id="56">56</th><td><i>/* 25-31 reserved */</i></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_LINE_SIGNAL_LEVEL" data-ref="_M/SDHC_CMD_LINE_SIGNAL_LEVEL">SDHC_CMD_LINE_SIGNAL_LEVEL</dfn>	(1&lt;&lt;24)</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DAT3_LINE_LEVEL" data-ref="_M/SDHC_DAT3_LINE_LEVEL">SDHC_DAT3_LINE_LEVEL</dfn>		(1&lt;&lt;23)</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DAT2_LINE_LEVEL" data-ref="_M/SDHC_DAT2_LINE_LEVEL">SDHC_DAT2_LINE_LEVEL</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DAT1_LINE_LEVEL" data-ref="_M/SDHC_DAT1_LINE_LEVEL">SDHC_DAT1_LINE_LEVEL</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DAT0_LINE_LEVEL" data-ref="_M/SDHC_DAT0_LINE_LEVEL">SDHC_DAT0_LINE_LEVEL</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WRITE_PROTECT_SWITCH" data-ref="_M/SDHC_WRITE_PROTECT_SWITCH">SDHC_WRITE_PROTECT_SWITCH</dfn>	(1&lt;&lt;19)</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_DETECT_PIN_LEVEL" data-ref="_M/SDHC_CARD_DETECT_PIN_LEVEL">SDHC_CARD_DETECT_PIN_LEVEL</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_STATE_STABLE" data-ref="_M/SDHC_CARD_STATE_STABLE">SDHC_CARD_STATE_STABLE</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_INSERTED" data-ref="_M/SDHC_CARD_INSERTED">SDHC_CARD_INSERTED</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="66">66</th><td><i>/* 12-15 reserved */</i></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BUFFER_READ_ENABLE" data-ref="_M/SDHC_BUFFER_READ_ENABLE">SDHC_BUFFER_READ_ENABLE</dfn>	(1&lt;&lt;11)</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BUFFER_WRITE_ENABLE" data-ref="_M/SDHC_BUFFER_WRITE_ENABLE">SDHC_BUFFER_WRITE_ENABLE</dfn>	(1&lt;&lt;10)</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/SDHC_READ_TRANSFER_ACTIVE" data-ref="_M/SDHC_READ_TRANSFER_ACTIVE">SDHC_READ_TRANSFER_ACTIVE</dfn>	(1&lt;&lt;9)</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WRITE_TRANSFER_ACTIVE" data-ref="_M/SDHC_WRITE_TRANSFER_ACTIVE">SDHC_WRITE_TRANSFER_ACTIVE</dfn>	(1&lt;&lt;8)</u></td></tr>
<tr><th id="71">71</th><td><i>/* 4-7 reserved */</i></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDSTB" data-ref="_M/SDHC_SDSTB">SDHC_SDSTB</dfn>			(1&lt;&lt;3)	/* uSDHC */</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DAT_ACTIVE" data-ref="_M/SDHC_DAT_ACTIVE">SDHC_DAT_ACTIVE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_INHIBIT_DAT" data-ref="_M/SDHC_CMD_INHIBIT_DAT">SDHC_CMD_INHIBIT_DAT</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_INHIBIT_CMD" data-ref="_M/SDHC_CMD_INHIBIT_CMD">SDHC_CMD_INHIBIT_CMD</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_INHIBIT_MASK" data-ref="_M/SDHC_CMD_INHIBIT_MASK">SDHC_CMD_INHIBIT_MASK</dfn>		0x0003</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SDHC_HOST_CTL" data-ref="_M/SDHC_HOST_CTL">SDHC_HOST_CTL</dfn>			0x28</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_BURST_LEN_EN" data-ref="_M/SDHC_USDHC_BURST_LEN_EN">SDHC_USDHC_BURST_LEN_EN</dfn>	(1&lt;&lt;27)	/* uSDHC */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_HOST_CTL_RESV23" data-ref="_M/SDHC_USDHC_HOST_CTL_RESV23">SDHC_USDHC_HOST_CTL_RESV23</dfn>	(1&lt;&lt;23)	/* uSDHC */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_DMA_SELECT" data-ref="_M/SDHC_USDHC_DMA_SELECT">SDHC_USDHC_DMA_SELECT</dfn>		(3&lt;&lt;8)	/* uSDHC */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_DMA_SELECT_ADMA1" data-ref="_M/SDHC_USDHC_DMA_SELECT_ADMA1">SDHC_USDHC_DMA_SELECT_ADMA1</dfn>	(1&lt;&lt;8)	/* uSDHC */</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_DMA_SELECT_ADMA2" data-ref="_M/SDHC_USDHC_DMA_SELECT_ADMA2">SDHC_USDHC_DMA_SELECT_ADMA2</dfn>	(2&lt;&lt;8)	/* uSDHC */</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_EMODE" data-ref="_M/SDHC_USDHC_EMODE">SDHC_USDHC_EMODE</dfn>		(3&lt;&lt;4)	/* uSDHC */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_EMODE_LE" data-ref="_M/SDHC_USDHC_EMODE_LE">SDHC_USDHC_EMODE_LE</dfn>		(2&lt;&lt;4)	/* uSDHC */</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/SDHC_8BIT_MODE" data-ref="_M/SDHC_8BIT_MODE">SDHC_8BIT_MODE</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_SELECT" data-ref="_M/SDHC_DMA_SELECT">SDHC_DMA_SELECT</dfn>		(3&lt;&lt;3)</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_SELECT_SDMA" data-ref="_M/SDHC_DMA_SELECT_SDMA">SDHC_DMA_SELECT_SDMA</dfn>		(0&lt;&lt;3)</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_SELECT_ADMA2" data-ref="_M/SDHC_DMA_SELECT_ADMA2">SDHC_DMA_SELECT_ADMA2</dfn>		(2&lt;&lt;3)</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/SDHC_HIGH_SPEED" data-ref="_M/SDHC_HIGH_SPEED">SDHC_HIGH_SPEED</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ESDHC_8BIT_MODE" data-ref="_M/SDHC_ESDHC_8BIT_MODE">SDHC_ESDHC_8BIT_MODE</dfn>		(1&lt;&lt;2)	/* eSDHC */</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/SDHC_4BIT_MODE" data-ref="_M/SDHC_4BIT_MODE">SDHC_4BIT_MODE</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/SDHC_LED_ON" data-ref="_M/SDHC_LED_ON">SDHC_LED_ON</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/SDHC_POWER_CTL" data-ref="_M/SDHC_POWER_CTL">SDHC_POWER_CTL</dfn>			0x29</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VOLTAGE_SHIFT" data-ref="_M/SDHC_VOLTAGE_SHIFT">SDHC_VOLTAGE_SHIFT</dfn>		1</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VOLTAGE_MASK" data-ref="_M/SDHC_VOLTAGE_MASK">SDHC_VOLTAGE_MASK</dfn>		0x07</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/SDHC_VOLTAGE_3_3V" data-ref="_M/SDHC_VOLTAGE_3_3V">SDHC_VOLTAGE_3_3V</dfn>		0x07</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/SDHC_VOLTAGE_3_0V" data-ref="_M/SDHC_VOLTAGE_3_0V">SDHC_VOLTAGE_3_0V</dfn>		0x06</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/SDHC_VOLTAGE_1_8V" data-ref="_M/SDHC_VOLTAGE_1_8V">SDHC_VOLTAGE_1_8V</dfn>		0x05</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BUS_POWER" data-ref="_M/SDHC_BUS_POWER">SDHC_BUS_POWER</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/SDHC_BLOCK_GAP_CTL" data-ref="_M/SDHC_BLOCK_GAP_CTL">SDHC_BLOCK_GAP_CTL</dfn>		0x2a</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/SDHC_WAKEUP_CTL" data-ref="_M/SDHC_WAKEUP_CTL">SDHC_WAKEUP_CTL</dfn>			0x2b</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SDHC_CLOCK_CTL" data-ref="_M/SDHC_CLOCK_CTL">SDHC_CLOCK_CTL</dfn>			0x2c</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_DIV_SHIFT" data-ref="_M/SDHC_SDCLK_DIV_SHIFT">SDHC_SDCLK_DIV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_DIV_MASK" data-ref="_M/SDHC_SDCLK_DIV_MASK">SDHC_SDCLK_DIV_MASK</dfn>		0xff</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_XDIV_SHIFT" data-ref="_M/SDHC_SDCLK_XDIV_SHIFT">SDHC_SDCLK_XDIV_SHIFT</dfn>		6</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_XDIV_MASK" data-ref="_M/SDHC_SDCLK_XDIV_MASK">SDHC_SDCLK_XDIV_MASK</dfn>		0x3</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_CGM" data-ref="_M/SDHC_SDCLK_CGM">SDHC_SDCLK_CGM</dfn>			(1&lt;&lt;5)</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_DVS_SHIFT" data-ref="_M/SDHC_SDCLK_DVS_SHIFT">SDHC_SDCLK_DVS_SHIFT</dfn>		4</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_DVS_MASK" data-ref="_M/SDHC_SDCLK_DVS_MASK">SDHC_SDCLK_DVS_MASK</dfn>		0xf</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDCLK_ENABLE" data-ref="_M/SDHC_SDCLK_ENABLE">SDHC_SDCLK_ENABLE</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/SDHC_INTCLK_STABLE" data-ref="_M/SDHC_INTCLK_STABLE">SDHC_INTCLK_STABLE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/SDHC_INTCLK_ENABLE" data-ref="_M/SDHC_INTCLK_ENABLE">SDHC_INTCLK_ENABLE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SDHC_TIMEOUT_CTL" data-ref="_M/SDHC_TIMEOUT_CTL">SDHC_TIMEOUT_CTL</dfn>		0x2e</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMEOUT_MAX" data-ref="_M/SDHC_TIMEOUT_MAX">SDHC_TIMEOUT_MAX</dfn>		0x0e</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SDHC_SOFTWARE_RESET" data-ref="_M/SDHC_SOFTWARE_RESET">SDHC_SOFTWARE_RESET</dfn>		0x2f</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/SDHC_INIT_ACTIVE" data-ref="_M/SDHC_INIT_ACTIVE">SDHC_INIT_ACTIVE</dfn>		(1&lt;&lt;3)	/* ESDHC */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESET_MASK" data-ref="_M/SDHC_RESET_MASK">SDHC_RESET_MASK</dfn>		0x5</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESET_DAT" data-ref="_M/SDHC_RESET_DAT">SDHC_RESET_DAT</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESET_CMD" data-ref="_M/SDHC_RESET_CMD">SDHC_RESET_CMD</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RESET_ALL" data-ref="_M/SDHC_RESET_ALL">SDHC_RESET_ALL</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/SDHC_NINTR_STATUS" data-ref="_M/SDHC_NINTR_STATUS">SDHC_NINTR_STATUS</dfn>		0x30</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ERROR_INTERRUPT" data-ref="_M/SDHC_ERROR_INTERRUPT">SDHC_ERROR_INTERRUPT</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_EVENT" data-ref="_M/SDHC_RETUNING_EVENT">SDHC_RETUNING_EVENT</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_INTERRUPT" data-ref="_M/SDHC_CARD_INTERRUPT">SDHC_CARD_INTERRUPT</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_REMOVAL" data-ref="_M/SDHC_CARD_REMOVAL">SDHC_CARD_REMOVAL</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CARD_INSERTION" data-ref="_M/SDHC_CARD_INSERTION">SDHC_CARD_INSERTION</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BUFFER_READ_READY" data-ref="_M/SDHC_BUFFER_READ_READY">SDHC_BUFFER_READ_READY</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BUFFER_WRITE_READY" data-ref="_M/SDHC_BUFFER_WRITE_READY">SDHC_BUFFER_WRITE_READY</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_INTERRUPT" data-ref="_M/SDHC_DMA_INTERRUPT">SDHC_DMA_INTERRUPT</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BLOCK_GAP_EVENT" data-ref="_M/SDHC_BLOCK_GAP_EVENT">SDHC_BLOCK_GAP_EVENT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="131">131</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TRANSFER_COMPLETE" data-ref="_M/SDHC_TRANSFER_COMPLETE">SDHC_TRANSFER_COMPLETE</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="132">132</th><td><u>#define  <dfn class="macro" id="_M/SDHC_COMMAND_COMPLETE" data-ref="_M/SDHC_COMMAND_COMPLETE">SDHC_COMMAND_COMPLETE</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="133">133</th><td><u>#define  <dfn class="macro" id="_M/SDHC_NINTR_STATUS_MASK" data-ref="_M/SDHC_NINTR_STATUS_MASK">SDHC_NINTR_STATUS_MASK</dfn>		0x91ff</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SDHC_EINTR_STATUS" data-ref="_M/SDHC_EINTR_STATUS">SDHC_EINTR_STATUS</dfn>		0x32</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_ERROR" data-ref="_M/SDHC_DMA_ERROR">SDHC_DMA_ERROR</dfn>			(1&lt;&lt;12)</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ADMA_ERROR" data-ref="_M/SDHC_ADMA_ERROR">SDHC_ADMA_ERROR</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/SDHC_AUTO_CMD12_ERROR" data-ref="_M/SDHC_AUTO_CMD12_ERROR">SDHC_AUTO_CMD12_ERROR</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CURRENT_LIMIT_ERROR" data-ref="_M/SDHC_CURRENT_LIMIT_ERROR">SDHC_CURRENT_LIMIT_ERROR</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DATA_END_BIT_ERROR" data-ref="_M/SDHC_DATA_END_BIT_ERROR">SDHC_DATA_END_BIT_ERROR</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DATA_CRC_ERROR" data-ref="_M/SDHC_DATA_CRC_ERROR">SDHC_DATA_CRC_ERROR</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DATA_TIMEOUT_ERROR" data-ref="_M/SDHC_DATA_TIMEOUT_ERROR">SDHC_DATA_TIMEOUT_ERROR</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_INDEX_ERROR" data-ref="_M/SDHC_CMD_INDEX_ERROR">SDHC_CMD_INDEX_ERROR</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_END_BIT_ERROR" data-ref="_M/SDHC_CMD_END_BIT_ERROR">SDHC_CMD_END_BIT_ERROR</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_CRC_ERROR" data-ref="_M/SDHC_CMD_CRC_ERROR">SDHC_CMD_CRC_ERROR</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CMD_TIMEOUT_ERROR" data-ref="_M/SDHC_CMD_TIMEOUT_ERROR">SDHC_CMD_TIMEOUT_ERROR</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/SDHC_EINTR_STATUS_MASK" data-ref="_M/SDHC_EINTR_STATUS_MASK">SDHC_EINTR_STATUS_MASK</dfn>		0x03ff	/* excluding vendor signals */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SDHC_NINTR_STATUS_EN" data-ref="_M/SDHC_NINTR_STATUS_EN">SDHC_NINTR_STATUS_EN</dfn>		0x34</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SDHC_EINTR_STATUS_EN" data-ref="_M/SDHC_EINTR_STATUS_EN">SDHC_EINTR_STATUS_EN</dfn>		0x36</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SDHC_NINTR_SIGNAL_EN" data-ref="_M/SDHC_NINTR_SIGNAL_EN">SDHC_NINTR_SIGNAL_EN</dfn>		0x38</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/SDHC_NINTR_SIGNAL_MASK" data-ref="_M/SDHC_NINTR_SIGNAL_MASK">SDHC_NINTR_SIGNAL_MASK</dfn>		0x01ff</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SDHC_EINTR_SIGNAL_EN" data-ref="_M/SDHC_EINTR_SIGNAL_EN">SDHC_EINTR_SIGNAL_EN</dfn>		0x3a</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/SDHC_EINTR_SIGNAL_MASK" data-ref="_M/SDHC_EINTR_SIGNAL_MASK">SDHC_EINTR_SIGNAL_MASK</dfn>		0x03ff	/* excluding vendor signals */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SDHC_CMD12_ERROR_STATUS" data-ref="_M/SDHC_CMD12_ERROR_STATUS">SDHC_CMD12_ERROR_STATUS</dfn>		0x3c</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SDHC_HOST_CTL2" data-ref="_M/SDHC_HOST_CTL2">SDHC_HOST_CTL2</dfn>			0x3e</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SAMPLING_CLOCK_SEL" data-ref="_M/SDHC_SAMPLING_CLOCK_SEL">SDHC_SAMPLING_CLOCK_SEL</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/SDHC_EXECUTE_TUNING" data-ref="_M/SDHC_EXECUTE_TUNING">SDHC_EXECUTE_TUNING</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="157">157</th><td><u>#define  <dfn class="macro" id="_M/SDHC_1_8V_SIGNAL_EN" data-ref="_M/SDHC_1_8V_SIGNAL_EN">SDHC_1_8V_SIGNAL_EN</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="158">158</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_SHIFT" data-ref="_M/SDHC_UHS_MODE_SELECT_SHIFT">SDHC_UHS_MODE_SELECT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_MASK" data-ref="_M/SDHC_UHS_MODE_SELECT_MASK">SDHC_UHS_MODE_SELECT_MASK</dfn>	0x7</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_SDR12" data-ref="_M/SDHC_UHS_MODE_SELECT_SDR12">SDHC_UHS_MODE_SELECT_SDR12</dfn>	0</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_SDR25" data-ref="_M/SDHC_UHS_MODE_SELECT_SDR25">SDHC_UHS_MODE_SELECT_SDR25</dfn>	1</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_SDR50" data-ref="_M/SDHC_UHS_MODE_SELECT_SDR50">SDHC_UHS_MODE_SELECT_SDR50</dfn>	2</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_SDR104" data-ref="_M/SDHC_UHS_MODE_SELECT_SDR104">SDHC_UHS_MODE_SELECT_SDR104</dfn>	3</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/SDHC_UHS_MODE_SELECT_DDR50" data-ref="_M/SDHC_UHS_MODE_SELECT_DDR50">SDHC_UHS_MODE_SELECT_DDR50</dfn>	4</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAPABILITIES" data-ref="_M/SDHC_CAPABILITIES">SDHC_CAPABILITIES</dfn>		0x40</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SHARED_BUS_SLOT" data-ref="_M/SDHC_SHARED_BUS_SLOT">SDHC_SHARED_BUS_SLOT</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/SDHC_EMBEDDED_SLOT" data-ref="_M/SDHC_EMBEDDED_SLOT">SDHC_EMBEDDED_SLOT</dfn>		(1&lt;&lt;30)</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ASYNC_INTR" data-ref="_M/SDHC_ASYNC_INTR">SDHC_ASYNC_INTR</dfn>		(1&lt;&lt;29)</u></td></tr>
<tr><th id="169">169</th><td><u>#define  <dfn class="macro" id="_M/SDHC_64BIT_SYS_BUS" data-ref="_M/SDHC_64BIT_SYS_BUS">SDHC_64BIT_SYS_BUS</dfn>		(1&lt;&lt;28)</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VOLTAGE_SUPP_1_8V" data-ref="_M/SDHC_VOLTAGE_SUPP_1_8V">SDHC_VOLTAGE_SUPP_1_8V</dfn>		(1&lt;&lt;26)</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VOLTAGE_SUPP_3_0V" data-ref="_M/SDHC_VOLTAGE_SUPP_3_0V">SDHC_VOLTAGE_SUPP_3_0V</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="172">172</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VOLTAGE_SUPP_3_3V" data-ref="_M/SDHC_VOLTAGE_SUPP_3_3V">SDHC_VOLTAGE_SUPP_3_3V</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="173">173</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_SUPPORT" data-ref="_M/SDHC_DMA_SUPPORT">SDHC_DMA_SUPPORT</dfn>		(1&lt;&lt;22)</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/SDHC_HIGH_SPEED_SUPP" data-ref="_M/SDHC_HIGH_SPEED_SUPP">SDHC_HIGH_SPEED_SUPP</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ADMA1_SUPP" data-ref="_M/SDHC_ADMA1_SUPP">SDHC_ADMA1_SUPP</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ADMA2_SUPP" data-ref="_M/SDHC_ADMA2_SUPP">SDHC_ADMA2_SUPP</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/SDHC_8BIT_SUPP" data-ref="_M/SDHC_8BIT_SUPP">SDHC_8BIT_SUPP</dfn>			(1&lt;&lt;18)</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_512" data-ref="_M/SDHC_MAX_BLK_LEN_512">SDHC_MAX_BLK_LEN_512</dfn>		0</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_1024" data-ref="_M/SDHC_MAX_BLK_LEN_1024">SDHC_MAX_BLK_LEN_1024</dfn>		1</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_2048" data-ref="_M/SDHC_MAX_BLK_LEN_2048">SDHC_MAX_BLK_LEN_2048</dfn>		2</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_4096" data-ref="_M/SDHC_MAX_BLK_LEN_4096">SDHC_MAX_BLK_LEN_4096</dfn>		3</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_SHIFT" data-ref="_M/SDHC_MAX_BLK_LEN_SHIFT">SDHC_MAX_BLK_LEN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/SDHC_MAX_BLK_LEN_MASK" data-ref="_M/SDHC_MAX_BLK_LEN_MASK">SDHC_MAX_BLK_LEN_MASK</dfn>		0x3</u></td></tr>
<tr><th id="184">184</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BASE_FREQ_SHIFT" data-ref="_M/SDHC_BASE_FREQ_SHIFT">SDHC_BASE_FREQ_SHIFT</dfn>		8</u></td></tr>
<tr><th id="185">185</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BASE_FREQ_MASK" data-ref="_M/SDHC_BASE_FREQ_MASK">SDHC_BASE_FREQ_MASK</dfn>		0x3f</u></td></tr>
<tr><th id="186">186</th><td><u>#define  <dfn class="macro" id="_M/SDHC_BASE_V3_FREQ_MASK" data-ref="_M/SDHC_BASE_V3_FREQ_MASK">SDHC_BASE_V3_FREQ_MASK</dfn>		0xff</u></td></tr>
<tr><th id="187">187</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMEOUT_FREQ_UNIT" data-ref="_M/SDHC_TIMEOUT_FREQ_UNIT">SDHC_TIMEOUT_FREQ_UNIT</dfn>		(1&lt;&lt;7)	/* 0=KHz, 1=MHz */</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMEOUT_FREQ_SHIFT" data-ref="_M/SDHC_TIMEOUT_FREQ_SHIFT">SDHC_TIMEOUT_FREQ_SHIFT</dfn>	0</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMEOUT_FREQ_MASK" data-ref="_M/SDHC_TIMEOUT_FREQ_MASK">SDHC_TIMEOUT_FREQ_MASK</dfn>		0x1f</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAPABILITIES2" data-ref="_M/SDHC_CAPABILITIES2">SDHC_CAPABILITIES2</dfn>		0x44</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDR50_SUPP" data-ref="_M/SDHC_SDR50_SUPP">SDHC_SDR50_SUPP</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SDR104_SUPP" data-ref="_M/SDHC_SDR104_SUPP">SDHC_SDR104_SUPP</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DDR50_SUPP" data-ref="_M/SDHC_DDR50_SUPP">SDHC_DDR50_SUPP</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DRIVER_TYPE_A" data-ref="_M/SDHC_DRIVER_TYPE_A">SDHC_DRIVER_TYPE_A</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DRIVER_TYPE_C" data-ref="_M/SDHC_DRIVER_TYPE_C">SDHC_DRIVER_TYPE_C</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DRIVER_TYPE_D" data-ref="_M/SDHC_DRIVER_TYPE_D">SDHC_DRIVER_TYPE_D</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMER_COUNT_SHIFT" data-ref="_M/SDHC_TIMER_COUNT_SHIFT">SDHC_TIMER_COUNT_SHIFT</dfn>		8</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TIMER_COUNT_MASK" data-ref="_M/SDHC_TIMER_COUNT_MASK">SDHC_TIMER_COUNT_MASK</dfn>		0xf</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/SDHC_TUNING_SDR50" data-ref="_M/SDHC_TUNING_SDR50">SDHC_TUNING_SDR50</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_MODES_SHIFT" data-ref="_M/SDHC_RETUNING_MODES_SHIFT">SDHC_RETUNING_MODES_SHIFT</dfn>	14</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_MODES_MASK" data-ref="_M/SDHC_RETUNING_MODES_MASK">SDHC_RETUNING_MODES_MASK</dfn>	0x3</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_MODE_1" data-ref="_M/SDHC_RETUNING_MODE_1">SDHC_RETUNING_MODE_1</dfn>		(0 &lt;&lt; SDHC_RETUNING_MODES_SHIFT)</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_MODE_2" data-ref="_M/SDHC_RETUNING_MODE_2">SDHC_RETUNING_MODE_2</dfn>		(1 &lt;&lt; SDHC_RETUNING_MODES_SHIFT)</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/SDHC_RETUNING_MODE_3" data-ref="_M/SDHC_RETUNING_MODE_3">SDHC_RETUNING_MODE_3</dfn>		(2 &lt;&lt; SDHC_RETUNING_MODES_SHIFT)</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CLOCK_MULTIPLIER_SHIFT" data-ref="_M/SDHC_CLOCK_MULTIPLIER_SHIFT">SDHC_CLOCK_MULTIPLIER_SHIFT</dfn>	16</u></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/SDHC_CLOCK_MULTIPLIER_MASK" data-ref="_M/SDHC_CLOCK_MULTIPLIER_MASK">SDHC_CLOCK_MULTIPLIER_MASK</dfn>	0xff</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_ERROR_STATUS" data-ref="_M/SDHC_ADMA_ERROR_STATUS">SDHC_ADMA_ERROR_STATUS</dfn>		0x54</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ADMA_LENGTH_MISMATCH" data-ref="_M/SDHC_ADMA_LENGTH_MISMATCH">SDHC_ADMA_LENGTH_MISMATCH</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/SDHC_ADMA_ERROR_STATE" data-ref="_M/SDHC_ADMA_ERROR_STATE">SDHC_ADMA_ERROR_STATE</dfn>		(3&lt;&lt;0)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA_SYSTEM_ADDR" data-ref="_M/SDHC_ADMA_SYSTEM_ADDR">SDHC_ADMA_SYSTEM_ADDR</dfn>		0x58</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/SDHC_WATERMARK_LEVEL" data-ref="_M/SDHC_WATERMARK_LEVEL">SDHC_WATERMARK_LEVEL</dfn>		0x44	/* ESDHC/uSDHC */</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_WR_BRST_SHIFT" data-ref="_M/SDHC_WATERMARK_WR_BRST_SHIFT">SDHC_WATERMARK_WR_BRST_SHIFT</dfn>	24	/* uSDHC */</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_WR_BRST_MASK" data-ref="_M/SDHC_WATERMARK_WR_BRST_MASK">SDHC_WATERMARK_WR_BRST_MASK</dfn>	0x1f	/* uSDHC */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_WRITE_SHIFT" data-ref="_M/SDHC_WATERMARK_WRITE_SHIFT">SDHC_WATERMARK_WRITE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_WRITE_MASK" data-ref="_M/SDHC_WATERMARK_WRITE_MASK">SDHC_WATERMARK_WRITE_MASK</dfn>	0xff</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_RD_BRST_SHIFT" data-ref="_M/SDHC_WATERMARK_RD_BRST_SHIFT">SDHC_WATERMARK_RD_BRST_SHIFT</dfn>	8	/* uSDHC */</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_RD_BRST_MASK" data-ref="_M/SDHC_WATERMARK_RD_BRST_MASK">SDHC_WATERMARK_RD_BRST_MASK</dfn>	0x1f	/* uSDHC */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_READ_SHIFT" data-ref="_M/SDHC_WATERMARK_READ_SHIFT">SDHC_WATERMARK_READ_SHIFT</dfn>	0</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/SDHC_WATERMARK_READ_MASK" data-ref="_M/SDHC_WATERMARK_READ_MASK">SDHC_WATERMARK_READ_MASK</dfn>	0xff</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SDHC_MAX_CAPABILITIES" data-ref="_M/SDHC_MAX_CAPABILITIES">SDHC_MAX_CAPABILITIES</dfn>		0x48</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/SDHC_SLOT_INTR_STATUS" data-ref="_M/SDHC_SLOT_INTR_STATUS">SDHC_SLOT_INTR_STATUS</dfn>		0xfc</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SDHC_ESDHC_HOST_CTL_VERSION" data-ref="_M/SDHC_ESDHC_HOST_CTL_VERSION">SDHC_ESDHC_HOST_CTL_VERSION</dfn>	0xfc	/* eSDHC */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/SDHC_HOST_CTL_VERSION" data-ref="_M/SDHC_HOST_CTL_VERSION">SDHC_HOST_CTL_VERSION</dfn>		0xfe</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SPEC_VERS_SHIFT" data-ref="_M/SDHC_SPEC_VERS_SHIFT">SDHC_SPEC_VERS_SHIFT</dfn>		0</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/SDHC_SPEC_VERS_MASK" data-ref="_M/SDHC_SPEC_VERS_MASK">SDHC_SPEC_VERS_MASK</dfn>		0xff</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VENDOR_VERS_SHIFT" data-ref="_M/SDHC_VENDOR_VERS_SHIFT">SDHC_VENDOR_VERS_SHIFT</dfn>		8</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VENDOR_VERS_MASK" data-ref="_M/SDHC_VENDOR_VERS_MASK">SDHC_VENDOR_VERS_MASK</dfn>		0xff</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SDHC_DMA_CTL" data-ref="_M/SDHC_DMA_CTL">SDHC_DMA_CTL</dfn>			0x40c	/* eSDHC */</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/SDHC_DMA_SNOOP" data-ref="_M/SDHC_DMA_SNOOP">SDHC_DMA_SNOOP</dfn>			0x40</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SDHC_MIX_CTRL" data-ref="_M/SDHC_MIX_CTRL">SDHC_MIX_CTRL</dfn>			0x48	/* uSDHC */</u></td></tr>
<tr><th id="231">231</th><td><u>#define  <dfn class="macro" id="_M/SDHC_USDHC_DDR_EN" data-ref="_M/SDHC_USDHC_DDR_EN">SDHC_USDHC_DDR_EN</dfn>			(1&lt;&lt;3)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SDHC_VEND_SPEC" data-ref="_M/SDHC_VEND_SPEC">SDHC_VEND_SPEC</dfn>			0xc0	/* uSDHC */</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_MBO" data-ref="_M/SDHC_VEND_SPEC_MBO">SDHC_VEND_SPEC_MBO</dfn>			(1&lt;&lt;29)</u></td></tr>
<tr><th id="234">234</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_CARD_CLK_SOFT_EN" data-ref="_M/SDHC_VEND_SPEC_CARD_CLK_SOFT_EN">SDHC_VEND_SPEC_CARD_CLK_SOFT_EN</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN" data-ref="_M/SDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN">SDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="236">236</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_HCLK_SOFT_EN" data-ref="_M/SDHC_VEND_SPEC_HCLK_SOFT_EN">SDHC_VEND_SPEC_HCLK_SOFT_EN</dfn>		(1&lt;&lt;12)</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_IPG_CLK_SOFT_EN" data-ref="_M/SDHC_VEND_SPEC_IPG_CLK_SOFT_EN">SDHC_VEND_SPEC_IPG_CLK_SOFT_EN</dfn>		(1&lt;&lt;11)</u></td></tr>
<tr><th id="238">238</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_FRC_SDCLK_ON" data-ref="_M/SDHC_VEND_SPEC_FRC_SDCLK_ON">SDHC_VEND_SPEC_FRC_SDCLK_ON</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN" data-ref="_M/SDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN">SDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/SDHC_VEND_SPEC_VSELECT" data-ref="_M/SDHC_VEND_SPEC_VSELECT">SDHC_VEND_SPEC_VSELECT</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/SDHC_MMC_BOOT" data-ref="_M/SDHC_MMC_BOOT">SDHC_MMC_BOOT</dfn>			0xc4	/* uSDHC */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SDHC_VEND_SPEC2" data-ref="_M/SDHC_VEND_SPEC2">SDHC_VEND_SPEC2</dfn>			0xc8	/* uSDHC */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/* SDHC_SPEC_VERS */</i></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_VERS_100" data-ref="_M/SDHC_SPEC_VERS_100">SDHC_SPEC_VERS_100</dfn>		0x00</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_VERS_200" data-ref="_M/SDHC_SPEC_VERS_200">SDHC_SPEC_VERS_200</dfn>		0x01</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_VERS_300" data-ref="_M/SDHC_SPEC_VERS_300">SDHC_SPEC_VERS_300</dfn>		0x02</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_VERS_400" data-ref="_M/SDHC_SPEC_VERS_400">SDHC_SPEC_VERS_400</dfn>		0x03</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_NOVERS" data-ref="_M/SDHC_SPEC_NOVERS">SDHC_SPEC_NOVERS</dfn>		0xff	/* dummy */</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* SDHC_CAPABILITIES decoding */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SDHC_BASE_V3_FREQ_KHZ" data-ref="_M/SDHC_BASE_V3_FREQ_KHZ">SDHC_BASE_V3_FREQ_KHZ</dfn>(cap)					\</u></td></tr>
<tr><th id="253">253</th><td><u>	((((cap) &gt;&gt; SDHC_BASE_FREQ_SHIFT) &amp; SDHC_BASE_V3_FREQ_MASK) * 1000)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/SDHC_BASE_FREQ_KHZ" data-ref="_M/SDHC_BASE_FREQ_KHZ">SDHC_BASE_FREQ_KHZ</dfn>(cap)						\</u></td></tr>
<tr><th id="255">255</th><td><u>	((((cap) &gt;&gt; SDHC_BASE_FREQ_SHIFT) &amp; SDHC_BASE_FREQ_MASK) * 1000)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SDHC_TIMEOUT_FREQ" data-ref="_M/SDHC_TIMEOUT_FREQ">SDHC_TIMEOUT_FREQ</dfn>(cap)						\</u></td></tr>
<tr><th id="257">257</th><td><u>	(((cap) &gt;&gt; SDHC_TIMEOUT_FREQ_SHIFT) &amp; SDHC_TIMEOUT_FREQ_MASK)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/SDHC_TIMEOUT_FREQ_KHZ" data-ref="_M/SDHC_TIMEOUT_FREQ_KHZ">SDHC_TIMEOUT_FREQ_KHZ</dfn>(cap)					\</u></td></tr>
<tr><th id="259">259</th><td><u>	(((cap) &amp; SDHC_TIMEOUT_FREQ_UNIT) ?				\</u></td></tr>
<tr><th id="260">260</th><td><u>	    SDHC_TIMEOUT_FREQ(cap) * 1000:				\</u></td></tr>
<tr><th id="261">261</th><td><u>	    SDHC_TIMEOUT_FREQ(cap))</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/* SDHC_HOST_CTL_VERSION decoding */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SDHC_SPEC_VERSION" data-ref="_M/SDHC_SPEC_VERSION">SDHC_SPEC_VERSION</dfn>(hcv)						\</u></td></tr>
<tr><th id="265">265</th><td><u>	(((hcv) &gt;&gt; SDHC_SPEC_VERS_SHIFT) &amp; SDHC_SPEC_VERS_MASK)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/SDHC_VENDOR_VERSION" data-ref="_M/SDHC_VENDOR_VERSION">SDHC_VENDOR_VERSION</dfn>(hcv)					\</u></td></tr>
<tr><th id="267">267</th><td><u>	(((hcv) &gt;&gt; SDHC_VENDOR_VERS_SHIFT) &amp; SDHC_VENDOR_VERS_MASK)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/SDHC_PRESENT_STATE_BITS" data-ref="_M/SDHC_PRESENT_STATE_BITS">SDHC_PRESENT_STATE_BITS</dfn>						\</u></td></tr>
<tr><th id="270">270</th><td><u>	"\20\31CL\30D3L\27D2L\26D1L\25D0L\24WPS\23CD\22CSS\21CI"	\</u></td></tr>
<tr><th id="271">271</th><td><u>	"\14BRE\13BWE\12RTA\11WTA\3DLA\2CID\1CIC"</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/SDHC_NINTR_STATUS_BITS" data-ref="_M/SDHC_NINTR_STATUS_BITS">SDHC_NINTR_STATUS_BITS</dfn>						\</u></td></tr>
<tr><th id="273">273</th><td><u>	"\20\20ERROR\11CARD\10REMOVAL\7INSERTION\6READ\5WRITE"		\</u></td></tr>
<tr><th id="274">274</th><td><u>	"\4DMA\3GAP\2XFER\1CMD"</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SDHC_EINTR_STATUS_BITS" data-ref="_M/SDHC_EINTR_STATUS_BITS">SDHC_EINTR_STATUS_BITS</dfn>						\</u></td></tr>
<tr><th id="276">276</th><td><u>	"\20\11ACMD12\10CL\7DEB\6DCRC\5DT\4CI\3CEB\2CCRC\1CT"</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SDHC_CAPABILITIES_BITS" data-ref="_M/SDHC_CAPABILITIES_BITS">SDHC_CAPABILITIES_BITS</dfn>						\</u></td></tr>
<tr><th id="278">278</th><td><u>	"\20\33Vdd1.8V\32Vdd3.0V\31Vdd3.3V\30SUSPEND\27DMA\26HIGHSPEED"</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_VALID" data-ref="_M/SDHC_ADMA2_VALID">SDHC_ADMA2_VALID</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_END" data-ref="_M/SDHC_ADMA2_END">SDHC_ADMA2_END</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_INT" data-ref="_M/SDHC_ADMA2_INT">SDHC_ADMA2_INT</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_ACT" data-ref="_M/SDHC_ADMA2_ACT">SDHC_ADMA2_ACT</dfn>		(3&lt;&lt;4)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_ACT_NOP" data-ref="_M/SDHC_ADMA2_ACT_NOP">SDHC_ADMA2_ACT_NOP</dfn>	(0&lt;&lt;4)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_ACT_TRANS" data-ref="_M/SDHC_ADMA2_ACT_TRANS">SDHC_ADMA2_ACT_TRANS</dfn>	(2&lt;&lt;4)</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/SDHC_ADMA2_ACT_LINK" data-ref="_M/SDHC_ADMA2_ACT_LINK">SDHC_ADMA2_ACT_LINK</dfn>	(3&lt;&lt;4)</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><b>struct</b> <dfn class="type def" id="sdhc_adma2_descriptor32" title='sdhc_adma2_descriptor32' data-ref="sdhc_adma2_descriptor32" data-ref-filename="sdhc_adma2_descriptor32">sdhc_adma2_descriptor32</dfn> {</td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor32::attribute" title='sdhc_adma2_descriptor32::attribute' data-ref="sdhc_adma2_descriptor32::attribute" data-ref-filename="sdhc_adma2_descriptor32..attribute">attribute</dfn>;</td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor32::length" title='sdhc_adma2_descriptor32::length' data-ref="sdhc_adma2_descriptor32::length" data-ref-filename="sdhc_adma2_descriptor32..length">length</dfn>;</td></tr>
<tr><th id="291">291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor32::address" title='sdhc_adma2_descriptor32::address' data-ref="sdhc_adma2_descriptor32::address" data-ref-filename="sdhc_adma2_descriptor32..address">address</dfn>;</td></tr>
<tr><th id="292">292</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><b>struct</b> <dfn class="type def" id="sdhc_adma2_descriptor64" title='sdhc_adma2_descriptor64' data-ref="sdhc_adma2_descriptor64" data-ref-filename="sdhc_adma2_descriptor64">sdhc_adma2_descriptor64</dfn> {</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor64::attribute" title='sdhc_adma2_descriptor64::attribute' data-ref="sdhc_adma2_descriptor64::attribute" data-ref-filename="sdhc_adma2_descriptor64..attribute">attribute</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor64::length" title='sdhc_adma2_descriptor64::length' data-ref="sdhc_adma2_descriptor64::length" data-ref-filename="sdhc_adma2_descriptor64..length">length</dfn>;</td></tr>
<tr><th id="297">297</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor64::address" title='sdhc_adma2_descriptor64::address' data-ref="sdhc_adma2_descriptor64::address" data-ref-filename="sdhc_adma2_descriptor64..address">address</dfn>;</td></tr>
<tr><th id="298">298</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sdhc_adma2_descriptor64::address_hi" title='sdhc_adma2_descriptor64::address_hi' data-ref="sdhc_adma2_descriptor64::address_hi" data-ref-filename="sdhc_adma2_descriptor64..address_hi">address_hi</dfn>;</td></tr>
<tr><th id="299">299</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#<span data-ppcond="20">endif</span> /* _SDHCREG_H_ */</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../acpi/sdhc_acpi.c.html'>netbsd/sys/dev/acpi/sdhc_acpi.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
