set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LN[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LN[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LP[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LP[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LP[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LP[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B34_LP[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LP[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_B35_LN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LCD_DATA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[0]}]
set_property PACKAGE_PIN T11 [get_ports {IO_B34_LP[1]}]
set_property PACKAGE_PIN T10 [get_ports {IO_B34_LN[1]}]
set_property PACKAGE_PIN T12 [get_ports {IO_B34_LP[2]}]
set_property PACKAGE_PIN U12 [get_ports {IO_B34_LN[2]}]
set_property PACKAGE_PIN U13 [get_ports {IO_B34_LP[3]}]
set_property PACKAGE_PIN V13 [get_ports {IO_B34_LN[3]}]
set_property PACKAGE_PIN V12 [get_ports {IO_B34_LP[4]}]
set_property PACKAGE_PIN W13 [get_ports {IO_B34_LN[4]}]
set_property PACKAGE_PIN T14 [get_ports {IO_B34_LP[5]}]
set_property PACKAGE_PIN T15 [get_ports {IO_B34_LN[5]}]
set_property PACKAGE_PIN T16 [get_ports {LCD_DATA[0]}]
set_property PACKAGE_PIN U17 [get_ports {LCD_DATA[1]}]
set_property PACKAGE_PIN V15 [get_ports {LCD_DATA[2]}]
set_property PACKAGE_PIN W15 [get_ports {LCD_DATA[3]}]
set_property PACKAGE_PIN U18 [get_ports {LCD_DATA[4]}]
set_property PACKAGE_PIN U19 [get_ports {LCD_DATA[5]}]
set_property PACKAGE_PIN N18 [get_ports {LCD_DATA[6]}]
set_property PACKAGE_PIN P19 [get_ports {LCD_DATA[7]}]
set_property PACKAGE_PIN N20 [get_ports {LCD_DATA[8]}]
set_property PACKAGE_PIN P20 [get_ports {LCD_DATA[9]}]
set_property PACKAGE_PIN T20 [get_ports {LCD_DATA[10]}]
set_property PACKAGE_PIN U20 [get_ports {LCD_DATA[11]}]
set_property PACKAGE_PIN V20 [get_ports {LCD_DATA[12]}]
set_property PACKAGE_PIN W20 [get_ports {LCD_DATA[13]}]
set_property PACKAGE_PIN Y18 [get_ports {LCD_DATA[14]}]
set_property PACKAGE_PIN Y19 [get_ports {LCD_DATA[15]}]
set_property PACKAGE_PIN P18 [get_ports BP]
set_property PACKAGE_PIN P15 [get_ports I2C0_SDA]
set_property PACKAGE_PIN P16 [get_ports I2C0_SCL]
set_property PACKAGE_PIN T14 [get_ports I2C1_SDA]
set_property PACKAGE_PIN T15 [get_ports I2C1_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports BP]
set_property IOSTANDARD LVCMOS33 [get_ports I2C0_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports I2C0_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports I2C1_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports I2C1_SDA]
set_property PACKAGE_PIN N17 [get_ports MEMS_INTn]
set_property IOSTANDARD LVCMOS33 [get_ports MEMS_INTn]
set_property PACKAGE_PIN V16 [get_ports LCD_VSYNC]
set_property PACKAGE_PIN W16 [get_ports LCD_HSYNC]
set_property PACKAGE_PIN R16 [get_ports LCD_DE]
set_property PACKAGE_PIN R17 [get_ports LCD_PCLK]
set_property IOSTANDARD LVCMOS33 [get_ports LCD_PCLK]
set_property IOSTANDARD LVCMOS33 [get_ports LCD_HSYNC]
set_property IOSTANDARD LVCMOS33 [get_ports LCD_DE]
set_property IOSTANDARD LVCMOS33 [get_ports LCD_VSYNC]
set_property PACKAGE_PIN W18 [get_ports I2S_DIN]
set_property PACKAGE_PIN V18 [get_ports I2S_FSYNC_IN]
set_property IOSTANDARD LVCMOS33 [get_ports I2S_DIN]
set_property IOSTANDARD LVCMOS33 [get_ports I2S_FSYNC_IN]
set_property PACKAGE_PIN P14 [get_ports IO_B34_LP6]
set_property PACKAGE_PIN W14 [get_ports IO_B34_LP8]
set_property PACKAGE_PIN Y14 [get_ports IO_B34_LN8]
set_property PACKAGE_PIN U14 [get_ports IO_B34_LP11]
set_property PACKAGE_PIN U15 [get_ports IO_B34_LN11]
set_property IOSTANDARD LVCMOS33 [get_ports IO_B34_LP11]
set_property IOSTANDARD LVCMOS33 [get_ports IO_B34_LP8]
set_property IOSTANDARD LVCMOS33 [get_ports IO_B34_LN11]
set_property IOSTANDARD LVCMOS33 [get_ports IO_B34_LN8]
set_property IOSTANDARD LVCMOS33 [get_ports IO_B34_LP6]
set_property PACKAGE_PIN C20 [get_ports {IO_B35_LP[1]}]
set_property PACKAGE_PIN B20 [get_ports {IO_B35_LN[1]}]
set_property PACKAGE_PIN A20 [get_ports {IO_B35_LN[2]}]
set_property PACKAGE_PIN B19 [get_ports {IO_B35_LP[2]}]
set_property PACKAGE_PIN E17 [get_ports {IO_B35_LP[3]}]
set_property PACKAGE_PIN D18 [get_ports {IO_B35_LN[3]}]
set_property PACKAGE_PIN D19 [get_ports {IO_B35_LP[4]}]
set_property PACKAGE_PIN D20 [get_ports {IO_B35_LN[4]}]
set_property PACKAGE_PIN E18 [get_ports {IO_B35_LP[5]}]
set_property PACKAGE_PIN E19 [get_ports {IO_B35_LN[5]}]
set_property PACKAGE_PIN F16 [get_ports {IO_B35_LP[6]}]
set_property PACKAGE_PIN F17 [get_ports {IO_B35_LN[6]}]
set_property PACKAGE_PIN M19 [get_ports {IO_B35_LP[7]}]
set_property PACKAGE_PIN M20 [get_ports {IO_B35_LN[7]}]
set_property PACKAGE_PIN M17 [get_ports {IO_B35_LP[8]}]
set_property PACKAGE_PIN M18 [get_ports {IO_B35_LN[8]}]
set_property PACKAGE_PIN L19 [get_ports {IO_B35_LP[9]}]
set_property PACKAGE_PIN L20 [get_ports {IO_B35_LN[9]}]
set_property PACKAGE_PIN K19 [get_ports {IO_B35_LP[10]}]
set_property PACKAGE_PIN J19 [get_ports {IO_B35_LN[10]}]
set_property PACKAGE_PIN L16 [get_ports {IO_B35_LP[11]}]
set_property PACKAGE_PIN L17 [get_ports {IO_B35_LN[11]}]
set_property PACKAGE_PIN K17 [get_ports {IO_B35_LP[12]}]
set_property PACKAGE_PIN K18 [get_ports {IO_B35_LN[12]}]
set_property PACKAGE_PIN H16 [get_ports {IO_B35_LP[13]}]
set_property PACKAGE_PIN H17 [get_ports {IO_B35_LN[13]}]
set_property PACKAGE_PIN J18 [get_ports {IO_B35_LP[14]}]
set_property PACKAGE_PIN H18 [get_ports {IO_B35_LN[14]}]
set_property PACKAGE_PIN F19 [get_ports {IO_B35_LP[15]}]
set_property PACKAGE_PIN F20 [get_ports {IO_B35_LN[15]}]
set_property PACKAGE_PIN G17 [get_ports {IO_B35_LP[16]}]
set_property PACKAGE_PIN G18 [get_ports {IO_B35_LN[16]}]
set_property PACKAGE_PIN J20 [get_ports {IO_B35_LP[17]}]
set_property PACKAGE_PIN H20 [get_ports {IO_B35_LN[17]}]
set_property PACKAGE_PIN G19 [get_ports {IO_B35_LP[18]}]
set_property PACKAGE_PIN G20 [get_ports {IO_B35_LN[18]}]
set_property PACKAGE_PIN H15 [get_ports {IO_B35_LP[19]}]
set_property PACKAGE_PIN G15 [get_ports {IO_B35_LN[19]}]
set_property PACKAGE_PIN K14 [get_ports {IO_B35_LP[20]}]
set_property PACKAGE_PIN J14 [get_ports {IO_B35_LN[20]}]
set_property PACKAGE_PIN N15 [get_ports {IO_B35_LP[21]}]
set_property PACKAGE_PIN N16 [get_ports {IO_B35_LN[21]}]
set_property PACKAGE_PIN L14 [get_ports {IO_B35_LP[22]}]
set_property PACKAGE_PIN L15 [get_ports {IO_B35_LN[22]}]
set_property PACKAGE_PIN M14 [get_ports {IO_B35_LP[23]}]
set_property PACKAGE_PIN M15 [get_ports {IO_B35_LN[23]}]
set_property PACKAGE_PIN K16 [get_ports {IO_B35_LP[24]}]
set_property PACKAGE_PIN J16 [get_ports {IO_B35_LN[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports HDMI_INTn]
set_property PACKAGE_PIN W19 [get_ports HDMI_INTn]
set_property IOSTANDARD LVCMOS33 [get_ports I2S_FSYNC_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports I2S_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports I2S_DOUT]
set_property PACKAGE_PIN V17 [get_ports I2S_DOUT]
set_property PACKAGE_PIN T17 [get_ports I2S_SCLK]
set_property PACKAGE_PIN R18 [get_ports I2S_FSYNC_OUT]
set_property PACKAGE_PIN R19 [get_ports {SW[0]}]
set_property PACKAGE_PIN T19 [get_ports {SW[1]}]
set_property PACKAGE_PIN G14 [get_ports {SW[2]}]
set_property PACKAGE_PIN J15 [get_ports {SW[3]}]
#set_property PACKAGE_PIN Y16 [get_ports {LEDS[0]}]
#set_property PACKAGE_PIN Y17 [get_ports {LEDS[1]}]
set_property PACKAGE_PIN R14 [get_ports {LEDS[2]}]

set_property PACKAGE_PIN Y9 [get_ports ADC_CK]
set_property PACKAGE_PIN Y6 [get_ports {AD[11]}]
set_property PACKAGE_PIN V8 [get_ports {AD[10]}]
set_property PACKAGE_PIN V10 [get_ports {AD[9]}]
set_property PACKAGE_PIN T11 [get_ports {AD[8]}]
set_property PACKAGE_PIN W8 [get_ports {AD[7]}]
set_property PACKAGE_PIN T10 [get_ports {AD[6]}]
set_property PACKAGE_PIN T12 [get_ports {AD[5]}]
set_property PACKAGE_PIN U13 [get_ports {AD[4]}]
set_property PACKAGE_PIN U12 [get_ports {AD[3]}]
set_property PACKAGE_PIN V13 [get_ports {AD[2]}]
set_property PACKAGE_PIN V12 [get_ports {AD[1]}]
set_property PACKAGE_PIN W13 [get_ports {AD[0]}]
set_property PACKAGE_PIN V11 [get_ports OFA]
set_property PACKAGE_PIN U10 [get_ports MUX]
set_property PACKAGE_PIN Y16 [get_ports SHDNA]
set_property PACKAGE_PIN Y17 [get_ports SHDNB]
set_property IOSTANDARD LVCMOS33 [get_ports ADC_CK]
set_property IOSTANDARD LVCMOS33 [get_ports {AD[*]}]
set_property IOSTANDARD LVCMOS33 [get_ports SHDNA]
set_property IOSTANDARD LVCMOS33 [get_ports SHDNB]
set_property IOSTANDARD LVCMOS33 [get_ports MUX]
set_property IOSTANDARD LVCMOS33 [get_ports OFA]

create_clock -period 25.000 -name adck [get_ports ADC_CK]

set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list gen_dsp_clk_i/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {w_fifo1_tdata[0]} {w_fifo1_tdata[1]} {w_fifo1_tdata[2]} {w_fifo1_tdata[3]} {w_fifo1_tdata[4]} {w_fifo1_tdata[5]} {w_fifo1_tdata[6]} {w_fifo1_tdata[7]} {w_fifo1_tdata[8]} {w_fifo1_tdata[9]} {w_fifo1_tdata[10]} {w_fifo1_tdata[11]} {w_fifo1_tdata[12]} {w_fifo1_tdata[13]} {w_fifo1_tdata[14]} {w_fifo1_tdata[15]} {w_fifo1_tdata[16]} {w_fifo1_tdata[17]} {w_fifo1_tdata[18]} {w_fifo1_tdata[19]} {w_fifo1_tdata[20]} {w_fifo1_tdata[21]} {w_fifo1_tdata[22]} {w_fifo1_tdata[23]} {w_fifo1_tdata[24]} {w_fifo1_tdata[25]} {w_fifo1_tdata[26]} {w_fifo1_tdata[27]} {w_fifo1_tdata[28]} {w_fifo1_tdata[29]} {w_fifo1_tdata[30]} {w_fifo1_tdata[31]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list w_adck]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {w_fifo4_tdata[0]} {w_fifo4_tdata[1]} {w_fifo4_tdata[2]} {w_fifo4_tdata[3]} {w_fifo4_tdata[4]} {w_fifo4_tdata[5]} {w_fifo4_tdata[6]} {w_fifo4_tdata[7]} {w_fifo4_tdata[8]} {w_fifo4_tdata[9]} {w_fifo4_tdata[10]} {w_fifo4_tdata[11]} {w_fifo4_tdata[12]} {w_fifo4_tdata[13]} {w_fifo4_tdata[14]} {w_fifo4_tdata[15]} {w_fifo4_tdata[16]} {w_fifo4_tdata[17]} {w_fifo4_tdata[18]} {w_fifo4_tdata[19]} {w_fifo4_tdata[20]} {w_fifo4_tdata[21]} {w_fifo4_tdata[22]} {w_fifo4_tdata[23]} {w_fifo4_tdata[24]} {w_fifo4_tdata[25]} {w_fifo4_tdata[26]} {w_fifo4_tdata[27]} {w_fifo4_tdata[28]} {w_fifo4_tdata[29]} {w_fifo4_tdata[30]} {w_fifo4_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {w_fifo2_tdata[0]} {w_fifo2_tdata[1]} {w_fifo2_tdata[2]} {w_fifo2_tdata[3]} {w_fifo2_tdata[4]} {w_fifo2_tdata[5]} {w_fifo2_tdata[6]} {w_fifo2_tdata[7]} {w_fifo2_tdata[8]} {w_fifo2_tdata[9]} {w_fifo2_tdata[10]} {w_fifo2_tdata[11]} {w_fifo2_tdata[12]} {w_fifo2_tdata[13]} {w_fifo2_tdata[14]} {w_fifo2_tdata[15]} {w_fifo2_tdata[16]} {w_fifo2_tdata[17]} {w_fifo2_tdata[18]} {w_fifo2_tdata[19]} {w_fifo2_tdata[20]} {w_fifo2_tdata[21]} {w_fifo2_tdata[22]} {w_fifo2_tdata[23]} {w_fifo2_tdata[24]} {w_fifo2_tdata[25]} {w_fifo2_tdata[26]} {w_fifo2_tdata[27]} {w_fifo2_tdata[28]} {w_fifo2_tdata[29]} {w_fifo2_tdata[30]} {w_fifo2_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {w_fifo3_tdata[0]} {w_fifo3_tdata[1]} {w_fifo3_tdata[2]} {w_fifo3_tdata[3]} {w_fifo3_tdata[4]} {w_fifo3_tdata[5]} {w_fifo3_tdata[6]} {w_fifo3_tdata[7]} {w_fifo3_tdata[8]} {w_fifo3_tdata[9]} {w_fifo3_tdata[10]} {w_fifo3_tdata[11]} {w_fifo3_tdata[12]} {w_fifo3_tdata[13]} {w_fifo3_tdata[14]} {w_fifo3_tdata[15]} {w_fifo3_tdata[16]} {w_fifo3_tdata[17]} {w_fifo3_tdata[18]} {w_fifo3_tdata[19]} {w_fifo3_tdata[20]} {w_fifo3_tdata[21]} {w_fifo3_tdata[22]} {w_fifo3_tdata[23]} {w_fifo3_tdata[24]} {w_fifo3_tdata[25]} {w_fifo3_tdata[26]} {w_fifo3_tdata[27]} {w_fifo3_tdata[28]} {w_fifo3_tdata[29]} {w_fifo3_tdata[30]} {w_fifo3_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list w_fifo1_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list w_fifo2_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list w_fifo3_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list w_fir2_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list w_fir3_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list w_fir4_tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list w_fifo4_tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets w_adck]
