# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL-mean-filter.srcs/sources_1/new/bram.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/uart/new_uart_test.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/new/uart_tx_only.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/new/uart_tx_only_test.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/uart/uart_up_counter.vhd" \
"../../../../HDL-mean-filter.srcs/sources_1/uart/up_counter_helper.vhd" \
"../../../../HDL-mean-filter.srcs/sim_1/new/uart_tx_only_test_tb.vhd" \

# Do not sort compile order
nosort
