

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_144_4'
================================================================
* Date:           Thu Oct  2 22:22:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.630 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_4  |      770|      770|         4|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [llama_layer.cpp:144]   --->   Operation 7 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln144 = store i10 0, i10 %i_9" [llama_layer.cpp:144]   --->   Operation 40 'store' 'store_ln144' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = load i10 %i_9" [llama_layer.cpp:144]   --->   Operation 42 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.71ns)   --->   "%add_ln144 = add i10 %i, i10 1" [llama_layer.cpp:144]   --->   Operation 43 'add' 'add_ln144' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.60ns)   --->   "%icmp_ln144 = icmp_eq  i10 %i, i10 768" [llama_layer.cpp:144]   --->   Operation 44 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc53.split, void %VITIS_LOOP_150_5.exitStub" [llama_layer.cpp:144]   --->   Operation 45 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i10 %i" [llama_layer.cpp:144]   --->   Operation 46 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i10 %i" [llama_layer.cpp:144]   --->   Operation 47 'trunc' 'trunc_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [llama_layer.cpp:144]   --->   Operation 48 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i6 %lshr_ln5" [llama_layer.cpp:144]   --->   Operation 49 'zext' 'zext_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln144_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [llama_layer.cpp:144]   --->   Operation 50 'partselect' 'lshr_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i7 %lshr_ln144_1" [llama_layer.cpp:144]   --->   Operation 51 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 52 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 53 'getelementptr' 'layer_output_28_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 54 'getelementptr' 'layer_output_29_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 55 'getelementptr' 'layer_output_30_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 56 'getelementptr' 'layer_output_31_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 57 'getelementptr' 'layer_output_32_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 58 'getelementptr' 'layer_output_33_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln144_1" [llama_layer.cpp:146]   --->   Operation 59 'getelementptr' 'layer_output_34_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_layer_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [llama_layer.cpp:146]   --->   Operation 61 'load' 'layer_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_layer_output_28_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [llama_layer.cpp:146]   --->   Operation 63 'load' 'layer_output_28_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_layer_output_29_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 65 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [llama_layer.cpp:146]   --->   Operation 65 'load' 'layer_output_29_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 66 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_layer_output_30_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 67 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [llama_layer.cpp:146]   --->   Operation 67 'load' 'layer_output_30_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 68 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr"   --->   Operation 68 'muxlogic' 'muxLogicRAMAddr_to_layer_output_31_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 69 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [llama_layer.cpp:146]   --->   Operation 69 'load' 'layer_output_31_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 70 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_layer_output_32_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 71 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [llama_layer.cpp:146]   --->   Operation 71 'load' 'layer_output_32_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 72 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_layer_output_33_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 73 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [llama_layer.cpp:146]   --->   Operation 73 'load' 'layer_output_33_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 74 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_layer_output_34_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 75 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [llama_layer.cpp:146]   --->   Operation 75 'load' 'layer_output_34_load' <Predicate = (!icmp_ln144)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 76 'getelementptr' 'norm_output_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 77 'getelementptr' 'norm_output_35_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 78 'getelementptr' 'norm_output_36_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 79 'getelementptr' 'norm_output_37_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 80 'getelementptr' 'norm_output_38_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 81 'getelementptr' 'norm_output_39_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 82 'getelementptr' 'norm_output_40_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 83 'getelementptr' 'norm_output_41_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 84 'getelementptr' 'norm_output_42_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 85 'getelementptr' 'norm_output_43_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 86 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 87 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 88 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 89 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 90 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 91 'getelementptr' 'llama_layer_norm_output' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_norm_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:146]   --->   Operation 93 'load' 'norm_output_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_norm_output_35_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:146]   --->   Operation 95 'load' 'norm_output_35_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_norm_output_36_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:146]   --->   Operation 97 'load' 'norm_output_36_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_norm_output_37_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:146]   --->   Operation 99 'load' 'norm_output_37_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_norm_output_38_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:146]   --->   Operation 101 'load' 'norm_output_38_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_norm_output_39_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:146]   --->   Operation 103 'load' 'norm_output_39_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_norm_output_40_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:146]   --->   Operation 105 'load' 'norm_output_40_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_norm_output_41_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 107 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:146]   --->   Operation 107 'load' 'norm_output_41_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_norm_output_42_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 109 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:146]   --->   Operation 109 'load' 'norm_output_42_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_norm_output_43_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:146]   --->   Operation 111 'load' 'norm_output_43_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 112 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 113 [2/2] (0.62ns) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:146]   --->   Operation 113 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_238 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_238' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 115 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:146]   --->   Operation 115 'load' 'llama_layer_norm_output_238' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 116 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_239 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 116 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_239' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 117 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:146]   --->   Operation 117 'load' 'llama_layer_norm_output_239' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 118 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_240 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_240' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 119 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:146]   --->   Operation 119 'load' 'llama_layer_norm_output_240' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 120 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_241 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 120 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_241' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 121 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:146]   --->   Operation 121 'load' 'llama_layer_norm_output_241' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_llama_layer_norm_output_242 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_norm_output_242' <Predicate = (!icmp_ln144)> <Delay = 0.42>
ST_1 : Operation 123 [2/2] (0.62ns) (share mux size 4)   --->   "%llama_layer_norm_output_242 = load i6 %llama_layer_norm_output" [llama_layer.cpp:146]   --->   Operation 123 'load' 'llama_layer_norm_output_242' <Predicate = (!icmp_ln144)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.43ns)   --->   "%switch_ln146 = switch i4 %trunc_ln144_1, void %arrayidx52.case.15, i4 0, void %arrayidx52.case.0, i4 1, void %arrayidx52.case.1, i4 2, void %arrayidx52.case.2, i4 3, void %arrayidx52.case.3, i4 4, void %arrayidx52.case.4, i4 5, void %arrayidx52.case.5, i4 6, void %arrayidx52.case.6, i4 7, void %arrayidx52.case.7, i4 8, void %arrayidx52.case.8, i4 9, void %arrayidx52.case.9, i4 10, void %arrayidx52.case.10, i4 11, void %arrayidx52.case.11, i4 12, void %arrayidx52.case.12, i4 13, void %arrayidx52.case.13, i4 14, void %arrayidx52.case.14" [llama_layer.cpp:146]   --->   Operation 124 'switch' 'switch_ln146' <Predicate = (!icmp_ln144)> <Delay = 0.43>
ST_1 : Operation 125 [1/1] (0.39ns)   --->   "%store_ln144 = store i10 %add_ln144, i10 %i_9" [llama_layer.cpp:144]   --->   Operation 125 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.39>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc53" [llama_layer.cpp:144]   --->   Operation 126 'br' 'br_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 127 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [llama_layer.cpp:146]   --->   Operation 127 'load' 'layer_output_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [llama_layer.cpp:146]   --->   Operation 128 'load' 'layer_output_28_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 129 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [llama_layer.cpp:146]   --->   Operation 129 'load' 'layer_output_29_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 130 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [llama_layer.cpp:146]   --->   Operation 130 'load' 'layer_output_30_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 131 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [llama_layer.cpp:146]   --->   Operation 131 'load' 'layer_output_31_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 132 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [llama_layer.cpp:146]   --->   Operation 132 'load' 'layer_output_32_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 133 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [llama_layer.cpp:146]   --->   Operation 133 'load' 'layer_output_33_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [llama_layer.cpp:146]   --->   Operation 134 'load' 'layer_output_34_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 135 [1/1] (0.70ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln144" [llama_layer.cpp:146]   --->   Operation 135 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 136 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_load = load i6 %norm_output_addr" [llama_layer.cpp:146]   --->   Operation 136 'load' 'norm_output_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_35_load = load i6 %norm_output_35_addr" [llama_layer.cpp:146]   --->   Operation 137 'load' 'norm_output_35_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_36_load = load i6 %norm_output_36_addr" [llama_layer.cpp:146]   --->   Operation 138 'load' 'norm_output_36_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_37_load = load i6 %norm_output_37_addr" [llama_layer.cpp:146]   --->   Operation 139 'load' 'norm_output_37_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_38_load = load i6 %norm_output_38_addr" [llama_layer.cpp:146]   --->   Operation 140 'load' 'norm_output_38_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_39_load = load i6 %norm_output_39_addr" [llama_layer.cpp:146]   --->   Operation 141 'load' 'norm_output_39_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_40_load = load i6 %norm_output_40_addr" [llama_layer.cpp:146]   --->   Operation 142 'load' 'norm_output_40_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_41_load = load i6 %norm_output_41_addr" [llama_layer.cpp:146]   --->   Operation 143 'load' 'norm_output_41_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_42_load = load i6 %norm_output_42_addr" [llama_layer.cpp:146]   --->   Operation 144 'load' 'norm_output_42_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%norm_output_43_load = load i6 %norm_output_43_addr" [llama_layer.cpp:146]   --->   Operation 145 'load' 'norm_output_43_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr" [llama_layer.cpp:146]   --->   Operation 146 'load' 'p_ZZ11llama_layerE11norm_output_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr" [llama_layer.cpp:146]   --->   Operation 147 'load' 'llama_layer_norm_output_238' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr" [llama_layer.cpp:146]   --->   Operation 148 'load' 'llama_layer_norm_output_239' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 149 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr" [llama_layer.cpp:146]   --->   Operation 149 'load' 'llama_layer_norm_output_240' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 150 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr" [llama_layer.cpp:146]   --->   Operation 150 'load' 'llama_layer_norm_output_241' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 4)   --->   "%llama_layer_norm_output_242 = load i6 %llama_layer_norm_output" [llama_layer.cpp:146]   --->   Operation 151 'load' 'llama_layer_norm_output_242' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_238, i4 12, i32 %llama_layer_norm_output_239, i4 13, i32 %llama_layer_norm_output_240, i4 14, i32 %llama_layer_norm_output_241, i4 15, i32 %llama_layer_norm_output_242, i32 <undef>, i4 %trunc_ln144_1" [llama_layer.cpp:146]   --->   Operation 152 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 153 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_add1 = muxlogic i32 %tmp_8"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_add1' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 154 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_add1 = muxlogic i32 %tmp_9"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_add1' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 155 [1/1] (1.92ns) (share mux size 5)   --->   "%add1 = fadd i32 %tmp_8, i32 %tmp_9" [llama_layer.cpp:146]   --->   Operation 155 'fadd' 'add1' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 239 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [llama_layer.cpp:145]   --->   Operation 156 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [llama_layer.cpp:144]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75" [llama_layer.cpp:144]   --->   Operation 158 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 159 'getelementptr' 'current_token_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 160 'getelementptr' 'current_token_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 161 'getelementptr' 'current_token_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 162 'getelementptr' 'current_token_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 163 'getelementptr' 'current_token_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 164 'getelementptr' 'current_token_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 165 'getelementptr' 'current_token_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 166 'getelementptr' 'current_token_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 167 'getelementptr' 'current_token_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 168 'getelementptr' 'current_token_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 169 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 170 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 171 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 172 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 173 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln144" [llama_layer.cpp:146]   --->   Operation 174 'getelementptr' 'llama_layer_current_token' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 175 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.70>
ST_4 : Operation 176 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.70>
ST_4 : Operation 177 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_14_addr" [llama_layer.cpp:146]   --->   Operation 177 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 178 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 14)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 179 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.70>
ST_4 : Operation 180 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 180 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.70>
ST_4 : Operation 181 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_13_addr" [llama_layer.cpp:146]   --->   Operation 181 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 182 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 13)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 183 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.70>
ST_4 : Operation 184 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 184 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.70>
ST_4 : Operation 185 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_12_addr" [llama_layer.cpp:146]   --->   Operation 185 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 186 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 12)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 187 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.70>
ST_4 : Operation 188 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 188 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.70>
ST_4 : Operation 189 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_11_addr" [llama_layer.cpp:146]   --->   Operation 189 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 190 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 11)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 191 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.70>
ST_4 : Operation 192 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 192 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.70>
ST_4 : Operation 193 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_10_addr" [llama_layer.cpp:146]   --->   Operation 193 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 194 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 10)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 195 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.70>
ST_4 : Operation 196 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_27_addr"   --->   Operation 196 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.70>
ST_4 : Operation 197 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_27_addr" [llama_layer.cpp:146]   --->   Operation 197 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 198 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 9)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 199 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.70>
ST_4 : Operation 200 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_26_addr"   --->   Operation 200 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.70>
ST_4 : Operation 201 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_26_addr" [llama_layer.cpp:146]   --->   Operation 201 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 202 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 8)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 203 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.70>
ST_4 : Operation 204 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_25_addr"   --->   Operation 204 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.70>
ST_4 : Operation 205 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_25_addr" [llama_layer.cpp:146]   --->   Operation 205 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 206 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 7)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 207 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.70>
ST_4 : Operation 208 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_24_addr"   --->   Operation 208 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.70>
ST_4 : Operation 209 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_24_addr" [llama_layer.cpp:146]   --->   Operation 209 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 210 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 6)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 211 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.70>
ST_4 : Operation 212 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_23_addr"   --->   Operation 212 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.70>
ST_4 : Operation 213 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_23_addr" [llama_layer.cpp:146]   --->   Operation 213 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 214 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 5)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 215 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.70>
ST_4 : Operation 216 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_22_addr"   --->   Operation 216 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.70>
ST_4 : Operation 217 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_22_addr" [llama_layer.cpp:146]   --->   Operation 217 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 218 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 4)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 219 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.70>
ST_4 : Operation 220 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_21_addr"   --->   Operation 220 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.70>
ST_4 : Operation 221 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_21_addr" [llama_layer.cpp:146]   --->   Operation 221 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 222 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 3)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 223 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.70>
ST_4 : Operation 224 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_20_addr"   --->   Operation 224 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.70>
ST_4 : Operation 225 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_20_addr" [llama_layer.cpp:146]   --->   Operation 225 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 226 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 227 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.70>
ST_4 : Operation 228 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_19_addr"   --->   Operation 228 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.70>
ST_4 : Operation 229 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_19_addr" [llama_layer.cpp:146]   --->   Operation 229 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 230 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 1)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 231 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.70>
ST_4 : Operation 232 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_addr"   --->   Operation 232 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.70>
ST_4 : Operation 233 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %current_token_addr" [llama_layer.cpp:146]   --->   Operation 233 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 234 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 0)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1"   --->   Operation 235 'muxlogic' 'muxLogicRAMData_to_store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.70>
ST_4 : Operation 236 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %llama_layer_current_token"   --->   Operation 236 'muxlogic' 'muxLogicRAMAddr_to_store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.70>
ST_4 : Operation 237 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 10)   --->   "%store_ln146 = store i32 %add1, i6 %llama_layer_current_token" [llama_layer.cpp:146]   --->   Operation 237 'store' 'store_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln146 = br void %arrayidx52.exit" [llama_layer.cpp:146]   --->   Operation 238 'br' 'br_ln146' <Predicate = (trunc_ln144_1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', llama_layer.cpp:144) of constant 0 on local variable 'i', llama_layer.cpp:144 [74]  (0.393 ns)
	'load' operation 10 bit ('i', llama_layer.cpp:144) on local variable 'i', llama_layer.cpp:144 [77]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln144', llama_layer.cpp:144) [79]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_layer_output_load') [99]  (0.421 ns)
	'load' operation 32 bit ('layer_output_load', llama_layer.cpp:146) on array 'layer_output' [100]  (0.721 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 32 bit ('norm_output_load', llama_layer.cpp:146) on array 'norm_output' [133]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp_9', llama_layer.cpp:146) [164]  (0.790 ns)

 <State 3>: 2.630ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_add1') [165]  (0.705 ns)
	'fadd' operation 32 bit ('add1', llama_layer.cpp:146) [167]  (1.925 ns)

 <State 4>: 1.333ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln146') [221]  (0.705 ns)
	blocking operation 0.628 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
