Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 15:58:18 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1030 |          265 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           13 |
| Yes          | No                    | No                     |              31 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+
|                Clock Signal                |                  Enable Signal                  |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+
|  design_1_i/clock_divider_0/U0/divided_clk |                                                 | design_1_i/Decimal_to_Displays_4_0/U0/flag10 |                1 |              1 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0   |                                              |                2 |              5 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/contador1000Bits_0/U0/C_S            |                                              |                2 |             10 |
|  clk_IBUF                                  |                                                 |                                              |                4 |             16 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/BinToBCD16_0/U0/get_outputs          | btnL_IBUF                                    |                4 |             16 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0 |                                              |                3 |             16 |
|  design_1_i/clock_divider_0/U0/divided_clk |                                                 | btnL_IBUF                                    |                6 |             18 |
|  design_1_i/clock_divider_0/U0/divided_clk |                                                 | design_1_i/contador1000Bits_0/U0/C_S         |                6 |             20 |
|  design_1_i/clock_divider_0/U0/divided_clk |                                                 |                                              |              261 |           1014 |
+--------------------------------------------+-------------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 10     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


