// Seed: 381802448
module module_0 (
    output wand id_0,
    inout tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output wand id_8,
    output uwire id_9,
    input tri1 id_10
);
  wire id_12 = 1;
  assign id_1 = id_12;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  assign id_4 = 1;
  assign id_4.id_2 = 1'b0;
  wire id_5;
  tri0 id_6;
  assign (pull1, strong0) id_6 = id_6 - 1;
  wire id_7;
  module_0(
      id_4, id_4, id_4, id_2, id_4, id_0, id_1, id_1, id_4, id_4, id_4
  );
  wire id_8;
  assign id_4 = 1;
  assign id_4 = (1);
endmodule
