\hypertarget{fifo__sclk__tb_8vhd}{}\doxysection{/home/serg/ws/eda/fifo/\+H\+D\+L/\+T\+B/fifo\+\_\+sclk\+\_\+tb.vhd File Reference}
\label{fifo__sclk__tb_8vhd}\index{/home/serg/ws/eda/fifo/HDL/TB/fifo\_sclk\_tb.vhd@{/home/serg/ws/eda/fifo/HDL/TB/fifo\_sclk\_tb.vhd}}


Testbench of dual port R\+AM with dual clock.  


\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__sclk__tb}{fifo\+\_\+sclk\+\_\+tb}} entity
\item 
\mbox{\hyperlink{classfifo__sclk__tb_1_1arch__sim__tb__top}{arch\+\_\+sim\+\_\+tb\+\_\+top}} architecture
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Testbench of dual port R\+AM with dual clock. 

\begin{DoxyAuthor}{Author}
Selman Ergunay 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2017-\/06-\/05 
\end{DoxyDate}
