<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clk_diff.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clk_diff.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clk_diff.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clk_diff.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk_diff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clk_diff.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="clk_diff.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk_diff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clk_diff.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk_diff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clk_diff.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk_diff.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clk_diff.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clk_diff.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clk_diff.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_diff.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clk_diff.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_diff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk_diff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clk_diff.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clk_diff.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clk_diff.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clk_diff.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clk_diff.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk_diff.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="clk_diff_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="clk_diff_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_diff_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clk_diff_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clk_diff_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clk_diff_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clk_diff_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clk_diff_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_diff_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_diff_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clk_diff_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clk_diff_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_diff_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_diff_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clk_diff_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clk_diff_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_diff_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1471350200" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1471350200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471352449" xil_pn:in_ck="5174183114480250850" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1471352449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_diff.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1471350200" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1745168102277331979" xil_pn:start_ts="1471350200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471350200" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7548172967296788819" xil_pn:start_ts="1471350200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471350200" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1216869428927942137" xil_pn:start_ts="1471350200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471352449" xil_pn:in_ck="5174183114480250850" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1471352449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_diff.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1471352450" xil_pn:in_ck="5174183114480250850" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-7608193544780592677" xil_pn:start_ts="1471352449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_diff.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="510731833624584787" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1216869428927942137" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1745168102277331979" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471349742" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-28826097398035965" xil_pn:start_ts="1471349742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471352445" xil_pn:in_ck="5174183114480250850" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8285943128533941184" xil_pn:start_ts="1471352433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clk_diff.lso"/>
      <outfile xil_pn:name="clk_diff.ngc"/>
      <outfile xil_pn:name="clk_diff.ngr"/>
      <outfile xil_pn:name="clk_diff.prj"/>
      <outfile xil_pn:name="clk_diff.stx"/>
      <outfile xil_pn:name="clk_diff.syr"/>
      <outfile xil_pn:name="clk_diff.xst"/>
      <outfile xil_pn:name="clk_diff_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1471352890" xil_pn:in_ck="156793427728561704" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6009212313654737546" xil_pn:start_ts="1471352890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471354553" xil_pn:in_ck="892501090246315796" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4790600443341680884" xil_pn:start_ts="1471354532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clk_diff.bld"/>
      <outfile xil_pn:name="clk_diff.ngd"/>
      <outfile xil_pn:name="clk_diff_cs.blc"/>
      <outfile xil_pn:name="clk_diff_cs.ngc"/>
      <outfile xil_pn:name="clk_diff_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1471354593" xil_pn:in_ck="4662684396118089281" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1471354553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clk_diff.pcf"/>
      <outfile xil_pn:name="clk_diff_map.map"/>
      <outfile xil_pn:name="clk_diff_map.mrp"/>
      <outfile xil_pn:name="clk_diff_map.ncd"/>
      <outfile xil_pn:name="clk_diff_map.ngm"/>
      <outfile xil_pn:name="clk_diff_map.xrpt"/>
      <outfile xil_pn:name="clk_diff_summary.xml"/>
      <outfile xil_pn:name="clk_diff_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1471354632" xil_pn:in_ck="-6129427558584676294" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1471354593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clk_diff.ncd"/>
      <outfile xil_pn:name="clk_diff.pad"/>
      <outfile xil_pn:name="clk_diff.par"/>
      <outfile xil_pn:name="clk_diff.ptwx"/>
      <outfile xil_pn:name="clk_diff.unroutes"/>
      <outfile xil_pn:name="clk_diff.xpi"/>
      <outfile xil_pn:name="clk_diff_pad.csv"/>
      <outfile xil_pn:name="clk_diff_pad.txt"/>
      <outfile xil_pn:name="clk_diff_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1471354676" xil_pn:in_ck="5174183114480241973" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1471354632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clk_diff.bgn"/>
      <outfile xil_pn:name="clk_diff.bit"/>
      <outfile xil_pn:name="clk_diff.drc"/>
      <outfile xil_pn:name="clk_diff.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1471444168" xil_pn:in_ck="5174183114480229119" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="4790600443341680884" xil_pn:start_ts="1471444168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471354632" xil_pn:in_ck="-2008873663693850563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1471354617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clk_diff.twr"/>
      <outfile xil_pn:name="clk_diff.twx"/>
    </transform>
  </transforms>

</generated_project>
