; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.static_call_key = type { ptr }
%struct.atomic_t = type { i32 }
%struct.trace_event_fields = type { ptr, %union.anon.189 }
%union.anon.189 = type { %struct.anon.190 }
%struct.anon.190 = type { ptr, i32, i32, i32, i32 }
%struct.trace_event_class = type { ptr, ptr, ptr, ptr, ptr, ptr, %struct.list_head, ptr }
%struct.list_head = type { ptr, ptr }
%struct.trace_event_functions = type { ptr, ptr, ptr, ptr }
%struct.trace_event_call = type { %struct.list_head, ptr, %union.anon.191, %struct.trace_event, ptr, ptr, %union.anon.192, ptr, i32, i32, ptr, ptr, ptr }
%union.anon.191 = type { ptr }
%struct.trace_event = type { %struct.hlist_node, %struct.list_head, i32, ptr }
%struct.hlist_node = type { ptr, ptr }
%union.anon.192 = type { ptr }
%union.anon.193 = type { %struct.bpf_raw_event_map }
%struct.bpf_raw_event_map = type { ptr, ptr, i32, i32, [16 x i8] }
%union.anon.194 = type { %struct.bpf_raw_event_map }
%union.anon.195 = type { %struct.bpf_raw_event_map }
%union.anon.196 = type { %struct.bpf_raw_event_map }
%union.anon.197 = type { %struct.bpf_raw_event_map }
%union.anon.198 = type { %struct.bpf_raw_event_map }
%union.anon.199 = type { %struct.bpf_raw_event_map }
%union.anon.200 = type { %struct.bpf_raw_event_map }
%union.anon.201 = type { %struct.bpf_raw_event_map }
%union.anon.202 = type { %struct.bpf_raw_event_map }
%union.anon.203 = type { %struct.bpf_raw_event_map }
%union.anon.204 = type { %struct.bpf_raw_event_map }
%union.anon.205 = type { %struct.bpf_raw_event_map }
%union.anon.206 = type { %struct.bpf_raw_event_map }
%union.anon.207 = type { %struct.bpf_raw_event_map }
%union.anon.208 = type { %struct.bpf_raw_event_map }
%union.anon.209 = type { %struct.bpf_raw_event_map }
%union.anon.210 = type { %struct.bpf_raw_event_map }
%struct.amd_ip_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_ip_block_version = type { i32, i32, i32, i32, ptr }
%struct.device_attribute = type { %struct.attribute, ptr, ptr }
%struct.attribute = type { ptr, i16, i8, ptr, %struct.lock_class_key }
%struct.lock_class_key = type { %union.anon.0 }
%union.anon.0 = type { %struct.hlist_node }
%struct.drm_encoder_helper_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.component_ops = type { ptr, ptr }
%struct.drm_audio_component_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_mode_config_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_mode_config_helper_funcs = type { ptr, ptr }
%struct.drm_private_state_funcs = type { ptr, ptr }
%struct.cpumask = type { [1 x i32] }
%struct.drm_plane_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_plane_helper_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_crtc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_crtc_helper_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_encoder_funcs = type { ptr, ptr, ptr, ptr }
%struct.drm_connector_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_connector_helper_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.i2c_algorithm = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.mode_size = type { [32 x i8], i32, i32 }
%struct.backlight_ops = type { i32, ptr, ptr, ptr }
%struct.tracepoint_func = type { ptr, ptr, i32 }
%struct.trace_event_buffer = type { ptr, ptr, ptr, ptr, i32, ptr }
%struct.trace_event_file = type { %struct.list_head, ptr, ptr, ptr, ptr, ptr, %struct.list_head, i32, %struct.atomic_t, %struct.atomic_t }
%struct.trace_event_raw_amdgpu_dc_reg_template = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_entry = type { i16, i8, i8, i32 }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.trace_event_raw_amdgpu_dc_performance = type { %struct.trace_entry, i32, i32, i32, i32, i32, i32, [0 x i8] }
%struct.drm_connector = type { ptr, ptr, ptr, ptr, %struct.list_head, %struct.list_head, %struct.drm_mode_object, ptr, %struct.mutex, i32, i32, i32, i8, i8, i8, i8, i32, %struct.list_head, i32, %struct.list_head, %struct.drm_display_info, ptr, ptr, %struct.drm_object_properties, ptr, ptr, ptr, ptr, ptr, ptr, %struct.notifier_block, ptr, ptr, i8, i32, ptr, %struct.drm_cmdline_mode, i32, i8, i64, i32, ptr, [128 x i8], [2 x i8], [2 x i32], [2 x i32], ptr, i32, i32, i8, i8, ptr, ptr, ptr, i8, ptr, i8, i8, i8, i8, i8, i16, i16, %struct.llist_node, %struct.hdr_sink_metadata }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.2 }
%union.anon.2 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.drm_display_info = type { i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i8, i8, i8, i8, i8, i8, %struct.drm_hdmi_info, i8, %struct.drm_monitor_range_info, i8, i8 }
%struct.drm_hdmi_info = type { %struct.drm_scdc, [8 x i32], [8 x i32], i64, i8, i8, i8, %struct.drm_hdmi_dsc_cap }
%struct.drm_scdc = type { i8, i8, %struct.drm_scrambling }
%struct.drm_scrambling = type { i8, i8 }
%struct.drm_hdmi_dsc_cap = type { i8, i8, i8, i8, i8, i32, i8, i8, i8 }
%struct.drm_monitor_range_info = type { i8, i8 }
%struct.drm_object_properties = type { i32, [24 x ptr], [24 x i64] }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.drm_cmdline_mode = type { [32 x i8], i8, i8, i8, i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, %struct.drm_connector_tv_margins }
%struct.drm_connector_tv_margins = type { i32, i32, i32, i32 }
%struct.llist_node = type { ptr }
%struct.hdr_sink_metadata = type { i32, %union.anon.85 }
%union.anon.85 = type { %struct.hdr_static_metadata }
%struct.hdr_static_metadata = type { i8, i8, i16, i16, i16 }
%struct.trace_event_raw_amdgpu_dm_connector_atomic_check = type { %struct.trace_entry, i32, ptr, ptr, ptr, i32, i32, i32, i8, i32, i32, i32, i32, i32, i32, i8, i8, [0 x i8] }
%struct.drm_connector_state = type { ptr, ptr, ptr, i32, ptr, ptr, %struct.drm_tv_connector_state, i8, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i32, ptr }
%struct.drm_tv_connector_state = type { i32, %struct.drm_connector_tv_margins, i32, i32, i32, i32, i32, i32, i32 }
%struct.drm_crtc = type { ptr, ptr, %struct.list_head, ptr, %struct.drm_modeset_lock, %struct.drm_mode_object, ptr, ptr, i32, i32, i32, i8, %struct.drm_display_mode, %struct.drm_display_mode, i32, i32, ptr, i32, ptr, ptr, %struct.drm_object_properties, ptr, ptr, %struct.list_head, %struct.spinlock, ptr, %struct.drm_crtc_crc, i32, %struct.spinlock, i32, [32 x i8], ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.drm_crtc_crc = type { %struct.spinlock, ptr, i8, i8, ptr, i32, i32, i32, %struct.wait_queue_head }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_crtc_state = type { ptr, i8, i8, i8, i32, i32, i32, %struct.drm_display_mode, %struct.drm_display_mode, ptr, ptr, ptr, ptr, i32, i8, i8, i8, i32, ptr, ptr, ptr }
%struct.trace_event_raw_amdgpu_dm_crtc_atomic_check = type { %struct.trace_entry, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, [0 x i8] }
%struct.drm_plane = type { ptr, %struct.list_head, ptr, %struct.drm_modeset_lock, %struct.drm_mode_object, i32, ptr, i32, i8, ptr, i32, ptr, ptr, ptr, ptr, %struct.drm_object_properties, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.trace_event_raw_amdgpu_dm_plane_state_template = type { %struct.trace_entry, i32, i32, ptr, ptr, i32, i32, i32, i8, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, [0 x i8] }
%struct.drm_plane_state = type { ptr, ptr, ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i32, i32, i32, i32, i32, ptr, %struct.drm_rect, %struct.drm_rect, i8, i32, ptr, ptr }
%struct.drm_rect = type { i32, i32, i32, i32 }
%struct.drm_framebuffer = type { ptr, %struct.list_head, %struct.drm_mode_object, [16 x i8], ptr, ptr, [4 x i32], [4 x i32], i64, i32, i32, i32, i32, i32, %struct.list_head, [4 x ptr] }
%struct.drm_format_info = type { i32, i8, i8, %union.anon.83, [4 x i8], [4 x i8], i8, i8, i8, i8 }
%union.anon.83 = type { [4 x i8] }
%struct.trace_event_raw_amdgpu_dm_atomic_state_template = type { %struct.trace_entry, ptr, i8, i8, i8, i8, i32, i32, [0 x i8] }
%struct.drm_atomic_state = type { %struct.kref, ptr, i8, ptr, ptr, i32, ptr, i32, ptr, ptr, ptr, %struct.work_struct }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.trace_event_raw_amdgpu_dm_atomic_check_finish = type { %struct.trace_entry, ptr, i32, i8, i8, [0 x i8] }
%struct.trace_event_raw_amdgpu_dm_dc_pipe_state = type { %struct.trace_entry, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [0 x i8] }
%struct.dc_stream_state = type { ptr, ptr, ptr, %struct.dc_panel_patch, %union.display_content_support, %struct.dc_crtc_timing, %struct.dc_crtc_timing_adjust, %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet, %struct.rect, %struct.rect, %struct.freesync_context, %struct.audio_info, %struct.dc_info_packet, %union.large_integer, i8, ptr, %struct.colorspace_transform, %struct.dc_csc_transform, i32, i32, i32, i8, i8, i8, i8, i8, i8, i32, %struct.periodic_interrupt_config, %struct.periodic_interrupt_config, ptr, %struct.bit_depth_reduction_params, %struct.clamping_and_pixel_encoding_params, i32, i32, i8, ptr, %struct.dc_cursor_attributes, %struct.dc_cursor_position, i32, %struct.kref, %struct.crtc_trigger_info, i32, [1 x %struct.dc_writeback_info], ptr, ptr, i8, %struct.anon.123, i8, i8, i32, %struct.test_pattern, %union.stream_update_flags, i8, i8 }
%struct.dc_panel_patch = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%union.display_content_support = type { i32 }
%struct.dc_crtc_timing = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.dc_crtc_timing_flags, i32, %struct.dc_dsc_config }
%struct.dc_crtc_timing_flags = type { i24 }
%struct.dc_dsc_config = type { i32, i32, i32, i8, i32, i32, i8, i32, i8 }
%struct.dc_crtc_timing_adjust = type { i32, i32, i32, i32 }
%struct.rect = type { i32, i32, i32, i32 }
%struct.freesync_context = type { i8 }
%struct.audio_info = type { %struct.audio_info_flags, i32, i32, i32, [20 x i8], i32, i32, [2 x i32], i32, [16 x %struct.audio_mode] }
%struct.audio_info_flags = type { %union.anon.115 }
%union.anon.115 = type { %struct.audio_speaker_flags }
%struct.audio_speaker_flags = type { i8, [3 x i8] }
%struct.audio_mode = type { i32, i8, %union.audio_sample_rates, %union.anon.116 }
%union.audio_sample_rates = type { %struct.sample_rates }
%struct.sample_rates = type { i8 }
%union.anon.116 = type { i8 }
%struct.dc_info_packet = type { i8, i8, i8, i8, i8, [32 x i8] }
%union.large_integer = type { i64 }
%struct.colorspace_transform = type { [12 x %struct.fixed31_32], i8 }
%struct.fixed31_32 = type { i64 }
%struct.dc_csc_transform = type { [12 x i16], i8 }
%struct.periodic_interrupt_config = type { i32, i32 }
%struct.bit_depth_reduction_params = type { %struct.anon.119, i32, i32, i32, i32 }
%struct.anon.119 = type { i24 }
%struct.clamping_and_pixel_encoding_params = type { i32, i32, i32 }
%struct.dc_cursor_attributes = type { %union.large_integer, i32, i32, i32, i32, i32, i32, %union.dc_cursor_attribute_flags }
%union.dc_cursor_attribute_flags = type { %struct.anon.120 }
%struct.anon.120 = type { i32 }
%struct.dc_cursor_position = type { i32, i32, i32, i32, i8, i8 }
%struct.crtc_trigger_info = type { i8, ptr, i32, i32 }
%struct.dc_writeback_info = type { i8, i32, %struct.dc_dwb_params, %struct.mcif_buf_params, %struct.mcif_warmup_params, ptr, i32 }
%struct.dc_dwb_params = type { i32, i32, %struct.cm_grph_csc_adjustment, %struct.dwb_stereo_params, %struct.dc_dwb_cnv_params, i32, i32, i32, i32, i32, %struct.scaling_taps, i32, ptr }
%struct.cm_grph_csc_adjustment = type { [12 x %struct.fixed31_32], i32, i32 }
%struct.dwb_stereo_params = type { i8, i32, i8, i32 }
%struct.dc_dwb_cnv_params = type { i32, i32, i32, i8, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.scaling_taps = type { i32, i32, i32, i32, i8 }
%struct.mcif_buf_params = type { [4 x i64], [4 x i64], i32, i32, i32, i32, i32 }
%struct.mcif_warmup_params = type { %union.large_integer, i32, i32, i32 }
%struct.anon.123 = type { i8 }
%struct.test_pattern = type { i32, i32, ptr, ptr, i32 }
%union.stream_update_flags = type { i32 }
%struct.dc_plane_state = type { %struct.dc_plane_address, %struct.dc_plane_flip_time, i8, %struct.scaling_taps, %struct.rect, %struct.rect, %struct.rect, %struct.plane_size, %union.dc_tiling_info, %struct.dc_plane_dcc_param, ptr, ptr, ptr, %struct.dc_csc_transform, %struct.fixed31_32, %struct.fixed31_32, %struct.colorspace_transform, %struct.dc_hdr_static_metadata, i32, ptr, ptr, ptr, i32, i32, i32, i8, i8, i8, i32, i8, i8, i8, i32, %union.surface_update_flags, i8, i8, %struct.dc_plane_status, ptr, i8, i32, %struct.kref }
%struct.dc_plane_address = type { i32, i8, %union.anon.88, %union.large_integer, i8 }
%union.anon.88 = type { %struct.anon.92 }
%struct.anon.92 = type { %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer, %union.large_integer }
%struct.dc_plane_flip_time = type { [10 x i32], i32, i32 }
%struct.plane_size = type { i32, i32, %struct.rect, %struct.rect }
%union.dc_tiling_info = type { %struct.anon.95 }
%struct.anon.95 = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.dc_plane_dcc_param = type { i8, i32, i8, i8, i32, i8, i8 }
%struct.dc_hdr_static_metadata = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%union.surface_update_flags = type { %struct.anon.168 }
%struct.anon.168 = type { i32 }
%struct.dc_plane_status = type { %struct.dc_plane_address, %struct.dc_plane_address, i8, i8 }
%struct.scaler_data = type { i32, i32, %struct.scaling_taps, %struct.rect, %struct.rect, %struct.rect, %struct.scaling_ratios, %struct.scl_inits, %struct.sharpness_adj, i32, %struct.line_buffer_params }
%struct.scaling_ratios = type { %struct.fixed31_32, %struct.fixed31_32, %struct.fixed31_32, %struct.fixed31_32 }
%struct.scl_inits = type { %struct.fixed31_32, %struct.fixed31_32, %struct.fixed31_32, %struct.fixed31_32 }
%struct.sharpness_adj = type { i32, i32 }
%struct.line_buffer_params = type { i8, i8, i8, i32, i32 }
%struct.trace_event_raw_amdgpu_dm_dc_clocks_state = type { %struct.trace_entry, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [0 x i8] }
%struct.dc_clocks = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i32, i8, i32, i32, i32, i32, i32 }
%struct.trace_event_raw_amdgpu_dm_dce_clocks_state = type { %struct.trace_entry, i8, i8, i8, i8, i8, i32, i32, i32, i32, i32, [0 x i8] }
%struct.dce_bw_output = type { i8, i8, i8, i8, i8, [6 x %struct.dce_watermarks], [6 x %struct.dce_watermarks], [6 x %struct.dce_watermarks], [6 x %struct.dce_watermarks], i32, i32, i32, i32, i32 }
%struct.dce_watermarks = type { i32, i32, i32, i32 }
%struct.trace_event_raw_amdgpu_dmub_trace_high_irq = type { %struct.trace_entry, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_amdgpu_refresh_rate_track = type { %struct.trace_entry, i32, i64, i32, [0 x i8] }
%struct.trace_event_raw_dcn_fpu = type { %struct.trace_entry, i8, ptr, i32, i32, [0 x i8] }
%struct.amdgpu_dm_connector = type { %struct.drm_connector, i32, ptr, %struct.amdgpu_hpd, i32, ptr, ptr, ptr, %struct.drm_dp_mst_topology_mgr, %struct.amdgpu_dm_dp_aux, ptr, ptr, ptr, ptr, i32, i32, i32, i32, %struct.mutex, i8, i32, i32, i8, %struct.dsc_preferred_settings, %struct.drm_display_mode, i32 }
%struct.amdgpu_hpd = type { i32, i8, %struct.amdgpu_gpio_rec }
%struct.amdgpu_gpio_rec = type { i8, i8, i32, i32, i32 }
%struct.drm_dp_mst_topology_mgr = type { %struct.drm_private_obj, ptr, ptr, i32, ptr, i32, i32, i32, i32, %struct.drm_dp_sideband_msg_rx, %struct.drm_dp_sideband_msg_rx, %struct.mutex, %struct.mutex, i8, ptr, [15 x i8], i8, i32, ptr, %struct.mutex, %struct.list_head, %struct.mutex, ptr, ptr, i32, i32, %struct.wait_queue_head, %struct.work_struct, %struct.work_struct, %struct.list_head, %struct.list_head, %struct.mutex, ptr, %struct.work_struct, %struct.list_head, %struct.mutex, %struct.work_struct, %struct.mutex }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.drm_dp_sideband_msg_rx = type { [48 x i8], [256 x i8], i8, i8, i8, i8, i8, i8, %struct.drm_dp_sideband_msg_hdr }
%struct.drm_dp_sideband_msg_hdr = type { i8, i8, [8 x i8], i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_dm_dp_aux = type { %struct.drm_dp_aux, ptr }
%struct.drm_dp_aux = type { ptr, %struct.i2c_adapter, ptr, ptr, ptr, %struct.mutex, %struct.work_struct, i8, ptr, i32, i32, %struct.drm_dp_aux_cec, i8 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.drm_dp_aux_cec = type { %struct.mutex, ptr, ptr, %struct.delayed_work }
%struct.dsc_preferred_settings = type { i32, i32, i32, i32, i8 }
%struct.dc_link = type { [4 x ptr], i32, ptr, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i32, i8, i8, i8, i8, i8, %struct.dc_link_settings, %struct.dc_link_settings, %struct.dc_link_settings, [4 x %struct.dc_lane_settings], %struct.dc_link_settings, %struct.dc_link_training_overrides, %struct.dp_audio_test_data, i8, i8, i8, i32, i8, %union.compliance_test_state, ptr, ptr, i8, ptr, ptr, ptr, ptr, %struct.graphics_object_id, i32, %union.ddi_channel_mapping, %struct.connector_device_tag_info, %struct.dpcd_caps, i32, i16, i32, %struct.hdcp_caps, i32, %union.dpcd_sink_ext_caps, %struct.psr_settings, %struct.dc_lane_settings, i8, i8, %struct.link_flags, %struct.link_mst_stream_allocation_table, %struct.dc_link_status, %struct.link_trace, ptr, i32 }
%struct.dc_link_settings = type { i32, i32, i32, i8, i8, i8 }
%struct.dc_link_training_overrides = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dp_audio_test_data = type { %struct.dp_audio_test_data_flags, i8, i8, i8, [8 x i8] }
%struct.dp_audio_test_data_flags = type { i8 }
%union.compliance_test_state = type { %struct.anon.113 }
%struct.anon.113 = type { i8 }
%struct.graphics_object_id = type { i32 }
%union.ddi_channel_mapping = type { %struct.mapping }
%struct.mapping = type { i8 }
%struct.connector_device_tag_info = type { i32, %struct.device_id }
%struct.device_id = type { i32, i16 }
%struct.dpcd_caps = type { %union.dpcd_rev, %union.max_lane_count, %union.max_down_spread, %union.dprx_feature, i8, [8 x i32], i32, i8, %union.sink_count, %struct.dc_dongle_caps, i32, [6 x i8], i8, [2 x i8], i32, [6 x i8], i8, [2 x i8], i8, i8, i8, i8, i8, %union.dpcd_fec_capability, %struct.dpcd_dsc_capabilities, %struct.dc_lttpr_caps, %struct.psr_caps, %struct.dpcd_usb4_dp_tunneling_info }
%union.dpcd_rev = type { %struct.anon.132 }
%struct.anon.132 = type { i8 }
%union.max_lane_count = type { %struct.anon.133 }
%struct.anon.133 = type { i8 }
%union.max_down_spread = type { %struct.anon.134 }
%struct.anon.134 = type { i8 }
%union.dprx_feature = type { %struct.anon.135 }
%struct.anon.135 = type { i8 }
%union.sink_count = type { %struct.anon.136 }
%struct.anon.136 = type { i8 }
%struct.dc_dongle_caps = type { i32, i8, i8, i8, i8, i8, i8, i32, i32 }
%union.dpcd_fec_capability = type { %struct.anon.137 }
%struct.anon.137 = type { i8 }
%struct.dpcd_dsc_capabilities = type { %union.dpcd_dsc_basic_capabilities, %union.dpcd_dsc_branch_decoder_capabilities }
%union.dpcd_dsc_basic_capabilities = type { %struct.anon.138 }
%struct.anon.138 = type { %struct.dpcd_dsc_support, %struct.dpcd_dsc_algorithm_revision, %struct.dpcd_dsc_rc_buffer_block_size, i8, %struct.dpcd_dsc_slice_capability1, %struct.dpcd_dsc_line_buffer_bit_depth, %struct.dpcd_dsc_block_prediction_support, %struct.dpcd_maximum_bits_per_pixel_supported_by_the_decompressor, %struct.dpcd_dsc_decoder_color_format_capabilities, %struct.dpcd_dsc_decoder_color_depth_capabilities, %struct.dpcd_peak_dsc_throughput_dsc_sink, i8, %struct.dpcd_dsc_slice_capabilities_2, i8, %struct.dpcd_bits_per_pixel_increment }
%struct.dpcd_dsc_support = type { i8 }
%struct.dpcd_dsc_algorithm_revision = type { i8 }
%struct.dpcd_dsc_rc_buffer_block_size = type { i8 }
%struct.dpcd_dsc_slice_capability1 = type { i8 }
%struct.dpcd_dsc_line_buffer_bit_depth = type { i8 }
%struct.dpcd_dsc_block_prediction_support = type { i8 }
%struct.dpcd_maximum_bits_per_pixel_supported_by_the_decompressor = type { i8, i8, i8 }
%struct.dpcd_dsc_decoder_color_format_capabilities = type { i8 }
%struct.dpcd_dsc_decoder_color_depth_capabilities = type { i8 }
%struct.dpcd_peak_dsc_throughput_dsc_sink = type { i8 }
%struct.dpcd_dsc_slice_capabilities_2 = type { i8 }
%struct.dpcd_bits_per_pixel_increment = type { i8 }
%union.dpcd_dsc_branch_decoder_capabilities = type { %struct.anon.139 }
%struct.anon.139 = type { i8, i8, i8 }
%struct.dc_lttpr_caps = type { %union.dpcd_rev, i8, i8, i8, i8, i8, [7 x i8] }
%struct.psr_caps = type { i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32 }
%struct.dpcd_usb4_dp_tunneling_info = type { %union.dp_tun_cap_support, %union.dpia_info, i8, [5 x i8] }
%union.dp_tun_cap_support = type { %struct.anon.140 }
%struct.anon.140 = type { i8 }
%union.dpia_info = type { %struct.anon.141 }
%struct.anon.141 = type { i8 }
%struct.hdcp_caps = type { %union.hdcp_rx_caps, %union.hdcp_bcaps }
%union.hdcp_rx_caps = type { %struct.anon.142 }
%struct.anon.142 = type { i8, i8, %struct.anon.143 }
%struct.anon.143 = type { i8 }
%union.hdcp_bcaps = type { %struct.anon.144 }
%struct.anon.144 = type { i8 }
%union.dpcd_sink_ext_caps = type { %struct.anon.145 }
%struct.anon.145 = type { i8 }
%struct.psr_settings = type { i8, i8, i32, i8, i32, i32 }
%struct.dc_lane_settings = type { i32, i32, i32 }
%struct.link_flags = type { i8, i8, i8, i8, i8 }
%struct.link_mst_stream_allocation_table = type { i32, [6 x %struct.link_mst_stream_allocation] }
%struct.link_mst_stream_allocation = type { ptr, i8, i8 }
%struct.dc_link_status = type { i8, ptr }
%struct.link_trace = type { %struct.time_stamp }
%struct.time_stamp = type { i64, i64 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.78, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.84, ptr, i32, ptr, i8, i32 }
%struct.anon.78 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.84 = type { i32, ptr }
%struct.dm_connector_state = type { %struct.drm_connector_state, i32, i8, i8, i8, i8, i8, i8, i32, i64 }
%struct.dc_sink = type { i32, %struct.dc_edid, %struct.dc_edid_caps, ptr, i32, ptr, [14 x %struct.stereo_3d_features], i8, %struct.dc_sink_dsc_caps, %struct.dc_sink_fec_caps, i8, ptr, ptr, i32, %struct.kref }
%struct.dc_edid = type { i32, [2048 x i8] }
%struct.dc_edid_caps = type { i16, i16, i32, i8, i8, [20 x i8], i8, i32, [16 x %struct.dc_cea_audio_mode], i32, i32, %union.display_content_support, i8, i8, i32, i8, i8, i8, %struct.dc_panel_patch }
%struct.dc_cea_audio_mode = type { i8, i8, i8, %union.anon.107 }
%union.anon.107 = type { i8 }
%struct.stereo_3d_features = type { i8, i8, i8, i8, i8 }
%struct.dc_sink_dsc_caps = type { i8, %struct.dsc_dec_dpcd_caps }
%struct.dsc_dec_dpcd_caps = type { i8, i8, i32, %union.dsc_slice_caps1, %union.dsc_slice_caps2, i32, i8, i32, %union.dsc_color_formats, %union.dsc_color_depth, i32, i32, i32, i32, i32, i32, i32, i8 }
%union.dsc_slice_caps1 = type { %struct.anon.109 }
%struct.anon.109 = type { i8 }
%union.dsc_slice_caps2 = type { %struct.anon.110 }
%struct.anon.110 = type { i8 }
%union.dsc_color_formats = type { %struct.anon.111 }
%struct.anon.111 = type { i8 }
%union.dsc_color_depth = type { %struct.anon.112 }
%struct.anon.112 = type { i8 }
%struct.dc_sink_fec_caps = type { i8, i8 }
%union.dmub_rb_cmd = type { %struct.dmub_rb_cmd_common }
%struct.dmub_rb_cmd_common = type { %struct.dmub_cmd_header, [60 x i8] }
%struct.dmub_cmd_header = type { i32 }
%struct.edid = type { [8 x i8], [2 x i8], [2 x i8], i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, %struct.est_timings, [8 x %struct.std_timing], [4 x %struct.detailed_timing], i8, i8 }
%struct.est_timings = type { i8, i8, i8 }
%struct.std_timing = type { i8, i8 }
%struct.detailed_timing = type { i16, %union.anon.216 }
%union.anon.216 = type { %struct.detailed_pixel_timing }
%struct.detailed_pixel_timing = type { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.detailed_non_pixel = type { i8, i8, i8, %union.anon.217 }
%union.anon.217 = type { %struct.detailed_data_string }
%struct.detailed_data_string = type { [13 x i8] }
%struct.dmub_rb_cmd_edid_cea = type { %struct.dmub_cmd_header, %union.dmub_cmd_edid_cea_data }
%union.dmub_cmd_edid_cea_data = type { %struct.dmub_cmd_send_edid_cea }
%struct.dmub_cmd_send_edid_cea = type <{ i16, i8, i16, [8 x i8], [3 x i8] }>
%struct.dmub_cmd_edid_cea_output = type <{ i8, %union.anon.167 }>
%union.anon.167 = type { %struct.dmub_cmd_edid_cea_amd_vsdb }
%struct.dmub_cmd_edid_cea_amd_vsdb = type { i8, i8, i16, i16, i16 }
%struct.dc = type { %struct.dc_debug_options, %struct.dc_versions, %struct.dc_caps, %struct.dc_cap_funcs, %struct.dc_config, %struct.dc_bounding_box_overrides, %struct.dc_bug_wa, ptr, %struct.dc_phy_addr_space_config, i8, [12 x ptr], ptr, ptr, ptr, %struct.dm_pp_clock_levels, ptr, ptr, %struct.hw_sequencer_funcs, ptr, i8, i8, ptr, %struct.dc_debug_data, %struct.dpcd_vendor_signature, ptr, ptr }
%struct.dc_debug_options = type { i8, i8, i32, i32, i8, i8, i8, i8, i8, i8, i8, i32, i8, i8, i32, i32, i8, i8, i8, i8, i8, i8, i8, i32, i32, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i8, i32, i32, i8, i8, i8, i8, %struct.dc_bw_validation_profile, i8, i8, i32, i8, i8, i32, i8, i8, i8, i8, i8, i32, i8, %union.mem_low_power_enable_options, %union.root_clock_optimization_options, i8, i8, i8, i8, i8, i8, i32, i32, i8 }
%struct.dc_bw_validation_profile = type { i8, i64, i64, i64, i64, i64, i64, i64, i64 }
%union.mem_low_power_enable_options = type { i32 }
%union.root_clock_optimization_options = type { %struct.anon.98 }
%struct.anon.98 = type { i32 }
%struct.dc_versions = type { ptr, %struct.dmcu_version }
%struct.dmcu_version = type { i32, i32, i32, i32 }
%struct.dc_caps = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i32, i32, i32, i32, i32, [6 x %struct.dc_plane_cap], %struct.dc_color_caps, i8, i8, i8, i32 }
%struct.dc_plane_cap = type { i32, i8, [3 x i8], %struct.anon.99, %struct.anon.100, %struct.anon.101, i32, i32 }
%struct.anon.99 = type { i8, [3 x i8] }
%struct.anon.100 = type { i32, i32, i32 }
%struct.anon.101 = type { i32, i32, i32 }
%struct.dc_color_caps = type { %struct.dpp_color_caps, %struct.mpc_color_caps }
%struct.dpp_color_caps = type { i16, %struct.rom_curve_caps, %struct.rom_curve_caps }
%struct.rom_curve_caps = type { i8, i8 }
%struct.mpc_color_caps = type { i8, i8, %struct.rom_curve_caps }
%struct.dc_cap_funcs = type { ptr }
%struct.dc_config = type { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i64, i8, i8, i8, i8 }
%struct.dc_bounding_box_overrides = type { i32, i32, i32, i32, i32, i32, i32 }
%struct.dc_bug_wa = type { i8, i8, i8, i8 }
%struct.dc_phy_addr_space_config = type { %struct.anon.105, %struct.anon.106, i8, i8, i64 }
%struct.anon.105 = type { i64, i64, i64, i64, i64, i64, i64, i64 }
%struct.anon.106 = type { i64, i64, i64, i8 }
%struct.dm_pp_clock_levels = type { i32, [16 x i32] }
%struct.hw_sequencer_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dc_debug_data = type { i32, i32, i32 }
%struct.dpcd_vendor_signature = type { i8, %union.dpcd_ieee_vendor_signature }
%union.dpcd_ieee_vendor_signature = type { %struct.anon.158 }
%struct.anon.158 = type { [3 x i8], [6 x i8], i8, [2 x i8] }
%struct.dc_context = type { ptr, ptr, ptr, ptr, i32, %struct.hw_asic_id, i32, ptr, i8, ptr, i32, i32, i32, i64, ptr, %struct.cp_psp }
%struct.hw_asic_id = type { i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.cp_psp = type { ptr, %struct.cp_psp_funcs }
%struct.cp_psp_funcs = type { ptr, ptr }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.228, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.227], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.227 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.224] }
%struct.anon.224 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.228 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.237, i32, i32, i32, i32 }
%union.anon.237 = type { %struct.anon.239 }
%struct.anon.239 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.dc_sink_init_data = type { i32, ptr, i32, i8 }
%struct.drm_property_blob = type { %struct.drm_mode_object, ptr, %struct.list_head, %struct.list_head, i32, ptr }
%struct.hdmi_vendor_infoframe = type { i32, i8, i8, i32, i8, i32, i32 }
%struct.hdmi_avi_infoframe = type { i32, i8, i8, i32, i32, i32, i32, i32, i8, i32, i32, i32, i8, i32, i32, i8, i16, i16, i16, i16 }
%struct.dc_transfer_func = type { %struct.kref, i32, i32, i32, %union.anon.117 }
%union.anon.117 = type { %struct.dc_transfer_func_distributed_points }
%struct.dc_transfer_func_distributed_points = type { [1025 x %struct.fixed31_32], [1025 x %struct.fixed31_32], [1025 x %struct.fixed31_32], i16, i16, i16, i16 }
%struct.link_encoder = type { ptr, i32, ptr, %struct.graphics_object_id, %struct.graphics_object_id, i32, i32, %struct.encoder_feature_support, i32, i32, i8 }
%struct.encoder_feature_support = type { %union.anon.130, i32, i32, i8, i8, i8 }
%union.anon.130 = type { i32 }
%struct.dm_crtc_state = type { %struct.drm_crtc_state, ptr, i8, i8, i8, i32, i32, i32, i8, i8, i8, i8, i8, %struct.mod_freesync_config, %struct.dc_info_packet, i32 }
%struct.mod_freesync_config = type { i32, i8, i8, i8, i32, i32, i32 }
%struct.dc_state = type { [6 x ptr], [6 x %struct.dc_stream_status], i8, i8, %struct.resource_context, %struct.bw_context, %struct.dm_pp_display_configuration, ptr, %struct.kref, %struct.anon.149 }
%struct.dc_stream_status = type { i32, i32, i32, i32, %struct.timing_sync_info, [4 x ptr], i8 }
%struct.timing_sync_info = type { i32, i32, i8 }
%struct.resource_context = type { [6 x %struct.pipe_ctx], [12 x i8], [6 x i8], [7 x i8], i8, [6 x i8], %struct.link_enc_cfg_context }
%struct.pipe_ctx = type { ptr, ptr, %struct.plane_resource, %struct.stream_resource, %struct.link_resource, ptr, %struct.pll_settings, i8, i8, ptr, ptr, ptr, ptr, %union.pipe_update_flags, ptr, ptr, i8 }
%struct.plane_resource = type { %struct.scaler_data, ptr, ptr, ptr, ptr, ptr, i8, %struct.dcn_fe_bandwidth }
%struct.dcn_fe_bandwidth = type { i32 }
%struct.stream_resource = type { ptr, ptr, ptr, ptr, ptr, %struct.pixel_clk_params, %struct.encoder_info_frame, ptr, i8 }
%struct.pixel_clk_params = type { i32, i32, i32, %struct.graphics_object_id, i32, i32, i32, %struct.csdp_ref_clk_ds_params, i32, %struct.pixel_clk_flags }
%struct.csdp_ref_clk_ds_params = type { i8, i32, i32, i32 }
%struct.pixel_clk_flags = type { i8, [3 x i8] }
%struct.encoder_info_frame = type { %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet, %struct.dc_info_packet }
%struct.link_resource = type { ptr }
%struct.pll_settings = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8 }
%union.pipe_update_flags = type { i32 }
%struct.link_enc_cfg_context = type { i32, [6 x %struct.link_enc_assignment], [7 x i32], [6 x %struct.link_enc_assignment] }
%struct.link_enc_assignment = type { i8, %struct.display_endpoint_id, i32, ptr }
%struct.display_endpoint_id = type { %struct.graphics_object_id, i32 }
%struct.bw_context = type { %union.bw_output, %struct.display_mode_lib }
%union.bw_output = type { %struct.dce_bw_output }
%struct.display_mode_lib = type { %struct._vcs_dpi_ip_params_st, %struct._vcs_dpi_soc_bounding_box_st, i32, %struct.vba_vars_st, ptr, %struct.dml_funcs, [6 x %struct._vcs_dpi_display_e2e_pipe_params_st] }
%struct._vcs_dpi_ip_params_st = type { i8, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, double, double, double, double, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, double, double, i32, i32, i32, i32, i32, i32, i32, i8, i8, i32, i32, double, double, double, i32, i32, i32, double, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct._vcs_dpi_soc_bounding_box_st = type { [9 x %struct._vcs_dpi_voltage_scaling_st], i32, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, i32, double, double, double, double, double, double, double, double, double, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, double, double, double, i32, i32, double, double, i32, double, i8, double, double, i8, i8, i32 }
%struct._vcs_dpi_voltage_scaling_st = type { i32, double, double, double, double, double, double, double, double, double, double, double }
%struct.vba_vars_st = type { %struct._vcs_dpi_ip_params_st, %struct._vcs_dpi_soc_bounding_box_st, i32, i8, double, double, double, double, double, double, double, double, double, i8, double, i32, i32, double, double, double, double, double, double, double, i32, double, double, double, [8 x double], double, double, double, double, i32, i8, i8, i8, i8, i32, double, double, double, double, i8, i32, i8, i32, i32, i32, i32, [8 x double], double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, i32, double, double, i8, double, i32, [8 x i32], double, i32, i32, i32, double, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, i8, i32, i32, i32, i32, i32, i32, i32, double, double, i32, i32, double, i32, i8, double, double, double, double, double, double, double, double, double, double, double, double, i8, i32, double, double, double, double, double, i32, [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i8], [8 x i8], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i8], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i8], [8 x i32], [8 x i32], [8 x i8], [8 x i32], [8 x i32], [8 x double], double, [8 x i32], [8 x double], [8 x i8], [8 x i32], [8 x i32], [8 x i32], [8 x i8], [8 x i32], i8, [8 x i32], [8 x [2 x i32]], [8 x [2 x i32]], [8 x i8], [8 x i8], i8, [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], double, double, i32, i32, i32, double, [9 x [2 x i32]], [9 x [2 x i32]], i32, i32, i8, double, i8, [8 x i8], double, double, double, double, double, double, double, double, double, double, double, double, double, [8 x double], [8 x i32], [8 x double], [8 x double], i32, double, [8 x %struct._vcs_dpi_display_e2e_pipe_params_st], i32, [8 x i32], i8, double, double, i32, i8, i8, [9 x double], [9 x [2 x double]], [9 x double], [9 x double], [9 x double], [9 x double], [9 x double], [9 x double], [9 x double], [9 x double], i32, i8, i8, double, i8, i8, i8, i8, [9 x i8], i32, double, double, [9 x [2 x [8 x i8]]], i8, i8, i8, i8, i8, i8, i8, [9 x i32], double, double, double, double, double, double, double, double, i32, i32, double, double, i32, [8 x double], [8 x double], [8 x double], [9 x [2 x double]], double, double, double, double, double, double, double, double, double, double, double, double, double, double, double, i32, double, double, i32, double, double, double, double, double, double, [9 x [2 x double]], double, double, i32, i32, i32, i32, double, double, double, double, double, double, double, double, double, [9 x [2 x double]], [9 x [2 x [8 x i32]]], [8 x i32], [9 x [8 x i32]], [8 x double], [9 x [2 x [8 x i32]]], [8 x i32], [8 x i32], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [8 x double], [9 x [2 x [8 x i8]]], [9 x [2 x [8 x i8]]], [9 x [2 x i8]], [9 x [2 x i8]], [9 x [2 x i8]], [9 x [2 x double]], [9 x [2 x i8]], [9 x [2 x i8]], [9 x [2 x i32]], [9 x [2 x i32]], [9 x [2 x i8]], [9 x [2 x double]], [9 x i8], [9 x i8], [9 x i8], [9 x i8], [9 x double], [9 x [2 x i8]], [9 x [2 x i8]], [9 x [2 x i8]], [9 x [2 x double]], [8 x double], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [9 x [8 x i8]], [9 x [8 x i32]], [9 x [8 x double]], [9 x [8 x double]], [9 x [8 x double]], [9 x [2 x i8]], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [9 x [2 x [8 x double]]], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [9 x [2 x i8]], [9 x [8 x double]], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i8], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [9 x [2 x i32]], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [9 x [2 x [8 x i8]]], [8 x double], double, double, [8 x double], [8 x double], [8 x i32], [8 x double], [8 x double], [8 x i32], [8 x i32], double, double, [8 x double], [8 x double], [8 x double], [8 x i32], [8 x double], [8 x i32], [8 x i32], i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], [8 x i32], [8 x i32], [8 x i32], i8, [8 x i8], double, double, [9 x [2 x i32]], i8, [9 x i8], [8 x i32], [8 x double], [8 x i8], [8 x double], [8 x double], [9 x [2 x i32]], i32, i32, i32, i32, i32, double, double, i32, [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i8], [8 x i8], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], [8 x i32], double, i32, double, [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], i32, i32, double, [8 x double], [8 x double], [8 x double], i32, [8 x i8], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i32], [8 x i32], [8 x i32], double, [8 x i8], i32, double, double, double, [8 x i32], [8 x i32], [8 x i32], [9 x [2 x [8 x double]]], [8 x double], [9 x double], [9 x [2 x i8]], [9 x [2 x [8 x i32]]], [9 x [2 x [8 x i32]]], [8 x double], [8 x double], [8 x double], double, i32, double, i8, double, double, double, double, double, i8, [8 x i32], [8 x i32], [8 x double], [8 x double], [8 x i32], i8, i8, [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i32], [8 x i8], double, double, double, [8 x i8], i32, i8, double, double, [8 x double], [8 x double], [9 x double], i8, i8, i32, [8 x i32], [8 x i32], i32, [9 x [2 x i8]], [8 x i32], [8 x i32], [8 x i32], [8 x i8], [8 x i8], [8 x i32], [8 x i32], [9 x double], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x i8]]], [9 x [2 x [8 x i8]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x double]]], [9 x [2 x [8 x i32]]], [9 x [2 x [8 x i32]]], [9 x [2 x i8]], [9 x [2 x [8 x i32]]], [9 x [2 x [8 x i32]]], [9 x [2 x [8 x i32]]], [9 x [2 x [8 x i32]]], [9 x [2 x double]], [9 x [2 x double]], [9 x [2 x double]], [9 x [2 x double]], [8 x double], [8 x i32], [8 x i32], i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i8], double, i32, i8, i8, i8, double, double, double, double, double, double, double, double, double, double, double, [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x double], [8 x i8], [8 x i8], [8 x i8], [8 x i32], [8 x i32], i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, [9 x [2 x i32]] }
%struct._vcs_dpi_display_e2e_pipe_params_st = type { %struct._vcs_dpi_display_pipe_params_st, %struct._vcs_dpi_display_output_params_st, %struct._vcs_dpi_display_clocks_and_cfg_st }
%struct._vcs_dpi_display_pipe_params_st = type { %struct._vcs_dpi_display_pipe_source_params_st, %struct._vcs_dpi_display_pipe_dest_params_st, %struct._vcs_dpi_scaler_ratio_depth_st, %struct._vcs_dpi_scaler_taps_st }
%struct._vcs_dpi_display_pipe_source_params_st = type { i32, double, double, i8, i32, i32, i8, i8, i8, i8, i8, i8, i32, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i32, i32, i32, i8, i8, i8, %struct._vcs_dpi_display_xfc_params_st, i8, i8 }
%struct._vcs_dpi_display_xfc_params_st = type { double, double, double, i32 }
%struct._vcs_dpi_display_pipe_dest_params_st = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, double, i8, i8, i32, i8, i32, i32 }
%struct._vcs_dpi_scaler_ratio_depth_st = type { double, double, double, double, double, double, double, double, i32, i32 }
%struct._vcs_dpi_scaler_taps_st = type { i32, i32, i32, i32 }
%struct._vcs_dpi_display_output_params_st = type { i32, double, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.writeback_st }
%struct.writeback_st = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, double, double }
%struct._vcs_dpi_display_clocks_and_cfg_st = type { i32, double, double, double, double, double }
%struct.dml_funcs = type { ptr, ptr, ptr, ptr }
%struct.dm_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, [6 x %struct.dm_pp_single_disp_config], i8, i32 }
%struct.dm_pp_single_disp_config = type { i32, i8, i8, i8, i32, i32, i32, i32, %struct.dc_link_settings }
%struct.anon.149 = type { i32 }
%struct.cgs_ops = type { ptr, ptr, ptr, ptr, ptr }
%struct.dc_perf_trace = type { i32, i32, i32, i32 }
%struct.dc_dmub_srv = type { ptr, %struct.dc_reg_helper_state, ptr, ptr }
%struct.dc_reg_helper_state = type <{ i8, [3 x i8], i32, i8, %union.dmub_rb_cmd, [3 x i8], i32 }>
%struct.dmub_notification = type { i32, i8, i8, i8, %union.anon.233 }
%union.anon.233 = type { i32, [16 x i8] }
%struct.aux_payload = type { i8, i8, i8, i8, i32, i32, ptr, ptr, i32 }
%struct.aux_reply_data = type { i8, i8, [2 x i8], [16 x i8] }
%struct.trace_iterator = type { ptr, ptr, ptr, ptr, i32, %struct.mutex, ptr, i32, ptr, i32, ptr, i32, %struct.trace_seq, ptr, i8, %struct.trace_seq, ptr, i32, i32, i32, i32, i64, i64, i32 }
%struct.trace_seq = type { [4096 x i8], %struct.seq_buf, i32 }
%struct.seq_buf = type { ptr, i32, i32, i64 }
%struct.drm_connector_list_iter = type { ptr, ptr }
%struct.resource_pool = type { [6 x ptr], [6 x ptr], [6 x ptr], [6 x ptr], [6 x ptr], [6 x ptr], [6 x ptr], [12 x ptr], ptr, ptr, ptr, [6 x ptr], [6 x ptr], [6 x ptr], i8, [1 x ptr], [1 x ptr], %struct.anon.151, [6 x ptr], i32, i32, i32, [7 x ptr], i32, i32, %struct.anon.152, i32, i32, i32, ptr, [7 x ptr], i32, [7 x ptr], i32, %struct.audio_support, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.anon.151 = type { i8, [3 x i8] }
%struct.anon.152 = type { i32, i32, i32 }
%struct.audio_support = type { i8, i8, i8 }
%struct.dmub_srv_create_params = type { %struct.dmub_srv_base_funcs, ptr, ptr, i32, i32, i8 }
%struct.dmub_srv_base_funcs = type { ptr, ptr }
%struct.dmub_srv_region_params = type { i32, i32, i32, ptr, ptr }
%struct.dmub_srv_region_info = type { i32, i8, [8 x %struct.dmub_region] }
%struct.dmub_region = type { i32, i32 }
%struct.dmub_srv_fb_params = type { ptr, ptr, i64 }
%struct.firmware = type { i32, ptr, ptr }
%struct.common_firmware_header = type { i32, i32, i16, i16, i16, i16, i32, i32, i32, i32 }
%struct.dmcub_firmware_header_v1_0 = type { %struct.common_firmware_header, i32, i32 }
%struct.dmcu_firmware_header_v1_0 = type { %struct.common_firmware_header, i32, i32 }
%struct.backlight_properties = type { i32, i32, i32, i32, i32, i32, i32 }
%struct.dc_interrupt_params = type { i32, i32, i32, i32 }
%struct.dc_init_data = type { %struct.hw_asic_id, ptr, ptr, %struct.dc_bounding_box_overrides, i32, ptr, i32, ptr, ptr, %struct.dc_config, i64, %struct.dpcd_vendor_signature }
%struct.dc_callback_init = type { %struct.cp_psp }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.212, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.212 = type { ptr }
%struct.atom_context = type { ptr, %struct.mutex, ptr, i32, i32, ptr, i16, i32, [2 x i32], i16, i16, i8, i32, i32, i32, ptr, i32, [20 x i8], [64 x i8], [64 x i8], i32, [32 x i8], [32 x i8] }
%struct.hpd_rx_irq_offload_work_queue = type { ptr, %struct.spinlock, i8, ptr }
%struct.dm_atomic_state = type { %struct.drm_private_state, ptr }
%struct.drm_private_state = type { ptr }
%struct.audio = type { ptr, ptr, i32, i8 }
%struct.amdgpu_crtc = type { %struct.drm_crtc, i32, i8, i8, i32, ptr, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, %union.dfixed, %union.dfixed, %struct.drm_display_mode, i32, ptr, i32, i32, %struct.dm_irq_params, %struct.amdgpu_atom_ss, i8, i32, i32, i32, i32, i32, ptr, ptr, i32, i32, i32, i32, %struct.drm_display_mode, %struct.hrtimer, i32, i32, ptr }
%union.dfixed = type { i32 }
%struct.dm_irq_params = type { i32, %struct.mod_vrr_params, ptr, i32, i8, %struct.mod_freesync_config, i32 }
%struct.mod_vrr_params = type { i8, i8, i32, i32, i32, i32, i32, i32, %struct.dc_crtc_timing_adjust, %struct.mod_vrr_params_fixed_refresh, %struct.mod_vrr_params_btr }
%struct.mod_vrr_params_fixed_refresh = type { i8, i8, i8, i32, i32 }
%struct.mod_vrr_params_btr = type { i8, i8, i32, i32, i32, i32, i32 }
%struct.amdgpu_atom_ss = type { i16, i16, i8, i16, i8, i8, i8, i16, i16 }
%struct.ddc_service = type { ptr, %struct.ddc_flags, %union.ddc_wa, i32, i32, ptr, ptr, i32, i32, [2048 x i8] }
%struct.ddc_flags = type { i8 }
%union.ddc_wa = type { i32 }
%struct.amdgpu_i2c_adapter = type { %struct.i2c_adapter, ptr }
%struct.ddc = type { ptr, ptr, %struct.gpio_ddc_hw_info, ptr }
%struct.gpio_ddc_hw_info = type { i8, i32 }
%struct.anon.249 = type { [3 x %struct.dc_surface_update], [3 x %struct.dc_plane_info], [3 x %struct.dc_scaling_info], [3 x %struct.dc_flip_addrs], %struct.dc_stream_update }
%struct.dc_surface_update = type { ptr, ptr, ptr, ptr, %struct.fixed31_32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dc_plane_info = type { %struct.plane_size, %union.dc_tiling_info, %struct.dc_plane_dcc_param, i32, i32, i32, i32, i8, i8, i8, i8, i32, i8, i32 }
%struct.dc_scaling_info = type { %struct.rect, %struct.rect, %struct.rect, %struct.scaling_taps }
%struct.dc_flip_addrs = type { %struct.dc_plane_address, i32, i8, i8 }
%struct.dc_stream_update = type { ptr, %struct.rect, %struct.rect, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.__drm_crtcs_state = type { ptr, ptr, ptr, ptr, ptr, ptr, i64 }
%struct.__drm_planes_state = type { ptr, ptr, ptr, ptr }
%struct.dm_plane_state = type { %struct.drm_plane_state, ptr }
%struct.drm_audio_component = type { ptr, ptr, ptr, %struct.completion }
%struct.dmub_srv_hw_params = type { [8 x ptr], i64, i64, i32, i8, i8, i8, i8, i8, i8 }
%struct.dmub_srv_fb_info = type { i8, [8 x %struct.dmub_fb] }
%struct.dmub_fb = type { ptr, i64, i32 }
%struct.dmcu = type { ptr, ptr, i32, %struct.dmcu_version, i32, i32, i8 }
%struct.dmcu_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.abm = type { ptr, ptr, i8 }
%struct.drm_mode_fb_cmd2 = type { i32, i32, i32, i32, i32, [4 x i32], [4 x i32], [4 x i32], [4 x i64] }
%struct.__drm_connnectors_state = type { ptr, ptr, ptr, ptr, ptr }
%struct.__drm_private_objs_state = type { ptr, ptr, ptr, ptr }
%struct.amdgpu_framebuffer = type { %struct.drm_framebuffer, i64, i8, i64 }
%struct.dc_dcc_surface_param = type { %struct.dc_size, i32, i32, i32 }
%struct.dc_size = type { i32, i32 }
%struct.dc_surface_dcc_cap = type { %union.anon.102, i8, i8 }
%union.anon.102 = type { %struct.anon.104 }
%struct.anon.104 = type { %struct.dc_dcc_setting, %struct.dc_dcc_setting }
%struct.dc_dcc_setting = type { i32, i32, i8 }
%struct.anon.90 = type { i32, i32 }
%struct.anon.96 = type { i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, i8, i32 }
%struct.hdmi_drm_infoframe = type { i32, i8, i8, i32, i32, [3 x %struct.anon.240], %struct.anon.241, i16, i16, i16, i16 }
%struct.anon.240 = type { i16, i16 }
%struct.anon.241 = type { i16, i16 }
%struct.drm_audio_component_audio_ops = type { ptr, ptr, ptr, ptr, ptr }
%struct.anon.242 = type { [3 x %struct.dc_surface_update], [3 x %struct.dc_plane_info], [3 x %struct.dc_scaling_info], [3 x %struct.dc_flip_addrs], %struct.dc_stream_update }
%struct.drm_gem_object = type { %struct.kref, i32, ptr, ptr, %struct.drm_vma_offset_node, i32, i32, ptr, ptr, ptr, %struct.dma_resv, ptr }
%struct.drm_vma_offset_node = type { %struct.rwlock_t, %struct.drm_mm_node, %struct.rb_root, ptr }
%struct.rwlock_t = type { %struct.arch_rwlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_rwlock_t = type { i32 }
%struct.dma_resv = type { %struct.ww_mutex, %struct.seqcount_ww_mutex, ptr, ptr }
%struct.seqcount_ww_mutex = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.ttm_validate_buffer = type { %struct.list_head, ptr, i32 }
%struct.ww_acquire_ctx = type { ptr, i32, i32, i16, i16, i32, ptr, ptr, %struct.lockdep_map, i32, i32 }
%struct.ttm_buffer_object = type { %struct.drm_gem_object, ptr, i32, i32, ptr, %struct.kref, ptr, ptr, i8, %struct.list_head, %struct.list_head, ptr, i32, i32, ptr }
%struct.amdgpu_bo = type { i32, i32, [3 x %struct.ttm_place], %struct.ttm_placement, %struct.ttm_buffer_object, %struct.ttm_bo_kmap_obj, i64, ptr, ptr, %struct.mmu_interval_notifier, ptr }
%struct.ttm_place = type { i32, i32, i32, i32 }
%struct.ttm_placement = type { i32, ptr, i32, ptr }
%struct.ttm_bo_kmap_obj = type { ptr, ptr, i32, ptr }
%struct.mmu_interval_notifier = type { %struct.interval_tree_node, ptr, ptr, %struct.hlist_node, i32 }
%struct.interval_tree_node = type { %struct.rb_node, i32, i32, i32 }
%struct.i2c_command = type { ptr, i8, i32, i32 }
%struct.i2c_msg = type { i16, i16, i16, ptr }
%struct.i2c_payload = type { i8, i8, i32, ptr }
%struct.backlight_device = type { %struct.backlight_properties, %struct.mutex, %struct.mutex, ptr, %struct.notifier_block, %struct.list_head, %struct.device, [32 x i8], i32 }
%struct.drm_pending_vblank_event = type { %struct.drm_pending_event, i32, i64, %union.anon.215 }
%struct.drm_pending_event = type { ptr, ptr, ptr, ptr, ptr, %struct.list_head, %struct.list_head }
%union.anon.215 = type { %struct.drm_event_vblank }
%struct.drm_event_vblank = type { %struct.drm_event, i64, i32, i32, i32, i32 }
%struct.drm_event = type { i32, i32 }
%union.hpd_irq_data = type { %struct.anon.244 }
%struct.anon.244 = type { %union.sink_count, %union.device_service_irq, %union.lane_status, %union.lane_status, %union.lane_align_status_updated, %union.sink_status }
%union.device_service_irq = type { %struct.anon.245 }
%struct.anon.245 = type { i8 }
%union.lane_status = type { %struct.anon.246 }
%struct.anon.246 = type { i8 }
%union.lane_align_status_updated = type { %struct.anon.247 }
%struct.anon.247 = type { i8 }
%union.sink_status = type { %struct.anon.248 }
%struct.anon.248 = type { i8 }
%struct.hpd_rx_irq_offload_work = type { %struct.work_struct, %union.hpd_irq_data, ptr }
%struct.drm_vblank_crtc = type { ptr, %struct.wait_queue_head, %struct.timer_list, %struct.seqlock_t, %struct.atomic64_t, i64, %struct.atomic_t, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, i8, ptr, %struct.list_head, %struct.wait_queue_head }
%struct.seqlock_t = type { %struct.seqcount_spinlock, %struct.spinlock }
%struct.seqcount_spinlock = type { %struct.seqcount, ptr }

@__tpstrtab_amdgpu_dc_rreg = internal constant [15 x i8] c"amdgpu_dc_rreg\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dc_rreg = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dc_rreg }, align 4
@__tracepoint_amdgpu_dc_rreg = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dc_rreg, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dc_rreg, ptr null, ptr @__traceiter_amdgpu_dc_rreg, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dc_rreg = internal constant ptr @__tracepoint_amdgpu_dc_rreg, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dc_wreg = internal constant [15 x i8] c"amdgpu_dc_wreg\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dc_wreg = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dc_wreg }, align 4
@__tracepoint_amdgpu_dc_wreg = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dc_wreg, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dc_wreg, ptr null, ptr @__traceiter_amdgpu_dc_wreg, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dc_wreg = internal constant ptr @__tracepoint_amdgpu_dc_wreg, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dc_performance = internal constant [22 x i8] c"amdgpu_dc_performance\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dc_performance = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dc_performance }, align 4
@__tracepoint_amdgpu_dc_performance = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dc_performance, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dc_performance, ptr null, ptr @__traceiter_amdgpu_dc_performance, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dc_performance = internal constant ptr @__tracepoint_amdgpu_dc_performance, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_connector_atomic_check = internal constant [33 x i8] c"amdgpu_dm_connector_atomic_check\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_connector_atomic_check = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_connector_atomic_check }, align 4
@__tracepoint_amdgpu_dm_connector_atomic_check = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_connector_atomic_check, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_connector_atomic_check, ptr null, ptr @__traceiter_amdgpu_dm_connector_atomic_check, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_connector_atomic_check = internal constant ptr @__tracepoint_amdgpu_dm_connector_atomic_check, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_crtc_atomic_check = internal constant [28 x i8] c"amdgpu_dm_crtc_atomic_check\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_crtc_atomic_check = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_crtc_atomic_check }, align 4
@__tracepoint_amdgpu_dm_crtc_atomic_check = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_crtc_atomic_check, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_crtc_atomic_check, ptr null, ptr @__traceiter_amdgpu_dm_crtc_atomic_check, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_crtc_atomic_check = internal constant ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_plane_atomic_check = internal constant [29 x i8] c"amdgpu_dm_plane_atomic_check\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_plane_atomic_check = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_plane_atomic_check }, align 4
@__tracepoint_amdgpu_dm_plane_atomic_check = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_plane_atomic_check, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_plane_atomic_check, ptr null, ptr @__traceiter_amdgpu_dm_plane_atomic_check, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_plane_atomic_check = internal constant ptr @__tracepoint_amdgpu_dm_plane_atomic_check, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_update_cursor = internal constant [31 x i8] c"amdgpu_dm_atomic_update_cursor\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_update_cursor = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_update_cursor }, align 4
@__tracepoint_amdgpu_dm_atomic_update_cursor = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_update_cursor, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_update_cursor, ptr null, ptr @__traceiter_amdgpu_dm_atomic_update_cursor, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_update_cursor = internal constant ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_state_template = internal constant [32 x i8] c"amdgpu_dm_atomic_state_template\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_state_template = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_state_template }, align 4
@__tracepoint_amdgpu_dm_atomic_state_template = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_state_template, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_state_template, ptr null, ptr @__traceiter_amdgpu_dm_atomic_state_template, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_state_template = internal constant ptr @__tracepoint_amdgpu_dm_atomic_state_template, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_commit_tail_begin = internal constant [35 x i8] c"amdgpu_dm_atomic_commit_tail_begin\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_commit_tail_begin = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_commit_tail_begin }, align 4
@__tracepoint_amdgpu_dm_atomic_commit_tail_begin = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_commit_tail_begin, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_commit_tail_begin, ptr null, ptr @__traceiter_amdgpu_dm_atomic_commit_tail_begin, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_begin = internal constant ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_commit_tail_finish = internal constant [36 x i8] c"amdgpu_dm_atomic_commit_tail_finish\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_commit_tail_finish = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_commit_tail_finish }, align 4
@__tracepoint_amdgpu_dm_atomic_commit_tail_finish = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_commit_tail_finish, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_commit_tail_finish, ptr null, ptr @__traceiter_amdgpu_dm_atomic_commit_tail_finish, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_finish = internal constant ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_check_begin = internal constant [29 x i8] c"amdgpu_dm_atomic_check_begin\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_check_begin = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_check_begin }, align 4
@__tracepoint_amdgpu_dm_atomic_check_begin = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_check_begin, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_check_begin, ptr null, ptr @__traceiter_amdgpu_dm_atomic_check_begin, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_check_begin = internal constant ptr @__tracepoint_amdgpu_dm_atomic_check_begin, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_atomic_check_finish = internal constant [30 x i8] c"amdgpu_dm_atomic_check_finish\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_atomic_check_finish = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_atomic_check_finish }, align 4
@__tracepoint_amdgpu_dm_atomic_check_finish = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_atomic_check_finish, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_atomic_check_finish, ptr null, ptr @__traceiter_amdgpu_dm_atomic_check_finish, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_atomic_check_finish = internal constant ptr @__tracepoint_amdgpu_dm_atomic_check_finish, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_dc_pipe_state = internal constant [24 x i8] c"amdgpu_dm_dc_pipe_state\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_dc_pipe_state = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_dc_pipe_state }, align 4
@__tracepoint_amdgpu_dm_dc_pipe_state = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_dc_pipe_state, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_dc_pipe_state, ptr null, ptr @__traceiter_amdgpu_dm_dc_pipe_state, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_dc_pipe_state = internal constant ptr @__tracepoint_amdgpu_dm_dc_pipe_state, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_dc_clocks_state = internal constant [26 x i8] c"amdgpu_dm_dc_clocks_state\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_dc_clocks_state = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_dc_clocks_state }, align 4
@__tracepoint_amdgpu_dm_dc_clocks_state = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_dc_clocks_state, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_dc_clocks_state, ptr null, ptr @__traceiter_amdgpu_dm_dc_clocks_state, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_dc_clocks_state = internal constant ptr @__tracepoint_amdgpu_dm_dc_clocks_state, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dm_dce_clocks_state = internal constant [27 x i8] c"amdgpu_dm_dce_clocks_state\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dm_dce_clocks_state = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dm_dce_clocks_state }, align 4
@__tracepoint_amdgpu_dm_dce_clocks_state = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dm_dce_clocks_state, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dm_dce_clocks_state, ptr null, ptr @__traceiter_amdgpu_dm_dce_clocks_state, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dm_dce_clocks_state = internal constant ptr @__tracepoint_amdgpu_dm_dce_clocks_state, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_dmub_trace_high_irq = internal constant [27 x i8] c"amdgpu_dmub_trace_high_irq\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_dmub_trace_high_irq = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_dmub_trace_high_irq }, align 4
@__tracepoint_amdgpu_dmub_trace_high_irq = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_dmub_trace_high_irq, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_dmub_trace_high_irq, ptr null, ptr @__traceiter_amdgpu_dmub_trace_high_irq, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_dmub_trace_high_irq = internal constant ptr @__tracepoint_amdgpu_dmub_trace_high_irq, section "__tracepoints_ptrs", align 4
@__tpstrtab_amdgpu_refresh_rate_track = internal constant [26 x i8] c"amdgpu_refresh_rate_track\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_amdgpu_refresh_rate_track = dso_local global %struct.static_call_key { ptr @__traceiter_amdgpu_refresh_rate_track }, align 4
@__tracepoint_amdgpu_refresh_rate_track = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_amdgpu_refresh_rate_track, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_amdgpu_refresh_rate_track, ptr null, ptr @__traceiter_amdgpu_refresh_rate_track, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_amdgpu_refresh_rate_track = internal constant ptr @__tracepoint_amdgpu_refresh_rate_track, section "__tracepoints_ptrs", align 4
@__tpstrtab_dcn_fpu = internal constant [8 x i8] c"dcn_fpu\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dcn_fpu = dso_local global %struct.static_call_key { ptr @__traceiter_dcn_fpu }, align 4
@__tracepoint_dcn_fpu = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dcn_fpu, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dcn_fpu, ptr null, ptr @__traceiter_dcn_fpu, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dcn_fpu = internal constant ptr @__tracepoint_dcn_fpu, section "__tracepoints_ptrs", align 4
@str__amdgpu_dm__trace_system_name = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"amdgpu_dm\00", [22 x i8] zeroinitializer }, align 32
@trace_event_fields_amdgpu_dc_reg_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.9, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.10, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dc_reg_template = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dc_reg_template, ptr @perf_trace_amdgpu_dc_reg_template, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dc_reg_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dc_reg_template, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dc_reg_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dc_reg_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dc_reg_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dc_reg_template = internal global { [81 x i8], [47 x i8] } { [81 x i8] c"\22reg=0x%08lx, value=0x%08lx\22, (unsigned long)REC->reg, (unsigned long)REC->value\00", [47 x i8] zeroinitializer }, align 32
@event_amdgpu_dc_rreg = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dc_reg_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dc_rreg }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dc_reg_template }, ptr @print_fmt_amdgpu_dc_reg_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dc_rreg = internal global ptr @event_amdgpu_dc_rreg, section "_ftrace_events", align 4
@event_amdgpu_dc_wreg = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dc_reg_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dc_wreg }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dc_reg_template }, ptr @print_fmt_amdgpu_dc_reg_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dc_wreg = internal global ptr @event_amdgpu_dc_wreg, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dc_performance = internal global { [7 x %struct.trace_event_fields], [56 x i8] } { [7 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.13, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.14, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.15, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.16, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.17, %union.anon.189 { %struct.anon.190 { ptr @.str.18, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.19, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dc_performance = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dc_performance, ptr @perf_trace_amdgpu_dc_performance, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dc_performance, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dc_performance, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dc_performance, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dc_performance = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dc_performance, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dc_performance = internal global { [210 x i8], [46 x i8] } { [210 x i8] c"\22%s:%d reads=%08ld (%08ld total), writes=%08ld (%08ld total)\22, __get_str(func), REC->line, (unsigned long)REC->read_delta, (unsigned long)REC->reads, (unsigned long)REC->write_delta, (unsigned long)REC->writes\00", [46 x i8] zeroinitializer }, align 32
@event_amdgpu_dc_performance = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dc_performance, %union.anon.191 { ptr @__tracepoint_amdgpu_dc_performance }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dc_performance }, ptr @print_fmt_amdgpu_dc_performance, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dc_performance = internal global ptr @event_amdgpu_dc_performance, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_connector_atomic_check = internal global { [17 x %struct.trace_event_fields], [104 x i8] } { [17 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.21, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.22, %union.anon.189 { %struct.anon.190 { ptr @.str.23, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.24, %union.anon.189 { %struct.anon.190 { ptr @.str.25, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.26, %union.anon.189 { %struct.anon.190 { ptr @.str.27, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.28, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.29, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.30, %union.anon.189 { %struct.anon.190 { ptr @.str.31, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.33, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.34, %union.anon.189 { %struct.anon.190 { ptr @.str.35, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.37, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.38, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.39, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.40, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.41, %union.anon.189 { %struct.anon.190 { ptr @.str.42, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.43, %union.anon.189 { %struct.anon.190 { ptr @.str.44, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.43, %union.anon.189 { %struct.anon.190 { ptr @.str.45, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [104 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_connector_atomic_check = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_connector_atomic_check, ptr @perf_trace_amdgpu_dm_connector_atomic_check, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_connector_atomic_check, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_connector_atomic_check, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_connector_atomic_check, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_connector_atomic_check = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_connector_atomic_check, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_connector_atomic_check = internal global { [562 x i8], [142 x i8] } { [562 x i8] c"\22conn_id=%u conn_state=%p state=%p commit=%p crtc_id=%u best_encoder_id=%u link_status=%d self_refresh_aware=%d picture_aspect_ratio=%d content_type=%u hdcp_content_type=%u content_protection=%u scaling_mode=%u colorspace=%u max_requested_bpc=%u max_bpc=%u\22, REC->conn_id, REC->conn_state, REC->state, REC->commit, REC->crtc_id, REC->best_encoder_id, REC->link_status, REC->self_refresh_aware, REC->picture_aspect_ratio, REC->content_type, REC->hdcp_content_type, REC->content_protection, REC->scaling_mode, REC->colorspace, REC->max_requested_bpc, REC->max_bpc\00", [142 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_connector_atomic_check = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_connector_atomic_check, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_connector_atomic_check }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_connector_atomic_check }, ptr @print_fmt_amdgpu_dm_connector_atomic_check, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_connector_atomic_check = internal global ptr @event_amdgpu_dm_connector_atomic_check, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_crtc_atomic_check = internal global { [20 x %struct.trace_event_fields], [96 x i8] } { [20 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.24, %union.anon.189 { %struct.anon.190 { ptr @.str.25, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.47, %union.anon.189 { %struct.anon.190 { ptr @.str.48, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.26, %union.anon.189 { %struct.anon.190 { ptr @.str.27, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.28, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.49, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.50, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.51, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.52, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.53, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.54, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.55, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.56, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.57, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.58, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.59, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.60, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.41, %union.anon.189 { %struct.anon.190 { ptr @.str.61, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.41, %union.anon.189 { %struct.anon.190 { ptr @.str.62, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.41, %union.anon.189 { %struct.anon.190 { ptr @.str.63, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [96 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_crtc_atomic_check = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_crtc_atomic_check, ptr @perf_trace_amdgpu_dm_crtc_atomic_check, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_crtc_atomic_check, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_crtc_atomic_check, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_crtc_atomic_check, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_crtc_atomic_check = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_crtc_atomic_check, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_crtc_atomic_check = internal global { [581 x i8], [155 x i8] } { [581 x i8] c"\22crtc_id=%u crtc_state=%p state=%p commit=%p changed(planes=%d mode=%d active=%d conn=%d zpos=%d color_mgmt=%d) state(enable=%d active=%d async_flip=%d vrr_enabled=%d self_refresh_active=%d no_vblank=%d) mask(plane=%x conn=%x enc=%x)\22, REC->crtc_id, REC->crtc_state, REC->state, REC->commit, REC->planes_changed, REC->mode_changed, REC->active_changed, REC->connectors_changed, REC->zpos_changed, REC->color_mgmt_changed, REC->enable, REC->active, REC->async_flip, REC->vrr_enabled, REC->self_refresh_active, REC->no_vblank, REC->plane_mask, REC->connector_mask, REC->encoder_mask\00", [155 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_crtc_atomic_check = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_crtc_atomic_check, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_crtc_atomic_check }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_crtc_atomic_check }, ptr @print_fmt_amdgpu_dm_crtc_atomic_check, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_crtc_atomic_check = internal global ptr @event_amdgpu_dm_crtc_atomic_check, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_plane_state_template = internal global { [27 x %struct.trace_event_fields], [184 x i8] } { [27 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.65, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.66, %union.anon.189 { %struct.anon.190 { ptr @.str.67, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.68, %union.anon.189 { %struct.anon.190 { ptr @.str.69, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.24, %union.anon.189 { %struct.anon.190 { ptr @.str.25, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.28, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.70, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.71, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.72, %union.anon.189 { %struct.anon.190 { ptr @.str.73, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.74, %union.anon.189 { %struct.anon.190 { ptr @.str.75, i32 8, i32 8, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.76, %union.anon.189 { %struct.anon.190 { ptr @.str.77, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.78, %union.anon.189 { %struct.anon.190 { ptr @.str.79, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.78, %union.anon.189 { %struct.anon.190 { ptr @.str.80, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.81, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.82, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.83, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.84, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.85, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.86, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.41, %union.anon.189 { %struct.anon.190 { ptr @.str.87, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.88, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.89, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.90, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.91, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.92, %union.anon.189 { %struct.anon.190 { ptr @.str.93, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.94, %union.anon.189 { %struct.anon.190 { ptr @.str.95, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.96, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [184 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_plane_state_template = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_plane_state_template, ptr @perf_trace_amdgpu_dm_plane_state_template, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_plane_state_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_plane_state_template, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_plane_state_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_plane_state_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_plane_state_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_plane_state_template = internal global { [946 x i8], [238 x i8] } { [946 x i8] c"\22plane_id=%u plane_type=%d plane_state=%p state=%p crtc_id=%u fb(id=%u fmt=%c%c%c%c planes=%u mod=%llu) fence=%p crtc_x=%d crtc_y=%d crtc_w=%u crtc_h=%u src_x=%u src_y=%u src_w=%u src_h=%u alpha=%u pixel_blend_mode=%u rotation=%u zpos=%u normalized_zpos=%u color_encoding=%d color_range=%d visible=%d\22, REC->plane_id, REC->plane_type, REC->plane_state, REC->state, REC->crtc_id, REC->fb_id, (REC->fb_format & 0xff) ? (REC->fb_format & 0xff) : 'N', ((REC->fb_format >> 8) & 0xff) ? ((REC->fb_format >> 8) & 0xff) : 'O', ((REC->fb_format >> 16) & 0xff) ? ((REC->fb_format >> 16) & 0xff) : 'N', ((REC->fb_format >> 24) & 0x7f) ? ((REC->fb_format >> 24) & 0x7f) : 'E', REC->fb_planes, REC->fb_modifier, REC->fence, REC->crtc_x, REC->crtc_y, REC->crtc_w, REC->crtc_h, REC->src_x, REC->src_y, REC->src_w, REC->src_h, REC->alpha, REC->pixel_blend_mode, REC->rotation, REC->zpos, REC->normalized_zpos, REC->color_encoding, REC->color_range, REC->visible\00", [238 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_plane_atomic_check = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_plane_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_plane_atomic_check }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_plane_state_template }, ptr @print_fmt_amdgpu_dm_plane_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_plane_atomic_check = internal global ptr @event_amdgpu_dm_plane_atomic_check, section "_ftrace_events", align 4
@event_amdgpu_dm_atomic_update_cursor = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_plane_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_update_cursor }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_plane_state_template }, ptr @print_fmt_amdgpu_dm_plane_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_update_cursor = internal global ptr @event_amdgpu_dm_atomic_update_cursor, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_atomic_state_template = internal global { [8 x %struct.trace_event_fields], [32 x i8] } { [8 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.24, %union.anon.189 { %struct.anon.190 { ptr @.str.25, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.98, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.99, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.100, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.101, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.103, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.104, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_atomic_state_template = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_atomic_state_template, ptr @perf_trace_amdgpu_dm_atomic_state_template, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_atomic_state_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_atomic_state_template, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_atomic_state_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_atomic_state_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_atomic_state_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_atomic_state_template = internal global { [257 x i8], [95 x i8] } { [257 x i8] c"\22state=%p allow_modeset=%d legacy_cursor_update=%d async_update=%d duplicated=%d num_connector=%d num_private_objs=%d\22, REC->state, REC->allow_modeset, REC->legacy_cursor_update, REC->async_update, REC->duplicated, REC->num_connector, REC->num_private_objs\00", [95 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_atomic_state_template = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_atomic_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_state_template }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template }, ptr @print_fmt_amdgpu_dm_atomic_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_state_template = internal global ptr @event_amdgpu_dm_atomic_state_template, section "_ftrace_events", align 4
@event_amdgpu_dm_atomic_commit_tail_begin = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_atomic_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template }, ptr @print_fmt_amdgpu_dm_atomic_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_commit_tail_begin = internal global ptr @event_amdgpu_dm_atomic_commit_tail_begin, section "_ftrace_events", align 4
@event_amdgpu_dm_atomic_commit_tail_finish = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_atomic_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template }, ptr @print_fmt_amdgpu_dm_atomic_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_commit_tail_finish = internal global ptr @event_amdgpu_dm_atomic_commit_tail_finish, section "_ftrace_events", align 4
@event_amdgpu_dm_atomic_check_begin = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_atomic_state_template, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_check_begin }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template }, ptr @print_fmt_amdgpu_dm_atomic_state_template, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_check_begin = internal global ptr @event_amdgpu_dm_atomic_check_begin, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_atomic_check_finish = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.24, %union.anon.189 { %struct.anon.190 { ptr @.str.25, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.106, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.100, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.98, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_atomic_check_finish = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_atomic_check_finish, ptr @perf_trace_amdgpu_dm_atomic_check_finish, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_atomic_check_finish, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_atomic_check_finish, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_atomic_check_finish, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_atomic_check_finish = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_atomic_check_finish, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_atomic_check_finish = internal global { [112 x i8], [48 x i8] } { [112 x i8] c"\22state=%p res=%d async_update=%d allow_modeset=%d\22, REC->state, REC->res, REC->async_update, REC->allow_modeset\00", [48 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_atomic_check_finish = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_atomic_check_finish, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_atomic_check_finish }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_atomic_check_finish }, ptr @print_fmt_amdgpu_dm_atomic_check_finish, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_atomic_check_finish = internal global ptr @event_amdgpu_dm_atomic_check_finish, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_dc_pipe_state = internal global { [30 x %struct.trace_event_fields], [176 x i8] } { [30 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.108, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.109, %union.anon.189 { %struct.anon.190 { ptr @.str.110, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.111, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.112, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.113, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.114, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.115, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.116, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.83, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.84, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.85, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.86, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.117, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.118, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.119, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.120, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.121, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.122, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.123, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.124, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.125, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.126, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.127, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.128, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.129, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.130, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.131, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.132, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.36, %union.anon.189 { %struct.anon.190 { ptr @.str.133, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [176 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_dc_pipe_state = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_dc_pipe_state, ptr @perf_trace_amdgpu_dm_dc_pipe_state, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_dc_pipe_state, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dc_pipe_state, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dc_pipe_state, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_dc_pipe_state = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_dc_pipe_state, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_dc_pipe_state = internal global { [619 x i8], [149 x i8] } { [619 x i8] c"\22pipe_idx=%d stream=%p rct(%d,%d) dst=(%d,%d,%d,%d) src=(%d,%d,%d,%d) clip=(%d,%d,%d,%d) recout=(%d,%d,%d,%d) viewport=(%d,%d,%d,%d) flip_immediate=%d pitch=%d format=%d swizzle=%d update_flags=%x\22, REC->pipe_idx, REC->stream, REC->stream_w, REC->stream_h, REC->dst_x, REC->dst_y, REC->dst_w, REC->dst_h, REC->src_x, REC->src_y, REC->src_w, REC->src_h, REC->clip_x, REC->clip_y, REC->clip_w, REC->clip_h, REC->recout_x, REC->recout_y, REC->recout_w, REC->recout_h, REC->viewport_x, REC->viewport_y, REC->viewport_w, REC->viewport_h, REC->flip_immediate, REC->surface_pitch, REC->format, REC->swizzle, REC->update_flags\00", [149 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_dc_pipe_state = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_dc_pipe_state, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_dc_pipe_state }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_dc_pipe_state }, ptr @print_fmt_amdgpu_dm_dc_pipe_state, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_dc_pipe_state = internal global ptr @event_amdgpu_dm_dc_pipe_state, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_dc_clocks_state = internal global { [18 x %struct.trace_event_fields], [112 x i8] } { [18 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.135, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.136, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.137, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.138, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.139, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.140, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.141, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.142, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.143, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.144, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.145, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.146, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.147, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.148, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.149, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.150, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.151, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [112 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_dc_clocks_state = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_dc_clocks_state, ptr @perf_trace_amdgpu_dm_dc_clocks_state, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_dc_clocks_state, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dc_clocks_state, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dc_clocks_state, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_dc_clocks_state = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_dc_clocks_state, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_dc_clocks_state = internal global { [775 x i8], [217 x i8] } { [775 x i8] c"\22dispclk_khz=%d dppclk_khz=%d disp_dpp_voltage_level_khz=%d dcfclk_khz=%d socclk_khz=%d dcfclk_deep_sleep_khz=%d fclk_khz=%d phyclk_khz=%d dramclk_khz=%d p_state_change_support=%d prev_p_state_change_support=%d pwr_state=%d prev_p_state_change_support=%d dtm_level=%d max_supported_dppclk_khz=%d max_supported_dispclk_khz=%d bw_dppclk_khz=%d bw_dispclk_khz=%d \22, REC->dispclk_khz, REC->dppclk_khz, REC->disp_dpp_voltage_level_khz, REC->dcfclk_khz, REC->socclk_khz, REC->dcfclk_deep_sleep_khz, REC->fclk_khz, REC->phyclk_khz, REC->dramclk_khz, REC->p_state_change_support, REC->prev_p_state_change_support, REC->pwr_state, REC->prev_p_state_change_support, REC->dtm_level, REC->max_supported_dppclk_khz, REC->max_supported_dispclk_khz, REC->bw_dppclk_khz, REC->bw_dispclk_khz\00", [217 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_dc_clocks_state = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_dc_clocks_state, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_dc_clocks_state }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_dc_clocks_state }, ptr @print_fmt_amdgpu_dm_dc_clocks_state, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_dc_clocks_state = internal global ptr @event_amdgpu_dm_dc_clocks_state, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dm_dce_clocks_state = internal global { [11 x %struct.trace_event_fields], [88 x i8] } { [11 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.153, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.154, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.155, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.156, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.157, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.158, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.159, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.160, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.135, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.161, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [88 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dm_dce_clocks_state = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dm_dce_clocks_state, ptr @perf_trace_amdgpu_dm_dce_clocks_state, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dm_dce_clocks_state, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dce_clocks_state, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dm_dce_clocks_state, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dm_dce_clocks_state = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dm_dce_clocks_state, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dm_dce_clocks_state = internal global { [474 x i8], [102 x i8] } { [474 x i8] c"\22cpuc_state_change_enable=%d cpup_state_change_enable=%d stutter_mode_enable=%d nbp_state_change_enable=%d all_displays_in_sync=%d sclk_khz=%d sclk_deep_sleep_khz=%d yclk_khz=%d dispclk_khz=%d blackout_recovery_time_us=%d\22, REC->cpuc_state_change_enable, REC->cpup_state_change_enable, REC->stutter_mode_enable, REC->nbp_state_change_enable, REC->all_displays_in_sync, REC->sclk_khz, REC->sclk_deep_sleep_khz, REC->yclk_khz, REC->dispclk_khz, REC->blackout_recovery_time_us\00", [102 x i8] zeroinitializer }, align 32
@event_amdgpu_dm_dce_clocks_state = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dm_dce_clocks_state, %union.anon.191 { ptr @__tracepoint_amdgpu_dm_dce_clocks_state }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dm_dce_clocks_state }, ptr @print_fmt_amdgpu_dm_dce_clocks_state, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dm_dce_clocks_state = internal global ptr @event_amdgpu_dm_dce_clocks_state, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_dmub_trace_high_irq = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.163, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.164, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.165, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.166, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_amdgpu_dmub_trace_high_irq = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_dmub_trace_high_irq, ptr @perf_trace_amdgpu_dmub_trace_high_irq, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_dmub_trace_high_irq, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_dmub_trace_high_irq, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_dmub_trace_high_irq, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_dmub_trace_high_irq = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_dmub_trace_high_irq, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_dmub_trace_high_irq = internal global { [110 x i8], [50 x i8] } { [110 x i8] c"\22trace_code=%u tick_count=%u param0=%u param1=%u\22, REC->trace_code, REC->tick_count, REC->param0, REC->param1\00", [50 x i8] zeroinitializer }, align 32
@event_amdgpu_dmub_trace_high_irq = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_dmub_trace_high_irq, %union.anon.191 { ptr @__tracepoint_amdgpu_dmub_trace_high_irq }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_dmub_trace_high_irq }, ptr @print_fmt_amdgpu_dmub_trace_high_irq, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_dmub_trace_high_irq = internal global ptr @event_amdgpu_dmub_trace_high_irq, section "_ftrace_events", align 4
@trace_event_fields_amdgpu_refresh_rate_track = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.168, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.169, %union.anon.189 { %struct.anon.190 { ptr @.str.170, i32 8, i32 8, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.8, %union.anon.189 { %struct.anon.190 { ptr @.str.171, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_amdgpu_refresh_rate_track = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_amdgpu_refresh_rate_track, ptr @perf_trace_amdgpu_refresh_rate_track, ptr @trace_event_reg, ptr @trace_event_fields_amdgpu_refresh_rate_track, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_amdgpu_refresh_rate_track, i64 24), ptr getelementptr (i8, ptr @event_class_amdgpu_refresh_rate_track, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_amdgpu_refresh_rate_track = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_amdgpu_refresh_rate_track, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_amdgpu_refresh_rate_track = internal global { [102 x i8], [58 x i8] } { [102 x i8] c"\22crtc_index=%d refresh_rate=%dHz (%lld)\22, REC->crtc_index, REC->refresh_rate_hz, REC->refresh_rate_ns\00", [58 x i8] zeroinitializer }, align 32
@event_amdgpu_refresh_rate_track = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_amdgpu_refresh_rate_track, %union.anon.191 { ptr @__tracepoint_amdgpu_refresh_rate_track }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_amdgpu_refresh_rate_track }, ptr @print_fmt_amdgpu_refresh_rate_track, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_amdgpu_refresh_rate_track = internal global ptr @event_amdgpu_refresh_rate_track, section "_ftrace_events", align 4
@trace_event_fields_dcn_fpu = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.32, %union.anon.189 { %struct.anon.190 { ptr @.str.173, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.174, %union.anon.189 { %struct.anon.190 { ptr @.str.175, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.19, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.102, %union.anon.189 { %struct.anon.190 { ptr @.str.176, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dcn_fpu = internal global %struct.trace_event_class { ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_raw_event_dcn_fpu, ptr @perf_trace_dcn_fpu, ptr @trace_event_reg, ptr @trace_event_fields_dcn_fpu, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dcn_fpu, i64 24), ptr getelementptr (i8, ptr @event_class_dcn_fpu, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dcn_fpu = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dcn_fpu, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dcn_fpu = internal global { [114 x i8], [46 x i8] } { [114 x i8] c"\22%s: recursion_depth: %d: %s()+%d:\22, REC->begin ? \22begin\22 : \22end\22, REC->recursion_depth, REC->function, REC->line\00", [46 x i8] zeroinitializer }, align 32
@event_dcn_fpu = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dcn_fpu, %union.anon.191 { ptr @__tracepoint_dcn_fpu }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dcn_fpu }, ptr @print_fmt_dcn_fpu, ptr null, %union.anon.192 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dcn_fpu = internal global ptr @event_dcn_fpu, section "_ftrace_events", align 4
@__bpf_trace_tp_map_amdgpu_dc_rreg = internal global %union.anon.193 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dc_rreg, ptr @__bpf_trace_amdgpu_dc_reg_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dc_wreg = internal global %union.anon.194 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dc_wreg, ptr @__bpf_trace_amdgpu_dc_reg_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dc_performance = internal global %union.anon.195 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dc_performance, ptr @__bpf_trace_amdgpu_dc_performance, i32 6, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_connector_atomic_check = internal global %union.anon.196 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_connector_atomic_check, ptr @__bpf_trace_amdgpu_dm_connector_atomic_check, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_crtc_atomic_check = internal global %union.anon.197 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, ptr @__bpf_trace_amdgpu_dm_crtc_atomic_check, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_plane_atomic_check = internal global %union.anon.198 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_plane_atomic_check, ptr @__bpf_trace_amdgpu_dm_plane_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_update_cursor = internal global %union.anon.199 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, ptr @__bpf_trace_amdgpu_dm_plane_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_state_template = internal global %union.anon.200 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_state_template, ptr @__bpf_trace_amdgpu_dm_atomic_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_begin = internal global %union.anon.201 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, ptr @__bpf_trace_amdgpu_dm_atomic_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_finish = internal global %union.anon.202 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish, ptr @__bpf_trace_amdgpu_dm_atomic_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_check_begin = internal global %union.anon.203 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_check_begin, ptr @__bpf_trace_amdgpu_dm_atomic_state_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_atomic_check_finish = internal global %union.anon.204 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_atomic_check_finish, ptr @__bpf_trace_amdgpu_dm_atomic_check_finish, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_dc_pipe_state = internal global %union.anon.205 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_dc_pipe_state, ptr @__bpf_trace_amdgpu_dm_dc_pipe_state, i32 5, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_dc_clocks_state = internal global %union.anon.206 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_dc_clocks_state, ptr @__bpf_trace_amdgpu_dm_dc_clocks_state, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dm_dce_clocks_state = internal global %union.anon.207 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dm_dce_clocks_state, ptr @__bpf_trace_amdgpu_dm_dce_clocks_state, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_dmub_trace_high_irq = internal global %union.anon.208 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_dmub_trace_high_irq, ptr @__bpf_trace_amdgpu_dmub_trace_high_irq, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_amdgpu_refresh_rate_track = internal global %union.anon.209 { %struct.bpf_raw_event_map { ptr @__tracepoint_amdgpu_refresh_rate_track, ptr @__bpf_trace_amdgpu_refresh_rate_track, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dcn_fpu = internal global %union.anon.210 { %struct.bpf_raw_event_map { ptr @__tracepoint_dcn_fpu, ptr @__bpf_trace_dcn_fpu, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__UNIQUE_ID_firmware441 = internal constant [40 x i8] c"amdgpu.firmware=amdgpu/renoir_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware442 = internal constant [48 x i8] c"amdgpu.firmware=amdgpu/sienna_cichlid_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware443 = internal constant [47 x i8] c"amdgpu.firmware=amdgpu/navy_flounder_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware444 = internal constant [47 x i8] c"amdgpu.firmware=amdgpu/green_sardine_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware445 = internal constant [41 x i8] c"amdgpu.firmware=amdgpu/vangogh_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware446 = internal constant [50 x i8] c"amdgpu.firmware=amdgpu/dimgrey_cavefish_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware447 = internal constant [44 x i8] c"amdgpu.firmware=amdgpu/beige_goby_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware448 = internal constant [45 x i8] c"amdgpu.firmware=amdgpu/yellow_carp_dmcub.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware449 = internal constant [38 x i8] c"amdgpu.firmware=amdgpu/raven_dmcu.bin\00", section ".modinfo", align 1
@__UNIQUE_ID_firmware450 = internal constant [39 x i8] c"amdgpu.firmware=amdgpu/navi12_dmcu.bin\00", section ".modinfo", align 1
@amdgpu_dm_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str.179, ptr @dm_early_init, ptr @dm_late_init, ptr @dm_sw_init, ptr @dm_sw_fini, ptr @amdgpu_dm_early_fini, ptr @dm_hw_init, ptr @dm_hw_fini, ptr null, ptr @dm_suspend, ptr @dm_resume, ptr @dm_is_idle, ptr @dm_wait_for_idle, ptr @dm_check_soft_reset, ptr null, ptr @dm_soft_reset, ptr null, ptr @dm_set_clockgating_state, ptr @dm_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@dm_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 5, i32 1, i32 0, i32 0, ptr @amdgpu_dm_funcs }, [44 x i8] zeroinitializer }, align 32
@.str = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"DCHPD: connector_id=%d: dc_sink didn't change.\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"DCHPD: connector_id=%d: Old sink=%p New sink=%p\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"s3_debug\00", [23 x i8] zeroinitializer }, align 32
@dev_attr_s3_debug = dso_local global { %struct.device_attribute, [36 x i8] } { %struct.device_attribute { %struct.attribute { ptr @.str.2, i16 128, i8 0, ptr null, %struct.lock_class_key zeroinitializer }, ptr null, ptr @s3_debug_store }, [36 x i8] zeroinitializer }, align 32
@amdgpu_dm_abm_level = external dso_local local_unnamed_addr global i32, align 4
@.str.3 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"dc_sink is NULL!\0A\00", [46 x i8] zeroinitializer }, align 32
@amdgpu_dm_encoder_helper_funcs = dso_local constant { %struct.drm_encoder_helper_funcs, [44 x i8] } { %struct.drm_encoder_helper_funcs { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @dm_encoder_helper_disable, ptr null, ptr @dm_encoder_helper_atomic_check }, [44 x i8] zeroinitializer }, align 32
@amdgpu_dm_connector_init_helper.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.4 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"&aconnector->hpd_lock\00", [42 x i8] zeroinitializer }, align 32
@amdgpu_dm_connector_init_helper.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.5 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c\00", [36 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"%s - Connector has no state\00", [36 x i8] zeroinitializer }, align 32
@__func__.amdgpu_dm_update_freesync_caps = private unnamed_addr constant [31 x i8] c"amdgpu_dm_update_freesync_caps\00", align 1
@dm_read_reg_func.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.7 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"wait_for_completion_timeout timeout!\00", [59 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"uint32_t\00", [23 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"reg\00", [28 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"value\00", [26 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"reg=0x%08lx, value=0x%08lx\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"(null)\00", [25 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"reads\00", [26 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"writes\00", [25 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"read_delta\00", [21 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"write_delta\00", [20 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"__data_loc char[]\00", [46 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"func\00", [27 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"line\00", [27 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"%s:%d reads=%08ld (%08ld total), writes=%08ld (%08ld total)\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"conn_id\00", [24 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"const struct drm_connector_state *\00", [61 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"conn_state\00", [21 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"const struct drm_atomic_state *\00", [32 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"state\00", [26 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"const struct drm_crtc_commit *\00", [33 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"commit\00", [25 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"crtc_id\00", [24 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"best_encoder_id\00", [16 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"enum drm_link_status\00", [43 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"link_status\00", [20 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"bool\00", [27 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"self_refresh_aware\00", [45 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"enum hdmi_picture_aspect\00", [39 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"picture_aspect_ratio\00", [43 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"unsigned int\00", [19 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"content_type\00", [19 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"hdcp_content_type\00", [46 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"content_protection\00", [45 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"scaling_mode\00", [19 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"u32\00", [28 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"colorspace\00", [21 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"u8\00", [29 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"max_requested_bpc\00", [46 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"max_bpc\00", [24 x i8] zeroinitializer }, align 32
@.str.46 = internal constant { [257 x i8], [95 x i8] } { [257 x i8] c"conn_id=%u conn_state=%p state=%p commit=%p crtc_id=%u best_encoder_id=%u link_status=%d self_refresh_aware=%d picture_aspect_ratio=%d content_type=%u hdcp_content_type=%u content_protection=%u scaling_mode=%u colorspace=%u max_requested_bpc=%u max_bpc=%u\0A\00", [95 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"const struct drm_crtc_state *\00", [34 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"crtc_state\00", [21 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"enable\00", [25 x i8] zeroinitializer }, align 32
@.str.50 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"active\00", [25 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"planes_changed\00", [17 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mode_changed\00", [19 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"active_changed\00", [17 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"connectors_changed\00", [45 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"zpos_changed\00", [19 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"color_mgmt_changed\00", [45 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"no_vblank\00", [22 x i8] zeroinitializer }, align 32
@.str.58 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"async_flip\00", [21 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"vrr_enabled\00", [20 x i8] zeroinitializer }, align 32
@.str.60 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"self_refresh_active\00", [44 x i8] zeroinitializer }, align 32
@.str.61 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"plane_mask\00", [21 x i8] zeroinitializer }, align 32
@.str.62 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"connector_mask\00", [17 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"encoder_mask\00", [19 x i8] zeroinitializer }, align 32
@.str.64 = internal constant { [234 x i8], [54 x i8] } { [234 x i8] c"crtc_id=%u crtc_state=%p state=%p commit=%p changed(planes=%d mode=%d active=%d conn=%d zpos=%d color_mgmt=%d) state(enable=%d active=%d async_flip=%d vrr_enabled=%d self_refresh_active=%d no_vblank=%d) mask(plane=%x conn=%x enc=%x)\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.65 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"plane_id\00", [23 x i8] zeroinitializer }, align 32
@.str.66 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"enum drm_plane_type\00", [44 x i8] zeroinitializer }, align 32
@.str.67 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"plane_type\00", [21 x i8] zeroinitializer }, align 32
@.str.68 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"const struct drm_plane_state *\00", [33 x i8] zeroinitializer }, align 32
@.str.69 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"plane_state\00", [20 x i8] zeroinitializer }, align 32
@.str.70 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"fb_id\00", [26 x i8] zeroinitializer }, align 32
@.str.71 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"fb_format\00", [22 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"uint8_t\00", [24 x i8] zeroinitializer }, align 32
@.str.73 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"fb_planes\00", [22 x i8] zeroinitializer }, align 32
@.str.74 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"uint64_t\00", [23 x i8] zeroinitializer }, align 32
@.str.75 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"fb_modifier\00", [20 x i8] zeroinitializer }, align 32
@.str.76 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"const struct dma_fence *\00", [39 x i8] zeroinitializer }, align 32
@.str.77 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"fence\00", [26 x i8] zeroinitializer }, align 32
@.str.78 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"int32_t\00", [24 x i8] zeroinitializer }, align 32
@.str.79 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"crtc_x\00", [25 x i8] zeroinitializer }, align 32
@.str.80 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"crtc_y\00", [25 x i8] zeroinitializer }, align 32
@.str.81 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"crtc_w\00", [25 x i8] zeroinitializer }, align 32
@.str.82 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"crtc_h\00", [25 x i8] zeroinitializer }, align 32
@.str.83 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"src_x\00", [26 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"src_y\00", [26 x i8] zeroinitializer }, align 32
@.str.85 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"src_w\00", [26 x i8] zeroinitializer }, align 32
@.str.86 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"src_h\00", [26 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"alpha\00", [26 x i8] zeroinitializer }, align 32
@.str.88 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"pixel_blend_mode\00", [47 x i8] zeroinitializer }, align 32
@.str.89 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"rotation\00", [23 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"zpos\00", [27 x i8] zeroinitializer }, align 32
@.str.91 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"normalized_zpos\00", [16 x i8] zeroinitializer }, align 32
@.str.92 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"enum drm_color_encoding\00", [40 x i8] zeroinitializer }, align 32
@.str.93 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"color_encoding\00", [17 x i8] zeroinitializer }, align 32
@.str.94 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"enum drm_color_range\00", [43 x i8] zeroinitializer }, align 32
@.str.95 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"color_range\00", [20 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"visible\00", [24 x i8] zeroinitializer }, align 32
@.str.97 = internal constant { [301 x i8], [83 x i8] } { [301 x i8] c"plane_id=%u plane_type=%d plane_state=%p state=%p crtc_id=%u fb(id=%u fmt=%c%c%c%c planes=%u mod=%llu) fence=%p crtc_x=%d crtc_y=%d crtc_w=%u crtc_h=%u src_x=%u src_y=%u src_w=%u src_h=%u alpha=%u pixel_blend_mode=%u rotation=%u zpos=%u normalized_zpos=%u color_encoding=%d color_range=%d visible=%d\0A\00", [83 x i8] zeroinitializer }, align 32
@.str.98 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"allow_modeset\00", [18 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"legacy_cursor_update\00", [43 x i8] zeroinitializer }, align 32
@.str.100 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"async_update\00", [19 x i8] zeroinitializer }, align 32
@.str.101 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"duplicated\00", [21 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"int\00", [28 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"num_connector\00", [18 x i8] zeroinitializer }, align 32
@.str.104 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"num_private_objs\00", [47 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [118 x i8], [42 x i8] } { [118 x i8] c"state=%p allow_modeset=%d legacy_cursor_update=%d async_update=%d duplicated=%d num_connector=%d num_private_objs=%d\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"res\00", [28 x i8] zeroinitializer }, align 32
@.str.107 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"state=%p res=%d async_update=%d allow_modeset=%d\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.108 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"pipe_idx\00", [23 x i8] zeroinitializer }, align 32
@.str.109 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"const void *\00", [19 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"stream\00", [25 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"stream_w\00", [23 x i8] zeroinitializer }, align 32
@.str.112 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"stream_h\00", [23 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dst_x\00", [26 x i8] zeroinitializer }, align 32
@.str.114 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dst_y\00", [26 x i8] zeroinitializer }, align 32
@.str.115 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dst_w\00", [26 x i8] zeroinitializer }, align 32
@.str.116 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"dst_h\00", [26 x i8] zeroinitializer }, align 32
@.str.117 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"clip_x\00", [25 x i8] zeroinitializer }, align 32
@.str.118 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"clip_y\00", [25 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"clip_w\00", [25 x i8] zeroinitializer }, align 32
@.str.120 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"clip_h\00", [25 x i8] zeroinitializer }, align 32
@.str.121 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"recout_x\00", [23 x i8] zeroinitializer }, align 32
@.str.122 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"recout_y\00", [23 x i8] zeroinitializer }, align 32
@.str.123 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"recout_w\00", [23 x i8] zeroinitializer }, align 32
@.str.124 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"recout_h\00", [23 x i8] zeroinitializer }, align 32
@.str.125 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"viewport_x\00", [21 x i8] zeroinitializer }, align 32
@.str.126 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"viewport_y\00", [21 x i8] zeroinitializer }, align 32
@.str.127 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"viewport_w\00", [21 x i8] zeroinitializer }, align 32
@.str.128 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"viewport_h\00", [21 x i8] zeroinitializer }, align 32
@.str.129 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"flip_immediate\00", [17 x i8] zeroinitializer }, align 32
@.str.130 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"surface_pitch\00", [18 x i8] zeroinitializer }, align 32
@.str.131 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"format\00", [25 x i8] zeroinitializer }, align 32
@.str.132 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"swizzle\00", [24 x i8] zeroinitializer }, align 32
@.str.133 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"update_flags\00", [19 x i8] zeroinitializer }, align 32
@.str.134 = internal constant { [197 x i8], [59 x i8] } { [197 x i8] c"pipe_idx=%d stream=%p rct(%d,%d) dst=(%d,%d,%d,%d) src=(%d,%d,%d,%d) clip=(%d,%d,%d,%d) recout=(%d,%d,%d,%d) viewport=(%d,%d,%d,%d) flip_immediate=%d pitch=%d format=%d swizzle=%d update_flags=%x\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.135 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"dispclk_khz\00", [20 x i8] zeroinitializer }, align 32
@.str.136 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dppclk_khz\00", [21 x i8] zeroinitializer }, align 32
@.str.137 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"disp_dpp_voltage_level_khz\00", [37 x i8] zeroinitializer }, align 32
@.str.138 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"dcfclk_khz\00", [21 x i8] zeroinitializer }, align 32
@.str.139 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"socclk_khz\00", [21 x i8] zeroinitializer }, align 32
@.str.140 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"dcfclk_deep_sleep_khz\00", [42 x i8] zeroinitializer }, align 32
@.str.141 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"fclk_khz\00", [23 x i8] zeroinitializer }, align 32
@.str.142 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"phyclk_khz\00", [21 x i8] zeroinitializer }, align 32
@.str.143 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"dramclk_khz\00", [20 x i8] zeroinitializer }, align 32
@.str.144 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"p_state_change_support\00", [41 x i8] zeroinitializer }, align 32
@.str.145 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"prev_p_state_change_support\00", [36 x i8] zeroinitializer }, align 32
@.str.146 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"pwr_state\00", [22 x i8] zeroinitializer }, align 32
@.str.147 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"dtm_level\00", [22 x i8] zeroinitializer }, align 32
@.str.148 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"max_supported_dppclk_khz\00", [39 x i8] zeroinitializer }, align 32
@.str.149 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"max_supported_dispclk_khz\00", [38 x i8] zeroinitializer }, align 32
@.str.150 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"bw_dppclk_khz\00", [18 x i8] zeroinitializer }, align 32
@.str.151 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"bw_dispclk_khz\00", [17 x i8] zeroinitializer }, align 32
@.str.152 = internal constant { [361 x i8], [87 x i8] } { [361 x i8] c"dispclk_khz=%d dppclk_khz=%d disp_dpp_voltage_level_khz=%d dcfclk_khz=%d socclk_khz=%d dcfclk_deep_sleep_khz=%d fclk_khz=%d phyclk_khz=%d dramclk_khz=%d p_state_change_support=%d prev_p_state_change_support=%d pwr_state=%d prev_p_state_change_support=%d dtm_level=%d max_supported_dppclk_khz=%d max_supported_dispclk_khz=%d bw_dppclk_khz=%d bw_dispclk_khz=%d \0A\00", [87 x i8] zeroinitializer }, align 32
@.str.153 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"cpuc_state_change_enable\00", [39 x i8] zeroinitializer }, align 32
@.str.154 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"cpup_state_change_enable\00", [39 x i8] zeroinitializer }, align 32
@.str.155 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"stutter_mode_enable\00", [44 x i8] zeroinitializer }, align 32
@.str.156 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"nbp_state_change_enable\00", [40 x i8] zeroinitializer }, align 32
@.str.157 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"all_displays_in_sync\00", [43 x i8] zeroinitializer }, align 32
@.str.158 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"sclk_khz\00", [23 x i8] zeroinitializer }, align 32
@.str.159 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"sclk_deep_sleep_khz\00", [44 x i8] zeroinitializer }, align 32
@.str.160 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"yclk_khz\00", [23 x i8] zeroinitializer }, align 32
@.str.161 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"blackout_recovery_time_us\00", [38 x i8] zeroinitializer }, align 32
@.str.162 = internal constant { [222 x i8], [34 x i8] } { [222 x i8] c"cpuc_state_change_enable=%d cpup_state_change_enable=%d stutter_mode_enable=%d nbp_state_change_enable=%d all_displays_in_sync=%d sclk_khz=%d sclk_deep_sleep_khz=%d yclk_khz=%d dispclk_khz=%d blackout_recovery_time_us=%d\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.163 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"trace_code\00", [21 x i8] zeroinitializer }, align 32
@.str.164 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"tick_count\00", [21 x i8] zeroinitializer }, align 32
@.str.165 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"param0\00", [25 x i8] zeroinitializer }, align 32
@.str.166 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"param1\00", [25 x i8] zeroinitializer }, align 32
@.str.167 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"trace_code=%u tick_count=%u param0=%u param1=%u\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.168 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"crtc_index\00", [21 x i8] zeroinitializer }, align 32
@.str.169 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"ktime_t\00", [24 x i8] zeroinitializer }, align 32
@.str.170 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"refresh_rate_ns\00", [16 x i8] zeroinitializer }, align 32
@.str.171 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"refresh_rate_hz\00", [16 x i8] zeroinitializer }, align 32
@.str.172 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"crtc_index=%d refresh_rate=%dHz (%lld)\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.173 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"begin\00", [26 x i8] zeroinitializer }, align 32
@.str.174 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"const char *\00", [19 x i8] zeroinitializer }, align 32
@.str.175 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"function\00", [23 x i8] zeroinitializer }, align 32
@.str.176 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"recursion_depth\00", [16 x i8] zeroinitializer }, align 32
@.str.177 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"%s: recursion_depth: %d: %s()+%d:\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.178 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"end\00", [28 x i8] zeroinitializer }, align 32
@__per_cpu_offset = external dso_local local_unnamed_addr global [4 x i32], align 4
@.str.179 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"dm\00", [29 x i8] zeroinitializer }, align 32
@dm_display_funcs = internal constant { %struct.amdgpu_display_funcs, [52 x i8] } { %struct.amdgpu_display_funcs { ptr @dm_bandwidth_update, ptr @dm_vblank_get_counter, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @dm_crtc_get_scanoutpos, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@.str.180 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"dc_stream_state is NULL for crtc '%d'!\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.181 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"DM_MST: starting TM on aconnector: %p [id: %d]\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.182 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"DM_MST: Failed to start MST\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.183 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu/renoir_dmcub.bin\00", [40 x i8] zeroinitializer }, align 32
@.str.184 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu/green_sardine_dmcub.bin\00", [33 x i8] zeroinitializer }, align 32
@.str.185 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu/sienna_cichlid_dmcub.bin\00", [32 x i8] zeroinitializer }, align 32
@.str.186 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu/navy_flounder_dmcub.bin\00", [33 x i8] zeroinitializer }, align 32
@.str.187 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu/vangogh_dmcub.bin\00", [39 x i8] zeroinitializer }, align 32
@.str.188 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu/dimgrey_cavefish_dmcub.bin\00", [62 x i8] zeroinitializer }, align 32
@.str.189 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu/beige_goby_dmcub.bin\00", [36 x i8] zeroinitializer }, align 32
@.str.190 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu/yellow_carp_dmcub.bin\00", [35 x i8] zeroinitializer }, align 32
@.str.191 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"DMUB firmware loading failed: %d\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.192 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Couldn't validate DMUB firmware: %d\0A\00", [59 x i8] zeroinitializer }, align 32
@dm_dmub_sw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.193, ptr @.str.194, ptr @.str.5, i32 1952, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.193 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"\016[drm] Loading DMUB firmware via PSP: version=0x%08X\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.194 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"dm_dmub_sw_init\00", [16 x i8] zeroinitializer }, align 32
@dm_dmub_sw_init._entry_ptr = internal global ptr @dm_dmub_sw_init._entry, section ".printk_index", align 4
@.str.195 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to allocate DMUB service!\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.196 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Error creating DMUB service: %d\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.197 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Error calculating DMUB region info: %d\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.198 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"Failed to allocate framebuffer info for DMUB service!\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Error calculating DMUB FB info: %d\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.200 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu/navi12_dmcu.bin\00", [41 x i8] zeroinitializer }, align 32
@.str.201 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"amdgpu/raven_dmcu.bin\00", [42 x i8] zeroinitializer }, align 32
@.str.202 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Unsupported ASIC type: 0x%X\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.203 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"dm: DMCU firmware not supported on direct or SMU loading\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.204 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"dm: DMCU firmware not found\0A\00", [35 x i8] zeroinitializer }, align 32
@load_dmcu_fw._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.205, ptr @.str.206, ptr @.str.5, i32 1829, ptr @.str.207, ptr @.str.208 }, [40 x i8] zeroinitializer }, align 32
@.str.205 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"amdgpu: amdgpu_dm: Can't load firmware \22%s\22\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.206 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"load_dmcu_fw\00", [19 x i8] zeroinitializer }, align 32
@.str.207 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.208 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@load_dmcu_fw._entry_ptr = internal global ptr @load_dmcu_fw._entry, section ".printk_index", align 4
@load_dmcu_fw._entry.209 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.210, ptr @.str.206, ptr @.str.5, i32 1836, ptr @.str.207, ptr @.str.208 }, [40 x i8] zeroinitializer }, align 32
@.str.210 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"amdgpu: amdgpu_dm: Can't validate firmware \22%s\22\0A\00", [47 x i8] zeroinitializer }, align 32
@load_dmcu_fw._entry_ptr.211 = internal global ptr @load_dmcu_fw._entry.209, section ".printk_index", align 4
@.str.212 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"PSP loading DMCU firmware\0A\00", [37 x i8] zeroinitializer }, align 32
@amdgpu_audio = external dso_local local_unnamed_addr global i32, align 4
@amdgpu_dm_audio_component_bind_ops = internal constant { %struct.component_ops, [24 x i8] } { %struct.component_ops { ptr @amdgpu_dm_audio_component_bind, ptr @amdgpu_dm_audio_component_unbind }, [24 x i8] zeroinitializer }, align 32
@amdgpu_dm_audio_component_ops = internal constant { %struct.drm_audio_component_ops, [36 x i8] } { %struct.drm_audio_component_ops { ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @amdgpu_dm_audio_component_get_eld }, [36 x i8] zeroinitializer }, align 32
@.str.213 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Get ELD : idx=%d ret=%d en=%d\0A\00", [33 x i8] zeroinitializer }, align 32
@amdgpu_dm_init.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.214 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"&adev->dm.dc_lock\00", [46 x i8] zeroinitializer }, align 32
@amdgpu_dm_init.__key.215 = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.216 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"&adev->dm.audio_lock\00", [43 x i8] zeroinitializer }, align 32
@.str.217 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"amdgpu: failed to initialize DM IRQ support.\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.218 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: failed to create cgs device.\0A\00", [58 x i8] zeroinitializer }, align 32
@amdgpu_dc_feature_mask = external dso_local local_unnamed_addr global i32, align 4
@amdgpu_dm_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.219, ptr @.str.220, ptr @.str.5, i32 1504, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.219 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"\016[drm] Seamless boot condition check passed\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.220 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"amdgpu_dm_init\00", [17 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry_ptr = internal global ptr @amdgpu_dm_init._entry, section ".printk_index", align 4
@amdgpu_dm_init._entry.221 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.222, ptr @.str.220, ptr @.str.5, i32 1512, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.222 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\016[drm] Display Core initialized with v%s!\0A\00", [52 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry_ptr.223 = internal global ptr @amdgpu_dm_init._entry.221, section ".printk_index", align 4
@.str.224 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"3.2.167\00", [24 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry.225 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.226, ptr @.str.220, ptr @.str.5, i32 1514, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.226 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\016[drm] Display Core failed to initialize with v%s!\0A\00", [43 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry_ptr.227 = internal global ptr @amdgpu_dm_init._entry.225, section ".printk_index", align 4
@amdgpu_dc_debug_mask = external dso_local local_unnamed_addr global i32, align 4
@amdgpu_pp_feature_mask = external dso_local local_unnamed_addr global i32, align 4
@.str.228 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"DMUB interface failed to initialize: status=%d\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.229 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"amdgpu: failed to create hpd rx offload workqueue.\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.230 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: failed to initialize freesync_module.\0A\00", [49 x i8] zeroinitializer }, align 32
@.str.231 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: freesync_module init done %p.\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.232 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"amdgpu: failed to initialize hdcp_workqueue.\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.233 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: hdcp_workqueue init done %p.\0A\00", [58 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry.234 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.235, ptr @.str.220, ptr @.str.5, i32 1602, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.235 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"\016[drm] amdgpu: fail to allocate adev->dm.dmub_notify\00", [42 x i8] zeroinitializer }, align 32
@amdgpu_dm_init._entry_ptr.236 = internal global ptr @amdgpu_dm_init._entry.234, section ".printk_index", align 4
@.str.237 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"%s\00", [29 x i8] zeroinitializer }, align 32
@.str.238 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"amdgpu_dm_hpd_wq\00", [47 x i8] zeroinitializer }, align 32
@.str.239 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"amdgpu: failed to create hpd offload workqueue.\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.240 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"amdgpu: failed to initialize sw for display support.\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.241 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"KMS initialized.\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.242 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"No framebuffer info for DMUB service.\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.243 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"No firmware provided for DMUB.\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.244 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Error checking HW support for DMUB: %d\0A\00", [56 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.245, ptr @.str.246, ptr @.str.5, i32 1054, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.245 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"\016[drm] DMUB unsupported on ASIC\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.246 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"dm_dmub_hw_init\00", [16 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry_ptr = internal global ptr @dm_dmub_hw_init._entry, section ".printk_index", align 4
@dm_dmub_hw_init._entry.247 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.248, ptr @.str.246, ptr @.str.5, i32 1061, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.248 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"\014[drm] Error resetting DMUB HW: %d\0A\00", [59 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry_ptr.249 = internal global ptr @dm_dmub_hw_init._entry.247, section ".printk_index", align 4
@.str.250 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Error initializing DMUB HW: %d\0A\00", [32 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry.251 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.252, ptr @.str.246, ptr @.str.5, i32 1144, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.252 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\014[drm] Wait for DMUB auto-load failed: %d\0A\00", [52 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry_ptr.253 = internal global ptr @dm_dmub_hw_init._entry.251, section ".printk_index", align 4
@.str.254 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Couldn't allocate DC DMUB server!\0A\00", [61 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry.255 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.256, ptr @.str.246, ptr @.str.5, i32 1160, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.256 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\016[drm] DMUB hardware initialized: version=0x%08X\0A\00", [45 x i8] zeroinitializer }, align 32
@dm_dmub_hw_init._entry_ptr.257 = internal global ptr @dm_dmub_hw_init._entry.255, section ".printk_index", align 4
@.str.258 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu_dm_hpd_rx_offload_wq\00", [36 x i8] zeroinitializer }, align 32
@.str.259 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"create amdgpu_dm_hpd_rx_offload_wq fail!\00", [55 x i8] zeroinitializer }, align 32
@hpd_rx_irq_create_workqueue.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.260 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"&hpd_rx_offload_wq[i].offload_lock\00", [61 x i8] zeroinitializer }, align 32
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@init_completion.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.261 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"&x->wait\00", [23 x i8] zeroinitializer }, align 32
@.str.262 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"DM: Failed to initialize mode config\0A\00", [58 x i8] zeroinitializer }, align 32
@amdgpu_dm_initialize_drm_device.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.263 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"KMS: Failed to initialize primary plane\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.264 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"KMS: Failed to initialize overlay plane\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.265 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"KMS: Failed to initialize crtc\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.266 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"KMS: Cannot support more than %d display indexes\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.267 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"KMS: Failed to initialize encoder\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.268 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"KMS: Failed to initialize connector\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.269 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"KMS: Failed to detect connector\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.270 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"DM: Failed to initialize IRQ\0A\00", [34 x i8] zeroinitializer }, align 32
@amdgpu_dm_mode_funcs = internal constant { %struct.drm_mode_config_funcs, [60 x i8] } { %struct.drm_mode_config_funcs { ptr @amdgpu_display_user_framebuffer_create, ptr @amd_get_format_info, ptr @drm_fb_helper_output_poll_changed, ptr null, ptr @amdgpu_dm_atomic_check, ptr @drm_atomic_helper_commit, ptr null, ptr null, ptr null }, [60 x i8] zeroinitializer }, align 32
@amdgpu_dm_mode_config_helperfuncs = internal global { %struct.drm_mode_config_helper_funcs, [24 x i8] } { %struct.drm_mode_config_helper_funcs { ptr @amdgpu_dm_atomic_commit_tail, ptr null }, [24 x i8] zeroinitializer }, align 32
@dm_atomic_state_funcs = internal global { %struct.drm_private_state_funcs, [24 x i8] } { %struct.drm_private_state_funcs { ptr @dm_atomic_duplicate_state, ptr @dm_atomic_destroy_state }, [24 x i8] zeroinitializer }, align 32
@.str.271 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"drm_atomic_helper_check_modeset() failed\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.272 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"drm_atomic_get_crtc_state() failed\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.273 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu_dm_verify_lut_sizes() failed\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.274 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"drm_atomic_add_affected_connectors() failed\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.275 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"drm_atomic_add_affected_planes() failed\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.276 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"new_plane_state is BAD\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.277 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"dm_update_plane_state() failed\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.278 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"DISABLE: dm_update_crtc_state() failed\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.279 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"ENABLE: dm_update_crtc_state() failed\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.280 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"drm_atomic_helper_check_planes() failed\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.281 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"MPO enablement requested on crtc:[%p]\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.282 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"dm_check_crtc_cursor() failed\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.283 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"dm_atomic_get_state() failed\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.284 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"do_aquire_global_lock() failed\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.285 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"drm_dp_mst_atomic_check() failed\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.286 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"DC global validation failure: %s (%d)\00", [58 x i8] zeroinitializer }, align 32
@.str.287 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Atomic check stopped to avoid deadlock.\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.288 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Atomic check stopped due to signal.\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.289 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Atomic check failed with err: %d \0A\00", [61 x i8] zeroinitializer }, align 32
@.str.290 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm_trace.h\00", [62 x i8] zeroinitializer }, align 32
@trace_amdgpu_dm_atomic_check_begin.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.291 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"suspicious rcu_dereference_check() usage\00", [55 x i8] zeroinitializer }, align 32
@__cpu_online_mask = external dso_local global %struct.cpumask, align 4
@nr_cpu_ids = external dso_local local_unnamed_addr global i32, align 4
@cpu_max_bits_warn.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.292 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"include/linux/cpumask.h\00", [40 x i8] zeroinitializer }, align 32
@.str.293 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Cropping not supported for cursor plane\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.294 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"Disabling DRM plane: %d on DRM crtc %d\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.295 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Enabling DRM plane: %d on DRM crtc %d\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.296 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"include/drm/drm_atomic_helper.h\00", [32 x i8] zeroinitializer }, align 32
@.str.297 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"Bad cursor FB size %dx%d\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.298 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"Cursor FB width %d doesn't match pitch %d\00", [54 x i8] zeroinitializer }, align 32
@.str.299 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Bad cursor FB pitch %d px\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.300 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"Cursor FB not linear\00", [43 x i8] zeroinitializer }, align 32
@.str.301 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Plane completely outside of screen\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.302 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Viewport width %d smaller than %d\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.303 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Viewport height %d smaller than %d\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.304 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Unsupported screen format %p4cc\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.305 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"validate_dcc: returned error: %d\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.306 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"%s: Failed to create new stream for crtc %d\0A\00", [51 x i8] zeroinitializer }, align 32
@__func__.dm_update_crtc_state = private unnamed_addr constant [21 x i8] c"dm_update_crtc_state\00", align 1
@amdgpu_freesync_vid_mode = external dso_local local_unnamed_addr global i32, align 4
@.str.307 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Mode change not required, setting mode_changed to %d\00", [43 x i8] zeroinitializer }, align 32
@.str.308 = internal constant { [134 x i8], [58 x i8] } { [134 x i8] c"amdgpu_crtc id:%d crtc_state_flags: enable:%d, active:%d, planes_changed:%d, mode_changed:%d,active_changed:%d,connectors_changed:%d\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.309 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"Mode change not required for front porch change, setting mode_changed to %d\00", [52 x i8] zeroinitializer }, align 32
@.str.310 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Disabling DRM crtc: %d\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.311 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"Enabling DRM crtc: %d\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.312 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\017\00", [29 x i8] zeroinitializer }, align 32
@.str.313 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"HDR SB:\00", [24 x i8] zeroinitializer }, align 32
@.str.314 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"No preferred mode found in EDID\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.315 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"Destination Rectangle x:%d  y:%d  width:%d  height:%d\0A\00", [41 x i8] zeroinitializer }, align 32
@.str.316 = internal constant { [69 x i8], [59 x i8] } { [69 x i8] c"Cursor [PLANE:%d:%s] scaling doesn't match underlying [PLANE:%d:%s]\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.317 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"[CRTC:%d:%s] hw_done or flip_done timed out\0A\00", [51 x i8] zeroinitializer }, align 32
@trace_amdgpu_dm_atomic_check_finish.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@amdgpu_dm_atomic_commit_tail.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.318 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"Atomic commit: SET crtc id %d: [%p]\0A\00", [59 x i8] zeroinitializer }, align 32
@__func__.amdgpu_dm_atomic_commit_tail = private unnamed_addr constant [29 x i8] c"amdgpu_dm_atomic_commit_tail\00", align 1
@.str.319 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"Atomic commit: RESET. crtc id %d:[%p]\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.320 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"got no status for stream %p on acrtc%p\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.321 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"%s():%d\0A\00", [23 x i8] zeroinitializer }, align 32
@.str.322 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to configure crc source\00", [33 x i8] zeroinitializer }, align 32
@trace_amdgpu_dm_atomic_commit_tail_begin.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.323 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"%s: crtc=%u VRR off->on: Get vblank ref\0A\00", [55 x i8] zeroinitializer }, align 32
@__func__.amdgpu_dm_handle_vrr_transition = private unnamed_addr constant [32 x i8] c"amdgpu_dm_handle_vrr_transition\00", align 1
@.str.324 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"%s: crtc=%u VRR on->off: Drop vblank ref\0A\00", [54 x i8] zeroinitializer }, align 32
@.str.325 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"crtc %d - vupdate irq %sabling: r=%d\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.326 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"en\00", [29 x i8] zeroinitializer }, align 32
@.str.327 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dis\00", [28 x i8] zeroinitializer }, align 32
@.str.328 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"Failed to allocate update bundle\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.329 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Waiting for fences timed out!\00", [34 x i8] zeroinitializer }, align 32
@.str.330 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"plane: id=%d dcc_en=%d\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.331 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"No surface for CRTC: id=%d\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.332 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"%s Flipping to hi: 0x%x, low: 0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@__func__.amdgpu_dm_commit_planes = private unnamed_addr constant [24 x i8] c"amdgpu_dm_commit_planes\00", align 1
@handle_cursor_update.__UNIQUE_ID_ddebug472 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.334, ptr @.str.5, ptr @.str.335, i8 8, i8 -92, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.333 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"amdgpu\00", [25 x i8] zeroinitializer }, align 32
@.str.334 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"handle_cursor_update\00", [43 x i8] zeroinitializer }, align 32
@.str.335 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"[CURSOR]:%s: crtc_id=%d with size %d to %d\0A\00", [52 x i8] zeroinitializer }, align 32
@.str.336 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"amdgpu: [CURSOR]:%s: crtc_id=%d with size %d to %d\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.337 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"DC failed to set cursor attributes\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.338 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"DC failed to set cursor position\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.339 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"%s: bad cursor width or height %d x %d\0A\00", [56 x i8] zeroinitializer }, align 32
@__func__.get_cursor_position = private unnamed_addr constant [20 x i8] c"get_cursor_position\00", align 1
@.str.340 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"VRR packet update: crtc=%u enabled=%d state=%d\00", [49 x i8] zeroinitializer }, align 32
@prepare_flip_isr.__UNIQUE_ID_ddebug473 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.341, ptr @.str.5, ptr @.str.342, i8 8, i8 -77, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.341 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"prepare_flip_isr\00", [47 x i8] zeroinitializer }, align 32
@.str.342 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"[PFLIP]:crtc:%d, pflip_stat:AMDGPU_FLIP_SUBMITTED\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.343 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"amdgpu: [PFLIP]:crtc:%d, pflip_stat:AMDGPU_FLIP_SUBMITTED\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.344 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"Notify ELD: %d\0A\00", [16 x i8] zeroinitializer }, align 32
@.str.345 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"DM: Failed to update backlight via AUX on eDP[%d]\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.346 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"DM: Failed to update backlight on eDP[%d]\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.347 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"KMS: Failed to allocate plane\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.348 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"KMS: Failed to initialize plane\0A\00", [63 x i8] zeroinitializer }, align 32
@dm_plane_funcs = internal constant { %struct.drm_plane_funcs, [44 x i8] } { %struct.drm_plane_funcs { ptr @drm_atomic_helper_update_plane, ptr @drm_atomic_helper_disable_plane, ptr @drm_primary_helper_destroy, ptr @dm_drm_plane_reset, ptr null, ptr @dm_drm_plane_duplicate_state, ptr @dm_drm_plane_destroy_state, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @dm_plane_format_mod_supported }, [44 x i8] zeroinitializer }, align 32
@dm_plane_helper_funcs = internal constant { %struct.drm_plane_helper_funcs, [36 x i8] } { %struct.drm_plane_helper_funcs { ptr @dm_plane_helper_prepare_fb, ptr @dm_plane_helper_cleanup_fb, ptr @dm_plane_atomic_check, ptr null, ptr null, ptr @dm_plane_atomic_async_check, ptr @dm_plane_atomic_async_update }, [36 x i8] zeroinitializer }, align 32
@rgb_formats = internal constant { [14 x i32], [40 x i8] } { [14 x i32] [i32 875713112, i32 875713089, i32 875708754, i32 808669784, i32 808665688, i32 808669761, i32 808665665, i32 942953048, i32 942948952, i32 942953025, i32 942948929, i32 875709016, i32 875708993, i32 909199186], [40 x i8] zeroinitializer }, align 32
@overlay_formats = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 875713112, i32 875713089, i32 875708754, i32 875709016, i32 875708993, i32 909199186], [40 x i8] zeroinitializer }, align 32
@.str.349 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"No FB bound\0A\00", [19 x i8] zeroinitializer }, align 32
@dm_plane_helper_prepare_fb._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.350, ptr @.str.351, ptr @.str.5, i32 7574, ptr @.str.207, ptr @.str.208 }, [40 x i8] zeroinitializer }, align 32
@.str.350 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: fail to reserve bo (%d)\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.351 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"dm_plane_helper_prepare_fb\00", [37 x i8] zeroinitializer }, align 32
@dm_plane_helper_prepare_fb._entry_ptr = internal global ptr @dm_plane_helper_prepare_fb._entry, section ".printk_index", align 4
@.str.352 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"Failed to pin framebuffer with error %d\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.353 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"%p bind failed\0A\00", [16 x i8] zeroinitializer }, align 32
@.str.354 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"failed to reserve rbo before unpin\0A\00", [60 x i8] zeroinitializer }, align 32
@amdgpu_bo_reserve._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.355, ptr @.str.356, ptr @.str.357, i32 179, ptr @.str.207, ptr @.str.208 }, [40 x i8] zeroinitializer }, align 32
@.str.355 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: %p reserve failed\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.356 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"amdgpu_bo_reserve\00", [46 x i8] zeroinitializer }, align 32
@.str.357 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_object.h\00", [43 x i8] zeroinitializer }, align 32
@amdgpu_bo_reserve._entry_ptr = internal global ptr @amdgpu_bo_reserve._entry, section ".printk_index", align 4
@trace_amdgpu_dm_plane_atomic_check.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@trace_amdgpu_dm_atomic_update_cursor.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@amdgpu_dm_crtc_funcs = internal constant { %struct.drm_crtc_funcs, [32 x i8] } { %struct.drm_crtc_funcs { ptr @dm_crtc_reset_state, ptr null, ptr null, ptr null, ptr null, ptr @amdgpu_dm_crtc_destroy, ptr @drm_atomic_helper_set_config, ptr @drm_atomic_helper_page_flip, ptr null, ptr null, ptr @dm_crtc_duplicate_state, ptr @dm_crtc_destroy_state, ptr null, ptr null, ptr null, ptr null, ptr @amdgpu_dm_crtc_set_crc_source, ptr @amdgpu_dm_crtc_verify_crc_source, ptr @amdgpu_dm_crtc_get_crc_sources, ptr null, ptr @amdgpu_get_vblank_counter_kms, ptr @dm_enable_vblank, ptr @dm_disable_vblank, ptr @drm_crtc_vblank_helper_get_vblank_timestamp }, [32 x i8] zeroinitializer }, align 32
@amdgpu_dm_crtc_helper_funcs = internal constant { %struct.drm_crtc_helper_funcs, [32 x i8] } { %struct.drm_crtc_helper_funcs { ptr null, ptr null, ptr null, ptr null, ptr @dm_crtc_helper_mode_fixup, ptr null, ptr null, ptr null, ptr null, ptr @dm_crtc_helper_disable, ptr @dm_crtc_helper_atomic_check, ptr null, ptr null, ptr null, ptr null, ptr @amdgpu_crtc_get_scanout_position }, [32 x i8] zeroinitializer }, align 32
@.str.359 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"Can't enable a CRTC without enabling the primary plane\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.360 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"Failed DC stream validation\0A\00", [35 x i8] zeroinitializer }, align 32
@trace_amdgpu_dm_crtc_atomic_check.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@amdgpu_dm_encoder_funcs = internal constant { %struct.drm_encoder_funcs, [16 x i8] } { %struct.drm_encoder_funcs { ptr null, ptr @amdgpu_dm_encoder_destroy, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@.str.361 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"%s()\0A\00", [26 x i8] zeroinitializer }, align 32
@__func__.amdgpu_dm_connector_init = private unnamed_addr constant [25 x i8] c"amdgpu_dm_connector_init\00", align 1
@.str.362 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to create i2c adapter data\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.363 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Failed to register hw i2c %d\0A\00", [34 x i8] zeroinitializer }, align 32
@amdgpu_dm_connector_funcs = internal constant { %struct.drm_connector_funcs, [36 x i8] } { %struct.drm_connector_funcs { ptr null, ptr @amdgpu_dm_connector_funcs_reset, ptr @amdgpu_dm_connector_detect, ptr null, ptr @drm_helper_probe_single_connector_modes, ptr null, ptr @amdgpu_dm_connector_late_register, ptr @amdgpu_dm_connector_unregister, ptr @amdgpu_dm_connector_destroy, ptr @amdgpu_dm_connector_atomic_duplicate_state, ptr @drm_atomic_helper_connector_destroy_state, ptr @amdgpu_dm_connector_atomic_set_property, ptr @amdgpu_dm_connector_atomic_get_property, ptr null, ptr null }, [36 x i8] zeroinitializer }, align 32
@.str.364 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"connector_init failed\0A\00", [41 x i8] zeroinitializer }, align 32
@amdgpu_dm_connector_helper_funcs = internal constant { %struct.drm_connector_helper_funcs, [56 x i8] } { %struct.drm_connector_helper_funcs { ptr @get_modes, ptr null, ptr @amdgpu_dm_connector_mode_valid, ptr null, ptr null, ptr null, ptr @amdgpu_dm_connector_atomic_check, ptr null, ptr null, ptr null }, [56 x i8] zeroinitializer }, align 32
@amdgpu_dm_i2c_algo = internal constant { %struct.i2c_algorithm, [36 x i8] } { %struct.i2c_algorithm { ptr @amdgpu_dm_i2c_xfer, ptr null, ptr null, ptr null, ptr @amdgpu_dm_i2c_func, ptr null, ptr null }, [36 x i8] zeroinitializer }, align 32
@.str.365 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"AMDGPU DM i2c hw bus %d\00", [40 x i8] zeroinitializer }, align 32
@__const.amdgpu_dm_connector_add_common_modes.common_modes = private unnamed_addr constant [11 x %struct.mode_size] [%struct.mode_size { [32 x i8] c"640x480\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 640, i32 480 }, %struct.mode_size { [32 x i8] c"800x600\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 800, i32 600 }, %struct.mode_size { [32 x i8] c"1024x768\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1024, i32 768 }, %struct.mode_size { [32 x i8] c"1280x720\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1280, i32 720 }, %struct.mode_size { [32 x i8] c"1280x800\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1280, i32 800 }, %struct.mode_size { [32 x i8] c"1280x1024\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1280, i32 1024 }, %struct.mode_size { [32 x i8] c"1440x900\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1440, i32 900 }, %struct.mode_size { [32 x i8] c"1680x1050\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1680, i32 1050 }, %struct.mode_size { [32 x i8] c"1600x1200\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1600, i32 1200 }, %struct.mode_size { [32 x i8] c"1920x1080\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1920, i32 1080 }, %struct.mode_size { [32 x i8] c"1920x1200\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", i32 1920, i32 1200 }], align 4
@add_fs_modes.common_rates = internal constant { [11 x i32], [52 x i8] } { [11 x i32] [i32 23976, i32 24000, i32 25000, i32 29970, i32 30000, i32 48000, i32 50000, i32 60000, i32 72000, i32 96000, i32 120000], [52 x i8] zeroinitializer }, align 32
@.str.366 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"DM: Failed to initialize FBC\0A\00", [34 x i8] zeroinitializer }, align 32
@amdgpu_dm_fbc_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.367, ptr @.str.368, ptr @.str.5, i32 877, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.367 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"\016[drm] DM: FBC alloc %lu\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.368 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"amdgpu_dm_fbc_init\00", [45 x i8] zeroinitializer }, align 32
@amdgpu_dm_fbc_init._entry_ptr = internal global ptr @amdgpu_dm_fbc_init._entry, section ".printk_index", align 4
@trace_amdgpu_dm_connector_atomic_check.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.369 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Invalid connector type! signal:%d\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.370 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"Failed to create sink!\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.371 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"Failed to read EDID\00", [44 x i8] zeroinitializer }, align 32
@.str.372 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"amdgpu_bl%d\00", [20 x i8] zeroinitializer }, align 32
@amdgpu_dm_backlight_ops = internal constant { %struct.backlight_ops, [16 x i8] } { %struct.backlight_ops { i32 1, ptr @amdgpu_dm_backlight_update_status, ptr @amdgpu_dm_backlight_get_brightness, ptr null }, [16 x i8] zeroinitializer }, align 32
@.str.373 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"DM: Backlight registration failed!\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.374 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"DM: Registered Backlight device: %s\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.375 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Failed to add crtc irq id!\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.376 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Failed to add page flip irq id!\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.377 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Failed to add hpd irq id!\0A\00", [37 x i8] zeroinitializer }, align 32
@dm_crtc_high_irq.__UNIQUE_ID_ddebug455 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.378, ptr @.str.5, ptr @.str.379, i8 0, i8 -121, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.378 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"dm_crtc_high_irq\00", [47 x i8] zeroinitializer }, align 32
@.str.379 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"[VBLANK]:crtc:%d, vupdate-vrr:%d, planes:%d\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.380 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"amdgpu: [VBLANK]:crtc:%d, vupdate-vrr:%d, planes:%d\0A\00", [43 x i8] zeroinitializer }, align 32
@dm_pflip_high_irq.__UNIQUE_ID_ddebug451 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.381, ptr @.str.5, ptr @.str.382, i8 0, i8 95, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.381 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"dm_pflip_high_irq\00", [46 x i8] zeroinitializer }, align 32
@.str.382 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"[PFLIP]:CRTC is null, returning.\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.383 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: [PFLIP]:CRTC is null, returning.\0A\00", [54 x i8] zeroinitializer }, align 32
@dm_pflip_high_irq.__UNIQUE_ID_ddebug452 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.381, ptr @.str.5, ptr @.str.384, i8 0, i8 97, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.384 = internal constant { [84 x i8], [44 x i8] } { [84 x i8] c"[PFLIP]:amdgpu_crtc->pflip_status = %d !=AMDGPU_FLIP_SUBMITTED(%d) on crtc:%d[%p] \0A\00", [44 x i8] zeroinitializer }, align 32
@.str.385 = internal constant { [92 x i8], [36 x i8] } { [92 x i8] c"amdgpu: [PFLIP]:amdgpu_crtc->pflip_status = %d !=AMDGPU_FLIP_SUBMITTED(%d) on crtc:%d[%p] \0A\00", [36 x i8] zeroinitializer }, align 32
@dm_pflip_high_irq.__UNIQUE_ID_ddebug453 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.381, ptr @.str.5, ptr @.str.386, i8 0, i8 114, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.386 = internal constant { [65 x i8], [63 x i8] } { [65 x i8] c"[PFLIP]:crtc:%d[%p], pflip_stat:AMDGPU_FLIP_NONE, vrr[%d]-fp %d\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.387 = internal constant { [73 x i8], [55 x i8] } { [73 x i8] c"amdgpu: [PFLIP]:crtc:%d[%p], pflip_stat:AMDGPU_FLIP_NONE, vrr[%d]-fp %d\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.388 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"Error finding stream state associated with link!\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.389 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"Failed to allocate hpd_rx_irq_offload_work.\0A\00", [51 x i8] zeroinitializer }, align 32
@schedule_hpd_rx_offload_work.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.390 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"(work_completion)(&offload_work->work)\00", [57 x i8] zeroinitializer }, align 32
@.str.391 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"queue work to handle hpd_rx offload work\00", [55 x i8] zeroinitializer }, align 32
@.str.392 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"Can't retrieve aconnector in hpd_rx_irq_offload_work\00", [43 x i8] zeroinitializer }, align 32
@.str.393 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"ESI %02x %02x %02x\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.394 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"Loop exceeded max iterations\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.395 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"Failed to add vupdate irq id!\0A\00", [33 x i8] zeroinitializer }, align 32
@dm_vupdate_high_irq.__UNIQUE_ID_ddebug454 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.333, ptr @.str.396, ptr @.str.5, ptr @.str.397, i8 0, i8 122, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.396 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"dm_vupdate_high_irq\00", [44 x i8] zeroinitializer }, align 32
@.str.397 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"[VBLANK]:crtc:%d, vupdate-vrr:%d\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.398 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: [VBLANK]:crtc:%d, vupdate-vrr:%d\0A\00", [54 x i8] zeroinitializer }, align 32
@trace_amdgpu_refresh_rate_track.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@dm_gpureset_toggle_interrupts._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.399, ptr @.str.400, ptr @.str.5, i32 2307, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.399 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"\014[drm] Failed to %s pflip interrupts\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.400 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"dm_gpureset_toggle_interrupts\00", [34 x i8] zeroinitializer }, align 32
@dm_gpureset_toggle_interrupts._entry_ptr = internal global ptr @dm_gpureset_toggle_interrupts._entry, section ".printk_index", align 4
@.str.401 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"disable\00", [24 x i8] zeroinitializer }, align 32
@dm_gpureset_toggle_interrupts._entry.402 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.403, ptr @.str.400, ptr @.str.5, i32 2312, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.403 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\014[drm] Failed to enable vblank interrupts\0A\00", [52 x i8] zeroinitializer }, align 32
@dm_gpureset_toggle_interrupts._entry_ptr.404 = internal global ptr @dm_gpureset_toggle_interrupts._entry.402, section ".printk_index", align 4
@dm_dmub_hw_resume._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.405, ptr @.str.406, ptr @.str.5, i32 1178, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.405 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\014[drm] DMUB hardware init check failed: %d\0A\00", [51 x i8] zeroinitializer }, align 32
@.str.406 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"dm_dmub_hw_resume\00", [46 x i8] zeroinitializer }, align 32
@dm_dmub_hw_resume._entry_ptr = internal global ptr @dm_dmub_hw_resume._entry, section ".printk_index", align 4
@dm_dmub_hw_resume._entry.407 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.252, ptr @.str.406, ptr @.str.5, i32 1184, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@dm_dmub_hw_resume._entry_ptr.408 = internal global ptr @dm_dmub_hw_resume._entry.407, section ".printk_index", align 4
@.str.409 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"Failed to update WMTABLE!\0A\00", [37 x i8] zeroinitializer }, align 32
@update_connector_ext_caps.pre_computed_values = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"2345789:;=>?ABDEGHJKMOQRTVXZ\\^`b", [32 x i8] zeroinitializer }, align 32
@amdgpu_backlight = external dso_local local_unnamed_addr global i32, align 4
@.str.410 = internal constant { [58 x i8], [38 x i8] } { [58 x i8] c"No EDID firmware found on connector: %s ,forcing to OFF!\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.411 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"Failed to create stream for sink!\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.412 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"Mode %dx%d (clk %d) failed DC validation with error %d (%s)\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.413 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"Retry forcing YCbCr420 encoding\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.414 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"aconnector is NULL!\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.415 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"No preferred mode found\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.416 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"failed finding vcpi slots: %d\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.417 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Restoring old state failed with %i\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.418 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"EDID CEA parser failed\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.419 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"EDID CEA ack failed at offset %d\0A\00", [62 x i8] zeroinitializer }, align 32
@dm_edid_parser_send_cea._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.420, ptr @.str.421, ptr @.str.5, i32 11386, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.420 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"\014[drm] Unknown EDID CEA parser results\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.421 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"dm_edid_parser_send_cea\00", [40 x i8] zeroinitializer }, align 32
@dm_edid_parser_send_cea._entry_ptr = internal global ptr @dm_edid_parser_send_cea._entry, section ".printk_index", align 4
@trace_amdgpu_dc_wreg.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@trace_amdgpu_dc_rreg.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@switch.table.amdgpu_dm_update_connector_after_detect = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_update_connector_after_detect.422 = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_update_connector_after_detect.423 = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_update_connector_after_detect.424 = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_update_connector_after_detect.425 = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.update_subconnector_property = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@switch.table.create_validate_stream_for_sink = internal constant { [17 x i32], [60 x i8] } { [17 x i32] [i32 2, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1, i32 0, i32 2, i32 0, i32 3, i32 0, i32 4, i32 0, i32 5, i32 0, i32 6], [60 x i8] zeroinitializer }, align 32
@switch.table.dm_encoder_helper_atomic_check = internal constant { [17 x i32], [60 x i8] } { [17 x i32] [i32 24, i32 0, i32 0, i32 0, i32 0, i32 0, i32 18, i32 0, i32 24, i32 0, i32 30, i32 0, i32 36, i32 0, i32 42, i32 0, i32 48], [60 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_get_encoder_crtc_mask = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 1, i32 3, i32 7, i32 15, i32 31], [44 x i8] zeroinitializer }, align 32
@switch.table.dm_early_init = internal constant { [22 x i32], [40 x i8] } { [22 x i32] [i32 6, i32 6, i32 6, i32 2, i32 6, i32 6, i32 4, i32 2, i32 6, i32 2, i32 6, i32 6, i32 6, i32 3, i32 2, i32 6, i32 5, i32 5, i32 6, i32 6, i32 6, i32 6], [40 x i8] zeroinitializer }, align 32
@switch.table.dm_early_init.426 = internal constant { [22 x i32], [40 x i8] } { [22 x i32] [i32 6, i32 6, i32 6, i32 2, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 6, i32 5, i32 5, i32 6, i32 6, i32 6, i32 6], [40 x i8] zeroinitializer }, align 32
@switch.table.dm_early_init.427 = internal constant { [22 x i32], [40 x i8] } { [22 x i32] [i32 6, i32 6, i32 6, i32 2, i32 6, i32 6, i32 7, i32 6, i32 6, i32 6, i32 6, i32 7, i32 7, i32 9, i32 9, i32 6, i32 5, i32 5, i32 6, i32 6, i32 6, i32 6], [40 x i8] zeroinitializer }, align 32
@switch.table.dm_hw_init = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 1, i32 3, i32 7, i32 15, i32 31], [44 x i8] zeroinitializer }, align 32
@switch.table.fill_dc_plane_info_and_addr = internal constant { [7 x i32], [36 x i8] } { [7 x i32] [i32 1, i32 0, i32 2, i32 0, i32 0, i32 0, i32 3], [36 x i8] zeroinitializer }, align 32
@switch.table.fill_plane_buffer_attributes = internal constant { [4 x i32], [16 x i8] } { [4 x i32] [i32 1, i32 2, i32 1, i32 2], [16 x i8] zeroinitializer }, align 32
@switch.table.amdgpu_dm_connector_detect = internal constant { [6 x i32], [40 x i8] } { [6 x i32] [i32 15, i32 1, i32 3, i32 11, i32 3, i32 11], [40 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [5 x i64] [i64 3, i64 32, i64 4, i64 32, i64 128]
@__sancov_gen_cov_switch_values.428 = internal global [4 x i64] [i64 2, i64 8, i64 1, i64 2]
@__sancov_gen_cov_switch_values.429 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.430 = internal global [6 x i64] [i64 4, i64 32, i64 1, i64 2, i64 3, i64 4]
@__sancov_gen_cov_switch_values.431 = internal global [6 x i64] [i64 4, i64 32, i64 2, i64 3, i64 4, i64 6]
@__sancov_gen_cov_switch_values.432 = internal global [6 x i64] [i64 4, i64 32, i64 2, i64 3, i64 4, i64 6]
@__sancov_gen_cov_switch_values.433 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 2, i64 3]
@__sancov_gen_cov_switch_values.434 = internal global [5 x i64] [i64 3, i64 32, i64 3, i64 10, i64 11]
@__sancov_gen_cov_switch_values.435 = internal global [9 x i64] [i64 7, i64 32, i64 131328, i64 196608, i64 196609, i64 196610, i64 196611, i64 196866, i64 196867]
@__sancov_gen_cov_switch_values.436 = internal global [24 x i64] [i64 22, i64 32, i64 0, i64 1, i64 2, i64 3, i64 5, i64 6, i64 7, i64 8, i64 9, i64 11, i64 12, i64 13, i64 14, i64 15, i64 16, i64 17, i64 18, i64 19, i64 20, i64 21, i64 22, i64 29]
@__sancov_gen_cov_switch_values.437 = internal global [12 x i64] [i64 10, i64 32, i64 131072, i64 131074, i64 131075, i64 131328, i64 196608, i64 196609, i64 196610, i64 196611, i64 196866, i64 196867]
@__sancov_gen_cov_switch_values.438 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294967294]
@__sancov_gen_cov_switch_values.439 = internal global [9 x i64] [i64 7, i64 32, i64 65536, i64 65537, i64 131075, i64 131328, i64 196609, i64 196866, i64 196867]
@__sancov_gen_cov_switch_values.440 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 16777216]
@__sancov_gen_cov_switch_values.441 = internal global [11 x i64] [i64 9, i64 32, i64 1, i64 2, i64 4, i64 8, i64 16, i64 32, i64 64, i64 128, i64 512]
@__sancov_gen_cov_switch_values.442 = internal global [4 x i64] [i64 2, i64 32, i64 10, i64 14]
@__sancov_gen_cov_switch_values.443 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.444 = internal global [22 x i64] [i64 20, i64 32, i64 0, i64 1, i64 2, i64 3, i64 5, i64 6, i64 7, i64 8, i64 9, i64 11, i64 12, i64 13, i64 14, i64 15, i64 16, i64 17, i64 18, i64 19, i64 20, i64 21]
@__sancov_gen_cov_switch_values.445 = internal global [4 x i64] [i64 2, i64 32, i64 131072, i64 131074]
@__sancov_gen_cov_switch_values.446 = internal global [8 x i64] [i64 6, i64 32, i64 1, i64 2, i64 4, i64 8, i64 32, i64 128]
@__sancov_gen_cov_switch_values.447 = internal global [4 x i64] [i64 2, i64 32, i64 2, i64 8]
@__sancov_gen_cov_switch_values.448 = internal global [4 x i64] [i64 2, i64 32, i64 2, i64 8]
@__sancov_gen_cov_switch_values.449 = internal global [6 x i64] [i64 4, i64 32, i64 4294966784, i64 4294967261, i64 4294967285, i64 4294967292]
@__sancov_gen_cov_switch_values.450 = internal global [5 x i64] [i64 3, i64 32, i64 64, i64 128, i64 256]
@__sancov_gen_cov_switch_values.451 = internal global [4 x i64] [i64 2, i64 4, i64 2, i64 4]
@__sancov_gen_cov_switch_values.452 = internal global [9 x i64] [i64 7, i64 32, i64 808530000, i64 825382478, i64 842094158, i64 1211384385, i64 1211384408, i64 1211388481, i64 1211388504]
@__sancov_gen_cov_switch_values.453 = internal global [9 x i64] [i64 7, i64 32, i64 808530000, i64 825382478, i64 842094158, i64 1211384385, i64 1211384408, i64 1211388481, i64 1211388504]
@__sancov_gen_cov_switch_values.454 = internal global [23 x i64] [i64 21, i64 32, i64 538982467, i64 808530000, i64 808665665, i64 808665688, i64 808669761, i64 808669784, i64 825382478, i64 842094158, i64 875708993, i64 875709016, i64 875713089, i64 875713112, i64 909199186, i64 942948929, i64 942948952, i64 942953025, i64 942953048, i64 1211384385, i64 1211384408, i64 1211388481, i64 1211388504]
@__sancov_gen_cov_switch_values.455 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.456 = internal global [5 x i64] [i64 3, i64 32, i64 875708754, i64 875708993, i64 875713089]
@__sancov_gen_cov_switch_values.457 = internal global [4 x i64] [i64 2, i64 4, i64 2, i64 4]
@__sancov_gen_cov_switch_values.458 = internal global [5 x i64] [i64 3, i64 32, i64 10, i64 11, i64 14]
@__sancov_gen_cov_switch_values.459 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 2, i64 3]
@__sancov_gen_cov_switch_values.460 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 2]
@__sancov_gen_cov_switch_values.461 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.462 = internal global [7 x i64] [i64 5, i64 32, i64 141, i64 142, i64 143, i64 144, i64 146]
@__sancov_gen_cov_switch_values.463 = internal global [4 x i64] [i64 2, i64 64, i64 0, i64 72057594037927935]
@__sancov_gen_cov_switch_values.464 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294966784]
@__sancov_gen_cov_switch_values.465 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294966784]
@__sancov_gen_cov_switch_values.466 = internal global [4 x i64] [i64 2, i64 32, i64 10, i64 14]
@__sancov_gen_cov_switch_values.467 = internal global [4 x i64] [i64 2, i64 32, i64 7, i64 14]
@___asan_gen_.468 = private unnamed_addr constant [34 x i8] c"str__amdgpu_dm__trace_system_name\00", align 1
@___asan_gen_.469 = private unnamed_addr constant [32 x i8] c"../include/trace/trace_events.h\00", align 1
@___asan_gen_.470 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.469, i32 36, i32 1 }
@___asan_gen_.471 = private unnamed_addr constant [42 x i8] c"trace_event_fields_amdgpu_dc_reg_template\00", align 1
@___asan_gen_.474 = private unnamed_addr constant [46 x i8] c"trace_event_type_funcs_amdgpu_dc_reg_template\00", align 1
@___asan_gen_.477 = private unnamed_addr constant [33 x i8] c"print_fmt_amdgpu_dc_reg_template\00", align 1
@___asan_gen_.480 = private unnamed_addr constant [21 x i8] c"event_amdgpu_dc_rreg\00", align 1
@___asan_gen_.482 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 62, i32 1 }
@___asan_gen_.483 = private unnamed_addr constant [21 x i8] c"event_amdgpu_dc_wreg\00", align 1
@___asan_gen_.485 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 66, i32 1 }
@___asan_gen_.486 = private unnamed_addr constant [41 x i8] c"trace_event_fields_amdgpu_dc_performance\00", align 1
@___asan_gen_.489 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_amdgpu_dc_performance\00", align 1
@___asan_gen_.492 = private unnamed_addr constant [32 x i8] c"print_fmt_amdgpu_dc_performance\00", align 1
@___asan_gen_.495 = private unnamed_addr constant [28 x i8] c"event_amdgpu_dc_performance\00", align 1
@___asan_gen_.498 = private unnamed_addr constant [52 x i8] c"trace_event_fields_amdgpu_dm_connector_atomic_check\00", align 1
@___asan_gen_.501 = private unnamed_addr constant [56 x i8] c"trace_event_type_funcs_amdgpu_dm_connector_atomic_check\00", align 1
@___asan_gen_.504 = private unnamed_addr constant [43 x i8] c"print_fmt_amdgpu_dm_connector_atomic_check\00", align 1
@___asan_gen_.507 = private unnamed_addr constant [39 x i8] c"event_amdgpu_dm_connector_atomic_check\00", align 1
@___asan_gen_.510 = private unnamed_addr constant [47 x i8] c"trace_event_fields_amdgpu_dm_crtc_atomic_check\00", align 1
@___asan_gen_.513 = private unnamed_addr constant [51 x i8] c"trace_event_type_funcs_amdgpu_dm_crtc_atomic_check\00", align 1
@___asan_gen_.516 = private unnamed_addr constant [38 x i8] c"print_fmt_amdgpu_dm_crtc_atomic_check\00", align 1
@___asan_gen_.519 = private unnamed_addr constant [34 x i8] c"event_amdgpu_dm_crtc_atomic_check\00", align 1
@___asan_gen_.522 = private unnamed_addr constant [50 x i8] c"trace_event_fields_amdgpu_dm_plane_state_template\00", align 1
@___asan_gen_.525 = private unnamed_addr constant [54 x i8] c"trace_event_type_funcs_amdgpu_dm_plane_state_template\00", align 1
@___asan_gen_.528 = private unnamed_addr constant [41 x i8] c"print_fmt_amdgpu_dm_plane_state_template\00", align 1
@___asan_gen_.531 = private unnamed_addr constant [35 x i8] c"event_amdgpu_dm_plane_atomic_check\00", align 1
@___asan_gen_.533 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 306, i32 1 }
@___asan_gen_.534 = private unnamed_addr constant [37 x i8] c"event_amdgpu_dm_atomic_update_cursor\00", align 1
@___asan_gen_.536 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 310, i32 1 }
@___asan_gen_.537 = private unnamed_addr constant [51 x i8] c"trace_event_fields_amdgpu_dm_atomic_state_template\00", align 1
@___asan_gen_.540 = private unnamed_addr constant [55 x i8] c"trace_event_type_funcs_amdgpu_dm_atomic_state_template\00", align 1
@___asan_gen_.543 = private unnamed_addr constant [42 x i8] c"print_fmt_amdgpu_dm_atomic_state_template\00", align 1
@___asan_gen_.546 = private unnamed_addr constant [38 x i8] c"event_amdgpu_dm_atomic_state_template\00", align 1
@___asan_gen_.549 = private unnamed_addr constant [41 x i8] c"event_amdgpu_dm_atomic_commit_tail_begin\00", align 1
@___asan_gen_.551 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 346, i32 1 }
@___asan_gen_.552 = private unnamed_addr constant [42 x i8] c"event_amdgpu_dm_atomic_commit_tail_finish\00", align 1
@___asan_gen_.554 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 350, i32 1 }
@___asan_gen_.555 = private unnamed_addr constant [35 x i8] c"event_amdgpu_dm_atomic_check_begin\00", align 1
@___asan_gen_.558 = private unnamed_addr constant [49 x i8] c"trace_event_fields_amdgpu_dm_atomic_check_finish\00", align 1
@___asan_gen_.561 = private unnamed_addr constant [53 x i8] c"trace_event_type_funcs_amdgpu_dm_atomic_check_finish\00", align 1
@___asan_gen_.564 = private unnamed_addr constant [40 x i8] c"print_fmt_amdgpu_dm_atomic_check_finish\00", align 1
@___asan_gen_.567 = private unnamed_addr constant [36 x i8] c"event_amdgpu_dm_atomic_check_finish\00", align 1
@___asan_gen_.570 = private unnamed_addr constant [43 x i8] c"trace_event_fields_amdgpu_dm_dc_pipe_state\00", align 1
@___asan_gen_.573 = private unnamed_addr constant [47 x i8] c"trace_event_type_funcs_amdgpu_dm_dc_pipe_state\00", align 1
@___asan_gen_.576 = private unnamed_addr constant [34 x i8] c"print_fmt_amdgpu_dm_dc_pipe_state\00", align 1
@___asan_gen_.579 = private unnamed_addr constant [30 x i8] c"event_amdgpu_dm_dc_pipe_state\00", align 1
@___asan_gen_.582 = private unnamed_addr constant [45 x i8] c"trace_event_fields_amdgpu_dm_dc_clocks_state\00", align 1
@___asan_gen_.585 = private unnamed_addr constant [49 x i8] c"trace_event_type_funcs_amdgpu_dm_dc_clocks_state\00", align 1
@___asan_gen_.588 = private unnamed_addr constant [36 x i8] c"print_fmt_amdgpu_dm_dc_clocks_state\00", align 1
@___asan_gen_.591 = private unnamed_addr constant [32 x i8] c"event_amdgpu_dm_dc_clocks_state\00", align 1
@___asan_gen_.594 = private unnamed_addr constant [46 x i8] c"trace_event_fields_amdgpu_dm_dce_clocks_state\00", align 1
@___asan_gen_.597 = private unnamed_addr constant [50 x i8] c"trace_event_type_funcs_amdgpu_dm_dce_clocks_state\00", align 1
@___asan_gen_.600 = private unnamed_addr constant [37 x i8] c"print_fmt_amdgpu_dm_dce_clocks_state\00", align 1
@___asan_gen_.603 = private unnamed_addr constant [33 x i8] c"event_amdgpu_dm_dce_clocks_state\00", align 1
@___asan_gen_.606 = private unnamed_addr constant [46 x i8] c"trace_event_fields_amdgpu_dmub_trace_high_irq\00", align 1
@___asan_gen_.609 = private unnamed_addr constant [50 x i8] c"trace_event_type_funcs_amdgpu_dmub_trace_high_irq\00", align 1
@___asan_gen_.612 = private unnamed_addr constant [37 x i8] c"print_fmt_amdgpu_dmub_trace_high_irq\00", align 1
@___asan_gen_.615 = private unnamed_addr constant [33 x i8] c"event_amdgpu_dmub_trace_high_irq\00", align 1
@___asan_gen_.618 = private unnamed_addr constant [45 x i8] c"trace_event_fields_amdgpu_refresh_rate_track\00", align 1
@___asan_gen_.621 = private unnamed_addr constant [49 x i8] c"trace_event_type_funcs_amdgpu_refresh_rate_track\00", align 1
@___asan_gen_.624 = private unnamed_addr constant [36 x i8] c"print_fmt_amdgpu_refresh_rate_track\00", align 1
@___asan_gen_.627 = private unnamed_addr constant [32 x i8] c"event_amdgpu_refresh_rate_track\00", align 1
@___asan_gen_.630 = private unnamed_addr constant [27 x i8] c"trace_event_fields_dcn_fpu\00", align 1
@___asan_gen_.633 = private unnamed_addr constant [31 x i8] c"trace_event_type_funcs_dcn_fpu\00", align 1
@___asan_gen_.636 = private unnamed_addr constant [18 x i8] c"print_fmt_dcn_fpu\00", align 1
@___asan_gen_.639 = private unnamed_addr constant [14 x i8] c"event_dcn_fpu\00", align 1
@___asan_gen_.642 = private unnamed_addr constant [16 x i8] c"amdgpu_dm_funcs\00", align 1
@___asan_gen_.644 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2764, i32 34 }
@___asan_gen_.645 = private unnamed_addr constant [12 x i8] c"dm_ip_block\00", align 1
@___asan_gen_.647 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2783, i32 38 }
@___asan_gen_.650 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2956, i32 3 }
@___asan_gen_.653 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2963, i32 2 }
@___asan_gen_.657 = private unnamed_addr constant [18 x i8] c"dev_attr_s3_debug\00", align 1
@___asan_gen_.659 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4450, i32 1 }
@___asan_gen_.662 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7090, i32 3 }
@___asan_gen_.663 = private unnamed_addr constant [31 x i8] c"amdgpu_dm_encoder_helper_funcs\00", align 1
@___asan_gen_.665 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7404, i32 39 }
@___asan_gen_.671 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8361, i32 2 }
@___asan_gen_.674 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8376, i32 3 }
@___asan_gen_.677 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11511, i32 3 }
@___asan_gen_.680 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11719, i32 3 }
@___asan_gen_.692 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 42, i32 1 }
@___asan_gen_.719 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 70, i32 1 }
@___asan_gen_.797 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 101, i32 1 }
@___asan_gen_.851 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 158, i32 1 }
@___asan_gen_.950 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 222, i32 1 }
@___asan_gen_.974 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 314, i32 1 }
@___asan_gen_.980 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 358, i32 1 }
@___asan_gen_.1061 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 381, i32 1 }
@___asan_gen_.1115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 487, i32 1 }
@___asan_gen_.1145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 556, i32 1 }
@___asan_gen_.1160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 600, i32 1 }
@___asan_gen_.1175 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 621, i32 1 }
@___asan_gen_.1193 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 640, i32 1 }
@___asan_gen_.1196 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2765, i32 10 }
@___asan_gen_.1197 = private unnamed_addr constant [17 x i8] c"dm_display_funcs\00", align 1
@___asan_gen_.1199 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4411, i32 42 }
@___asan_gen_.1202 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 247, i32 4 }
@___asan_gen_.1205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2082, i32 4 }
@___asan_gen_.1208 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2088, i32 5 }
@___asan_gen_.1211 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1892, i32 18 }
@___asan_gen_.1214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1894, i32 19 }
@___asan_gen_.1217 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1899, i32 19 }
@___asan_gen_.1220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1902, i32 19 }
@___asan_gen_.1223 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1907, i32 18 }
@___asan_gen_.1226 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1911, i32 18 }
@___asan_gen_.1229 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1915, i32 18 }
@___asan_gen_.1232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1920, i32 18 }
@___asan_gen_.1235 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1930, i32 3 }
@___asan_gen_.1238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1936, i32 3 }
@___asan_gen_.1247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1951, i32 3 }
@___asan_gen_.1250 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1960, i32 3 }
@___asan_gen_.1253 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1973, i32 3 }
@___asan_gen_.1256 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1997, i32 3 }
@___asan_gen_.1259 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2023, i32 3 }
@___asan_gen_.1262 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2030, i32 3 }
@___asan_gen_.1265 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1785, i32 18 }
@___asan_gen_.1268 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1789, i32 19 }
@___asan_gen_.1271 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1811, i32 3 }
@___asan_gen_.1274 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1816, i32 3 }
@___asan_gen_.1277 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1823, i32 3 }
@___asan_gen_.1292 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1828, i32 3 }
@___asan_gen_.1298 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1835, i32 3 }
@___asan_gen_.1301 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1855, i32 2 }
@___asan_gen_.1302 = private unnamed_addr constant [35 x i8] c"amdgpu_dm_audio_component_bind_ops\00", align 1
@___asan_gen_.1304 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 950, i32 35 }
@___asan_gen_.1305 = private unnamed_addr constant [30 x i8] c"amdgpu_dm_audio_component_ops\00", align 1
@___asan_gen_.1307 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 920, i32 45 }
@___asan_gen_.1310 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 915, i32 2 }
@___asan_gen_.1316 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1410, i32 2 }
@___asan_gen_.1322 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1411, i32 2 }
@___asan_gen_.1325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1417, i32 3 }
@___asan_gen_.1328 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1437, i32 3 }
@___asan_gen_.1337 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1504, i32 3 }
@___asan_gen_.1346 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1512, i32 3 }
@___asan_gen_.1352 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1514, i32 3 }
@___asan_gen_.1355 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1541, i32 3 }
@___asan_gen_.1358 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1549, i32 3 }
@___asan_gen_.1361 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1566, i32 3 }
@___asan_gen_.1364 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1569, i32 3 }
@___asan_gen_.1367 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1588, i32 4 }
@___asan_gen_.1370 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1590, i32 4 }
@___asan_gen_.1376 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1602, i32 4 }
@___asan_gen_.1382 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1606, i32 29 }
@___asan_gen_.1385 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1608, i32 4 }
@___asan_gen_.1388 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1631, i32 3 }
@___asan_gen_.1391 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1652, i32 2 }
@___asan_gen_.1394 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1037, i32 3 }
@___asan_gen_.1397 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1043, i32 3 }
@___asan_gen_.1400 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1049, i32 3 }
@___asan_gen_.1409 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1054, i32 3 }
@___asan_gen_.1415 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1061, i32 3 }
@___asan_gen_.1418 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1137, i32 3 }
@___asan_gen_.1424 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1144, i32 3 }
@___asan_gen_.1427 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1155, i32 3 }
@___asan_gen_.1433 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1159, i32 2 }
@___asan_gen_.1436 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1349, i32 9 }
@___asan_gen_.1439 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1352, i32 4 }
@___asan_gen_.1445 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1356, i32 3 }
@___asan_gen_.1450 = private unnamed_addr constant [30 x i8] c"../include/linux/completion.h\00", align 1
@___asan_gen_.1451 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1450, i32 87, i32 2 }
@___asan_gen_.1454 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4169, i32 3 }
@___asan_gen_.1457 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4186, i32 4 }
@___asan_gen_.1460 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4214, i32 4 }
@___asan_gen_.1463 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4224, i32 4 }
@___asan_gen_.1466 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4267, i32 4 }
@___asan_gen_.1469 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4282, i32 4 }
@___asan_gen_.1472 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4287, i32 4 }
@___asan_gen_.1475 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4294, i32 4 }
@___asan_gen_.1478 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4326, i32 4 }
@___asan_gen_.1479 = private unnamed_addr constant [21 x i8] c"amdgpu_dm_mode_funcs\00", align 1
@___asan_gen_.1481 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2799, i32 43 }
@___asan_gen_.1482 = private unnamed_addr constant [34 x i8] c"amdgpu_dm_mode_config_helperfuncs\00", align 1
@___asan_gen_.1484 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2807, i32 44 }
@___asan_gen_.1485 = private unnamed_addr constant [22 x i8] c"dm_atomic_state_funcs\00", align 1
@___asan_gen_.1487 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3806, i32 39 }
@___asan_gen_.1490 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10932, i32 3 }
@___asan_gen_.1493 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10950, i32 4 }
@___asan_gen_.1496 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10984, i32 4 }
@___asan_gen_.1499 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10993, i32 4 }
@___asan_gen_.1502 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10999, i32 4 }
@___asan_gen_.1505 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11038, i32 5 }
@___asan_gen_.1508 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11052, i32 4 }
@___asan_gen_.1511 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11065, i32 4 }
@___asan_gen_.1514 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11078, i32 4 }
@___asan_gen_.1517 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11099, i32 3 }
@___asan_gen_.1520 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11106, i32 4 }
@___asan_gen_.1523 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11113, i32 4 }
@___asan_gen_.1526 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11203, i32 4 }
@___asan_gen_.1529 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11209, i32 4 }
@___asan_gen_.1532 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11234, i32 4 }
@___asan_gen_.1535 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11239, i32 4 }
@___asan_gen_.1538 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11306, i32 3 }
@___asan_gen_.1541 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11308, i32 3 }
@___asan_gen_.1544 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11310, i32 3 }
@___asan_gen_.1549 = private unnamed_addr constant [71 x i8] c"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h\00", align 1
@___asan_gen_.1550 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1549, i32 354, i32 1 }
@___asan_gen_.1552 = private unnamed_addr constant [27 x i8] c"../include/linux/cpumask.h\00", align 1
@___asan_gen_.1553 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1552, i32 108, i32 2 }
@___asan_gen_.1556 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10647, i32 4 }
@___asan_gen_.1559 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10679, i32 3 }
@___asan_gen_.1562 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10729, i32 3 }
@___asan_gen_.1564 = private unnamed_addr constant [35 x i8] c"../include/drm/drm_atomic_helper.h\00", align 1
@___asan_gen_.1565 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1564, i32 220, i32 2 }
@___asan_gen_.1568 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10565, i32 3 }
@___asan_gen_.1571 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10580, i32 3 }
@___asan_gen_.1574 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10592, i32 3 }
@___asan_gen_.1577 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10607, i32 4 }
@___asan_gen_.1580 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7680, i32 5 }
@___asan_gen_.1583 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7683, i32 5 }
@___asan_gen_.1586 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7686, i32 5 }
@___asan_gen_.1589 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 5521, i32 3 }
@___asan_gen_.1592 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 5289, i32 3 }
@___asan_gen_.1595 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10246, i32 4 }
@___asan_gen_.1598 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10284, i32 4 }
@___asan_gen_.1601 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10293, i32 2 }
@___asan_gen_.1604 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10315, i32 4 }
@___asan_gen_.1607 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10338, i32 3 }
@___asan_gen_.1610 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10382, i32 4 }
@___asan_gen_.1613 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7158, i32 17 }
@___asan_gen_.1616 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7158, i32 29 }
@___asan_gen_.1619 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6306, i32 4 }
@___asan_gen_.1622 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 5679, i32 2 }
@___asan_gen_.1625 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10840, i32 4 }
@___asan_gen_.1628 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10085, i32 4 }
@___asan_gen_.1631 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9622, i32 4 }
@___asan_gen_.1634 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9655, i32 4 }
@___asan_gen_.1640 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9698, i32 5 }
@___asan_gen_.1643 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9885, i32 6 }
@___asan_gen_.1646 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9073, i32 3 }
@___asan_gen_.1649 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9081, i32 3 }
@___asan_gen_.1658 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6603, i32 2 }
@___asan_gen_.1661 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9136, i32 3 }
@___asan_gen_.1664 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9203, i32 4 }
@___asan_gen_.1667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9212, i32 3 }
@___asan_gen_.1670 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9233, i32 4 }
@___asan_gen_.1673 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 9246, i32 3 }
@___asan_gen_.1685 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8845, i32 2 }
@___asan_gen_.1688 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8884, i32 4 }
@___asan_gen_.1691 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8888, i32 4 }
@___asan_gen_.1694 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8797, i32 3 }
@___asan_gen_.1697 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8985, i32 3 }
@___asan_gen_.1706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8907, i32 2 }
@___asan_gen_.1709 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1010, i32 3 }
@___asan_gen_.1712 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3975, i32 4 }
@___asan_gen_.1715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3979, i32 4 }
@___asan_gen_.1718 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4087, i32 3 }
@___asan_gen_.1721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4105, i32 3 }
@___asan_gen_.1722 = private unnamed_addr constant [15 x i8] c"dm_plane_funcs\00", align 1
@___asan_gen_.1724 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7533, i32 37 }
@___asan_gen_.1725 = private unnamed_addr constant [22 x i8] c"dm_plane_helper_funcs\00", align 1
@___asan_gen_.1727 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7781, i32 44 }
@___asan_gen_.1728 = private unnamed_addr constant [12 x i8] c"rgb_formats\00", align 1
@___asan_gen_.1730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7795, i32 23 }
@___asan_gen_.1731 = private unnamed_addr constant [16 x i8] c"overlay_formats\00", align 1
@___asan_gen_.1733 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7812, i32 23 }
@___asan_gen_.1736 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7558, i32 3 }
@___asan_gen_.1745 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7574, i32 3 }
@___asan_gen_.1748 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7586, i32 4 }
@___asan_gen_.1751 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7595, i32 3 }
@___asan_gen_.1754 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7645, i32 3 }
@___asan_gen_.1765 = private unnamed_addr constant [56 x i8] c"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_object.h\00", align 1
@___asan_gen_.1766 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1765, i32 179, i32 4 }
@___asan_gen_.1767 = private unnamed_addr constant [21 x i8] c"amdgpu_dm_crtc_funcs\00", align 1
@___asan_gen_.1769 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6674, i32 36 }
@___asan_gen_.1770 = private unnamed_addr constant [28 x i8] c"amdgpu_dm_crtc_helper_funcs\00", align 1
@___asan_gen_.1772 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7324, i32 43 }
@___asan_gen_.1775 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7302, i32 3 }
@___asan_gen_.1778 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7313, i32 2 }
@___asan_gen_.1779 = private unnamed_addr constant [24 x i8] c"amdgpu_dm_encoder_funcs\00", align 1
@___asan_gen_.1781 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4602, i32 39 }
@___asan_gen_.1784 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8517, i32 2 }
@___asan_gen_.1787 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8521, i32 3 }
@___asan_gen_.1790 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8529, i32 3 }
@___asan_gen_.1791 = private unnamed_addr constant [26 x i8] c"amdgpu_dm_connector_funcs\00", align 1
@___asan_gen_.1793 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6943, i32 41 }
@___asan_gen_.1796 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8543, i32 3 }
@___asan_gen_.1797 = private unnamed_addr constant [33 x i8] c"amdgpu_dm_connector_helper_funcs\00", align 1
@___asan_gen_.1799 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7212, i32 1 }
@___asan_gen_.1800 = private unnamed_addr constant [19 x i8] c"amdgpu_dm_i2c_algo\00", align 1
@___asan_gen_.1802 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8470, i32 35 }
@___asan_gen_.1805 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8490, i32 51 }
@___asan_gen_.1806 = private unnamed_addr constant [13 x i8] c"common_rates\00", align 1
@___asan_gen_.1808 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 8245, i32 24 }
@___asan_gen_.1811 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 874, i32 4 }
@___asan_gen_.1820 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 877, i32 4 }
@___asan_gen_.1823 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2490, i32 3 }
@___asan_gen_.1826 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2500, i32 3 }
@___asan_gen_.1829 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2513, i32 3 }
@___asan_gen_.1832 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4060, i32 37 }
@___asan_gen_.1833 = private unnamed_addr constant [24 x i8] c"amdgpu_dm_backlight_ops\00", align 1
@___asan_gen_.1835 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4041, i32 35 }
@___asan_gen_.1838 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4070, i32 3 }
@___asan_gen_.1841 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 4072, i32 3 }
@___asan_gen_.1844 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3377, i32 4 }
@___asan_gen_.1847 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3399, i32 4 }
@___asan_gen_.1850 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3421, i32 3 }
@___asan_gen_.1859 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 542, i32 2 }
@___asan_gen_.1868 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 380, i32 3 }
@___asan_gen_.1874 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 387, i32 3 }
@___asan_gen_.1880 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 457, i32 2 }
@___asan_gen_.1883 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2572, i32 3 }
@___asan_gen_.1886 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3181, i32 3 }
@___asan_gen_.1887 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.1892 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3185, i32 2 }
@___asan_gen_.1895 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3190, i32 2 }
@___asan_gen_.1898 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1299, i32 3 }
@___asan_gen_.1901 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3132, i32 3 }
@___asan_gen_.1904 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3171, i32 3 }
@___asan_gen_.1907 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 3483, i32 4 }
@___asan_gen_.1916 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 489, i32 3 }
@___asan_gen_.1928 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2306, i32 5 }
@___asan_gen_.1934 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2312, i32 6 }
@___asan_gen_.1943 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1178, i32 3 }
@___asan_gen_.1946 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 1184, i32 4 }
@___asan_gen_.1949 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2228, i32 3 }
@___asan_gen_.1950 = private unnamed_addr constant [20 x i8] c"pre_computed_values\00", align 1
@___asan_gen_.1952 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 2819, i32 18 }
@___asan_gen_.1955 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6970, i32 3 }
@___asan_gen_.1958 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7032, i32 4 }
@___asan_gen_.1961 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7039, i32 4 }
@___asan_gen_.1964 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7054, i32 3 }
@___asan_gen_.1967 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6388, i32 3 }
@___asan_gen_.1970 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 6437, i32 3 }
@___asan_gen_.1973 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 7398, i32 3 }
@___asan_gen_.1976 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 10006, i32 3 }
@___asan_gen_.1979 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11366, i32 3 }
@___asan_gen_.1982 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11374, i32 4 }
@___asan_gen_.1983 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.1989 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1990 = private constant [63 x i8] c"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c\00", align 1
@___asan_gen_.1991 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1990, i32 11386, i32 3 }
@___asan_gen_.1992 = private unnamed_addr constant [53 x i8] c"switch.table.amdgpu_dm_update_connector_after_detect\00", align 1
@___asan_gen_.1993 = private unnamed_addr constant [57 x i8] c"switch.table.amdgpu_dm_update_connector_after_detect.422\00", align 1
@___asan_gen_.1994 = private unnamed_addr constant [57 x i8] c"switch.table.amdgpu_dm_update_connector_after_detect.423\00", align 1
@___asan_gen_.1995 = private unnamed_addr constant [57 x i8] c"switch.table.amdgpu_dm_update_connector_after_detect.424\00", align 1
@___asan_gen_.1996 = private unnamed_addr constant [57 x i8] c"switch.table.amdgpu_dm_update_connector_after_detect.425\00", align 1
@___asan_gen_.1997 = private unnamed_addr constant [42 x i8] c"switch.table.update_subconnector_property\00", align 1
@___asan_gen_.1998 = private unnamed_addr constant [45 x i8] c"switch.table.create_validate_stream_for_sink\00", align 1
@___asan_gen_.1999 = private unnamed_addr constant [44 x i8] c"switch.table.dm_encoder_helper_atomic_check\00", align 1
@___asan_gen_.2000 = private unnamed_addr constant [45 x i8] c"switch.table.amdgpu_dm_get_encoder_crtc_mask\00", align 1
@___asan_gen_.2001 = private unnamed_addr constant [27 x i8] c"switch.table.dm_early_init\00", align 1
@___asan_gen_.2002 = private unnamed_addr constant [31 x i8] c"switch.table.dm_early_init.426\00", align 1
@___asan_gen_.2003 = private unnamed_addr constant [31 x i8] c"switch.table.dm_early_init.427\00", align 1
@___asan_gen_.2004 = private unnamed_addr constant [24 x i8] c"switch.table.dm_hw_init\00", align 1
@___asan_gen_.2005 = private unnamed_addr constant [41 x i8] c"switch.table.fill_dc_plane_info_and_addr\00", align 1
@___asan_gen_.2006 = private unnamed_addr constant [42 x i8] c"switch.table.fill_plane_buffer_attributes\00", align 1
@___asan_gen_.2007 = private unnamed_addr constant [40 x i8] c"switch.table.amdgpu_dm_connector_detect\00", align 1
@llvm.compiler.used = appending global [638 x ptr] [ptr @__UNIQUE_ID_firmware441, ptr @__UNIQUE_ID_firmware442, ptr @__UNIQUE_ID_firmware443, ptr @__UNIQUE_ID_firmware444, ptr @__UNIQUE_ID_firmware445, ptr @__UNIQUE_ID_firmware446, ptr @__UNIQUE_ID_firmware447, ptr @__UNIQUE_ID_firmware448, ptr @__UNIQUE_ID_firmware449, ptr @__UNIQUE_ID_firmware450, ptr @__bpf_trace_tp_map_amdgpu_dc_performance, ptr @__bpf_trace_tp_map_amdgpu_dc_rreg, ptr @__bpf_trace_tp_map_amdgpu_dc_wreg, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_check_begin, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_check_finish, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_begin, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_finish, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_state_template, ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_update_cursor, ptr @__bpf_trace_tp_map_amdgpu_dm_connector_atomic_check, ptr @__bpf_trace_tp_map_amdgpu_dm_crtc_atomic_check, ptr @__bpf_trace_tp_map_amdgpu_dm_dc_clocks_state, ptr @__bpf_trace_tp_map_amdgpu_dm_dc_pipe_state, ptr @__bpf_trace_tp_map_amdgpu_dm_dce_clocks_state, ptr @__bpf_trace_tp_map_amdgpu_dm_plane_atomic_check, ptr @__bpf_trace_tp_map_amdgpu_dmub_trace_high_irq, ptr @__bpf_trace_tp_map_amdgpu_refresh_rate_track, ptr @__bpf_trace_tp_map_dcn_fpu, ptr @__event_amdgpu_dc_performance, ptr @__event_amdgpu_dc_rreg, ptr @__event_amdgpu_dc_wreg, ptr @__event_amdgpu_dm_atomic_check_begin, ptr @__event_amdgpu_dm_atomic_check_finish, ptr @__event_amdgpu_dm_atomic_commit_tail_begin, ptr @__event_amdgpu_dm_atomic_commit_tail_finish, ptr @__event_amdgpu_dm_atomic_state_template, ptr @__event_amdgpu_dm_atomic_update_cursor, ptr @__event_amdgpu_dm_connector_atomic_check, ptr @__event_amdgpu_dm_crtc_atomic_check, ptr @__event_amdgpu_dm_dc_clocks_state, ptr @__event_amdgpu_dm_dc_pipe_state, ptr @__event_amdgpu_dm_dce_clocks_state, ptr @__event_amdgpu_dm_plane_atomic_check, ptr @__event_amdgpu_dmub_trace_high_irq, ptr @__event_amdgpu_refresh_rate_track, ptr @__event_dcn_fpu, ptr @__tracepoint_amdgpu_dc_performance, ptr @__tracepoint_amdgpu_dc_rreg, ptr @__tracepoint_amdgpu_dc_wreg, ptr @__tracepoint_amdgpu_dm_atomic_check_begin, ptr @__tracepoint_amdgpu_dm_atomic_check_finish, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish, ptr @__tracepoint_amdgpu_dm_atomic_state_template, ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, ptr @__tracepoint_amdgpu_dm_connector_atomic_check, ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, ptr @__tracepoint_amdgpu_dm_dc_clocks_state, ptr @__tracepoint_amdgpu_dm_dc_pipe_state, ptr @__tracepoint_amdgpu_dm_dce_clocks_state, ptr @__tracepoint_amdgpu_dm_plane_atomic_check, ptr @__tracepoint_amdgpu_dmub_trace_high_irq, ptr @__tracepoint_amdgpu_refresh_rate_track, ptr @__tracepoint_dcn_fpu, ptr @__tracepoint_ptr_amdgpu_dc_performance, ptr @__tracepoint_ptr_amdgpu_dc_rreg, ptr @__tracepoint_ptr_amdgpu_dc_wreg, ptr @__tracepoint_ptr_amdgpu_dm_atomic_check_begin, ptr @__tracepoint_ptr_amdgpu_dm_atomic_check_finish, ptr @__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_begin, ptr @__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_finish, ptr @__tracepoint_ptr_amdgpu_dm_atomic_state_template, ptr @__tracepoint_ptr_amdgpu_dm_atomic_update_cursor, ptr @__tracepoint_ptr_amdgpu_dm_connector_atomic_check, ptr @__tracepoint_ptr_amdgpu_dm_crtc_atomic_check, ptr @__tracepoint_ptr_amdgpu_dm_dc_clocks_state, ptr @__tracepoint_ptr_amdgpu_dm_dc_pipe_state, ptr @__tracepoint_ptr_amdgpu_dm_dce_clocks_state, ptr @__tracepoint_ptr_amdgpu_dm_plane_atomic_check, ptr @__tracepoint_ptr_amdgpu_dmub_trace_high_irq, ptr @__tracepoint_ptr_amdgpu_refresh_rate_track, ptr @__tracepoint_ptr_dcn_fpu, ptr @amdgpu_bo_reserve._entry, ptr @amdgpu_bo_reserve._entry_ptr, ptr @amdgpu_dm_fbc_init._entry, ptr @amdgpu_dm_fbc_init._entry_ptr, ptr @amdgpu_dm_init._entry, ptr @amdgpu_dm_init._entry.221, ptr @amdgpu_dm_init._entry.225, ptr @amdgpu_dm_init._entry.234, ptr @amdgpu_dm_init._entry_ptr, ptr @amdgpu_dm_init._entry_ptr.223, ptr @amdgpu_dm_init._entry_ptr.227, ptr @amdgpu_dm_init._entry_ptr.236, ptr @dm_dmub_hw_init._entry, ptr @dm_dmub_hw_init._entry.247, ptr @dm_dmub_hw_init._entry.251, ptr @dm_dmub_hw_init._entry.255, ptr @dm_dmub_hw_init._entry_ptr, ptr @dm_dmub_hw_init._entry_ptr.249, ptr @dm_dmub_hw_init._entry_ptr.253, ptr @dm_dmub_hw_init._entry_ptr.257, ptr @dm_dmub_hw_resume._entry, ptr @dm_dmub_hw_resume._entry.407, ptr @dm_dmub_hw_resume._entry_ptr, ptr @dm_dmub_hw_resume._entry_ptr.408, ptr @dm_dmub_sw_init._entry, ptr @dm_dmub_sw_init._entry_ptr, ptr @dm_edid_parser_send_cea._entry, ptr @dm_edid_parser_send_cea._entry_ptr, ptr @dm_gpureset_toggle_interrupts._entry, ptr @dm_gpureset_toggle_interrupts._entry.402, ptr @dm_gpureset_toggle_interrupts._entry_ptr, ptr @dm_gpureset_toggle_interrupts._entry_ptr.404, ptr @dm_plane_helper_prepare_fb._entry, ptr @dm_plane_helper_prepare_fb._entry_ptr, ptr @event_amdgpu_dc_performance, ptr @event_amdgpu_dc_rreg, ptr @event_amdgpu_dc_wreg, ptr @event_amdgpu_dm_atomic_check_begin, ptr @event_amdgpu_dm_atomic_check_finish, ptr @event_amdgpu_dm_atomic_commit_tail_begin, ptr @event_amdgpu_dm_atomic_commit_tail_finish, ptr @event_amdgpu_dm_atomic_state_template, ptr @event_amdgpu_dm_atomic_update_cursor, ptr @event_amdgpu_dm_connector_atomic_check, ptr @event_amdgpu_dm_crtc_atomic_check, ptr @event_amdgpu_dm_dc_clocks_state, ptr @event_amdgpu_dm_dc_pipe_state, ptr @event_amdgpu_dm_dce_clocks_state, ptr @event_amdgpu_dm_plane_atomic_check, ptr @event_amdgpu_dmub_trace_high_irq, ptr @event_amdgpu_refresh_rate_track, ptr @event_class_amdgpu_dc_performance, ptr @event_class_amdgpu_dc_reg_template, ptr @event_class_amdgpu_dm_atomic_check_finish, ptr @event_class_amdgpu_dm_atomic_state_template, ptr @event_class_amdgpu_dm_connector_atomic_check, ptr @event_class_amdgpu_dm_crtc_atomic_check, ptr @event_class_amdgpu_dm_dc_clocks_state, ptr @event_class_amdgpu_dm_dc_pipe_state, ptr @event_class_amdgpu_dm_dce_clocks_state, ptr @event_class_amdgpu_dm_plane_state_template, ptr @event_class_amdgpu_dmub_trace_high_irq, ptr @event_class_amdgpu_refresh_rate_track, ptr @event_class_dcn_fpu, ptr @event_dcn_fpu, ptr @load_dmcu_fw._entry, ptr @load_dmcu_fw._entry.209, ptr @load_dmcu_fw._entry_ptr, ptr @load_dmcu_fw._entry_ptr.211, ptr @str__amdgpu_dm__trace_system_name, ptr @trace_event_fields_amdgpu_dc_reg_template, ptr @trace_event_type_funcs_amdgpu_dc_reg_template, ptr @print_fmt_amdgpu_dc_reg_template, ptr @trace_event_fields_amdgpu_dc_performance, ptr @trace_event_type_funcs_amdgpu_dc_performance, ptr @print_fmt_amdgpu_dc_performance, ptr @trace_event_fields_amdgpu_dm_connector_atomic_check, ptr @trace_event_type_funcs_amdgpu_dm_connector_atomic_check, ptr @print_fmt_amdgpu_dm_connector_atomic_check, ptr @trace_event_fields_amdgpu_dm_crtc_atomic_check, ptr @trace_event_type_funcs_amdgpu_dm_crtc_atomic_check, ptr @print_fmt_amdgpu_dm_crtc_atomic_check, ptr @trace_event_fields_amdgpu_dm_plane_state_template, ptr @trace_event_type_funcs_amdgpu_dm_plane_state_template, ptr @print_fmt_amdgpu_dm_plane_state_template, ptr @trace_event_fields_amdgpu_dm_atomic_state_template, ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template, ptr @print_fmt_amdgpu_dm_atomic_state_template, ptr @trace_event_fields_amdgpu_dm_atomic_check_finish, ptr @trace_event_type_funcs_amdgpu_dm_atomic_check_finish, ptr @print_fmt_amdgpu_dm_atomic_check_finish, ptr @trace_event_fields_amdgpu_dm_dc_pipe_state, ptr @trace_event_type_funcs_amdgpu_dm_dc_pipe_state, ptr @print_fmt_amdgpu_dm_dc_pipe_state, ptr @trace_event_fields_amdgpu_dm_dc_clocks_state, ptr @trace_event_type_funcs_amdgpu_dm_dc_clocks_state, ptr @print_fmt_amdgpu_dm_dc_clocks_state, ptr @trace_event_fields_amdgpu_dm_dce_clocks_state, ptr @trace_event_type_funcs_amdgpu_dm_dce_clocks_state, ptr @print_fmt_amdgpu_dm_dce_clocks_state, ptr @trace_event_fields_amdgpu_dmub_trace_high_irq, ptr @trace_event_type_funcs_amdgpu_dmub_trace_high_irq, ptr @print_fmt_amdgpu_dmub_trace_high_irq, ptr @trace_event_fields_amdgpu_refresh_rate_track, ptr @trace_event_type_funcs_amdgpu_refresh_rate_track, ptr @print_fmt_amdgpu_refresh_rate_track, ptr @trace_event_fields_dcn_fpu, ptr @trace_event_type_funcs_dcn_fpu, ptr @print_fmt_dcn_fpu, ptr @amdgpu_dm_funcs, ptr @dm_ip_block, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @dev_attr_s3_debug, ptr @.str.3, ptr @amdgpu_dm_encoder_helper_funcs, ptr @amdgpu_dm_connector_init_helper.__key, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.42, ptr @.str.43, ptr @.str.44, ptr @.str.45, ptr @.str.46, ptr @.str.47, ptr @.str.48, ptr @.str.49, ptr @.str.50, ptr @.str.51, ptr @.str.52, ptr @.str.53, ptr @.str.54, ptr @.str.55, ptr @.str.56, ptr @.str.57, ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.61, ptr @.str.62, ptr @.str.63, ptr @.str.64, ptr @.str.65, ptr @.str.66, ptr @.str.67, ptr @.str.68, ptr @.str.69, ptr @.str.70, ptr @.str.71, ptr @.str.72, ptr @.str.73, ptr @.str.74, ptr @.str.75, ptr @.str.76, ptr @.str.77, ptr @.str.78, ptr @.str.79, ptr @.str.80, ptr @.str.81, ptr @.str.82, ptr @.str.83, ptr @.str.84, ptr @.str.85, ptr @.str.86, ptr @.str.87, ptr @.str.88, ptr @.str.89, ptr @.str.90, ptr @.str.91, ptr @.str.92, ptr @.str.93, ptr @.str.94, ptr @.str.95, ptr @.str.96, ptr @.str.97, ptr @.str.98, ptr @.str.99, ptr @.str.100, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @.str.106, ptr @.str.107, ptr @.str.108, ptr @.str.109, ptr @.str.110, ptr @.str.111, ptr @.str.112, ptr @.str.113, ptr @.str.114, ptr @.str.115, ptr @.str.116, ptr @.str.117, ptr @.str.118, ptr @.str.119, ptr @.str.120, ptr @.str.121, ptr @.str.122, ptr @.str.123, ptr @.str.124, ptr @.str.125, ptr @.str.126, ptr @.str.127, ptr @.str.128, ptr @.str.129, ptr @.str.130, ptr @.str.131, ptr @.str.132, ptr @.str.133, ptr @.str.134, ptr @.str.135, ptr @.str.136, ptr @.str.137, ptr @.str.138, ptr @.str.139, ptr @.str.140, ptr @.str.141, ptr @.str.142, ptr @.str.143, ptr @.str.144, ptr @.str.145, ptr @.str.146, ptr @.str.147, ptr @.str.148, ptr @.str.149, ptr @.str.150, ptr @.str.151, ptr @.str.152, ptr @.str.153, ptr @.str.154, ptr @.str.155, ptr @.str.156, ptr @.str.157, ptr @.str.158, ptr @.str.159, ptr @.str.160, ptr @.str.161, ptr @.str.162, ptr @.str.163, ptr @.str.164, ptr @.str.165, ptr @.str.166, ptr @.str.167, ptr @.str.168, ptr @.str.169, ptr @.str.170, ptr @.str.171, ptr @.str.172, ptr @.str.173, ptr @.str.174, ptr @.str.175, ptr @.str.176, ptr @.str.177, ptr @.str.178, ptr @.str.179, ptr @dm_display_funcs, ptr @.str.180, ptr @.str.181, ptr @.str.182, ptr @.str.183, ptr @.str.184, ptr @.str.185, ptr @.str.186, ptr @.str.187, ptr @.str.188, ptr @.str.189, ptr @.str.190, ptr @.str.191, ptr @.str.192, ptr @.str.193, ptr @.str.194, ptr @.str.195, ptr @.str.196, ptr @.str.197, ptr @.str.198, ptr @.str.199, ptr @.str.200, ptr @.str.201, ptr @.str.202, ptr @.str.203, ptr @.str.204, ptr @.str.205, ptr @.str.206, ptr @.str.207, ptr @.str.208, ptr @.str.210, ptr @.str.212, ptr @amdgpu_dm_audio_component_bind_ops, ptr @amdgpu_dm_audio_component_ops, ptr @.str.213, ptr @amdgpu_dm_init.__key, ptr @.str.214, ptr @amdgpu_dm_init.__key.215, ptr @.str.216, ptr @.str.217, ptr @.str.218, ptr @.str.219, ptr @.str.220, ptr @.str.222, ptr @.str.224, ptr @.str.226, ptr @.str.228, ptr @.str.229, ptr @.str.230, ptr @.str.231, ptr @.str.232, ptr @.str.233, ptr @.str.235, ptr @.str.237, ptr @.str.238, ptr @.str.239, ptr @.str.240, ptr @.str.241, ptr @.str.242, ptr @.str.243, ptr @.str.244, ptr @.str.245, ptr @.str.246, ptr @.str.248, ptr @.str.250, ptr @.str.252, ptr @.str.254, ptr @.str.256, ptr @.str.258, ptr @.str.259, ptr @hpd_rx_irq_create_workqueue.__key, ptr @.str.260, ptr @init_completion.__key, ptr @.str.261, ptr @.str.262, ptr @.str.263, ptr @.str.264, ptr @.str.265, ptr @.str.266, ptr @.str.267, ptr @.str.268, ptr @.str.269, ptr @.str.270, ptr @amdgpu_dm_mode_funcs, ptr @amdgpu_dm_mode_config_helperfuncs, ptr @dm_atomic_state_funcs, ptr @.str.271, ptr @.str.272, ptr @.str.273, ptr @.str.274, ptr @.str.275, ptr @.str.276, ptr @.str.277, ptr @.str.278, ptr @.str.279, ptr @.str.280, ptr @.str.281, ptr @.str.282, ptr @.str.283, ptr @.str.284, ptr @.str.285, ptr @.str.286, ptr @.str.287, ptr @.str.288, ptr @.str.289, ptr @.str.290, ptr @.str.291, ptr @.str.292, ptr @.str.293, ptr @.str.294, ptr @.str.295, ptr @.str.296, ptr @.str.297, ptr @.str.298, ptr @.str.299, ptr @.str.300, ptr @.str.301, ptr @.str.302, ptr @.str.303, ptr @.str.304, ptr @.str.305, ptr @.str.306, ptr @.str.307, ptr @.str.308, ptr @.str.309, ptr @.str.310, ptr @.str.311, ptr @.str.312, ptr @.str.313, ptr @.str.314, ptr @.str.315, ptr @.str.316, ptr @.str.317, ptr @.str.318, ptr @.str.319, ptr @.str.320, ptr @.str.321, ptr @.str.322, ptr @.str.323, ptr @.str.324, ptr @.str.325, ptr @.str.326, ptr @.str.327, ptr @.str.328, ptr @.str.329, ptr @.str.330, ptr @.str.331, ptr @.str.332, ptr @.str.333, ptr @.str.334, ptr @.str.335, ptr @.str.336, ptr @.str.337, ptr @.str.338, ptr @.str.339, ptr @.str.340, ptr @.str.341, ptr @.str.342, ptr @.str.343, ptr @.str.344, ptr @.str.345, ptr @.str.346, ptr @.str.347, ptr @.str.348, ptr @dm_plane_funcs, ptr @dm_plane_helper_funcs, ptr @rgb_formats, ptr @overlay_formats, ptr @.str.349, ptr @.str.350, ptr @.str.351, ptr @.str.352, ptr @.str.353, ptr @.str.354, ptr @.str.355, ptr @.str.356, ptr @.str.357, ptr @amdgpu_dm_crtc_funcs, ptr @amdgpu_dm_crtc_helper_funcs, ptr @.str.359, ptr @.str.360, ptr @amdgpu_dm_encoder_funcs, ptr @.str.361, ptr @.str.362, ptr @.str.363, ptr @amdgpu_dm_connector_funcs, ptr @.str.364, ptr @amdgpu_dm_connector_helper_funcs, ptr @amdgpu_dm_i2c_algo, ptr @.str.365, ptr @add_fs_modes.common_rates, ptr @.str.366, ptr @.str.367, ptr @.str.368, ptr @.str.369, ptr @.str.370, ptr @.str.371, ptr @.str.372, ptr @amdgpu_dm_backlight_ops, ptr @.str.373, ptr @.str.374, ptr @.str.375, ptr @.str.376, ptr @.str.377, ptr @.str.378, ptr @.str.379, ptr @.str.380, ptr @.str.381, ptr @.str.382, ptr @.str.383, ptr @.str.384, ptr @.str.385, ptr @.str.386, ptr @.str.387, ptr @.str.388, ptr @.str.389, ptr @schedule_hpd_rx_offload_work.__key, ptr @.str.390, ptr @.str.391, ptr @.str.392, ptr @.str.393, ptr @.str.394, ptr @.str.395, ptr @.str.396, ptr @.str.397, ptr @.str.398, ptr @.str.399, ptr @.str.400, ptr @.str.401, ptr @.str.403, ptr @.str.405, ptr @.str.406, ptr @.str.409, ptr @update_connector_ext_caps.pre_computed_values, ptr @.str.410, ptr @.str.411, ptr @.str.412, ptr @.str.413, ptr @.str.414, ptr @.str.415, ptr @.str.416, ptr @.str.417, ptr @.str.418, ptr @.str.419, ptr @.str.420, ptr @.str.421, ptr @switch.table.amdgpu_dm_update_connector_after_detect, ptr @switch.table.amdgpu_dm_update_connector_after_detect.422, ptr @switch.table.amdgpu_dm_update_connector_after_detect.423, ptr @switch.table.amdgpu_dm_update_connector_after_detect.424, ptr @switch.table.amdgpu_dm_update_connector_after_detect.425, ptr @switch.table.update_subconnector_property, ptr @switch.table.create_validate_stream_for_sink, ptr @switch.table.dm_encoder_helper_atomic_check, ptr @switch.table.amdgpu_dm_get_encoder_crtc_mask, ptr @switch.table.dm_early_init, ptr @switch.table.dm_early_init.426, ptr @switch.table.dm_early_init.427, ptr @switch.table.dm_hw_init, ptr @switch.table.fill_dc_plane_info_and_addr, ptr @switch.table.fill_plane_buffer_attributes, ptr @switch.table.amdgpu_dm_connector_detect], section "llvm.metadata"
@0 = internal global [524 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @str__amdgpu_dm__trace_system_name to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.468 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.470 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dc_reg_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.471 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dc_reg_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.474 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dc_reg_template to i32), i32 81, i32 128, i32 ptrtoint (ptr @___asan_gen_.477 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dc_rreg to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.480 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.482 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dc_wreg to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.485 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dc_performance to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.486 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dc_performance to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.489 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dc_performance to i32), i32 210, i32 256, i32 ptrtoint (ptr @___asan_gen_.492 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dc_performance to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.495 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_connector_atomic_check to i32), i32 408, i32 512, i32 ptrtoint (ptr @___asan_gen_.498 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_connector_atomic_check to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.501 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_connector_atomic_check to i32), i32 562, i32 704, i32 ptrtoint (ptr @___asan_gen_.504 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_connector_atomic_check to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.507 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_crtc_atomic_check to i32), i32 480, i32 576, i32 ptrtoint (ptr @___asan_gen_.510 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_crtc_atomic_check to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.513 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_crtc_atomic_check to i32), i32 581, i32 736, i32 ptrtoint (ptr @___asan_gen_.516 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_crtc_atomic_check to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.519 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_plane_state_template to i32), i32 648, i32 832, i32 ptrtoint (ptr @___asan_gen_.522 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_plane_state_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.525 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_plane_state_template to i32), i32 946, i32 1184, i32 ptrtoint (ptr @___asan_gen_.528 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_plane_atomic_check to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.531 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.533 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_update_cursor to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.534 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.536 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_atomic_state_template to i32), i32 192, i32 224, i32 ptrtoint (ptr @___asan_gen_.537 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.540 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_atomic_state_template to i32), i32 257, i32 352, i32 ptrtoint (ptr @___asan_gen_.543 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_state_template to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.546 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_commit_tail_begin to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.549 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.551 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_commit_tail_finish to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.552 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_check_begin to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.555 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_atomic_check_finish to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.558 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_atomic_check_finish to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.561 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_atomic_check_finish to i32), i32 112, i32 160, i32 ptrtoint (ptr @___asan_gen_.564 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_atomic_check_finish to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.567 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_dc_pipe_state to i32), i32 720, i32 896, i32 ptrtoint (ptr @___asan_gen_.570 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_dc_pipe_state to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.573 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_dc_pipe_state to i32), i32 619, i32 768, i32 ptrtoint (ptr @___asan_gen_.576 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_dc_pipe_state to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.579 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_dc_clocks_state to i32), i32 432, i32 544, i32 ptrtoint (ptr @___asan_gen_.582 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_dc_clocks_state to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.585 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_dc_clocks_state to i32), i32 775, i32 992, i32 ptrtoint (ptr @___asan_gen_.588 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_dc_clocks_state to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.591 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dm_dce_clocks_state to i32), i32 264, i32 352, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dm_dce_clocks_state to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.597 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dm_dce_clocks_state to i32), i32 474, i32 576, i32 ptrtoint (ptr @___asan_gen_.600 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dm_dce_clocks_state to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.603 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_dmub_trace_high_irq to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.606 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_dmub_trace_high_irq to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.609 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_dmub_trace_high_irq to i32), i32 110, i32 160, i32 ptrtoint (ptr @___asan_gen_.612 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_dmub_trace_high_irq to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.615 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_amdgpu_refresh_rate_track to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.618 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_amdgpu_refresh_rate_track to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.621 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_amdgpu_refresh_rate_track to i32), i32 102, i32 160, i32 ptrtoint (ptr @___asan_gen_.624 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_amdgpu_refresh_rate_track to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.627 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dcn_fpu to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.630 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dcn_fpu to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.633 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dcn_fpu to i32), i32 114, i32 160, i32 ptrtoint (ptr @___asan_gen_.636 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dcn_fpu to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.639 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.642 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.645 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.647 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.650 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.659 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dev_attr_s3_debug to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.657 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.659 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_encoder_helper_funcs to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.663 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.665 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_connector_init_helper.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.680 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.719 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 257, i32 352, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.797 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.64 to i32), i32 234, i32 288, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.67 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.74 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.75 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.76 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.77 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.79 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.80 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.81 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.82 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.83 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.85 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.86 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.88 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.89 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.91 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 301, i32 384, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.98 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.100 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 118, i32 160, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.112 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.116 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.117 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.120 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.121 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.122 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.125 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.126 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.127 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.128 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.129 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.130 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.131 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.132 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.133 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.134 to i32), i32 197, i32 256, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.135 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.136 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.137 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.138 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.139 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.141 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.142 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.143 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.144 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.146 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.147 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.149 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.150 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.152 to i32), i32 361, i32 448, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.153 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.154 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.155 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.156 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.157 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.158 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.159 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.160 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.161 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.162 to i32), i32 222, i32 256, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.163 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.164 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.165 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.166 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.167 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.168 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.169 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.170 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.171 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.172 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.173 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.174 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.175 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.176 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.177 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.178 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.179 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_display_funcs to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1197 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.180 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.182 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1208 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.183 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.184 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.186 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.187 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.188 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.189 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.190 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.191 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1235 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.192 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_sw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.194 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.195 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1250 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.197 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.198 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1259 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.200 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.201 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1268 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.203 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.204 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1277 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @load_dmcu_fw._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.206 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.207 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.208 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @load_dmcu_fw._entry.209 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.210 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.212 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_audio_component_bind_ops to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1302 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1304 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_audio_component_ops to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.213 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1310 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init.__key.215 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1322 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.216 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1322 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.218 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1328 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1337 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.219 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1337 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.220 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1337 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init._entry.221 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1346 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.222 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1346 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.224 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1346 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init._entry.225 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.228 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1355 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.229 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1358 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.230 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1361 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1364 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1367 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.233 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_init._entry.234 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1376 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.235 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1376 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.237 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.238 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.239 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1385 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.240 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1388 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.241 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.242 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1394 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1397 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.244 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1400 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.245 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.246 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_init._entry.247 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1415 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.248 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1415 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.250 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1418 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_init._entry.251 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1424 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.252 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1424 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.254 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1427 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_init._entry.255 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.258 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.259 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1439 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @hpd_rx_irq_create_workqueue.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.260 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @init_completion.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.261 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1454 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.263 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.264 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1460 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.265 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1463 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.266 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.267 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1469 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.268 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1472 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.269 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.270 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_mode_funcs to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1479 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1481 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_mode_config_helperfuncs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1482 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_atomic_state_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1485 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1487 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.271 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1490 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.272 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1493 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.273 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1496 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.274 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1499 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.275 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1502 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.276 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1505 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.277 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1508 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.278 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1511 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.279 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1514 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.280 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1517 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.281 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.282 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.283 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1526 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.284 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1529 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.285 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.286 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1535 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.287 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1538 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.288 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.289 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1544 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.290 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.291 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.292 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1553 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.293 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1556 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.294 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.295 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1562 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.296 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1565 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.297 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1568 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.298 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.299 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1574 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.300 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.301 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.302 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1583 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.303 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1586 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.304 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.305 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1592 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.306 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1595 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.307 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.308 to i32), i32 134, i32 192, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.309 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1604 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.310 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1607 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.311 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1610 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.312 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1613 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.313 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1616 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.314 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.315 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1622 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.316 to i32), i32 69, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.317 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.318 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1631 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.319 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1634 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.320 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1640 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.321 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1640 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.322 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1643 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.323 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.324 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1649 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.325 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.326 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.327 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.328 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1661 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.329 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1664 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.330 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.331 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1670 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.332 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1673 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.333 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.334 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.335 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.336 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.337 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1688 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.338 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.339 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.340 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.341 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.342 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.343 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.344 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1709 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.345 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1712 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.346 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.347 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1718 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.348 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_plane_funcs to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1722 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1724 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_plane_helper_funcs to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1725 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1727 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @rgb_formats to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1728 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @overlay_formats to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1731 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1733 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.349 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_plane_helper_prepare_fb._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1745 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.350 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1745 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.351 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1745 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.352 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1748 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.353 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1751 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.354 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_bo_reserve._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.355 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.356 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.357 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_crtc_funcs to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.1767 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_crtc_helper_funcs to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1770 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1772 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.359 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1775 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.360 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_encoder_funcs to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1779 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1781 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.361 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1784 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.362 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1787 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.363 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_connector_funcs to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.1791 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1793 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.364 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1796 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_connector_helper_funcs to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1797 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1799 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_i2c_algo to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1800 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1802 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.365 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1805 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @add_fs_modes.common_rates to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1806 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.366 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1811 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_fbc_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.367 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.368 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.369 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1823 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.370 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1826 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.371 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1829 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.372 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1832 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_dm_backlight_ops to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1833 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1835 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.373 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1838 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.374 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1841 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.375 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1844 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.376 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1847 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.377 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1850 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.378 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.379 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.380 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.381 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.382 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.383 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.384 to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.385 to i32), i32 92, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.386 to i32), i32 65, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1880 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.387 to i32), i32 73, i32 128, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1880 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.388 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1883 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.389 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @schedule_hpd_rx_offload_work.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1887 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1892 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.390 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1892 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.391 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.392 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1898 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.393 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1901 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.394 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1904 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.395 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1907 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.396 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.397 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.398 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_gpureset_toggle_interrupts._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1928 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.399 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1928 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.400 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1928 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.401 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1928 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_gpureset_toggle_interrupts._entry.402 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.403 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_resume._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.405 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.406 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_dmub_hw_resume._entry.407 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1946 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.409 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1949 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @update_connector_ext_caps.pre_computed_values to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1950 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1952 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.410 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1955 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.411 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1958 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.412 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.413 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1964 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.414 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1967 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.415 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1970 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.416 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1973 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.417 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1976 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.418 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1979 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.419 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1982 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dm_edid_parser_send_cea._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1983 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1991 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.420 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1991 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.421 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1989 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1991 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_update_connector_after_detect to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1992 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_update_connector_after_detect.422 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1993 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_update_connector_after_detect.423 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1994 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_update_connector_after_detect.424 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1995 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_update_connector_after_detect.425 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1996 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.update_subconnector_property to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1997 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.create_validate_stream_for_sink to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1998 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dm_encoder_helper_atomic_check to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.1999 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_get_encoder_crtc_mask to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2000 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dm_early_init to i32), i32 88, i32 128, i32 ptrtoint (ptr @___asan_gen_.2001 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dm_early_init.426 to i32), i32 88, i32 128, i32 ptrtoint (ptr @___asan_gen_.2002 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dm_early_init.427 to i32), i32 88, i32 128, i32 ptrtoint (ptr @___asan_gen_.2003 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.dm_hw_init to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.2004 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.fill_dc_plane_info_and_addr to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.2005 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.fill_plane_buffer_attributes to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.2006 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.amdgpu_dm_connector_detect to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.2007 to i32), i32 ptrtoint (ptr @___asan_gen_.1990 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dc_rreg(ptr nocapture readnone %__data, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_rreg, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dc_wreg(ptr nocapture readnone %__data, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_wreg, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dc_performance(ptr nocapture readnone %__data, i32 noundef %read_count, i32 noundef %write_count, ptr noundef %last_read, ptr noundef %last_write, ptr noundef %func, i32 noundef %line) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_performance, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %read_count, i32 noundef %write_count, ptr noundef %last_read, ptr noundef %last_write, ptr noundef %func, i32 noundef %line) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_connector_atomic_check(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_connector_atomic_check, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_crtc_atomic_check(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_plane_atomic_check(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_plane_atomic_check, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_update_cursor(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_state_template(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_state_template, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_commit_tail_begin(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_commit_tail_finish(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_check_begin(ptr nocapture readnone %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_begin, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_atomic_check_finish(ptr nocapture readnone %__data, ptr noundef %state, i32 noundef %res) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_finish, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %state, i32 noundef %res) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_dc_pipe_state(ptr nocapture readnone %__data, i32 noundef %pipe_idx, ptr noundef %plane_state, ptr noundef %stream, ptr noundef %plane_res, i32 noundef %update_flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_dc_pipe_state, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pipe_idx, ptr noundef %plane_state, ptr noundef %stream, ptr noundef %plane_res, i32 noundef %update_flags) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_dc_clocks_state(ptr nocapture readnone %__data, ptr noundef %clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_dc_clocks_state, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %clk) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dm_dce_clocks_state(ptr nocapture readnone %__data, ptr noundef %clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_dce_clocks_state, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %clk) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_dmub_trace_high_irq(ptr nocapture readnone %__data, i32 noundef %trace_code, i32 noundef %tick_count, i32 noundef %param0, i32 noundef %param1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dmub_trace_high_irq, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %trace_code, i32 noundef %tick_count, i32 noundef %param0, i32 noundef %param1) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_amdgpu_refresh_rate_track(ptr nocapture readnone %__data, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_refresh_rate_track, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dcn_fpu(ptr nocapture readnone %__data, i1 noundef zeroext %begin, ptr noundef %function, i32 noundef %line, i32 noundef %recursion_depth) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dcn_fpu, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i1 noundef zeroext %begin, ptr noundef %function, i32 noundef %line, i32 noundef %recursion_depth) #20
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dc_reg_template(ptr noundef %__data, ptr nocapture noundef %count, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %reg6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %reg6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %reg, ptr %reg6, align 4
  %value7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %value7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %value, ptr %value7, align 4
  %5 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %count, align 4
  %add8 = add i32 %6, 1
  store i32 %add8, ptr %count, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dc_reg_template(ptr noundef %__data, ptr nocapture noundef %count, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %reg17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %reg17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %reg, ptr %reg17, align 4
  %value18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %value18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %value, ptr %value18, align 4
  %29 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %count, align 4
  %add19 = add i32 %30, 1
  store i32 %add19, ptr %count, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_event_reg(ptr noundef, i32 noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_event_raw_init(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dc_performance(ptr noundef %__data, i32 noundef %read_count, i32 noundef %write_count, ptr nocapture noundef %last_read, ptr nocapture noundef %last_write, ptr noundef readonly %func, i32 noundef %line) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %tobool.not.i38 = icmp eq ptr %func, null
  %spec.select.i = select i1 %tobool.not.i38, ptr @.str.12, ptr %func
  %call.i39 = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #23
  %add = add i32 %call.i39, 33
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef %add) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %add.i = shl i32 %call.i39, 16
  %or.i = add i32 %add.i, 65568
  %__data_loc_func = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 5
  %3 = ptrtoint ptr %__data_loc_func to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %or.i, ptr %__data_loc_func, align 4
  %reads = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 1
  %4 = ptrtoint ptr %reads to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %read_count, ptr %reads, align 4
  %writes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 2
  %5 = ptrtoint ptr %writes to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %write_count, ptr %writes, align 4
  %6 = ptrtoint ptr %last_read to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %last_read, align 4
  %sub = sub i32 %read_count, %7
  %read_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 3
  %8 = ptrtoint ptr %read_delta to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %sub, ptr %read_delta, align 4
  %9 = ptrtoint ptr %last_write to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %last_write, align 4
  %sub7 = sub i32 %write_count, %10
  %write_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 4
  %11 = ptrtoint ptr %write_delta to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %sub7, ptr %write_delta, align 4
  %add.ptr = getelementptr i8, ptr %call3, i32 32
  %call10 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #24
  %line11 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call3, i32 0, i32 6
  %12 = ptrtoint ptr %line11 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %line, ptr %line11, align 4
  %13 = ptrtoint ptr %last_read to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %read_count, ptr %last_read, align 4
  %14 = ptrtoint ptr %last_write to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %write_count, ptr %last_write, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dc_performance(ptr noundef %__data, i32 noundef %read_count, i32 noundef %write_count, ptr nocapture noundef %last_read, ptr nocapture noundef %last_write, ptr noundef readonly %func, i32 noundef %line) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %tobool.not.i = icmp eq ptr %func, null
  %spec.select.i = select i1 %tobool.not.i, ptr @.str.12, ptr %func
  %call.i = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #23
  %add.i = shl i32 %call.i, 16
  %or.i = add i32 %add.i, 65568
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i63.not = icmp eq ptr %15, null
  br i1 %tobool.not.i63.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %add12 = add i32 %call.i, 44
  %and = and i32 %add12, -8
  %sub = add i32 %and, -4
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef %sub, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %__data_loc_func = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 5
  %27 = ptrtoint ptr %__data_loc_func to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %or.i, ptr %__data_loc_func, align 4
  %reads = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 1
  %28 = ptrtoint ptr %reads to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %read_count, ptr %reads, align 4
  %writes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 2
  %29 = ptrtoint ptr %writes to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %write_count, ptr %writes, align 4
  %30 = ptrtoint ptr %last_read to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %last_read, align 4
  %sub18 = sub i32 %read_count, %31
  %read_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 3
  %32 = ptrtoint ptr %read_delta to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %sub18, ptr %read_delta, align 4
  %33 = ptrtoint ptr %last_write to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %last_write, align 4
  %sub19 = sub i32 %write_count, %34
  %write_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 4
  %35 = ptrtoint ptr %write_delta to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %sub19, ptr %write_delta, align 4
  %add.ptr = getelementptr i8, ptr %call13, i32 32
  %call23 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #24
  %line24 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %call13, i32 0, i32 6
  %36 = ptrtoint ptr %line24 to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %line, ptr %line24, align 4
  %37 = ptrtoint ptr %last_read to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %read_count, ptr %last_read, align 4
  %38 = ptrtoint ptr %last_write to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %write_count, ptr %last_write, align 4
  %39 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %rctx, align 4
  %41 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef %sub, i32 noundef %40, ptr noundef %__data, i64 noundef 1, ptr noundef %42, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_connector_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 68) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %3 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_connector, ptr %4, i32 0, i32 6
  %5 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %base, align 8
  %conn_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 1
  %7 = ptrtoint ptr %conn_id to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %conn_id, align 4
  %conn_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 2
  %8 = ptrtoint ptr %conn_state to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %state, ptr %conn_state, align 4
  %state6 = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 4
  %9 = ptrtoint ptr %state6 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %state6, align 4
  %state7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 3
  %11 = ptrtoint ptr %state7 to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %10, ptr %state7, align 4
  %commit = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 5
  %12 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %commit, align 4
  %commit8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 4
  %14 = ptrtoint ptr %commit8 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %13, ptr %commit8, align 4
  %crtc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 1
  %15 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %crtc, align 4
  %tobool9.not = icmp eq ptr %16, null
  br i1 %tobool9.not, label %if.end5.cond.end_crit_edge, label %cond.true

if.end5.cond.end_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end

cond.true:                                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #22
  %base11 = getelementptr inbounds %struct.drm_crtc, ptr %16, i32 0, i32 5
  %17 = ptrtoint ptr %base11 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %base11, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end5.cond.end_crit_edge
  %cond = phi i32 [ %18, %cond.true ], [ 0, %if.end5.cond.end_crit_edge ]
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 5
  %19 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %cond, ptr %crtc_id, align 4
  %best_encoder = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 2
  %20 = ptrtoint ptr %best_encoder to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %best_encoder, align 4
  %tobool13.not = icmp eq ptr %21, null
  br i1 %tobool13.not, label %cond.end.cond.end19_crit_edge, label %cond.true14

cond.end.cond.end19_crit_edge:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end19

cond.true14:                                      ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  %base16 = getelementptr inbounds %struct.drm_encoder, ptr %21, i32 0, i32 2
  %22 = ptrtoint ptr %base16 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %base16, align 4
  br label %cond.end19

cond.end19:                                       ; preds = %cond.true14, %cond.end.cond.end19_crit_edge
  %cond20 = phi i32 [ %23, %cond.true14 ], [ 0, %cond.end.cond.end19_crit_edge ]
  %best_encoder_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 6
  %24 = ptrtoint ptr %best_encoder_id to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %cond20, ptr %best_encoder_id, align 4
  %link_status = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 3
  %25 = ptrtoint ptr %link_status to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %link_status, align 4
  %link_status21 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 7
  %27 = ptrtoint ptr %link_status21 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %link_status21, align 4
  %self_refresh_aware = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 7
  %28 = ptrtoint ptr %self_refresh_aware to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %self_refresh_aware, align 4, !range !977
  %self_refresh_aware23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 8
  %30 = ptrtoint ptr %self_refresh_aware23 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %29, ptr %self_refresh_aware23, align 4
  %picture_aspect_ratio = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 8
  %31 = ptrtoint ptr %picture_aspect_ratio to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %picture_aspect_ratio, align 4
  %picture_aspect_ratio24 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 9
  %33 = ptrtoint ptr %picture_aspect_ratio24 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %32, ptr %picture_aspect_ratio24, align 4
  %content_type = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 9
  %34 = ptrtoint ptr %content_type to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %content_type, align 4
  %content_type25 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 10
  %36 = ptrtoint ptr %content_type25 to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %35, ptr %content_type25, align 4
  %hdcp_content_type = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 10
  %37 = ptrtoint ptr %hdcp_content_type to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %hdcp_content_type, align 4
  %hdcp_content_type26 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 11
  %39 = ptrtoint ptr %hdcp_content_type26 to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 %38, ptr %hdcp_content_type26, align 4
  %content_protection = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 12
  %40 = ptrtoint ptr %content_protection to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %content_protection, align 4
  %content_protection27 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 12
  %42 = ptrtoint ptr %content_protection27 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %41, ptr %content_protection27, align 4
  %scaling_mode = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 11
  %43 = ptrtoint ptr %scaling_mode to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %scaling_mode, align 4
  %scaling_mode28 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 13
  %45 = ptrtoint ptr %scaling_mode28 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %scaling_mode28, align 4
  %colorspace = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 13
  %46 = ptrtoint ptr %colorspace to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %colorspace, align 4
  %colorspace29 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 14
  %48 = ptrtoint ptr %colorspace29 to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %47, ptr %colorspace29, align 4
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 15
  %49 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %max_requested_bpc, align 4
  %max_requested_bpc30 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 15
  %51 = ptrtoint ptr %max_requested_bpc30 to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 %50, ptr %max_requested_bpc30, align 4
  %max_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 16
  %52 = ptrtoint ptr %max_bpc to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %max_bpc, align 1
  %max_bpc31 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call3, i32 0, i32 16
  %54 = ptrtoint ptr %max_bpc31 to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %53, ptr %max_bpc31, align 1
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %cond.end19, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_connector_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 68, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %27 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_connector, ptr %28, i32 0, i32 6
  %29 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %base, align 8
  %conn_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 1
  %31 = ptrtoint ptr %conn_id to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %conn_id, align 4
  %conn_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 2
  %32 = ptrtoint ptr %conn_state to i32
  call void @__asan_store4_noabort(i32 %32)
  store ptr %state, ptr %conn_state, align 4
  %state17 = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 4
  %33 = ptrtoint ptr %state17 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %state17, align 4
  %state18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 3
  %35 = ptrtoint ptr %state18 to i32
  call void @__asan_store4_noabort(i32 %35)
  store ptr %34, ptr %state18, align 4
  %commit = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 5
  %36 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %commit, align 4
  %commit19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 4
  %38 = ptrtoint ptr %commit19 to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr %37, ptr %commit19, align 4
  %crtc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 1
  %39 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %crtc, align 4
  %tobool20.not = icmp eq ptr %40, null
  br i1 %tobool20.not, label %if.end16.cond.end_crit_edge, label %cond.true

if.end16.cond.end_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end

cond.true:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  %base22 = getelementptr inbounds %struct.drm_crtc, ptr %40, i32 0, i32 5
  %41 = ptrtoint ptr %base22 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %base22, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end16.cond.end_crit_edge
  %cond = phi i32 [ %42, %cond.true ], [ 0, %if.end16.cond.end_crit_edge ]
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 5
  %43 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %cond, ptr %crtc_id, align 4
  %best_encoder = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 2
  %44 = ptrtoint ptr %best_encoder to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %best_encoder, align 4
  %tobool24.not = icmp eq ptr %45, null
  br i1 %tobool24.not, label %cond.end.cond.end30_crit_edge, label %cond.true25

cond.end.cond.end30_crit_edge:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end30

cond.true25:                                      ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  %base27 = getelementptr inbounds %struct.drm_encoder, ptr %45, i32 0, i32 2
  %46 = ptrtoint ptr %base27 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %base27, align 4
  br label %cond.end30

cond.end30:                                       ; preds = %cond.true25, %cond.end.cond.end30_crit_edge
  %cond31 = phi i32 [ %47, %cond.true25 ], [ 0, %cond.end.cond.end30_crit_edge ]
  %best_encoder_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 6
  %48 = ptrtoint ptr %best_encoder_id to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %cond31, ptr %best_encoder_id, align 4
  %link_status = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 3
  %49 = ptrtoint ptr %link_status to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %link_status, align 4
  %link_status32 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 7
  %51 = ptrtoint ptr %link_status32 to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 %50, ptr %link_status32, align 4
  %self_refresh_aware = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 7
  %52 = ptrtoint ptr %self_refresh_aware to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %self_refresh_aware, align 4, !range !977
  %self_refresh_aware34 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 8
  %54 = ptrtoint ptr %self_refresh_aware34 to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %53, ptr %self_refresh_aware34, align 4
  %picture_aspect_ratio = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 8
  %55 = ptrtoint ptr %picture_aspect_ratio to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %picture_aspect_ratio, align 4
  %picture_aspect_ratio35 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 9
  %57 = ptrtoint ptr %picture_aspect_ratio35 to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %56, ptr %picture_aspect_ratio35, align 4
  %content_type = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 9
  %58 = ptrtoint ptr %content_type to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %content_type, align 4
  %content_type36 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 10
  %60 = ptrtoint ptr %content_type36 to i32
  call void @__asan_store4_noabort(i32 %60)
  store i32 %59, ptr %content_type36, align 4
  %hdcp_content_type = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 10
  %61 = ptrtoint ptr %hdcp_content_type to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %hdcp_content_type, align 4
  %hdcp_content_type37 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 11
  %63 = ptrtoint ptr %hdcp_content_type37 to i32
  call void @__asan_store4_noabort(i32 %63)
  store i32 %62, ptr %hdcp_content_type37, align 4
  %content_protection = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 12
  %64 = ptrtoint ptr %content_protection to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %content_protection, align 4
  %content_protection38 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 12
  %66 = ptrtoint ptr %content_protection38 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %content_protection38, align 4
  %scaling_mode = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 11
  %67 = ptrtoint ptr %scaling_mode to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %scaling_mode, align 4
  %scaling_mode39 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 13
  %69 = ptrtoint ptr %scaling_mode39 to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %68, ptr %scaling_mode39, align 4
  %colorspace = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 13
  %70 = ptrtoint ptr %colorspace to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %colorspace, align 4
  %colorspace40 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 14
  %72 = ptrtoint ptr %colorspace40 to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %71, ptr %colorspace40, align 4
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 15
  %73 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %max_requested_bpc, align 4
  %max_requested_bpc41 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 15
  %75 = ptrtoint ptr %max_requested_bpc41 to i32
  call void @__asan_store1_noabort(i32 %75)
  store i8 %74, ptr %max_requested_bpc41, align 4
  %max_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 16
  %76 = ptrtoint ptr %max_bpc to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %max_bpc, align 1
  %max_bpc42 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %call13, i32 0, i32 16
  %78 = ptrtoint ptr %max_bpc42 to i32
  call void @__asan_store1_noabort(i32 %78)
  store i8 %77, ptr %max_bpc42, align 1
  %79 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %rctx, align 4
  %81 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 68, i32 noundef %80, ptr noundef %__data, i64 noundef 1, ptr noundef %82, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %cond.end30, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_crtc_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 48) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %state6 = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 20
  %3 = ptrtoint ptr %state6 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state6, align 4
  %state7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 1
  %5 = ptrtoint ptr %state7 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %4, ptr %state7, align 4
  %crtc_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 2
  %6 = ptrtoint ptr %crtc_state to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %state, ptr %crtc_state, align 4
  %7 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_crtc, ptr %8, i32 0, i32 5
  %9 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %base, align 8
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 4
  %11 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %10, ptr %crtc_id, align 4
  %commit = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 19
  %12 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %commit, align 4
  %commit8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 3
  %14 = ptrtoint ptr %commit8 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %13, ptr %commit8, align 4
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 1
  %15 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %enable, align 4, !range !977
  %enable10 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 5
  %17 = ptrtoint ptr %enable10 to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %16, ptr %enable10, align 4
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 2
  %18 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %active, align 1, !range !977
  %active12 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 6
  %20 = ptrtoint ptr %active12 to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 %19, ptr %active12, align 1
  %planes_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 3
  %21 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %21)
  %bf.load = load i8, ptr %planes_changed, align 2
  %planes_changed14 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 7
  %bf.load.lobit = lshr i8 %bf.load, 7
  %22 = ptrtoint ptr %planes_changed14 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %bf.load.lobit, ptr %planes_changed14, align 2
  %bf.load16 = load i8, ptr %planes_changed, align 2
  %mode_changed19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 8
  %23 = lshr i8 %bf.load16, 6
  %.lobit = and i8 %23, 1
  %24 = ptrtoint ptr %mode_changed19 to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 %.lobit, ptr %mode_changed19, align 1
  %bf.load21 = load i8, ptr %planes_changed, align 2
  %active_changed25 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 9
  %25 = lshr i8 %bf.load21, 5
  %.lobit106 = and i8 %25, 1
  %26 = ptrtoint ptr %active_changed25 to i32
  call void @__asan_store1_noabort(i32 %26)
  store i8 %.lobit106, ptr %active_changed25, align 4
  %bf.load27 = load i8, ptr %planes_changed, align 2
  %connectors_changed31 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 10
  %27 = lshr i8 %bf.load27, 4
  %.lobit107 = and i8 %27, 1
  %28 = ptrtoint ptr %connectors_changed31 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %.lobit107, ptr %connectors_changed31, align 1
  %bf.load33 = load i8, ptr %planes_changed, align 2
  %zpos_changed37 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 11
  %29 = lshr i8 %bf.load33, 3
  %.lobit108 = and i8 %29, 1
  %30 = ptrtoint ptr %zpos_changed37 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %.lobit108, ptr %zpos_changed37, align 2
  %bf.load39 = load i8, ptr %planes_changed, align 2
  %color_mgmt_changed43 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 12
  %31 = lshr i8 %bf.load39, 2
  %.lobit109 = and i8 %31, 1
  %32 = ptrtoint ptr %color_mgmt_changed43 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %.lobit109, ptr %color_mgmt_changed43, align 1
  %bf.load45 = load i8, ptr %planes_changed, align 2
  %no_vblank49 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 13
  %33 = lshr i8 %bf.load45, 1
  %.lobit110 = and i8 %33, 1
  %34 = ptrtoint ptr %no_vblank49 to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 %.lobit110, ptr %no_vblank49, align 4
  %async_flip = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 14
  %35 = ptrtoint ptr %async_flip to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %async_flip, align 4, !range !977
  %async_flip52 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 14
  %37 = ptrtoint ptr %async_flip52 to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 %36, ptr %async_flip52, align 1
  %vrr_enabled = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 15
  %38 = ptrtoint ptr %vrr_enabled to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %vrr_enabled, align 1, !range !977
  %vrr_enabled55 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 15
  %40 = ptrtoint ptr %vrr_enabled55 to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 %39, ptr %vrr_enabled55, align 2
  %self_refresh_active = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 16
  %41 = ptrtoint ptr %self_refresh_active to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %self_refresh_active, align 2, !range !977
  %self_refresh_active58 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 16
  %43 = ptrtoint ptr %self_refresh_active58 to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %42, ptr %self_refresh_active58, align 1
  %plane_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 4
  %44 = ptrtoint ptr %plane_mask to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %plane_mask, align 4
  %plane_mask60 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 17
  %46 = ptrtoint ptr %plane_mask60 to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %45, ptr %plane_mask60, align 4
  %connector_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 5
  %47 = ptrtoint ptr %connector_mask to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %connector_mask, align 4
  %connector_mask61 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 18
  %49 = ptrtoint ptr %connector_mask61 to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %48, ptr %connector_mask61, align 4
  %encoder_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 6
  %50 = ptrtoint ptr %encoder_mask to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %encoder_mask, align 4
  %encoder_mask62 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call3, i32 0, i32 19
  %52 = ptrtoint ptr %encoder_mask62 to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %encoder_mask62, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_crtc_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 52, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %state17 = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 20
  %27 = ptrtoint ptr %state17 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %state17, align 4
  %state18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 1
  %29 = ptrtoint ptr %state18 to i32
  call void @__asan_store4_noabort(i32 %29)
  store ptr %28, ptr %state18, align 4
  %crtc_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 2
  %30 = ptrtoint ptr %crtc_state to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr %state, ptr %crtc_state, align 4
  %31 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_crtc, ptr %32, i32 0, i32 5
  %33 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %base, align 8
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 4
  %35 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %crtc_id, align 4
  %commit = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 19
  %36 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %commit, align 4
  %commit19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 3
  %38 = ptrtoint ptr %commit19 to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr %37, ptr %commit19, align 4
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 1
  %39 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %enable, align 4, !range !977
  %enable21 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 5
  %41 = ptrtoint ptr %enable21 to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 %40, ptr %enable21, align 4
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 2
  %42 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %active, align 1, !range !977
  %active23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 6
  %44 = ptrtoint ptr %active23 to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 %43, ptr %active23, align 1
  %planes_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 3
  %45 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %45)
  %bf.load = load i8, ptr %planes_changed, align 2
  %planes_changed25 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 7
  %bf.load.lobit = lshr i8 %bf.load, 7
  %46 = ptrtoint ptr %planes_changed25 to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 %bf.load.lobit, ptr %planes_changed25, align 2
  %bf.load27 = load i8, ptr %planes_changed, align 2
  %mode_changed30 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 8
  %47 = lshr i8 %bf.load27, 6
  %.lobit = and i8 %47, 1
  %48 = ptrtoint ptr %mode_changed30 to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 %.lobit, ptr %mode_changed30, align 1
  %bf.load32 = load i8, ptr %planes_changed, align 2
  %active_changed36 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 9
  %49 = lshr i8 %bf.load32, 5
  %.lobit129 = and i8 %49, 1
  %50 = ptrtoint ptr %active_changed36 to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 %.lobit129, ptr %active_changed36, align 4
  %bf.load38 = load i8, ptr %planes_changed, align 2
  %connectors_changed42 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 10
  %51 = lshr i8 %bf.load38, 4
  %.lobit130 = and i8 %51, 1
  %52 = ptrtoint ptr %connectors_changed42 to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 %.lobit130, ptr %connectors_changed42, align 1
  %bf.load44 = load i8, ptr %planes_changed, align 2
  %zpos_changed48 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 11
  %53 = lshr i8 %bf.load44, 3
  %.lobit131 = and i8 %53, 1
  %54 = ptrtoint ptr %zpos_changed48 to i32
  call void @__asan_store1_noabort(i32 %54)
  store i8 %.lobit131, ptr %zpos_changed48, align 2
  %bf.load50 = load i8, ptr %planes_changed, align 2
  %color_mgmt_changed54 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 12
  %55 = lshr i8 %bf.load50, 2
  %.lobit132 = and i8 %55, 1
  %56 = ptrtoint ptr %color_mgmt_changed54 to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 %.lobit132, ptr %color_mgmt_changed54, align 1
  %bf.load56 = load i8, ptr %planes_changed, align 2
  %no_vblank60 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 13
  %57 = lshr i8 %bf.load56, 1
  %.lobit133 = and i8 %57, 1
  %58 = ptrtoint ptr %no_vblank60 to i32
  call void @__asan_store1_noabort(i32 %58)
  store i8 %.lobit133, ptr %no_vblank60, align 4
  %async_flip = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 14
  %59 = ptrtoint ptr %async_flip to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %async_flip, align 4, !range !977
  %async_flip63 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 14
  %61 = ptrtoint ptr %async_flip63 to i32
  call void @__asan_store1_noabort(i32 %61)
  store i8 %60, ptr %async_flip63, align 1
  %vrr_enabled = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 15
  %62 = ptrtoint ptr %vrr_enabled to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %vrr_enabled, align 1, !range !977
  %vrr_enabled66 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 15
  %64 = ptrtoint ptr %vrr_enabled66 to i32
  call void @__asan_store1_noabort(i32 %64)
  store i8 %63, ptr %vrr_enabled66, align 2
  %self_refresh_active = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 16
  %65 = ptrtoint ptr %self_refresh_active to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %self_refresh_active, align 2, !range !977
  %self_refresh_active69 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 16
  %67 = ptrtoint ptr %self_refresh_active69 to i32
  call void @__asan_store1_noabort(i32 %67)
  store i8 %66, ptr %self_refresh_active69, align 1
  %plane_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 4
  %68 = ptrtoint ptr %plane_mask to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %plane_mask, align 4
  %plane_mask71 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 17
  %70 = ptrtoint ptr %plane_mask71 to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %69, ptr %plane_mask71, align 4
  %connector_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 5
  %71 = ptrtoint ptr %connector_mask to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %connector_mask, align 4
  %connector_mask72 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 18
  %73 = ptrtoint ptr %connector_mask72 to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 %72, ptr %connector_mask72, align 4
  %encoder_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %state, i32 0, i32 6
  %74 = ptrtoint ptr %encoder_mask to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %encoder_mask, align 4
  %encoder_mask73 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %call13, i32 0, i32 19
  %76 = ptrtoint ptr %encoder_mask73 to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 %75, ptr %encoder_mask73, align 4
  %77 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %rctx, align 4
  %79 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 52, i32 noundef %78, ptr noundef %__data, i64 noundef 1, ptr noundef %80, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_plane_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 120) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %3 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_plane, ptr %4, i32 0, i32 4
  %5 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %base, align 4
  %plane_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 1
  %7 = ptrtoint ptr %plane_id to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %plane_id, align 8
  %8 = load ptr, ptr %state, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %8, i32 0, i32 16
  %9 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %type, align 8
  %plane_type = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 2
  %11 = ptrtoint ptr %plane_type to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %10, ptr %plane_type, align 4
  %plane_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 3
  %12 = ptrtoint ptr %plane_state to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr %state, ptr %plane_state, align 8
  %state7 = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 25
  %13 = ptrtoint ptr %state7 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %state7, align 4
  %state8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 4
  %15 = ptrtoint ptr %state8 to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr %14, ptr %state8, align 4
  %crtc = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 1
  %16 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %crtc, align 4
  %tobool9.not = icmp eq ptr %17, null
  br i1 %tobool9.not, label %if.end5.cond.end_crit_edge, label %cond.true

if.end5.cond.end_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end

cond.true:                                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #22
  %base11 = getelementptr inbounds %struct.drm_crtc, ptr %17, i32 0, i32 5
  %18 = ptrtoint ptr %base11 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %base11, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end5.cond.end_crit_edge
  %cond = phi i32 [ %19, %cond.true ], [ 0, %if.end5.cond.end_crit_edge ]
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 5
  %20 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %cond, ptr %crtc_id, align 8
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %21 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %fb, align 4
  %tobool13.not = icmp eq ptr %22, null
  br i1 %tobool13.not, label %cond.end.cond.end19_crit_edge, label %cond.true14

cond.end.cond.end19_crit_edge:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end19

cond.true14:                                      ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  %base16 = getelementptr inbounds %struct.drm_framebuffer, ptr %22, i32 0, i32 2
  %23 = ptrtoint ptr %base16 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %base16, align 4
  br label %cond.end19

cond.end19:                                       ; preds = %cond.true14, %cond.end.cond.end19_crit_edge
  %cond20 = phi i32 [ %24, %cond.true14 ], [ 0, %cond.end.cond.end19_crit_edge ]
  %fb_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 6
  %25 = ptrtoint ptr %fb_id to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %cond20, ptr %fb_id, align 4
  %26 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %fb, align 4
  %tobool22.not = icmp eq ptr %27, null
  br i1 %tobool22.not, label %cond.end19.cond.end27_crit_edge, label %cond.true23

cond.end19.cond.end27_crit_edge:                  ; preds = %cond.end19
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end27

cond.true23:                                      ; preds = %cond.end19
  call void @__sanitizer_cov_trace_pc() #22
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %27, i32 0, i32 4
  %28 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %format, align 8
  %30 = ptrtoint ptr %29 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %29, align 4
  br label %cond.end27

cond.end27:                                       ; preds = %cond.true23, %cond.end19.cond.end27_crit_edge
  %cond28 = phi i32 [ %31, %cond.true23 ], [ 0, %cond.end19.cond.end27_crit_edge ]
  %fb_format = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 7
  %32 = ptrtoint ptr %fb_format to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %cond28, ptr %fb_format, align 8
  %33 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %fb, align 4
  %tobool30.not = icmp eq ptr %34, null
  br i1 %tobool30.not, label %cond.end27.cond.end35_crit_edge, label %cond.true31

cond.end27.cond.end35_crit_edge:                  ; preds = %cond.end27
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end35

cond.true31:                                      ; preds = %cond.end27
  call void @__sanitizer_cov_trace_pc() #22
  %format33 = getelementptr inbounds %struct.drm_framebuffer, ptr %34, i32 0, i32 4
  %35 = ptrtoint ptr %format33 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %format33, align 8
  %num_planes = getelementptr inbounds %struct.drm_format_info, ptr %36, i32 0, i32 2
  %37 = ptrtoint ptr %num_planes to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %num_planes, align 1
  br label %cond.end35

cond.end35:                                       ; preds = %cond.true31, %cond.end27.cond.end35_crit_edge
  %cond36 = phi i8 [ %38, %cond.true31 ], [ 0, %cond.end27.cond.end35_crit_edge ]
  %fb_planes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 8
  %39 = ptrtoint ptr %fb_planes to i32
  call void @__asan_store1_noabort(i32 %39)
  store i8 %cond36, ptr %fb_planes, align 4
  %40 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %fb, align 4
  %tobool39.not = icmp eq ptr %41, null
  br i1 %tobool39.not, label %cond.end35.cond.end43_crit_edge, label %cond.true40

cond.end35.cond.end43_crit_edge:                  ; preds = %cond.end35
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end43

cond.true40:                                      ; preds = %cond.end35
  call void @__sanitizer_cov_trace_pc() #22
  %modifier = getelementptr inbounds %struct.drm_framebuffer, ptr %41, i32 0, i32 8
  %42 = ptrtoint ptr %modifier to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %modifier, align 8
  br label %cond.end43

cond.end43:                                       ; preds = %cond.true40, %cond.end35.cond.end43_crit_edge
  %cond44 = phi i64 [ %43, %cond.true40 ], [ 0, %cond.end35.cond.end43_crit_edge ]
  %fb_modifier = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 9
  %44 = ptrtoint ptr %fb_modifier to i32
  call void @__asan_store8_noabort(i32 %44)
  store i64 %cond44, ptr %fb_modifier, align 8
  %fence = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 3
  %45 = ptrtoint ptr %fence to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %fence, align 4
  %fence45 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 10
  %47 = ptrtoint ptr %fence45 to i32
  call void @__asan_store4_noabort(i32 %47)
  store ptr %46, ptr %fence45, align 8
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %48 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %crtc_x, align 4
  %crtc_x46 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 11
  %50 = ptrtoint ptr %crtc_x46 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %crtc_x46, align 4
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %51 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %crtc_y, align 4
  %crtc_y47 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 12
  %53 = ptrtoint ptr %crtc_y47 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %52, ptr %crtc_y47, align 8
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %54 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %crtc_w, align 4
  %crtc_w48 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 13
  %56 = ptrtoint ptr %crtc_w48 to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %55, ptr %crtc_w48, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %57 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %crtc_h, align 4
  %crtc_h49 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 14
  %59 = ptrtoint ptr %crtc_h49 to i32
  call void @__asan_store4_noabort(i32 %59)
  store i32 %58, ptr %crtc_h49, align 8
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 8
  %60 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %src_x, align 4
  %shr = lshr i32 %61, 16
  %src_x50 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 15
  %62 = ptrtoint ptr %src_x50 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %shr, ptr %src_x50, align 4
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 9
  %63 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %src_y, align 4
  %shr51 = lshr i32 %64, 16
  %src_y52 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 16
  %65 = ptrtoint ptr %src_y52 to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %shr51, ptr %src_y52, align 8
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 11
  %66 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %src_w, align 4
  %shr53 = lshr i32 %67, 16
  %src_w54 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 17
  %68 = ptrtoint ptr %src_w54 to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %shr53, ptr %src_w54, align 4
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 10
  %69 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %src_h, align 4
  %shr55 = lshr i32 %70, 16
  %src_h56 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 18
  %71 = ptrtoint ptr %src_h56 to i32
  call void @__asan_store4_noabort(i32 %71)
  store i32 %shr55, ptr %src_h56, align 8
  %alpha = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 12
  %72 = ptrtoint ptr %alpha to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %alpha, align 4
  %conv57 = zext i16 %73 to i32
  %alpha58 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 19
  %74 = ptrtoint ptr %alpha58 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %conv57, ptr %alpha58, align 4
  %pixel_blend_mode = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 13
  %75 = ptrtoint ptr %pixel_blend_mode to i32
  call void @__asan_load2_noabort(i32 %75)
  %76 = load i16, ptr %pixel_blend_mode, align 2
  %conv59 = zext i16 %76 to i32
  %pixel_blend_mode60 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 20
  %77 = ptrtoint ptr %pixel_blend_mode60 to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 %conv59, ptr %pixel_blend_mode60, align 8
  %rotation = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 14
  %78 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %rotation, align 4
  %rotation61 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 21
  %80 = ptrtoint ptr %rotation61 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %79, ptr %rotation61, align 4
  %zpos = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 15
  %81 = ptrtoint ptr %zpos to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %zpos, align 4
  %zpos62 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 22
  %83 = ptrtoint ptr %zpos62 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %82, ptr %zpos62, align 8
  %normalized_zpos = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 16
  %84 = ptrtoint ptr %normalized_zpos to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %normalized_zpos, align 4
  %normalized_zpos63 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 23
  %86 = ptrtoint ptr %normalized_zpos63 to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %85, ptr %normalized_zpos63, align 4
  %color_encoding = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 17
  %87 = ptrtoint ptr %color_encoding to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %color_encoding, align 4
  %color_encoding64 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 24
  %89 = ptrtoint ptr %color_encoding64 to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 %88, ptr %color_encoding64, align 8
  %color_range = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 18
  %90 = ptrtoint ptr %color_range to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %color_range, align 4
  %color_range65 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 25
  %92 = ptrtoint ptr %color_range65 to i32
  call void @__asan_store4_noabort(i32 %92)
  store i32 %91, ptr %color_range65, align 4
  %visible = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 22
  %93 = ptrtoint ptr %visible to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %visible, align 4, !range !977
  %visible67 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call3, i32 0, i32 26
  %95 = ptrtoint ptr %visible67 to i32
  call void @__asan_store1_noabort(i32 %95)
  store i8 %94, ptr %visible67, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %cond.end43, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_plane_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 124, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %27 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %state, align 4
  %base = getelementptr inbounds %struct.drm_plane, ptr %28, i32 0, i32 4
  %29 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %base, align 4
  %plane_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 1
  %31 = ptrtoint ptr %plane_id to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %plane_id, align 8
  %32 = load ptr, ptr %state, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %32, i32 0, i32 16
  %33 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %type, align 8
  %plane_type = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 2
  %35 = ptrtoint ptr %plane_type to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %plane_type, align 4
  %plane_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 3
  %36 = ptrtoint ptr %plane_state to i32
  call void @__asan_store4_noabort(i32 %36)
  store ptr %state, ptr %plane_state, align 8
  %state18 = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 25
  %37 = ptrtoint ptr %state18 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %state18, align 4
  %state19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 4
  %39 = ptrtoint ptr %state19 to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %38, ptr %state19, align 4
  %crtc = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 1
  %40 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %crtc, align 4
  %tobool20.not = icmp eq ptr %41, null
  br i1 %tobool20.not, label %if.end16.cond.end_crit_edge, label %cond.true

if.end16.cond.end_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end

cond.true:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  %base22 = getelementptr inbounds %struct.drm_crtc, ptr %41, i32 0, i32 5
  %42 = ptrtoint ptr %base22 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %base22, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end16.cond.end_crit_edge
  %cond = phi i32 [ %43, %cond.true ], [ 0, %if.end16.cond.end_crit_edge ]
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 5
  %44 = ptrtoint ptr %crtc_id to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %cond, ptr %crtc_id, align 8
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %45 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %fb, align 4
  %tobool24.not = icmp eq ptr %46, null
  br i1 %tobool24.not, label %cond.end.cond.end30_crit_edge, label %cond.true25

cond.end.cond.end30_crit_edge:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end30

cond.true25:                                      ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  %base27 = getelementptr inbounds %struct.drm_framebuffer, ptr %46, i32 0, i32 2
  %47 = ptrtoint ptr %base27 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %base27, align 4
  br label %cond.end30

cond.end30:                                       ; preds = %cond.true25, %cond.end.cond.end30_crit_edge
  %cond31 = phi i32 [ %48, %cond.true25 ], [ 0, %cond.end.cond.end30_crit_edge ]
  %fb_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 6
  %49 = ptrtoint ptr %fb_id to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %cond31, ptr %fb_id, align 4
  %50 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %fb, align 4
  %tobool33.not = icmp eq ptr %51, null
  br i1 %tobool33.not, label %cond.end30.cond.end38_crit_edge, label %cond.true34

cond.end30.cond.end38_crit_edge:                  ; preds = %cond.end30
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end38

cond.true34:                                      ; preds = %cond.end30
  call void @__sanitizer_cov_trace_pc() #22
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %51, i32 0, i32 4
  %52 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %format, align 8
  %54 = ptrtoint ptr %53 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %53, align 4
  br label %cond.end38

cond.end38:                                       ; preds = %cond.true34, %cond.end30.cond.end38_crit_edge
  %cond39 = phi i32 [ %55, %cond.true34 ], [ 0, %cond.end30.cond.end38_crit_edge ]
  %fb_format = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 7
  %56 = ptrtoint ptr %fb_format to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %cond39, ptr %fb_format, align 8
  %57 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %fb, align 4
  %tobool41.not = icmp eq ptr %58, null
  br i1 %tobool41.not, label %cond.end38.cond.end46_crit_edge, label %cond.true42

cond.end38.cond.end46_crit_edge:                  ; preds = %cond.end38
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end46

cond.true42:                                      ; preds = %cond.end38
  call void @__sanitizer_cov_trace_pc() #22
  %format44 = getelementptr inbounds %struct.drm_framebuffer, ptr %58, i32 0, i32 4
  %59 = ptrtoint ptr %format44 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %format44, align 8
  %num_planes = getelementptr inbounds %struct.drm_format_info, ptr %60, i32 0, i32 2
  %61 = ptrtoint ptr %num_planes to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %num_planes, align 1
  br label %cond.end46

cond.end46:                                       ; preds = %cond.true42, %cond.end38.cond.end46_crit_edge
  %cond47 = phi i8 [ %62, %cond.true42 ], [ 0, %cond.end38.cond.end46_crit_edge ]
  %fb_planes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 8
  %63 = ptrtoint ptr %fb_planes to i32
  call void @__asan_store1_noabort(i32 %63)
  store i8 %cond47, ptr %fb_planes, align 4
  %64 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %fb, align 4
  %tobool50.not = icmp eq ptr %65, null
  br i1 %tobool50.not, label %cond.end46.cond.end54_crit_edge, label %cond.true51

cond.end46.cond.end54_crit_edge:                  ; preds = %cond.end46
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end54

cond.true51:                                      ; preds = %cond.end46
  call void @__sanitizer_cov_trace_pc() #22
  %modifier = getelementptr inbounds %struct.drm_framebuffer, ptr %65, i32 0, i32 8
  %66 = ptrtoint ptr %modifier to i32
  call void @__asan_load8_noabort(i32 %66)
  %67 = load i64, ptr %modifier, align 8
  br label %cond.end54

cond.end54:                                       ; preds = %cond.true51, %cond.end46.cond.end54_crit_edge
  %cond55 = phi i64 [ %67, %cond.true51 ], [ 0, %cond.end46.cond.end54_crit_edge ]
  %fb_modifier = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 9
  %68 = ptrtoint ptr %fb_modifier to i32
  call void @__asan_store8_noabort(i32 %68)
  store i64 %cond55, ptr %fb_modifier, align 8
  %fence = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 3
  %69 = ptrtoint ptr %fence to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %fence, align 4
  %fence56 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 10
  %71 = ptrtoint ptr %fence56 to i32
  call void @__asan_store4_noabort(i32 %71)
  store ptr %70, ptr %fence56, align 8
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %72 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %crtc_x, align 4
  %crtc_x57 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 11
  %74 = ptrtoint ptr %crtc_x57 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %73, ptr %crtc_x57, align 4
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %75 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %crtc_y, align 4
  %crtc_y58 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 12
  %77 = ptrtoint ptr %crtc_y58 to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 %76, ptr %crtc_y58, align 8
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %78 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %crtc_w, align 4
  %crtc_w59 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 13
  %80 = ptrtoint ptr %crtc_w59 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %79, ptr %crtc_w59, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %81 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %crtc_h, align 4
  %crtc_h60 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 14
  %83 = ptrtoint ptr %crtc_h60 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %82, ptr %crtc_h60, align 8
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 8
  %84 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %src_x, align 4
  %shr = lshr i32 %85, 16
  %src_x61 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 15
  %86 = ptrtoint ptr %src_x61 to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 %shr, ptr %src_x61, align 4
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 9
  %87 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %src_y, align 4
  %shr62 = lshr i32 %88, 16
  %src_y63 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 16
  %89 = ptrtoint ptr %src_y63 to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 %shr62, ptr %src_y63, align 8
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 11
  %90 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %src_w, align 4
  %shr64 = lshr i32 %91, 16
  %src_w65 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 17
  %92 = ptrtoint ptr %src_w65 to i32
  call void @__asan_store4_noabort(i32 %92)
  store i32 %shr64, ptr %src_w65, align 4
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 10
  %93 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %src_h, align 4
  %shr66 = lshr i32 %94, 16
  %src_h67 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 18
  %95 = ptrtoint ptr %src_h67 to i32
  call void @__asan_store4_noabort(i32 %95)
  store i32 %shr66, ptr %src_h67, align 8
  %alpha = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 12
  %96 = ptrtoint ptr %alpha to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %alpha, align 4
  %conv68 = zext i16 %97 to i32
  %alpha69 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 19
  %98 = ptrtoint ptr %alpha69 to i32
  call void @__asan_store4_noabort(i32 %98)
  store i32 %conv68, ptr %alpha69, align 4
  %pixel_blend_mode = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 13
  %99 = ptrtoint ptr %pixel_blend_mode to i32
  call void @__asan_load2_noabort(i32 %99)
  %100 = load i16, ptr %pixel_blend_mode, align 2
  %conv70 = zext i16 %100 to i32
  %pixel_blend_mode71 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 20
  %101 = ptrtoint ptr %pixel_blend_mode71 to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %conv70, ptr %pixel_blend_mode71, align 8
  %rotation = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 14
  %102 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %rotation, align 4
  %rotation72 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 21
  %104 = ptrtoint ptr %rotation72 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %103, ptr %rotation72, align 4
  %zpos = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 15
  %105 = ptrtoint ptr %zpos to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %zpos, align 4
  %zpos73 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 22
  %107 = ptrtoint ptr %zpos73 to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 %106, ptr %zpos73, align 8
  %normalized_zpos = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 16
  %108 = ptrtoint ptr %normalized_zpos to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %normalized_zpos, align 4
  %normalized_zpos74 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 23
  %110 = ptrtoint ptr %normalized_zpos74 to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %109, ptr %normalized_zpos74, align 4
  %color_encoding = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 17
  %111 = ptrtoint ptr %color_encoding to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %color_encoding, align 4
  %color_encoding75 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 24
  %113 = ptrtoint ptr %color_encoding75 to i32
  call void @__asan_store4_noabort(i32 %113)
  store i32 %112, ptr %color_encoding75, align 8
  %color_range = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 18
  %114 = ptrtoint ptr %color_range to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %color_range, align 4
  %color_range76 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 25
  %116 = ptrtoint ptr %color_range76 to i32
  call void @__asan_store4_noabort(i32 %116)
  store i32 %115, ptr %color_range76, align 4
  %visible = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 22
  %117 = ptrtoint ptr %visible to i32
  call void @__asan_load1_noabort(i32 %117)
  %118 = load i8, ptr %visible, align 4, !range !977
  %visible78 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %call13, i32 0, i32 26
  %119 = ptrtoint ptr %visible78 to i32
  call void @__asan_store1_noabort(i32 %119)
  store i8 %118, ptr %visible78, align 8
  %120 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %rctx, align 4
  %122 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 124, i32 noundef %121, ptr noundef %__data, i64 noundef 1, ptr noundef %123, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %cond.end54, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_atomic_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %state6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %state6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %state, ptr %state6, align 4
  %allow_modeset = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %4 = ptrtoint ptr %allow_modeset to i32
  call void @__asan_load1_noabort(i32 %4)
  %bf.load = load i8, ptr %allow_modeset, align 4
  %allow_modeset7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 2
  %bf.load.lobit = lshr i8 %bf.load, 7
  %5 = ptrtoint ptr %allow_modeset7 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %bf.load.lobit, ptr %allow_modeset7, align 4
  %bf.load8 = load i8, ptr %allow_modeset, align 4
  %legacy_cursor_update11 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 3
  %6 = lshr i8 %bf.load8, 6
  %.lobit = and i8 %6, 1
  %7 = ptrtoint ptr %legacy_cursor_update11 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %.lobit, ptr %legacy_cursor_update11, align 1
  %bf.load13 = load i8, ptr %allow_modeset, align 4
  %async_update17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 4
  %8 = lshr i8 %bf.load13, 5
  %.lobit46 = and i8 %8, 1
  %9 = ptrtoint ptr %async_update17 to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %.lobit46, ptr %async_update17, align 2
  %bf.load19 = load i8, ptr %allow_modeset, align 4
  %duplicated23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 5
  %10 = lshr i8 %bf.load19, 4
  %.lobit47 = and i8 %10, 1
  %11 = ptrtoint ptr %duplicated23 to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %.lobit47, ptr %duplicated23, align 1
  %num_connector = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %12 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %num_connector, align 4
  %num_connector25 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 6
  %14 = ptrtoint ptr %num_connector25 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %num_connector25, align 4
  %num_private_objs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 7
  %15 = ptrtoint ptr %num_private_objs to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %num_private_objs, align 4
  %num_private_objs26 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call3, i32 0, i32 7
  %17 = ptrtoint ptr %num_private_objs26 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %num_private_objs26, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_atomic_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %state17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %state17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store ptr %state, ptr %state17, align 4
  %allow_modeset = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %28 = ptrtoint ptr %allow_modeset to i32
  call void @__asan_load1_noabort(i32 %28)
  %bf.load = load i8, ptr %allow_modeset, align 4
  %allow_modeset18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 2
  %bf.load.lobit = lshr i8 %bf.load, 7
  %29 = ptrtoint ptr %allow_modeset18 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %bf.load.lobit, ptr %allow_modeset18, align 4
  %bf.load19 = load i8, ptr %allow_modeset, align 4
  %legacy_cursor_update22 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 3
  %30 = lshr i8 %bf.load19, 6
  %.lobit = and i8 %30, 1
  %31 = ptrtoint ptr %legacy_cursor_update22 to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 %.lobit, ptr %legacy_cursor_update22, align 1
  %bf.load24 = load i8, ptr %allow_modeset, align 4
  %async_update28 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 4
  %32 = lshr i8 %bf.load24, 5
  %.lobit69 = and i8 %32, 1
  %33 = ptrtoint ptr %async_update28 to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 %.lobit69, ptr %async_update28, align 2
  %bf.load30 = load i8, ptr %allow_modeset, align 4
  %duplicated34 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 5
  %34 = lshr i8 %bf.load30, 4
  %.lobit70 = and i8 %34, 1
  %35 = ptrtoint ptr %duplicated34 to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 %.lobit70, ptr %duplicated34, align 1
  %num_connector = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %36 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %num_connector, align 4
  %num_connector36 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 6
  %38 = ptrtoint ptr %num_connector36 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %num_connector36, align 4
  %num_private_objs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 7
  %39 = ptrtoint ptr %num_private_objs to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %num_private_objs, align 4
  %num_private_objs37 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %call13, i32 0, i32 7
  %41 = ptrtoint ptr %num_private_objs37 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %num_private_objs37, align 4
  %42 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %rctx, align 4
  %44 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %43, ptr noundef %__data, i64 noundef 1, ptr noundef %45, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_atomic_check_finish(ptr noundef %__data, ptr noundef %state, i32 noundef %res) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %state6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %state6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %state, ptr %state6, align 4
  %res7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %res7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %res, ptr %res7, align 4
  %async_update = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %5 = ptrtoint ptr %async_update to i32
  call void @__asan_load1_noabort(i32 %5)
  %bf.load = load i8, ptr %async_update, align 4
  %async_update8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call3, i32 0, i32 3
  %6 = lshr i8 %bf.load, 5
  %.lobit = and i8 %6, 1
  %7 = ptrtoint ptr %async_update8 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %.lobit, ptr %async_update8, align 4
  %bf.load9 = load i8, ptr %async_update, align 4
  %allow_modeset12 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call3, i32 0, i32 4
  %bf.load9.lobit = lshr i8 %bf.load9, 7
  %8 = ptrtoint ptr %allow_modeset12 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %bf.load9.lobit, ptr %allow_modeset12, align 1
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_atomic_check_finish(ptr noundef %__data, ptr noundef %state, i32 noundef %res) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %state17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %state17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store ptr %state, ptr %state17, align 4
  %res18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %res18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %res, ptr %res18, align 4
  %async_update = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %29 = ptrtoint ptr %async_update to i32
  call void @__asan_load1_noabort(i32 %29)
  %bf.load = load i8, ptr %async_update, align 4
  %async_update19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call13, i32 0, i32 3
  %30 = lshr i8 %bf.load, 5
  %.lobit = and i8 %30, 1
  %31 = ptrtoint ptr %async_update19 to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 %.lobit, ptr %async_update19, align 4
  %bf.load20 = load i8, ptr %async_update, align 4
  %allow_modeset23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %call13, i32 0, i32 4
  %bf.load20.lobit = lshr i8 %bf.load20, 7
  %32 = ptrtoint ptr %allow_modeset23 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %bf.load20.lobit, ptr %allow_modeset23, align 1
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_dc_pipe_state(ptr noundef %__data, i32 noundef %pipe_idx, ptr nocapture noundef readonly %plane_state, ptr noundef %stream, ptr nocapture noundef readonly %plane_res, i32 noundef %update_flags) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 124) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %pipe_idx6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pipe_idx6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pipe_idx, ptr %pipe_idx6, align 4
  %stream7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %stream7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %stream, ptr %stream7, align 4
  %h_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 2
  %5 = ptrtoint ptr %h_addressable to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %h_addressable, align 8
  %stream_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 3
  %7 = ptrtoint ptr %stream_w to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %6, ptr %stream_w, align 4
  %v_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 8
  %8 = ptrtoint ptr %v_addressable to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %v_addressable, align 8
  %stream_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 4
  %10 = ptrtoint ptr %stream_h to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %stream_h, align 4
  %dst_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5
  %11 = ptrtoint ptr %dst_rect to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %dst_rect, align 8
  %dst_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 5
  %13 = ptrtoint ptr %dst_x to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %dst_x, align 4
  %y = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 1
  %14 = ptrtoint ptr %y to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %y, align 4
  %dst_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 6
  %16 = ptrtoint ptr %dst_y to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %15, ptr %dst_y, align 4
  %width = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 2
  %17 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %width, align 8
  %dst_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 7
  %19 = ptrtoint ptr %dst_w to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %18, ptr %dst_w, align 4
  %height = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 3
  %20 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %height, align 4
  %dst_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 8
  %22 = ptrtoint ptr %dst_h to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %dst_h, align 4
  %src_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4
  %23 = ptrtoint ptr %src_rect to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %src_rect, align 8
  %src_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 9
  %25 = ptrtoint ptr %src_x to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %src_x, align 4
  %y14 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 1
  %26 = ptrtoint ptr %y14 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %y14, align 4
  %src_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 10
  %28 = ptrtoint ptr %src_y to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %src_y, align 4
  %width16 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 2
  %29 = ptrtoint ptr %width16 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %width16, align 8
  %src_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 11
  %31 = ptrtoint ptr %src_w to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %src_w, align 4
  %height18 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 3
  %32 = ptrtoint ptr %height18 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %height18, align 4
  %src_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 12
  %34 = ptrtoint ptr %src_h to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %src_h, align 4
  %clip_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6
  %35 = ptrtoint ptr %clip_rect to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %clip_rect, align 8
  %clip_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 13
  %37 = ptrtoint ptr %clip_x to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %clip_x, align 4
  %y21 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 1
  %38 = ptrtoint ptr %y21 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %y21, align 4
  %clip_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 14
  %40 = ptrtoint ptr %clip_y to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %39, ptr %clip_y, align 4
  %width23 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 2
  %41 = ptrtoint ptr %width23 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %width23, align 8
  %clip_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 15
  %43 = ptrtoint ptr %clip_w to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %42, ptr %clip_w, align 4
  %height25 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 3
  %44 = ptrtoint ptr %height25 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %height25, align 4
  %clip_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 16
  %46 = ptrtoint ptr %clip_h to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %45, ptr %clip_h, align 4
  %recout = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5
  %47 = ptrtoint ptr %recout to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %recout, align 4
  %recout_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 17
  %49 = ptrtoint ptr %recout_x to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %48, ptr %recout_x, align 4
  %y29 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 1
  %50 = ptrtoint ptr %y29 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %y29, align 4
  %recout_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 18
  %52 = ptrtoint ptr %recout_y to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %recout_y, align 4
  %width32 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 2
  %53 = ptrtoint ptr %width32 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %width32, align 4
  %recout_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 19
  %55 = ptrtoint ptr %recout_w to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %54, ptr %recout_w, align 4
  %height35 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 3
  %56 = ptrtoint ptr %height35 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %height35, align 4
  %recout_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 20
  %58 = ptrtoint ptr %recout_h to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %57, ptr %recout_h, align 4
  %viewport = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3
  %59 = ptrtoint ptr %viewport to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %viewport, align 4
  %viewport_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 21
  %61 = ptrtoint ptr %viewport_x to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %60, ptr %viewport_x, align 4
  %y40 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 1
  %62 = ptrtoint ptr %y40 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %y40, align 4
  %viewport_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 22
  %64 = ptrtoint ptr %viewport_y to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %63, ptr %viewport_y, align 4
  %width43 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 2
  %65 = ptrtoint ptr %width43 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %width43, align 4
  %viewport_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 23
  %67 = ptrtoint ptr %viewport_w to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 %66, ptr %viewport_w, align 4
  %height46 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 3
  %68 = ptrtoint ptr %height46 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %height46, align 4
  %viewport_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 24
  %70 = ptrtoint ptr %viewport_h to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %69, ptr %viewport_h, align 4
  %flip_immediate = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 30
  %71 = ptrtoint ptr %flip_immediate to i32
  call void @__asan_load1_noabort(i32 %71)
  %72 = load i8, ptr %flip_immediate, align 1, !range !977
  %73 = zext i8 %72 to i32
  %flip_immediate48 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 25
  %74 = ptrtoint ptr %flip_immediate48 to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %73, ptr %flip_immediate48, align 4
  %plane_size = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 7
  %75 = ptrtoint ptr %plane_size to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %plane_size, align 8
  %surface_pitch49 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 26
  %77 = ptrtoint ptr %surface_pitch49 to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 %76, ptr %surface_pitch49, align 4
  %format = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 22
  %78 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %format, align 8
  %format50 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 27
  %80 = ptrtoint ptr %format50 to i32
  call void @__asan_store4_noabort(i32 %80)
  store i32 %79, ptr %format50, align 4
  %tiling_info = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 8
  %81 = ptrtoint ptr %tiling_info to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %tiling_info, align 8
  %swizzle51 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 28
  %83 = ptrtoint ptr %swizzle51 to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %82, ptr %swizzle51, align 4
  %update_flags52 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call3, i32 0, i32 29
  %84 = ptrtoint ptr %update_flags52 to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 %update_flags, ptr %update_flags52, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_dc_pipe_state(ptr noundef %__data, i32 noundef %pipe_idx, ptr nocapture noundef readonly %plane_state, ptr noundef %stream, ptr nocapture noundef readonly %plane_res, i32 noundef %update_flags) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 124, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pipe_idx17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %pipe_idx17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pipe_idx, ptr %pipe_idx17, align 4
  %stream18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %stream18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %stream, ptr %stream18, align 4
  %h_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 2
  %29 = ptrtoint ptr %h_addressable to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %h_addressable, align 8
  %stream_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 3
  %31 = ptrtoint ptr %stream_w to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %30, ptr %stream_w, align 4
  %v_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 8
  %32 = ptrtoint ptr %v_addressable to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %v_addressable, align 8
  %stream_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 4
  %34 = ptrtoint ptr %stream_h to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %stream_h, align 4
  %dst_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5
  %35 = ptrtoint ptr %dst_rect to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %dst_rect, align 8
  %dst_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 5
  %37 = ptrtoint ptr %dst_x to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %dst_x, align 4
  %y = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 1
  %38 = ptrtoint ptr %y to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %y, align 4
  %dst_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 6
  %40 = ptrtoint ptr %dst_y to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %39, ptr %dst_y, align 4
  %width = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 2
  %41 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %width, align 8
  %dst_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 7
  %43 = ptrtoint ptr %dst_w to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %42, ptr %dst_w, align 4
  %height = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 5, i32 3
  %44 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %height, align 4
  %dst_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 8
  %46 = ptrtoint ptr %dst_h to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %45, ptr %dst_h, align 4
  %src_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4
  %47 = ptrtoint ptr %src_rect to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %src_rect, align 8
  %src_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 9
  %49 = ptrtoint ptr %src_x to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %48, ptr %src_x, align 4
  %y25 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 1
  %50 = ptrtoint ptr %y25 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %y25, align 4
  %src_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 10
  %52 = ptrtoint ptr %src_y to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %src_y, align 4
  %width27 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 2
  %53 = ptrtoint ptr %width27 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %width27, align 8
  %src_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 11
  %55 = ptrtoint ptr %src_w to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %54, ptr %src_w, align 4
  %height29 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 4, i32 3
  %56 = ptrtoint ptr %height29 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %height29, align 4
  %src_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 12
  %58 = ptrtoint ptr %src_h to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %57, ptr %src_h, align 4
  %clip_rect = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6
  %59 = ptrtoint ptr %clip_rect to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %clip_rect, align 8
  %clip_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 13
  %61 = ptrtoint ptr %clip_x to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %60, ptr %clip_x, align 4
  %y32 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 1
  %62 = ptrtoint ptr %y32 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %y32, align 4
  %clip_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 14
  %64 = ptrtoint ptr %clip_y to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %63, ptr %clip_y, align 4
  %width34 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 2
  %65 = ptrtoint ptr %width34 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %width34, align 8
  %clip_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 15
  %67 = ptrtoint ptr %clip_w to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 %66, ptr %clip_w, align 4
  %height36 = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 6, i32 3
  %68 = ptrtoint ptr %height36 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %height36, align 4
  %clip_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 16
  %70 = ptrtoint ptr %clip_h to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %69, ptr %clip_h, align 4
  %recout = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5
  %71 = ptrtoint ptr %recout to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %recout, align 4
  %recout_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 17
  %73 = ptrtoint ptr %recout_x to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 %72, ptr %recout_x, align 4
  %y40 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 1
  %74 = ptrtoint ptr %y40 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %y40, align 4
  %recout_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 18
  %76 = ptrtoint ptr %recout_y to i32
  call void @__asan_store4_noabort(i32 %76)
  store i32 %75, ptr %recout_y, align 4
  %width43 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 2
  %77 = ptrtoint ptr %width43 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %width43, align 4
  %recout_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 19
  %79 = ptrtoint ptr %recout_w to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 %78, ptr %recout_w, align 4
  %height46 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 5, i32 3
  %80 = ptrtoint ptr %height46 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %height46, align 4
  %recout_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 20
  %82 = ptrtoint ptr %recout_h to i32
  call void @__asan_store4_noabort(i32 %82)
  store i32 %81, ptr %recout_h, align 4
  %viewport = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3
  %83 = ptrtoint ptr %viewport to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %viewport, align 4
  %viewport_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 21
  %85 = ptrtoint ptr %viewport_x to i32
  call void @__asan_store4_noabort(i32 %85)
  store i32 %84, ptr %viewport_x, align 4
  %y51 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 1
  %86 = ptrtoint ptr %y51 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %y51, align 4
  %viewport_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 22
  %88 = ptrtoint ptr %viewport_y to i32
  call void @__asan_store4_noabort(i32 %88)
  store i32 %87, ptr %viewport_y, align 4
  %width54 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 2
  %89 = ptrtoint ptr %width54 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %width54, align 4
  %viewport_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 23
  %91 = ptrtoint ptr %viewport_w to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %90, ptr %viewport_w, align 4
  %height57 = getelementptr inbounds %struct.scaler_data, ptr %plane_res, i32 0, i32 3, i32 3
  %92 = ptrtoint ptr %height57 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %height57, align 4
  %viewport_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 24
  %94 = ptrtoint ptr %viewport_h to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 %93, ptr %viewport_h, align 4
  %flip_immediate = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 30
  %95 = ptrtoint ptr %flip_immediate to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %flip_immediate, align 1, !range !977
  %97 = zext i8 %96 to i32
  %flip_immediate59 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 25
  %98 = ptrtoint ptr %flip_immediate59 to i32
  call void @__asan_store4_noabort(i32 %98)
  store i32 %97, ptr %flip_immediate59, align 4
  %plane_size = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 7
  %99 = ptrtoint ptr %plane_size to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %plane_size, align 8
  %surface_pitch60 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 26
  %101 = ptrtoint ptr %surface_pitch60 to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %100, ptr %surface_pitch60, align 4
  %format = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 22
  %102 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load i32, ptr %format, align 8
  %format61 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 27
  %104 = ptrtoint ptr %format61 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %103, ptr %format61, align 4
  %tiling_info = getelementptr inbounds %struct.dc_plane_state, ptr %plane_state, i32 0, i32 8
  %105 = ptrtoint ptr %tiling_info to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %tiling_info, align 8
  %swizzle62 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 28
  %107 = ptrtoint ptr %swizzle62 to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 %106, ptr %swizzle62, align 4
  %update_flags63 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %call13, i32 0, i32 29
  %108 = ptrtoint ptr %update_flags63 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 %update_flags, ptr %update_flags63, align 4
  %109 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %rctx, align 4
  %111 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 124, i32 noundef %110, ptr noundef %__data, i64 noundef 1, ptr noundef %112, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_dc_clocks_state(ptr noundef %__data, ptr nocapture noundef readonly %clk) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 76) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %3 = ptrtoint ptr %clk to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %clk, align 4
  %dispclk_khz6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 1
  %5 = ptrtoint ptr %dispclk_khz6 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %4, ptr %dispclk_khz6, align 4
  %dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 2
  %6 = ptrtoint ptr %dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %dppclk_khz, align 4
  %dppclk_khz7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 2
  %8 = ptrtoint ptr %dppclk_khz7 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %7, ptr %dppclk_khz7, align 4
  %dcfclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 5
  %9 = ptrtoint ptr %dcfclk_khz to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %dcfclk_khz, align 4
  %dcfclk_khz8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 4
  %11 = ptrtoint ptr %dcfclk_khz8 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %10, ptr %dcfclk_khz8, align 4
  %socclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 6
  %12 = ptrtoint ptr %socclk_khz to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %socclk_khz, align 4
  %socclk_khz9 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 5
  %14 = ptrtoint ptr %socclk_khz9 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %socclk_khz9, align 4
  %dcfclk_deep_sleep_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 7
  %15 = ptrtoint ptr %dcfclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %dcfclk_deep_sleep_khz, align 4
  %dcfclk_deep_sleep_khz10 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 6
  %17 = ptrtoint ptr %dcfclk_deep_sleep_khz10 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %dcfclk_deep_sleep_khz10, align 4
  %fclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 8
  %18 = ptrtoint ptr %fclk_khz to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %fclk_khz, align 4
  %fclk_khz11 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 7
  %20 = ptrtoint ptr %fclk_khz11 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %fclk_khz11, align 4
  %phyclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 9
  %21 = ptrtoint ptr %phyclk_khz to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %phyclk_khz, align 4
  %phyclk_khz12 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 8
  %23 = ptrtoint ptr %phyclk_khz12 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %phyclk_khz12, align 4
  %dramclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 10
  %24 = ptrtoint ptr %dramclk_khz to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %dramclk_khz, align 4
  %dramclk_khz13 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 9
  %26 = ptrtoint ptr %dramclk_khz13 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %dramclk_khz13, align 4
  %p_state_change_support = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 11
  %27 = ptrtoint ptr %p_state_change_support to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %p_state_change_support, align 4, !range !977
  %29 = zext i8 %28 to i32
  %p_state_change_support15 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 10
  %30 = ptrtoint ptr %p_state_change_support15 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %29, ptr %p_state_change_support15, align 4
  %prev_p_state_change_support = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 13
  %31 = ptrtoint ptr %prev_p_state_change_support to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %prev_p_state_change_support, align 4, !range !977
  %33 = zext i8 %32 to i32
  %prev_p_state_change_support18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 11
  %34 = ptrtoint ptr %prev_p_state_change_support18 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %prev_p_state_change_support18, align 4
  %pwr_state = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 12
  %35 = ptrtoint ptr %pwr_state to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %pwr_state, align 4
  %pwr_state19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 12
  %37 = ptrtoint ptr %pwr_state19 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %pwr_state19, align 4
  %38 = load i8, ptr %prev_p_state_change_support, align 4, !range !977
  %39 = zext i8 %38 to i32
  store i32 %39, ptr %prev_p_state_change_support18, align 4
  %dtm_level = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 14
  %40 = ptrtoint ptr %dtm_level to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %dtm_level, align 4
  %dtm_level24 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 13
  %42 = ptrtoint ptr %dtm_level24 to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %41, ptr %dtm_level24, align 4
  %max_supported_dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 15
  %43 = ptrtoint ptr %max_supported_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %max_supported_dppclk_khz, align 4
  %max_supported_dppclk_khz25 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 14
  %45 = ptrtoint ptr %max_supported_dppclk_khz25 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %max_supported_dppclk_khz25, align 4
  %max_supported_dispclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 16
  %46 = ptrtoint ptr %max_supported_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %max_supported_dispclk_khz, align 4
  %max_supported_dispclk_khz26 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 15
  %48 = ptrtoint ptr %max_supported_dispclk_khz26 to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %47, ptr %max_supported_dispclk_khz26, align 4
  %bw_dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 17
  %49 = ptrtoint ptr %bw_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %bw_dppclk_khz, align 4
  %bw_dppclk_khz27 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 16
  %51 = ptrtoint ptr %bw_dppclk_khz27 to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 %50, ptr %bw_dppclk_khz27, align 4
  %bw_dispclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 18
  %52 = ptrtoint ptr %bw_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %bw_dispclk_khz, align 4
  %bw_dispclk_khz28 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call3, i32 0, i32 17
  %54 = ptrtoint ptr %bw_dispclk_khz28 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %bw_dispclk_khz28, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_dc_clocks_state(ptr noundef %__data, ptr nocapture noundef readonly %clk) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 76, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %27 = ptrtoint ptr %clk to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %clk, align 4
  %dispclk_khz17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 1
  %29 = ptrtoint ptr %dispclk_khz17 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %dispclk_khz17, align 4
  %dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 2
  %30 = ptrtoint ptr %dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %dppclk_khz, align 4
  %dppclk_khz18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 2
  %32 = ptrtoint ptr %dppclk_khz18 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %dppclk_khz18, align 4
  %dcfclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 5
  %33 = ptrtoint ptr %dcfclk_khz to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %dcfclk_khz, align 4
  %dcfclk_khz19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 4
  %35 = ptrtoint ptr %dcfclk_khz19 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %dcfclk_khz19, align 4
  %socclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 6
  %36 = ptrtoint ptr %socclk_khz to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %socclk_khz, align 4
  %socclk_khz20 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 5
  %38 = ptrtoint ptr %socclk_khz20 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %socclk_khz20, align 4
  %dcfclk_deep_sleep_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 7
  %39 = ptrtoint ptr %dcfclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %dcfclk_deep_sleep_khz, align 4
  %dcfclk_deep_sleep_khz21 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 6
  %41 = ptrtoint ptr %dcfclk_deep_sleep_khz21 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %dcfclk_deep_sleep_khz21, align 4
  %fclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 8
  %42 = ptrtoint ptr %fclk_khz to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %fclk_khz, align 4
  %fclk_khz22 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 7
  %44 = ptrtoint ptr %fclk_khz22 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %43, ptr %fclk_khz22, align 4
  %phyclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 9
  %45 = ptrtoint ptr %phyclk_khz to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %phyclk_khz, align 4
  %phyclk_khz23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 8
  %47 = ptrtoint ptr %phyclk_khz23 to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %phyclk_khz23, align 4
  %dramclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 10
  %48 = ptrtoint ptr %dramclk_khz to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %dramclk_khz, align 4
  %dramclk_khz24 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 9
  %50 = ptrtoint ptr %dramclk_khz24 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %dramclk_khz24, align 4
  %p_state_change_support = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 11
  %51 = ptrtoint ptr %p_state_change_support to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %p_state_change_support, align 4, !range !977
  %53 = zext i8 %52 to i32
  %p_state_change_support26 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 10
  %54 = ptrtoint ptr %p_state_change_support26 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %p_state_change_support26, align 4
  %prev_p_state_change_support = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 13
  %55 = ptrtoint ptr %prev_p_state_change_support to i32
  call void @__asan_load1_noabort(i32 %55)
  %56 = load i8, ptr %prev_p_state_change_support, align 4, !range !977
  %57 = zext i8 %56 to i32
  %prev_p_state_change_support29 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 11
  %58 = ptrtoint ptr %prev_p_state_change_support29 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %57, ptr %prev_p_state_change_support29, align 4
  %pwr_state = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 12
  %59 = ptrtoint ptr %pwr_state to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %pwr_state, align 4
  %pwr_state30 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 12
  %61 = ptrtoint ptr %pwr_state30 to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %60, ptr %pwr_state30, align 4
  %62 = load i8, ptr %prev_p_state_change_support, align 4, !range !977
  %63 = zext i8 %62 to i32
  store i32 %63, ptr %prev_p_state_change_support29, align 4
  %dtm_level = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 14
  %64 = ptrtoint ptr %dtm_level to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %dtm_level, align 4
  %dtm_level35 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 13
  %66 = ptrtoint ptr %dtm_level35 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %dtm_level35, align 4
  %max_supported_dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 15
  %67 = ptrtoint ptr %max_supported_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %max_supported_dppclk_khz, align 4
  %max_supported_dppclk_khz36 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 14
  %69 = ptrtoint ptr %max_supported_dppclk_khz36 to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %68, ptr %max_supported_dppclk_khz36, align 4
  %max_supported_dispclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 16
  %70 = ptrtoint ptr %max_supported_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %max_supported_dispclk_khz, align 4
  %max_supported_dispclk_khz37 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 15
  %72 = ptrtoint ptr %max_supported_dispclk_khz37 to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %71, ptr %max_supported_dispclk_khz37, align 4
  %bw_dppclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 17
  %73 = ptrtoint ptr %bw_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %bw_dppclk_khz, align 4
  %bw_dppclk_khz38 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 16
  %75 = ptrtoint ptr %bw_dppclk_khz38 to i32
  call void @__asan_store4_noabort(i32 %75)
  store i32 %74, ptr %bw_dppclk_khz38, align 4
  %bw_dispclk_khz = getelementptr inbounds %struct.dc_clocks, ptr %clk, i32 0, i32 18
  %76 = ptrtoint ptr %bw_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %bw_dispclk_khz, align 4
  %bw_dispclk_khz39 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %call13, i32 0, i32 17
  %78 = ptrtoint ptr %bw_dispclk_khz39 to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 %77, ptr %bw_dispclk_khz39, align 4
  %79 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %rctx, align 4
  %81 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 76, i32 noundef %80, ptr noundef %__data, i64 noundef 1, ptr noundef %82, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dm_dce_clocks_state(ptr noundef %__data, ptr nocapture noundef readonly %clk) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 36) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %3 = ptrtoint ptr %clk to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %clk, align 4, !range !977
  %cpuc_state_change_enable7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 1
  %5 = ptrtoint ptr %cpuc_state_change_enable7 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %4, ptr %cpuc_state_change_enable7, align 4
  %cpup_state_change_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 1
  %6 = ptrtoint ptr %cpup_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %cpup_state_change_enable, align 1, !range !977
  %cpup_state_change_enable9 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 2
  %8 = ptrtoint ptr %cpup_state_change_enable9 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %7, ptr %cpup_state_change_enable9, align 1
  %stutter_mode_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 2
  %9 = ptrtoint ptr %stutter_mode_enable to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %stutter_mode_enable, align 2, !range !977
  %stutter_mode_enable12 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 3
  %11 = ptrtoint ptr %stutter_mode_enable12 to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %10, ptr %stutter_mode_enable12, align 2
  %nbp_state_change_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 3
  %12 = ptrtoint ptr %nbp_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %nbp_state_change_enable, align 1, !range !977
  %nbp_state_change_enable15 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 4
  %14 = ptrtoint ptr %nbp_state_change_enable15 to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %13, ptr %nbp_state_change_enable15, align 1
  %all_displays_in_sync = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 4
  %15 = ptrtoint ptr %all_displays_in_sync to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %all_displays_in_sync, align 4, !range !977
  %all_displays_in_sync18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 5
  %17 = ptrtoint ptr %all_displays_in_sync18 to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %16, ptr %all_displays_in_sync18, align 4
  %sclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 9
  %18 = ptrtoint ptr %sclk_khz to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %sclk_khz, align 4
  %sclk_khz20 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 6
  %20 = ptrtoint ptr %sclk_khz20 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %sclk_khz20, align 4
  %sclk_deep_sleep_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 10
  %21 = ptrtoint ptr %sclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %sclk_deep_sleep_khz, align 4
  %sclk_deep_sleep_khz21 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 7
  %23 = ptrtoint ptr %sclk_deep_sleep_khz21 to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %sclk_deep_sleep_khz21, align 4
  %yclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 11
  %24 = ptrtoint ptr %yclk_khz to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %yclk_khz, align 4
  %yclk_khz22 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 8
  %26 = ptrtoint ptr %yclk_khz22 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %yclk_khz22, align 4
  %dispclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 12
  %27 = ptrtoint ptr %dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %dispclk_khz, align 4
  %dispclk_khz23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 9
  %29 = ptrtoint ptr %dispclk_khz23 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %dispclk_khz23, align 4
  %blackout_recovery_time_us = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 13
  %30 = ptrtoint ptr %blackout_recovery_time_us to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %blackout_recovery_time_us, align 4
  %blackout_recovery_time_us24 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call3, i32 0, i32 10
  %32 = ptrtoint ptr %blackout_recovery_time_us24 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %blackout_recovery_time_us24, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dm_dce_clocks_state(ptr noundef %__data, ptr nocapture noundef readonly %clk) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 36, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %27 = ptrtoint ptr %clk to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %clk, align 4, !range !977
  %cpuc_state_change_enable18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 1
  %29 = ptrtoint ptr %cpuc_state_change_enable18 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %28, ptr %cpuc_state_change_enable18, align 4
  %cpup_state_change_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 1
  %30 = ptrtoint ptr %cpup_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %cpup_state_change_enable, align 1, !range !977
  %cpup_state_change_enable20 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 2
  %32 = ptrtoint ptr %cpup_state_change_enable20 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %31, ptr %cpup_state_change_enable20, align 1
  %stutter_mode_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 2
  %33 = ptrtoint ptr %stutter_mode_enable to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %stutter_mode_enable, align 2, !range !977
  %stutter_mode_enable23 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 3
  %35 = ptrtoint ptr %stutter_mode_enable23 to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 %34, ptr %stutter_mode_enable23, align 2
  %nbp_state_change_enable = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 3
  %36 = ptrtoint ptr %nbp_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %nbp_state_change_enable, align 1, !range !977
  %nbp_state_change_enable26 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 4
  %38 = ptrtoint ptr %nbp_state_change_enable26 to i32
  call void @__asan_store1_noabort(i32 %38)
  store i8 %37, ptr %nbp_state_change_enable26, align 1
  %all_displays_in_sync = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 4
  %39 = ptrtoint ptr %all_displays_in_sync to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %all_displays_in_sync, align 4, !range !977
  %all_displays_in_sync29 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 5
  %41 = ptrtoint ptr %all_displays_in_sync29 to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 %40, ptr %all_displays_in_sync29, align 4
  %sclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 9
  %42 = ptrtoint ptr %sclk_khz to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %sclk_khz, align 4
  %sclk_khz31 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 6
  %44 = ptrtoint ptr %sclk_khz31 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %43, ptr %sclk_khz31, align 4
  %sclk_deep_sleep_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 10
  %45 = ptrtoint ptr %sclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %sclk_deep_sleep_khz, align 4
  %sclk_deep_sleep_khz32 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 7
  %47 = ptrtoint ptr %sclk_deep_sleep_khz32 to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %46, ptr %sclk_deep_sleep_khz32, align 4
  %yclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 11
  %48 = ptrtoint ptr %yclk_khz to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %yclk_khz, align 4
  %yclk_khz33 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 8
  %50 = ptrtoint ptr %yclk_khz33 to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %yclk_khz33, align 4
  %dispclk_khz = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 12
  %51 = ptrtoint ptr %dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %dispclk_khz, align 4
  %dispclk_khz34 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 9
  %53 = ptrtoint ptr %dispclk_khz34 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %52, ptr %dispclk_khz34, align 4
  %blackout_recovery_time_us = getelementptr inbounds %struct.dce_bw_output, ptr %clk, i32 0, i32 13
  %54 = ptrtoint ptr %blackout_recovery_time_us to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %blackout_recovery_time_us, align 4
  %blackout_recovery_time_us35 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %call13, i32 0, i32 10
  %56 = ptrtoint ptr %blackout_recovery_time_us35 to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %55, ptr %blackout_recovery_time_us35, align 4
  %57 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %rctx, align 4
  %59 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 36, i32 noundef %58, ptr noundef %__data, i64 noundef 1, ptr noundef %60, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_dmub_trace_high_irq(ptr noundef %__data, i32 noundef %trace_code, i32 noundef %tick_count, i32 noundef %param0, i32 noundef %param1) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %trace_code6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %trace_code6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %trace_code, ptr %trace_code6, align 4
  %tick_count7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %tick_count7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %tick_count, ptr %tick_count7, align 4
  %param08 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %param08 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %param0, ptr %param08, align 4
  %param19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %param19 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %param1, ptr %param19, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_dmub_trace_high_irq(ptr noundef %__data, i32 noundef %trace_code, i32 noundef %tick_count, i32 noundef %param0, i32 noundef %param1) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %trace_code17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %trace_code17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %trace_code, ptr %trace_code17, align 4
  %tick_count18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %tick_count18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %tick_count, ptr %tick_count18, align 4
  %param019 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %param019 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %param0, ptr %param019, align 4
  %param120 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %param120 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %param1, ptr %param120, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_amdgpu_refresh_rate_track(ptr noundef %__data, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 32) #20
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_index6 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %crtc_index6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %crtc_index, ptr %crtc_index6, align 8
  %refresh_rate_ns7 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %refresh_rate_ns7 to i32
  call void @__asan_store8_noabort(i32 %4)
  store i64 %refresh_rate_ns, ptr %refresh_rate_ns7, align 8
  %refresh_rate_hz8 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %refresh_rate_hz8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %refresh_rate_hz, ptr %refresh_rate_hz8, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_amdgpu_refresh_rate_track(ptr noundef %__data, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 36, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %crtc_index17 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %crtc_index17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %crtc_index, ptr %crtc_index17, align 8
  %refresh_rate_ns18 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %refresh_rate_ns18 to i32
  call void @__asan_store8_noabort(i32 %28)
  store i64 %refresh_rate_ns, ptr %refresh_rate_ns18, align 8
  %refresh_rate_hz19 = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %refresh_rate_hz19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %refresh_rate_hz, ptr %refresh_rate_hz19, align 8
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 36, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dcn_fpu(ptr noundef %__data, i1 noundef zeroext %begin, ptr noundef %function, i32 noundef %line, i32 noundef %recursion_depth) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #22
  %frombool = zext i1 %begin to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #20
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !974

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !975

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #20
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #20
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %begin8 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %begin8 to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 %frombool, ptr %begin8, align 4
  %function10 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %function10 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %function, ptr %function10, align 4
  %line11 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %line11 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %line, ptr %line11, align 4
  %recursion_depth12 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %recursion_depth12 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %recursion_depth, ptr %recursion_depth12, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dcn_fpu(ptr noundef %__data, i1 noundef zeroext %begin, ptr noundef %function, i32 noundef %line, i32 noundef %recursion_depth) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  %frombool = zext i1 %begin to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #20
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #20
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !976
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #20
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #20
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #20
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !964) #20
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %begin19 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %begin19 to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %frombool, ptr %begin19, align 4
  %function21 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %function21 to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %function, ptr %function21, align 4
  %line22 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %line22 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %line, ptr %line22, align 4
  %recursion_depth23 = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %call14, i32 0, i32 4
  %30 = ptrtoint ptr %recursion_depth23 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %recursion_depth, ptr %recursion_depth23, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dc_reg_template(ptr noundef %__data, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %count to i32
  %conv = zext i32 %0 to i64
  %conv4 = zext i32 %reg to i64
  %conv8 = zext i32 %value to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dc_performance(ptr noundef %__data, i32 noundef %read_count, i32 noundef %write_count, ptr noundef %last_read, ptr noundef %last_write, ptr noundef %func, i32 noundef %line) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i32 %read_count to i64
  %conv4 = zext i32 %write_count to i64
  %0 = ptrtoint ptr %last_read to i32
  %conv8 = zext i32 %0 to i64
  %1 = ptrtoint ptr %last_write to i32
  %conv12 = zext i32 %1 to i64
  %2 = ptrtoint ptr %func to i32
  %conv16 = zext i32 %2 to i64
  %conv20 = zext i32 %line to i64
  tail call void @bpf_trace_run6(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16, i64 noundef %conv20) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_connector_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %state to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_crtc_atomic_check(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %state to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_plane_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %state to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_atomic_state_template(ptr noundef %__data, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %state to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_atomic_check_finish(ptr noundef %__data, ptr noundef %state, i32 noundef %res) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %state to i32
  %conv = zext i32 %0 to i64
  %conv4 = zext i32 %res to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_dc_pipe_state(ptr noundef %__data, i32 noundef %pipe_idx, ptr noundef %plane_state, ptr noundef %stream, ptr noundef %plane_res, i32 noundef %update_flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i32 %pipe_idx to i64
  %0 = ptrtoint ptr %plane_state to i32
  %conv4 = zext i32 %0 to i64
  %1 = ptrtoint ptr %stream to i32
  %conv8 = zext i32 %1 to i64
  %2 = ptrtoint ptr %plane_res to i32
  %conv12 = zext i32 %2 to i64
  %conv16 = zext i32 %update_flags to i64
  tail call void @bpf_trace_run5(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_dc_clocks_state(ptr noundef %__data, ptr noundef %clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %clk to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dm_dce_clocks_state(ptr noundef %__data, ptr noundef %clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %0 = ptrtoint ptr %clk to i32
  %conv = zext i32 %0 to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_dmub_trace_high_irq(ptr noundef %__data, i32 noundef %trace_code, i32 noundef %tick_count, i32 noundef %param0, i32 noundef %param1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i32 %trace_code to i64
  %conv4 = zext i32 %tick_count to i64
  %conv8 = zext i32 %param0 to i64
  %conv12 = zext i32 %param1 to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_amdgpu_refresh_rate_track(ptr noundef %__data, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i32 %crtc_index to i64
  %conv7 = zext i32 %refresh_rate_hz to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %refresh_rate_ns, i64 noundef %conv7) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dcn_fpu(ptr noundef %__data, i1 noundef zeroext %begin, ptr noundef %function, i32 noundef %line, i32 noundef %recursion_depth) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i1 %begin to i64
  %0 = ptrtoint ptr %function to i32
  %conv5 = zext i32 %0 to i64
  %conv9 = zext i32 %line to i64
  %conv13 = zext i32 %recursion_depth to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv5, i64 noundef %conv9, i64 noundef %conv13) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @amdgpu_dm_update_connector_after_detect(ptr noundef %aconnector) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %aconnector, align 8
  %mst_state = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 8, i32 13
  %2 = ptrtoint ptr %mst_state to i32
  call void @__asan_load1_noabort(i32 %2)
  %bf.load = load i8, ptr %mst_state, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load)
  %bf.cast.not = icmp sgt i8 %bf.load, -1
  br i1 %bf.cast.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 6
  %3 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dc_link, align 8
  %local_sink = getelementptr inbounds %struct.dc_link, ptr %4, i32 0, i32 2
  %5 = ptrtoint ptr %local_sink to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %local_sink, align 4
  %tobool.not = icmp eq ptr %6, null
  br i1 %tobool.not, label %if.end.if.end4_crit_edge, label %if.then3

if.end.if.end4_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end4

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_retain(ptr noundef nonnull %6) #20
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end.if.end4_crit_edge
  %force = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 37
  %7 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %force, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp6.not = icmp eq i32 %8, 0
  br i1 %cmp6.not, label %if.end4.if.end31_crit_edge, label %land.lhs.true

if.end4.if.end31_crit_edge:                       ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

land.lhs.true:                                    ; preds = %if.end4
  %dc_em_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 7
  %9 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dc_em_sink, align 4
  %tobool8.not = icmp eq ptr %10, null
  br i1 %tobool8.not, label %land.lhs.true.if.end31_crit_edge, label %if.then9

land.lhs.true.if.end31_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

if.then9:                                         ; preds = %land.lhs.true
  %mode_config = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30
  tail call void @mutex_lock_nested(ptr noundef %mode_config, i32 noundef 0) #20
  br i1 %tobool.not, label %if.else, label %if.then11

if.then11:                                        ; preds = %if.then9
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 5
  %11 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dc_sink, align 4
  %tobool12.not = icmp eq ptr %12, null
  br i1 %tobool12.not, label %if.then11.if.end15_crit_edge, label %if.then13

if.then11.if.end15_crit_edge:                     ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end15

if.then13:                                        ; preds = %if.then11
  %state.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 52
  %13 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %state.i, align 8
  %tobool.not.i = icmp eq ptr %14, null
  br i1 %tobool.not.i, label %update.thread208.i, label %cond.end.i

update.thread208.i:                               ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, ptr noundef nonnull @__func__.amdgpu_dm_update_freesync_caps) #20
  br label %if.end129.i

cond.end.i:                                       ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #22
  %min_vfreq.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 14
  %15 = ptrtoint ptr %min_vfreq.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 0, ptr %min_vfreq.i, align 8
  %max_vfreq.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 15
  %16 = ptrtoint ptr %max_vfreq.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 0, ptr %max_vfreq.i, align 4
  %pixel_clock_mhz.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 16
  %17 = ptrtoint ptr %pixel_clock_mhz.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 0, ptr %pixel_clock_mhz.i, align 8
  %monitor_range.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18
  %18 = ptrtoint ptr %monitor_range.i to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 0, ptr %monitor_range.i, align 1
  %max_vfreq14.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18, i32 1
  %19 = ptrtoint ptr %max_vfreq14.i to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 0, ptr %max_vfreq14.i, align 1
  %freesync_capable127.i = getelementptr inbounds %struct.dm_connector_state, ptr %14, i32 0, i32 5
  %20 = ptrtoint ptr %freesync_capable127.i to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 0, ptr %freesync_capable127.i, align 1
  br label %if.end129.i

if.end129.i:                                      ; preds = %cond.end.i, %update.thread208.i
  %vrr_capable_property.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 25
  %21 = ptrtoint ptr %vrr_capable_property.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %vrr_capable_property.i, align 4
  %tobool130.not.i = icmp eq ptr %22, null
  br i1 %tobool130.not.i, label %if.end129.i.amdgpu_dm_update_freesync_caps.exit_crit_edge, label %if.then131.i

if.end129.i.amdgpu_dm_update_freesync_caps.exit_crit_edge: ; preds = %if.end129.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_freesync_caps.exit

if.then131.i:                                     ; preds = %if.end129.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @drm_connector_set_vrr_capable_property(ptr noundef %aconnector, i1 noundef zeroext false) #20
  br label %amdgpu_dm_update_freesync_caps.exit

amdgpu_dm_update_freesync_caps.exit:              ; preds = %if.then131.i, %if.end129.i.amdgpu_dm_update_freesync_caps.exit_crit_edge
  %23 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %dc_sink, align 4
  tail call void @dc_sink_release(ptr noundef %24) #20
  br label %if.end15

if.end15:                                         ; preds = %amdgpu_dm_update_freesync_caps.exit, %if.then11.if.end15_crit_edge
  %25 = ptrtoint ptr %dc_sink to i32
  call void @__asan_store4_noabort(i32 %25)
  store ptr %6, ptr %dc_sink, align 4
  tail call void @dc_sink_retain(ptr noundef nonnull %6) #20
  %edid = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 2
  %26 = ptrtoint ptr %edid to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %edid, align 4
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %aconnector, ptr noundef %27)
  tail call void @mutex_unlock(ptr noundef %mode_config) #20
  tail call void @dc_sink_release(ptr noundef nonnull %6) #20
  br label %cleanup

if.else:                                          ; preds = %if.then9
  %state.i182 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 52
  %28 = ptrtoint ptr %state.i182 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %state.i182, align 8
  %tobool.not.i183 = icmp eq ptr %29, null
  br i1 %tobool.not.i183, label %update.thread208.i184, label %if.end.i187

update.thread208.i184:                            ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, ptr noundef nonnull @__func__.amdgpu_dm_update_freesync_caps) #20
  br label %if.end129.i201

if.end.i187:                                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %min_vfreq.i193 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 14
  %30 = ptrtoint ptr %min_vfreq.i193 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 0, ptr %min_vfreq.i193, align 8
  %max_vfreq.i194 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 15
  %31 = ptrtoint ptr %max_vfreq.i194 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 0, ptr %max_vfreq.i194, align 4
  %pixel_clock_mhz.i195 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 16
  %32 = ptrtoint ptr %pixel_clock_mhz.i195 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 0, ptr %pixel_clock_mhz.i195, align 8
  %monitor_range.i196 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18
  %33 = ptrtoint ptr %monitor_range.i196 to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 0, ptr %monitor_range.i196, align 1
  %max_vfreq14.i197 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18, i32 1
  %34 = ptrtoint ptr %max_vfreq14.i197 to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 0, ptr %max_vfreq14.i197, align 1
  %freesync_capable127.i198 = getelementptr inbounds %struct.dm_connector_state, ptr %29, i32 0, i32 5
  %35 = ptrtoint ptr %freesync_capable127.i198 to i32
  call void @__asan_store1_noabort(i32 %35)
  store i8 0, ptr %freesync_capable127.i198, align 1
  br label %if.end129.i201

if.end129.i201:                                   ; preds = %if.end.i187, %update.thread208.i184
  %vrr_capable_property.i199 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 25
  %36 = ptrtoint ptr %vrr_capable_property.i199 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %vrr_capable_property.i199, align 4
  %tobool130.not.i200 = icmp eq ptr %37, null
  br i1 %tobool130.not.i200, label %if.end129.i201.amdgpu_dm_update_freesync_caps.exit203_crit_edge, label %if.then131.i202

if.end129.i201.amdgpu_dm_update_freesync_caps.exit203_crit_edge: ; preds = %if.end129.i201
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_freesync_caps.exit203

if.then131.i202:                                  ; preds = %if.end129.i201
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @drm_connector_set_vrr_capable_property(ptr noundef %aconnector, i1 noundef zeroext false) #20
  br label %amdgpu_dm_update_freesync_caps.exit203

amdgpu_dm_update_freesync_caps.exit203:           ; preds = %if.then131.i202, %if.end129.i201.amdgpu_dm_update_freesync_caps.exit203_crit_edge
  %dc_sink18 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 5
  %38 = ptrtoint ptr %dc_sink18 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %dc_sink18, align 4
  %tobool19.not = icmp eq ptr %39, null
  br i1 %tobool19.not, label %if.then20, label %if.end30.critedge

if.then20:                                        ; preds = %amdgpu_dm_update_freesync_caps.exit203
  call void @__sanitizer_cov_trace_pc() #22
  %40 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %dc_em_sink, align 4
  %42 = ptrtoint ptr %dc_sink18 to i32
  call void @__asan_store4_noabort(i32 %42)
  store ptr %41, ptr %dc_sink18, align 4
  tail call void @dc_sink_retain(ptr noundef %41) #20
  tail call void @mutex_unlock(ptr noundef %mode_config) #20
  br label %cleanup

if.end30.critedge:                                ; preds = %amdgpu_dm_update_freesync_caps.exit203
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @mutex_unlock(ptr noundef %mode_config) #20
  br label %cleanup

if.end31:                                         ; preds = %land.lhs.true.if.end31_crit_edge, %if.end4.if.end31_crit_edge
  br i1 %tobool.not, label %if.end31.if.end37_crit_edge, label %land.lhs.true33

if.end31.if.end37_crit_edge:                      ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end37

land.lhs.true33:                                  ; preds = %if.end31
  %43 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %6, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 64, i32 %44)
  %cmp34 = icmp eq i32 %44, 64
  br i1 %cmp34, label %if.then36, label %land.lhs.true33.if.end37_crit_edge

land.lhs.true33.if.end37_crit_edge:               ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end37

if.then36:                                        ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_release(ptr noundef nonnull %6) #20
  br label %cleanup

if.end37:                                         ; preds = %land.lhs.true33.if.end37_crit_edge, %if.end31.if.end37_crit_edge
  %dc_sink38 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 5
  %45 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %dc_sink38, align 4
  %cmp39 = icmp eq ptr %46, %6
  %connector_id = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 1
  %47 = ptrtoint ptr %connector_id to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %connector_id, align 8
  br i1 %cmp39, label %if.then41, label %if.end45

if.then41:                                        ; preds = %if.end37
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str, i32 noundef %48) #20
  br i1 %tobool.not, label %if.then41.cleanup_crit_edge, label %if.then43

if.then41.cleanup_crit_edge:                      ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then43:                                        ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_release(ptr noundef nonnull %6) #20
  br label %cleanup

if.end45:                                         ; preds = %if.end37
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.1, i32 noundef %48, ptr noundef %46, ptr noundef %6) #20
  %mode_config48 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30
  tail call void @mutex_lock_nested(ptr noundef %mode_config48, i32 noundef 0) #20
  br i1 %tobool.not, label %if.else81, label %if.then51

if.then51:                                        ; preds = %if.end45
  %49 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %dc_sink38, align 4
  %tobool53.not = icmp eq ptr %50, null
  br i1 %tobool53.not, label %if.then51.if.end56_crit_edge, label %if.then54

if.then51.if.end56_crit_edge:                     ; preds = %if.then51
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end56

if.then54:                                        ; preds = %if.then51
  %state.i204 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 52
  %51 = ptrtoint ptr %state.i204 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %state.i204, align 8
  %tobool.not.i205 = icmp eq ptr %52, null
  br i1 %tobool.not.i205, label %update.thread208.i206, label %cond.end.i214

update.thread208.i206:                            ; preds = %if.then54
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, ptr noundef nonnull @__func__.amdgpu_dm_update_freesync_caps) #20
  br label %if.end129.i223

cond.end.i214:                                    ; preds = %if.then54
  call void @__sanitizer_cov_trace_pc() #22
  %min_vfreq.i215 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 14
  %53 = ptrtoint ptr %min_vfreq.i215 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 0, ptr %min_vfreq.i215, align 8
  %max_vfreq.i216 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 15
  %54 = ptrtoint ptr %max_vfreq.i216 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 0, ptr %max_vfreq.i216, align 4
  %pixel_clock_mhz.i217 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 16
  %55 = ptrtoint ptr %pixel_clock_mhz.i217 to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 0, ptr %pixel_clock_mhz.i217, align 8
  %monitor_range.i218 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18
  %56 = ptrtoint ptr %monitor_range.i218 to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 0, ptr %monitor_range.i218, align 1
  %max_vfreq14.i219 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18, i32 1
  %57 = ptrtoint ptr %max_vfreq14.i219 to i32
  call void @__asan_store1_noabort(i32 %57)
  store i8 0, ptr %max_vfreq14.i219, align 1
  %freesync_capable127.i220 = getelementptr inbounds %struct.dm_connector_state, ptr %52, i32 0, i32 5
  %58 = ptrtoint ptr %freesync_capable127.i220 to i32
  call void @__asan_store1_noabort(i32 %58)
  store i8 0, ptr %freesync_capable127.i220, align 1
  br label %if.end129.i223

if.end129.i223:                                   ; preds = %cond.end.i214, %update.thread208.i206
  %vrr_capable_property.i221 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 25
  %59 = ptrtoint ptr %vrr_capable_property.i221 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %vrr_capable_property.i221, align 4
  %tobool130.not.i222 = icmp eq ptr %60, null
  br i1 %tobool130.not.i222, label %if.end129.i223.amdgpu_dm_update_freesync_caps.exit225_crit_edge, label %if.then131.i224

if.end129.i223.amdgpu_dm_update_freesync_caps.exit225_crit_edge: ; preds = %if.end129.i223
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_freesync_caps.exit225

if.then131.i224:                                  ; preds = %if.end129.i223
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @drm_connector_set_vrr_capable_property(ptr noundef %aconnector, i1 noundef zeroext false) #20
  br label %amdgpu_dm_update_freesync_caps.exit225

amdgpu_dm_update_freesync_caps.exit225:           ; preds = %if.then131.i224, %if.end129.i223.amdgpu_dm_update_freesync_caps.exit225_crit_edge
  %61 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %dc_sink38, align 4
  tail call void @dc_sink_release(ptr noundef %62) #20
  br label %if.end56

if.end56:                                         ; preds = %amdgpu_dm_update_freesync_caps.exit225, %if.then51.if.end56_crit_edge
  %63 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_store4_noabort(i32 %63)
  store ptr %6, ptr %dc_sink38, align 4
  tail call void @dc_sink_retain(ptr noundef nonnull %6) #20
  %dc_edid = getelementptr inbounds %struct.dc_sink, ptr %6, i32 0, i32 1
  %64 = ptrtoint ptr %dc_edid to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %dc_edid, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %65)
  %cmp59 = icmp eq i32 %65, 0
  br i1 %cmp59, label %if.then61, label %if.else67

if.then61:                                        ; preds = %if.end56
  %edid62 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 2
  %66 = ptrtoint ptr %edid62 to i32
  call void @__asan_store4_noabort(i32 %66)
  store ptr null, ptr %edid62, align 4
  %67 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %dc_link, align 8
  %aux_mode = getelementptr inbounds %struct.dc_link, ptr %68, i32 0, i32 34
  %69 = ptrtoint ptr %aux_mode to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %aux_mode, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %70)
  %tobool64.not = icmp eq i8 %70, 0
  br i1 %tobool64.not, label %if.then98.critedge176, label %if.then65

if.then65:                                        ; preds = %if.then61
  %dm_dp_aux = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 9
  tail call void @drm_dp_cec_unset_edid(ptr noundef %dm_dp_aux) #20
  %71 = ptrtoint ptr %edid62 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %edid62, align 4
  %call.c181 = tail call i32 @drm_connector_update_edid_property(ptr noundef %aconnector, ptr noundef %72) #20
  %73 = ptrtoint ptr %edid62 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %edid62, align 4
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %aconnector, ptr noundef %74)
  tail call fastcc void @update_connector_ext_caps(ptr noundef %aconnector)
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  %75 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %dc_link, align 8
  %connector_type.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %77 = ptrtoint ptr %connector_type.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %connector_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %78)
  %cmp.not.i = icmp eq i32 %78, 10
  br i1 %cmp.not.i, label %if.end.i228, label %if.then65.if.then98_crit_edge

if.then65.if.then98_crit_edge:                    ; preds = %if.then65
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then98

if.end.i228:                                      ; preds = %if.then65
  %79 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %dc_sink38, align 4
  %tobool.not.i227 = icmp eq ptr %80, null
  br i1 %tobool.not.i227, label %if.end.i228.if.end2.i_crit_edge, label %if.then1.i

if.end.i228.if.end2.i_crit_edge:                  ; preds = %if.end.i228
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i

if.then1.i:                                       ; preds = %if.end.i228
  %dongle_type.i.i = getelementptr inbounds %struct.dc_link, ptr %76, i32 0, i32 43, i32 6
  %81 = ptrtoint ptr %dongle_type.i.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %dongle_type.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %82)
  %83 = icmp ult i32 %82, 6
  br i1 %83, label %switch.lookup, label %if.then1.i.if.end2.i_crit_edge

if.then1.i.if.end2.i_crit_edge:                   ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i

switch.lookup:                                    ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_update_connector_after_detect, i32 0, i32 %82
  %84 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %84)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %if.end2.i

if.end2.i:                                        ; preds = %switch.lookup, %if.then1.i.if.end2.i_crit_edge, %if.end.i228.if.end2.i_crit_edge
  %subconnector.0.i = phi i32 [ 0, %if.end.i228.if.end2.i_crit_edge ], [ %switch.load, %switch.lookup ], [ 0, %if.then1.i.if.end2.i_crit_edge ]
  %base3.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %85 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property.i = getelementptr inbounds %struct.drm_device, ptr %86, i32 0, i32 30, i32 59
  %87 = ptrtoint ptr %dp_subconnector_property.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %dp_subconnector_property.i, align 4
  %conv.i = zext i32 %subconnector.0.i to i64
  %call4.i = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i, ptr noundef %88, i64 noundef %conv.i) #20
  br label %if.then98

if.else67:                                        ; preds = %if.end56
  %raw_edid = getelementptr inbounds %struct.dc_sink, ptr %6, i32 0, i32 1, i32 1
  %edid69 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 2
  %89 = ptrtoint ptr %edid69 to i32
  call void @__asan_store4_noabort(i32 %89)
  store ptr %raw_edid, ptr %edid69, align 4
  %90 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %dc_link, align 8
  %aux_mode71 = getelementptr inbounds %struct.dc_link, ptr %91, i32 0, i32 34
  %92 = ptrtoint ptr %aux_mode71 to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %aux_mode71, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %93)
  %tobool72.not = icmp eq i8 %93, 0
  br i1 %tobool72.not, label %if.then98.critedge, label %if.then73

if.then73:                                        ; preds = %if.else67
  %dm_dp_aux74 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 9
  tail call void @drm_dp_cec_set_edid(ptr noundef %dm_dp_aux74, ptr noundef %raw_edid) #20
  %94 = ptrtoint ptr %edid69 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %edid69, align 4
  %call.c175 = tail call i32 @drm_connector_update_edid_property(ptr noundef %aconnector, ptr noundef %95) #20
  %96 = ptrtoint ptr %edid69 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %edid69, align 4
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %aconnector, ptr noundef %97)
  tail call fastcc void @update_connector_ext_caps(ptr noundef %aconnector)
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  %98 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %dc_link, align 8
  %connector_type.i230 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %100 = ptrtoint ptr %connector_type.i230 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %connector_type.i230, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %101)
  %cmp.not.i231 = icmp eq i32 %101, 10
  br i1 %cmp.not.i231, label %if.end.i234, label %if.then73.if.then98_crit_edge

if.then73.if.then98_crit_edge:                    ; preds = %if.then73
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then98

if.end.i234:                                      ; preds = %if.then73
  %102 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %dc_sink38, align 4
  %tobool.not.i233 = icmp eq ptr %103, null
  br i1 %tobool.not.i233, label %if.end.i234.if.end2.i246_crit_edge, label %if.then1.i236

if.end.i234.if.end2.i246_crit_edge:               ; preds = %if.end.i234
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i246

if.then1.i236:                                    ; preds = %if.end.i234
  %dongle_type.i.i235 = getelementptr inbounds %struct.dc_link, ptr %99, i32 0, i32 43, i32 6
  %104 = ptrtoint ptr %dongle_type.i.i235 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %dongle_type.i.i235, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %105)
  %106 = icmp ult i32 %105, 6
  br i1 %106, label %switch.lookup327, label %if.then1.i236.if.end2.i246_crit_edge

if.then1.i236.if.end2.i246_crit_edge:             ; preds = %if.then1.i236
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i246

switch.lookup327:                                 ; preds = %if.then1.i236
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep328 = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_update_connector_after_detect.422, i32 0, i32 %105
  %107 = ptrtoint ptr %switch.gep328 to i32
  call void @__asan_load4_noabort(i32 %107)
  %switch.load329 = load i32, ptr %switch.gep328, align 4
  br label %if.end2.i246

if.end2.i246:                                     ; preds = %switch.lookup327, %if.then1.i236.if.end2.i246_crit_edge, %if.end.i234.if.end2.i246_crit_edge
  %subconnector.0.i241 = phi i32 [ 0, %if.end.i234.if.end2.i246_crit_edge ], [ %switch.load329, %switch.lookup327 ], [ 0, %if.then1.i236.if.end2.i246_crit_edge ]
  %base3.i242 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %108 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property.i243 = getelementptr inbounds %struct.drm_device, ptr %109, i32 0, i32 30, i32 59
  %110 = ptrtoint ptr %dp_subconnector_property.i243 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %dp_subconnector_property.i243, align 4
  %conv.i244 = zext i32 %subconnector.0.i241 to i64
  %call4.i245 = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i242, ptr noundef %111, i64 noundef %conv.i244) #20
  br label %if.then98

if.else81:                                        ; preds = %if.end45
  %dm_dp_aux82 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 9
  tail call void @drm_dp_cec_unset_edid(ptr noundef %dm_dp_aux82) #20
  %state.i248 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 52
  %112 = ptrtoint ptr %state.i248 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %state.i248, align 8
  %tobool.not.i249 = icmp eq ptr %113, null
  br i1 %tobool.not.i249, label %update.thread208.i250, label %if.end.i253

update.thread208.i250:                            ; preds = %if.else81
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, ptr noundef nonnull @__func__.amdgpu_dm_update_freesync_caps) #20
  br label %if.end129.i267

if.end.i253:                                      ; preds = %if.else81
  call void @__sanitizer_cov_trace_pc() #22
  %min_vfreq.i259 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 14
  %114 = ptrtoint ptr %min_vfreq.i259 to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 0, ptr %min_vfreq.i259, align 8
  %max_vfreq.i260 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 15
  %115 = ptrtoint ptr %max_vfreq.i260 to i32
  call void @__asan_store4_noabort(i32 %115)
  store i32 0, ptr %max_vfreq.i260, align 4
  %pixel_clock_mhz.i261 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 16
  %116 = ptrtoint ptr %pixel_clock_mhz.i261 to i32
  call void @__asan_store4_noabort(i32 %116)
  store i32 0, ptr %pixel_clock_mhz.i261, align 8
  %monitor_range.i262 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18
  %117 = ptrtoint ptr %monitor_range.i262 to i32
  call void @__asan_store1_noabort(i32 %117)
  store i8 0, ptr %monitor_range.i262, align 1
  %max_vfreq14.i263 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 18, i32 1
  %118 = ptrtoint ptr %max_vfreq14.i263 to i32
  call void @__asan_store1_noabort(i32 %118)
  store i8 0, ptr %max_vfreq14.i263, align 1
  %freesync_capable127.i264 = getelementptr inbounds %struct.dm_connector_state, ptr %113, i32 0, i32 5
  %119 = ptrtoint ptr %freesync_capable127.i264 to i32
  call void @__asan_store1_noabort(i32 %119)
  store i8 0, ptr %freesync_capable127.i264, align 1
  br label %if.end129.i267

if.end129.i267:                                   ; preds = %if.end.i253, %update.thread208.i250
  %vrr_capable_property.i265 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 25
  %120 = ptrtoint ptr %vrr_capable_property.i265 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %vrr_capable_property.i265, align 4
  %tobool130.not.i266 = icmp eq ptr %121, null
  br i1 %tobool130.not.i266, label %if.end129.i267.amdgpu_dm_update_freesync_caps.exit269_crit_edge, label %if.then131.i268

if.end129.i267.amdgpu_dm_update_freesync_caps.exit269_crit_edge: ; preds = %if.end129.i267
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_freesync_caps.exit269

if.then131.i268:                                  ; preds = %if.end129.i267
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @drm_connector_set_vrr_capable_property(ptr noundef %aconnector, i1 noundef zeroext false) #20
  br label %amdgpu_dm_update_freesync_caps.exit269

amdgpu_dm_update_freesync_caps.exit269:           ; preds = %if.then131.i268, %if.end129.i267.amdgpu_dm_update_freesync_caps.exit269_crit_edge
  %call84 = tail call i32 @drm_connector_update_edid_property(ptr noundef %aconnector, ptr noundef null) #20
  %num_modes = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 4
  %122 = ptrtoint ptr %num_modes to i32
  call void @__asan_store4_noabort(i32 %122)
  store i32 0, ptr %num_modes, align 8
  %123 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %dc_sink38, align 4
  tail call void @dc_sink_release(ptr noundef %124) #20
  %125 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_store4_noabort(i32 %125)
  store ptr null, ptr %dc_sink38, align 4
  %edid87 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 2
  %126 = ptrtoint ptr %edid87 to i32
  call void @__asan_store4_noabort(i32 %126)
  store ptr null, ptr %edid87, align 4
  %127 = ptrtoint ptr %state.i248 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %state.i248, align 8
  %content_protection = getelementptr inbounds %struct.drm_connector_state, ptr %128, i32 0, i32 12
  %129 = ptrtoint ptr %content_protection to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %content_protection, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %130)
  %cmp88 = icmp eq i32 %130, 2
  br i1 %cmp88, label %if.then90, label %if.end99.critedge

if.then90:                                        ; preds = %amdgpu_dm_update_freesync_caps.exit269
  %131 = ptrtoint ptr %content_protection to i32
  call void @__asan_store4_noabort(i32 %131)
  store i32 1, ptr %content_protection, align 4
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  %132 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %dc_link, align 8
  %connector_type.i271 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %134 = ptrtoint ptr %connector_type.i271 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %connector_type.i271, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %135)
  %cmp.not.i272 = icmp eq i32 %135, 10
  br i1 %cmp.not.i272, label %if.end.i275, label %if.then90.cleanup_crit_edge

if.then90.cleanup_crit_edge:                      ; preds = %if.then90
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i275:                                      ; preds = %if.then90
  %136 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %dc_sink38, align 4
  %tobool.not.i274 = icmp eq ptr %137, null
  br i1 %tobool.not.i274, label %if.end.i275.if.end2.i287_crit_edge, label %if.then1.i277

if.end.i275.if.end2.i287_crit_edge:               ; preds = %if.end.i275
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i287

if.then1.i277:                                    ; preds = %if.end.i275
  %dongle_type.i.i276 = getelementptr inbounds %struct.dc_link, ptr %133, i32 0, i32 43, i32 6
  %138 = ptrtoint ptr %dongle_type.i.i276 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %dongle_type.i.i276, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %139)
  %140 = icmp ult i32 %139, 6
  br i1 %140, label %switch.lookup330, label %if.then1.i277.if.end2.i287_crit_edge

if.then1.i277.if.end2.i287_crit_edge:             ; preds = %if.then1.i277
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i287

switch.lookup330:                                 ; preds = %if.then1.i277
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep331 = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_update_connector_after_detect.423, i32 0, i32 %139
  %141 = ptrtoint ptr %switch.gep331 to i32
  call void @__asan_load4_noabort(i32 %141)
  %switch.load332 = load i32, ptr %switch.gep331, align 4
  br label %if.end2.i287

if.end2.i287:                                     ; preds = %switch.lookup330, %if.then1.i277.if.end2.i287_crit_edge, %if.end.i275.if.end2.i287_crit_edge
  %subconnector.0.i282 = phi i32 [ 0, %if.end.i275.if.end2.i287_crit_edge ], [ %switch.load332, %switch.lookup330 ], [ 0, %if.then1.i277.if.end2.i287_crit_edge ]
  %base3.i283 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %142 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property.i284 = getelementptr inbounds %struct.drm_device, ptr %143, i32 0, i32 30, i32 59
  %144 = ptrtoint ptr %dp_subconnector_property.i284 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %dp_subconnector_property.i284, align 4
  %conv.i285 = zext i32 %subconnector.0.i282 to i64
  %call4.i286 = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i283, ptr noundef %145, i64 noundef %conv.i285) #20
  br label %cleanup

if.then98.critedge:                               ; preds = %if.else67
  %call.c = tail call i32 @drm_connector_update_edid_property(ptr noundef %aconnector, ptr noundef %raw_edid) #20
  %146 = ptrtoint ptr %edid69 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %edid69, align 4
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %aconnector, ptr noundef %147)
  tail call fastcc void @update_connector_ext_caps(ptr noundef %aconnector)
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  %148 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %dc_link, align 8
  %connector_type.i290 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %150 = ptrtoint ptr %connector_type.i290 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %connector_type.i290, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %151)
  %cmp.not.i291 = icmp eq i32 %151, 10
  br i1 %cmp.not.i291, label %if.end.i294, label %if.then98.critedge.if.then98_crit_edge

if.then98.critedge.if.then98_crit_edge:           ; preds = %if.then98.critedge
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then98

if.end.i294:                                      ; preds = %if.then98.critedge
  %152 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %dc_sink38, align 4
  %tobool.not.i293 = icmp eq ptr %153, null
  br i1 %tobool.not.i293, label %if.end.i294.if.end2.i306_crit_edge, label %if.then1.i296

if.end.i294.if.end2.i306_crit_edge:               ; preds = %if.end.i294
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i306

if.then1.i296:                                    ; preds = %if.end.i294
  %dongle_type.i.i295 = getelementptr inbounds %struct.dc_link, ptr %149, i32 0, i32 43, i32 6
  %154 = ptrtoint ptr %dongle_type.i.i295 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %dongle_type.i.i295, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %155)
  %156 = icmp ult i32 %155, 6
  br i1 %156, label %switch.lookup333, label %if.then1.i296.if.end2.i306_crit_edge

if.then1.i296.if.end2.i306_crit_edge:             ; preds = %if.then1.i296
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i306

switch.lookup333:                                 ; preds = %if.then1.i296
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep334 = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_update_connector_after_detect.424, i32 0, i32 %155
  %157 = ptrtoint ptr %switch.gep334 to i32
  call void @__asan_load4_noabort(i32 %157)
  %switch.load335 = load i32, ptr %switch.gep334, align 4
  br label %if.end2.i306

if.end2.i306:                                     ; preds = %switch.lookup333, %if.then1.i296.if.end2.i306_crit_edge, %if.end.i294.if.end2.i306_crit_edge
  %subconnector.0.i301 = phi i32 [ 0, %if.end.i294.if.end2.i306_crit_edge ], [ %switch.load335, %switch.lookup333 ], [ 0, %if.then1.i296.if.end2.i306_crit_edge ]
  %base3.i302 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %158 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property.i303 = getelementptr inbounds %struct.drm_device, ptr %159, i32 0, i32 30, i32 59
  %160 = ptrtoint ptr %dp_subconnector_property.i303 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %dp_subconnector_property.i303, align 4
  %conv.i304 = zext i32 %subconnector.0.i301 to i64
  %call4.i305 = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i302, ptr noundef %161, i64 noundef %conv.i304) #20
  br label %if.then98

if.then98.critedge176:                            ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #22
  %call.c178 = tail call i32 @drm_connector_update_edid_property(ptr noundef %aconnector, ptr noundef null) #20
  %162 = ptrtoint ptr %edid62 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %edid62, align 4
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %aconnector, ptr noundef %163)
  tail call fastcc void @update_connector_ext_caps(ptr noundef %aconnector)
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  tail call fastcc void @update_subconnector_property(ptr noundef %aconnector)
  br label %if.then98

if.then98:                                        ; preds = %if.then98.critedge176, %if.end2.i306, %if.then98.critedge.if.then98_crit_edge, %if.end2.i246, %if.then73.if.then98_crit_edge, %if.end2.i, %if.then65.if.then98_crit_edge
  tail call void @dc_sink_release(ptr noundef nonnull %6) #20
  br label %cleanup

if.end99.critedge:                                ; preds = %amdgpu_dm_update_freesync_caps.exit269
  tail call void @mutex_unlock(ptr noundef %mode_config48) #20
  %164 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %dc_link, align 8
  %connector_type.i309 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %166 = ptrtoint ptr %connector_type.i309 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %connector_type.i309, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %167)
  %cmp.not.i310 = icmp eq i32 %167, 10
  br i1 %cmp.not.i310, label %if.end.i313, label %if.end99.critedge.cleanup_crit_edge

if.end99.critedge.cleanup_crit_edge:              ; preds = %if.end99.critedge
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i313:                                      ; preds = %if.end99.critedge
  %168 = ptrtoint ptr %dc_sink38 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %dc_sink38, align 4
  %tobool.not.i312 = icmp eq ptr %169, null
  br i1 %tobool.not.i312, label %if.end.i313.if.end2.i325_crit_edge, label %if.then1.i315

if.end.i313.if.end2.i325_crit_edge:               ; preds = %if.end.i313
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i325

if.then1.i315:                                    ; preds = %if.end.i313
  %dongle_type.i.i314 = getelementptr inbounds %struct.dc_link, ptr %165, i32 0, i32 43, i32 6
  %170 = ptrtoint ptr %dongle_type.i.i314 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %dongle_type.i.i314, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %171)
  %172 = icmp ult i32 %171, 6
  br i1 %172, label %switch.lookup336, label %if.then1.i315.if.end2.i325_crit_edge

if.then1.i315.if.end2.i325_crit_edge:             ; preds = %if.then1.i315
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i325

switch.lookup336:                                 ; preds = %if.then1.i315
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep337 = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_update_connector_after_detect.425, i32 0, i32 %171
  %173 = ptrtoint ptr %switch.gep337 to i32
  call void @__asan_load4_noabort(i32 %173)
  %switch.load338 = load i32, ptr %switch.gep337, align 4
  br label %if.end2.i325

if.end2.i325:                                     ; preds = %switch.lookup336, %if.then1.i315.if.end2.i325_crit_edge, %if.end.i313.if.end2.i325_crit_edge
  %subconnector.0.i320 = phi i32 [ 0, %if.end.i313.if.end2.i325_crit_edge ], [ %switch.load338, %switch.lookup336 ], [ 0, %if.then1.i315.if.end2.i325_crit_edge ]
  %base3.i321 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %174 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property.i322 = getelementptr inbounds %struct.drm_device, ptr %175, i32 0, i32 30, i32 59
  %176 = ptrtoint ptr %dp_subconnector_property.i322 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %dp_subconnector_property.i322, align 4
  %conv.i323 = zext i32 %subconnector.0.i320 to i64
  %call4.i324 = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i321, ptr noundef %177, i64 noundef %conv.i323) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end2.i325, %if.end99.critedge.cleanup_crit_edge, %if.then98, %if.end2.i287, %if.then90.cleanup_crit_edge, %if.then43, %if.then41.cleanup_crit_edge, %if.then36, %if.end30.critedge, %if.then20, %if.end15, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_sink_retain(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @amdgpu_dm_update_freesync_caps(ptr noundef %connector, ptr noundef %edid) local_unnamed_addr #0 align 64 {
entry:
  %offset.i.i.i = alloca i32, align 4
  %version.i.i.i = alloca i32, align 4
  %min_rate.i.i.i = alloca i32, align 4
  %max_rate.i.i.i = alloca i32, align 4
  %cmd.i.i.i.i = alloca %union.dmub_rb_cmd, align 4
  %dpcd_data.i = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %connector, align 8
  %state = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 52
  %2 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state, align 8
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %update.thread208, label %if.end

update.thread208:                                 ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6, ptr noundef nonnull @__func__.amdgpu_dm_update_freesync_caps) #20
  br label %if.end129

if.end:                                           ; preds = %entry
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %4 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dc_sink, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %cond.false, label %if.end.cond.end_crit_edge

if.end.cond.end_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end

cond.false:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %dc_em_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 7
  %6 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dc_em_sink, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %if.end.cond.end_crit_edge
  %cond = phi ptr [ %7, %cond.false ], [ %5, %if.end.cond.end_crit_edge ]
  %tobool4.not = icmp eq ptr %edid, null
  %tobool5.not = icmp eq ptr %cond, null
  %or.cond = select i1 %tobool4.not, i1 true, i1 %tobool5.not
  br i1 %or.cond, label %if.then6, label %if.end15

if.then6:                                         ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #22
  %min_vfreq = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 14
  %8 = ptrtoint ptr %min_vfreq to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %min_vfreq, align 8
  %max_vfreq = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 15
  %9 = ptrtoint ptr %max_vfreq to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %max_vfreq, align 4
  %pixel_clock_mhz = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 16
  %10 = ptrtoint ptr %pixel_clock_mhz to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %pixel_clock_mhz, align 8
  %monitor_range = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18
  %11 = ptrtoint ptr %monitor_range to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %monitor_range, align 1
  %max_vfreq14 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18, i32 1
  %12 = ptrtoint ptr %max_vfreq14 to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 0, ptr %max_vfreq14, align 1
  br label %if.then125

if.end15:                                         ; preds = %cond.end
  %freesync_module = getelementptr i8, ptr %1, i32 85376
  %13 = ptrtoint ptr %freesync_module to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %freesync_module, align 8
  %tobool20.not = icmp eq ptr %14, null
  br i1 %tobool20.not, label %if.end15.if.then125_crit_edge, label %if.end22

if.end15.if.then125_crit_edge:                    ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

if.end22:                                         ; preds = %if.end15
  %15 = ptrtoint ptr %cond to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %cond, align 4
  %17 = zext i32 %16 to i64
  call void @__sanitizer_cov_trace_switch(i64 %17, ptr @__sancov_gen_cov_switch_values)
  switch i32 %16, label %if.end22.if.then125_crit_edge [
    i32 32, label %if.end22.if.then28_crit_edge
    i32 128, label %if.end22.if.then28_crit_edge236
    i32 4, label %lor.lhs.false.i
  ]

if.end22.if.then28_crit_edge236:                  ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then28

if.end22.if.then28_crit_edge:                     ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then28

if.end22.if.then125_crit_edge:                    ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

if.then28:                                        ; preds = %if.end22.if.then28_crit_edge, %if.end22.if.then28_crit_edge236
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %dpcd_data.i) #20
  %18 = ptrtoint ptr %dpcd_data.i to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 -1, ptr %dpcd_data.i, align 1, !annotation !976
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 6
  %19 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %dc_link.i, align 8
  %tobool.not.i = icmp eq ptr %20, null
  br i1 %tobool.not.i, label %if.then28.is_dp_capable_without_timing_msa.exit.thread_crit_edge, label %land.lhs.true.i

if.then28.is_dp_capable_without_timing_msa.exit.thread_crit_edge: ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_dp_capable_without_timing_msa.exit.thread

land.lhs.true.i:                                  ; preds = %if.then28
  %call.i = call zeroext i1 @dm_helpers_dp_read_dpcd(ptr noundef null, ptr noundef nonnull %20, i32 noundef 7, ptr noundef nonnull %dpcd_data.i, i32 noundef 1) #20
  br i1 %call.i, label %is_dp_capable_without_timing_msa.exit, label %land.lhs.true.i.is_dp_capable_without_timing_msa.exit.thread_crit_edge

land.lhs.true.i.is_dp_capable_without_timing_msa.exit.thread_crit_edge: ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_dp_capable_without_timing_msa.exit.thread

is_dp_capable_without_timing_msa.exit.thread:     ; preds = %land.lhs.true.i.is_dp_capable_without_timing_msa.exit.thread_crit_edge, %if.then28.is_dp_capable_without_timing_msa.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %dpcd_data.i) #20
  br label %if.then125

is_dp_capable_without_timing_msa.exit:            ; preds = %land.lhs.true.i
  %21 = ptrtoint ptr %dpcd_data.i to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %dpcd_data.i, align 1
  %23 = and i8 %22, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool2.i.not = icmp eq i8 %23, 0
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %dpcd_data.i) #20
  br i1 %tobool2.i.not, label %is_dp_capable_without_timing_msa.exit.if.then125_crit_edge, label %land.lhs.true

is_dp_capable_without_timing_msa.exit.if.then125_crit_edge: ; preds = %is_dp_capable_without_timing_msa.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

land.lhs.true:                                    ; preds = %is_dp_capable_without_timing_msa.exit
  %version = getelementptr inbounds %struct.edid, ptr %edid, i32 0, i32 6
  %24 = ptrtoint ptr %version to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %version, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %25)
  %cmp36 = icmp ugt i8 %25, 1
  br i1 %cmp36, label %land.lhs.true.if.then47_crit_edge, label %lor.lhs.false38

land.lhs.true.if.then47_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then47

lor.lhs.false38:                                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %25)
  %cmp41 = icmp eq i8 %25, 1
  br i1 %cmp41, label %land.lhs.true43, label %lor.lhs.false38.if.then125_crit_edge

lor.lhs.false38.if.then125_crit_edge:             ; preds = %lor.lhs.false38
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

land.lhs.true43:                                  ; preds = %lor.lhs.false38
  %revision = getelementptr inbounds %struct.edid, ptr %edid, i32 0, i32 7
  %26 = ptrtoint ptr %revision to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %revision, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %27)
  %cmp45 = icmp ugt i8 %27, 1
  br i1 %cmp45, label %land.lhs.true43.if.then47_crit_edge, label %land.lhs.true43.if.then125_crit_edge

land.lhs.true43.if.then125_crit_edge:             ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

land.lhs.true43.if.then47_crit_edge:              ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then47

if.then47:                                        ; preds = %land.lhs.true43.if.then47_crit_edge, %land.lhs.true.if.then47_crit_edge
  %type = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 0, i32 1, i32 0, i32 1
  %28 = ptrtoint ptr %type to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %type, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -3, i8 %29)
  %cmp53.not = icmp eq i8 %29, -3
  br i1 %cmp53.not, label %if.end56, label %if.then47.for.inc_crit_edge

if.then47.for.inc_crit_edge:                      ; preds = %if.then47
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end56:                                         ; preds = %if.then47
  %data50 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 0, i32 1
  %flags = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 0, i32 1, i32 0, i32 8
  %30 = ptrtoint ptr %flags to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %flags, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %31)
  %cmp58.not = icmp eq i8 %31, 1
  br i1 %cmp58.not, label %if.end56.if.end61_crit_edge, label %if.end56.for.inc_crit_edge

if.end56.for.inc_crit_edge:                       ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end56.if.end61_crit_edge:                      ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

if.end61:                                         ; preds = %if.end56.3.if.end61_crit_edge, %if.end56.2.if.end61_crit_edge, %if.end56.1.if.end61_crit_edge, %if.end56.if.end61_crit_edge
  %data50.lcssa = phi ptr [ %data50, %if.end56.if.end61_crit_edge ], [ %data50.1, %if.end56.1.if.end61_crit_edge ], [ %data50.2, %if.end56.2.if.end61_crit_edge ], [ %data50.3, %if.end56.3.if.end61_crit_edge ]
  %data51.le = getelementptr inbounds %struct.detailed_non_pixel, ptr %data50.lcssa, i32 0, i32 3
  %32 = ptrtoint ptr %data51.le to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %data51.le, align 1
  %conv63 = zext i8 %33 to i32
  %min_vfreq64 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 14
  %34 = ptrtoint ptr %min_vfreq64 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %conv63, ptr %min_vfreq64, align 8
  %max_vfreq65 = getelementptr inbounds %struct.detailed_non_pixel, ptr %data50.lcssa, i32 0, i32 3, i32 0, i32 0, i32 1
  %35 = ptrtoint ptr %max_vfreq65 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %max_vfreq65, align 1
  %conv66 = zext i8 %36 to i32
  %max_vfreq67 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 15
  %37 = ptrtoint ptr %max_vfreq67 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %conv66, ptr %max_vfreq67, align 4
  %pixel_clock_mhz68 = getelementptr inbounds %struct.detailed_non_pixel, ptr %data50.lcssa, i32 0, i32 3, i32 0, i32 0, i32 4
  %38 = ptrtoint ptr %pixel_clock_mhz68 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %pixel_clock_mhz68, align 1
  %conv69 = zext i8 %39 to i32
  %mul = mul nuw nsw i32 %conv69, 10
  %pixel_clock_mhz70 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 16
  %40 = ptrtoint ptr %pixel_clock_mhz70 to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %mul, ptr %pixel_clock_mhz70, align 8
  %41 = load i8, ptr %data51.le, align 1
  %monitor_range73 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18
  %42 = ptrtoint ptr %monitor_range73 to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 %41, ptr %monitor_range73, align 1
  %43 = load i8, ptr %max_vfreq65, align 1
  %max_vfreq78 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18, i32 1
  %44 = ptrtoint ptr %max_vfreq78 to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 %43, ptr %max_vfreq78, align 1
  br label %for.end

for.inc:                                          ; preds = %if.end56.for.inc_crit_edge, %if.then47.for.inc_crit_edge
  %type.1 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 1, i32 1, i32 0, i32 1
  %45 = ptrtoint ptr %type.1 to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %type.1, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -3, i8 %46)
  %cmp53.not.1 = icmp eq i8 %46, -3
  br i1 %cmp53.not.1, label %if.end56.1, label %for.inc.for.inc.1_crit_edge

for.inc.for.inc.1_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.1

if.end56.1:                                       ; preds = %for.inc
  %data50.1 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 1, i32 1
  %flags.1 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 1, i32 1, i32 0, i32 8
  %47 = ptrtoint ptr %flags.1 to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %flags.1, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %48)
  %cmp58.not.1 = icmp eq i8 %48, 1
  br i1 %cmp58.not.1, label %if.end56.1.if.end61_crit_edge, label %if.end56.1.for.inc.1_crit_edge

if.end56.1.for.inc.1_crit_edge:                   ; preds = %if.end56.1
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.1

if.end56.1.if.end61_crit_edge:                    ; preds = %if.end56.1
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

for.inc.1:                                        ; preds = %if.end56.1.for.inc.1_crit_edge, %for.inc.for.inc.1_crit_edge
  %type.2 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 2, i32 1, i32 0, i32 1
  %49 = ptrtoint ptr %type.2 to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %type.2, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -3, i8 %50)
  %cmp53.not.2 = icmp eq i8 %50, -3
  br i1 %cmp53.not.2, label %if.end56.2, label %for.inc.1.for.inc.2_crit_edge

for.inc.1.for.inc.2_crit_edge:                    ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.2

if.end56.2:                                       ; preds = %for.inc.1
  %data50.2 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 2, i32 1
  %flags.2 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 2, i32 1, i32 0, i32 8
  %51 = ptrtoint ptr %flags.2 to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %flags.2, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %52)
  %cmp58.not.2 = icmp eq i8 %52, 1
  br i1 %cmp58.not.2, label %if.end56.2.if.end61_crit_edge, label %if.end56.2.for.inc.2_crit_edge

if.end56.2.for.inc.2_crit_edge:                   ; preds = %if.end56.2
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.2

if.end56.2.if.end61_crit_edge:                    ; preds = %if.end56.2
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

for.inc.2:                                        ; preds = %if.end56.2.for.inc.2_crit_edge, %for.inc.1.for.inc.2_crit_edge
  %type.3 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 3, i32 1, i32 0, i32 1
  %53 = ptrtoint ptr %type.3 to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %type.3, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 -3, i8 %54)
  %cmp53.not.3 = icmp eq i8 %54, -3
  br i1 %cmp53.not.3, label %if.end56.3, label %for.inc.2.for.end_crit_edge

for.inc.2.for.end_crit_edge:                      ; preds = %for.inc.2
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

if.end56.3:                                       ; preds = %for.inc.2
  %data50.3 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 3, i32 1
  %flags.3 = getelementptr %struct.edid, ptr %edid, i32 0, i32 25, i32 3, i32 1, i32 0, i32 8
  %55 = ptrtoint ptr %flags.3 to i32
  call void @__asan_load1_noabort(i32 %55)
  %56 = load i8, ptr %flags.3, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %56)
  %cmp58.not.3 = icmp eq i8 %56, 1
  br i1 %cmp58.not.3, label %if.end56.3.if.end61_crit_edge, label %if.end56.3.for.end_crit_edge

if.end56.3.for.end_crit_edge:                     ; preds = %if.end56.3
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

if.end56.3.if.end61_crit_edge:                    ; preds = %if.end56.3
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

for.end:                                          ; preds = %if.end56.3.for.end_crit_edge, %for.inc.2.for.end_crit_edge, %if.end61
  %max_vfreq79 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 15
  %57 = ptrtoint ptr %max_vfreq79 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %max_vfreq79, align 4
  %min_vfreq80 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 14
  %59 = ptrtoint ptr %min_vfreq80 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %min_vfreq80, align 8
  %sub = sub i32 %58, %60
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %sub)
  %cmp81 = icmp sgt i32 %sub, 10
  br label %if.then125

lor.lhs.false.i:                                  ; preds = %if.end22
  %extensions.i = getelementptr inbounds %struct.edid, ptr %edid, i32 0, i32 26
  %61 = ptrtoint ptr %extensions.i to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %extensions.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %62)
  %cmp1.i = icmp eq i8 %62, 0
  br i1 %cmp1.i, label %lor.lhs.false.i.if.then125_crit_edge, label %for.cond.preheader.i

lor.lhs.false.i.if.then125_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

for.cond.preheader.i:                             ; preds = %lor.lhs.false.i
  %conv4.i = zext i8 %62 to i32
  br label %for.body.i

for.cond.i:                                       ; preds = %for.body.i
  %exitcond.not.i = icmp eq i32 %add.i, %conv4.i
  br i1 %exitcond.not.i, label %for.cond.i.if.then125_crit_edge, label %for.cond.i.for.body.i_crit_edge

for.cond.i.for.body.i_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

for.cond.i.if.then125_crit_edge:                  ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

for.body.i:                                       ; preds = %for.cond.i.for.body.i_crit_edge, %for.cond.preheader.i
  %i.042.i = phi i32 [ 0, %for.cond.preheader.i ], [ %add.i, %for.cond.i.for.body.i_crit_edge ]
  %add.i = add nuw nsw i32 %i.042.i, 1
  %mul.i = shl i32 %add.i, 7
  %add.ptr.i189 = getelementptr i8, ptr %edid, i32 %mul.i
  %63 = ptrtoint ptr %add.ptr.i189 to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %add.ptr.i189, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %64)
  %cmp8.i = icmp eq i8 %64, 2
  br i1 %cmp8.i, label %for.end.i, label %for.cond.i

for.end.i:                                        ; preds = %for.body.i
  %add.ptr.i189.le = getelementptr i8, ptr %edid, i32 %mul.i
  call void @__sanitizer_cov_trace_cmp4(i32 %i.042.i, i32 %conv4.i)
  %cmp14.i = icmp eq i32 %i.042.i, %conv4.i
  br i1 %cmp14.i, label %for.end.i.if.then125_crit_edge, label %if.end23.i

for.end.i.if.then125_crit_edge:                   ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

if.end23.i:                                       ; preds = %for.end.i
  %dm.i.i = getelementptr i8, ptr %1, i32 82840
  %dmub_srv.i.i = getelementptr i8, ptr %1, i32 82844
  %65 = ptrtoint ptr %dmub_srv.i.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %dmub_srv.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %66, null
  br i1 %tobool.not.i.i, label %for.body.i2.preheader.i.i, label %if.then.i.i

for.body.i2.preheader.i.i:                        ; preds = %if.end23.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  %67 = ptrtoint ptr %offset.i.i.i to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 -1, ptr %offset.i.i.i, align 4, !annotation !976
  %68 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %dm.i.i, align 8
  %call.i3.i.i = tail call zeroext i1 @dc_edid_parser_send_cea(ptr noundef %69, i32 noundef 0, i32 noundef 128, ptr noundef %add.ptr.i189.le, i32 noundef 8) #20
  br i1 %call.i3.i.i, label %for.body.i2.preheader.i.i.if.end.i.i.i_crit_edge, label %for.body.i2.preheader.i.i.parse_edid_cea.exit.thread39.i_crit_edge

for.body.i2.preheader.i.i.parse_edid_cea.exit.thread39.i_crit_edge: ; preds = %for.body.i2.preheader.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %parse_edid_cea.exit.thread39.i

for.body.i2.preheader.i.i.if.end.i.i.i_crit_edge: ; preds = %for.body.i2.preheader.i.i
  br label %if.end.i.i.i

if.then.i.i:                                      ; preds = %if.end23.i
  %70 = getelementptr inbounds i8, ptr %cmd.i.i.i.i, i32 16
  %data1.i.i.i.i = getelementptr inbounds %struct.dmub_rb_cmd_edid_cea, ptr %cmd.i.i.i.i, i32 0, i32 1
  %length12.i.i.i.i = getelementptr inbounds %struct.dmub_rb_cmd_edid_cea, ptr %cmd.i.i.i.i, i32 0, i32 1, i32 0, i32 1
  %cea_total_length.i.i.i.i = getelementptr inbounds %struct.dmub_rb_cmd_edid_cea, ptr %cmd.i.i.i.i, i32 0, i32 1, i32 0, i32 2
  %payload.i.i.i.i = getelementptr inbounds %struct.dmub_rb_cmd_edid_cea, ptr %cmd.i.i.i.i, i32 0, i32 1, i32 0, i32 3
  %71 = getelementptr inbounds %struct.dmub_cmd_edid_cea_output, ptr %data1.i.i.i.i, i32 0, i32 1
  %max_frame_rate.i.i.i.i = getelementptr inbounds %struct.dmub_rb_cmd_edid_cea, ptr %cmd.i.i.i.i, i32 0, i32 1, i32 0, i32 3, i32 2
  br label %for.body.i.i.i

for.body.i.i.i:                                   ; preds = %for.inc.i.i.i.for.body.i.i.i_crit_edge, %if.then.i.i
  %vsdb_info.sroa.5.0 = phi i8 [ 0, %if.then.i.i ], [ %vsdb_info.sroa.5.1, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %vsdb_info.sroa.9191.0 = phi i32 [ 0, %if.then.i.i ], [ %vsdb_info.sroa.9191.1, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %vsdb_info.sroa.13.0 = phi i32 [ 0, %if.then.i.i ], [ %vsdb_info.sroa.13.1, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %i.02.i.i.i = phi i32 [ 0, %if.then.i.i ], [ %add.i.i.i, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %arrayidx.i.i.i = getelementptr i8, ptr %add.ptr.i189.le, i32 %i.02.i.i.i
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %cmd.i.i.i.i) #20
  %72 = call ptr @memset(ptr %70, i32 0, i32 48)
  %73 = ptrtoint ptr %cmd.i.i.i.i to i32
  call void @__asan_store4_noabort(i32 %73)
  store i32 1325400128, ptr %cmd.i.i.i.i, align 4
  %conv.i.i.i.i = trunc i32 %i.02.i.i.i to i16
  %74 = ptrtoint ptr %data1.i.i.i.i to i32
  call void @__asan_store2_noabort(i32 %74)
  store i16 %conv.i.i.i.i, ptr %data1.i.i.i.i, align 4
  %75 = ptrtoint ptr %length12.i.i.i.i to i32
  call void @__asan_store1_noabort(i32 %75)
  store i8 8, ptr %length12.i.i.i.i, align 2
  %76 = ptrtoint ptr %cea_total_length.i.i.i.i to i32
  call void @__asan_storeN_noabort(i32 %76, i32 2)
  store i16 128, ptr %cea_total_length.i.i.i.i, align 1
  %77 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_loadN_noabort(i32 %77, i32 8)
  %78 = load i64, ptr %arrayidx.i.i.i, align 1
  %79 = ptrtoint ptr %payload.i.i.i.i to i32
  call void @__asan_storeN_noabort(i32 %79, i32 8)
  store i64 %78, ptr %payload.i.i.i.i, align 1
  %80 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %dm.i.i, align 8
  %ctx.i.i.i.i = getelementptr inbounds %struct.dc, ptr %81, i32 0, i32 7
  %82 = ptrtoint ptr %ctx.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %ctx.i.i.i.i, align 8
  %dmub_srv.i.i.i.i = getelementptr inbounds %struct.dc_context, ptr %83, i32 0, i32 14
  %84 = ptrtoint ptr %dmub_srv.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %dmub_srv.i.i.i.i, align 8
  %call.i.i.i.i = call zeroext i1 @dc_dmub_srv_cmd_with_reply_data(ptr noundef %85, ptr noundef nonnull %cmd.i.i.i.i) #20
  br i1 %call.i.i.i.i, label %if.end15.i.i.i.i, label %if.then14.i.i.i.i

if.then14.i.i.i.i:                                ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.418) #20
  br label %dm_edid_parser_send_cea.exit.i.i.i

if.end15.i.i.i.i:                                 ; preds = %for.body.i.i.i
  %86 = ptrtoint ptr %data1.i.i.i.i to i32
  call void @__asan_load1_noabort(i32 %86)
  %87 = load i8, ptr %data1.i.i.i.i, align 4
  %88 = zext i8 %87 to i64
  call void @__sanitizer_cov_trace_switch(i64 %88, ptr @__sancov_gen_cov_switch_values.428)
  switch i8 %87, label %do.end.i.i.i.i [
    i8 2, label %if.then20.i.i.i.i
    i8 1, label %if.then30.i.i.i.i
  ]

if.then20.i.i.i.i:                                ; preds = %if.end15.i.i.i.i
  %89 = ptrtoint ptr %cea_total_length.i.i.i.i to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %cea_total_length.i.i.i.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %90)
  %tobool21.not.i.i.i.i = icmp eq i8 %90, 0
  br i1 %tobool21.not.i.i.i.i, label %if.then22.i.i.i.i, label %if.then20.i.i.i.i.for.inc.i.i.i_crit_edge

if.then20.i.i.i.i.for.inc.i.i.i_crit_edge:        ; preds = %if.then20.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

if.then22.i.i.i.i:                                ; preds = %if.then20.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %91 = ptrtoint ptr %71 to i32
  call void @__asan_loadN_noabort(i32 %91, i32 2)
  %92 = load i16, ptr %71, align 1
  %conv24.i.i.i.i = zext i16 %92 to i32
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.419, i32 noundef %conv24.i.i.i.i) #20
  br label %for.inc.i.i.i

if.then30.i.i.i.i:                                ; preds = %if.end15.i.i.i.i
  %93 = ptrtoint ptr %71 to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %71, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %94)
  %tobool31.not.i.i.i.i = icmp eq i8 %94, 0
  br i1 %tobool31.not.i.i.i.i, label %if.then30.i.i.i.i.dm_edid_parser_send_cea.exit.i.i.i_crit_edge, label %if.end33.i.i.i.i

if.then30.i.i.i.i.dm_edid_parser_send_cea.exit.i.i.i_crit_edge: ; preds = %if.then30.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_edid_parser_send_cea.exit.i.i.i

if.end33.i.i.i.i:                                 ; preds = %if.then30.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %95 = ptrtoint ptr %length12.i.i.i.i to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %length12.i.i.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %96)
  %tobool34.i.i.i.i = icmp ne i8 %96, 0
  %frombool36.i.i.i.i = zext i1 %tobool34.i.i.i.i to i8
  %97 = ptrtoint ptr %payload.i.i.i.i to i32
  call void @__asan_loadN_noabort(i32 %97, i32 2)
  %98 = load i16, ptr %payload.i.i.i.i, align 1
  %conv39.i.i.i.i = zext i16 %98 to i32
  %99 = ptrtoint ptr %max_frame_rate.i.i.i.i to i32
  call void @__asan_loadN_noabort(i32 %99, i32 2)
  %100 = load i16, ptr %max_frame_rate.i.i.i.i, align 1
  %conv40.i.i.i.i = zext i16 %100 to i32
  br label %for.inc.i.i.i

do.end.i.i.i.i:                                   ; preds = %if.end15.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %call42.i.i.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.420) #25
  br label %dm_edid_parser_send_cea.exit.i.i.i

dm_edid_parser_send_cea.exit.i.i.i:               ; preds = %do.end.i.i.i.i, %if.then30.i.i.i.i.dm_edid_parser_send_cea.exit.i.i.i_crit_edge, %if.then14.i.i.i.i
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %cmd.i.i.i.i) #20
  br label %if.then125

for.inc.i.i.i:                                    ; preds = %if.end33.i.i.i.i, %if.then22.i.i.i.i, %if.then20.i.i.i.i.for.inc.i.i.i_crit_edge
  %vsdb_info.sroa.5.1 = phi i8 [ %frombool36.i.i.i.i, %if.end33.i.i.i.i ], [ %vsdb_info.sroa.5.0, %if.then22.i.i.i.i ], [ %vsdb_info.sroa.5.0, %if.then20.i.i.i.i.for.inc.i.i.i_crit_edge ]
  %vsdb_info.sroa.9191.1 = phi i32 [ %conv39.i.i.i.i, %if.end33.i.i.i.i ], [ %vsdb_info.sroa.9191.0, %if.then22.i.i.i.i ], [ %vsdb_info.sroa.9191.0, %if.then20.i.i.i.i.for.inc.i.i.i_crit_edge ]
  %vsdb_info.sroa.13.1 = phi i32 [ %conv40.i.i.i.i, %if.end33.i.i.i.i ], [ %vsdb_info.sroa.13.0, %if.then22.i.i.i.i ], [ %vsdb_info.sroa.13.0, %if.then20.i.i.i.i.for.inc.i.i.i_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %cmd.i.i.i.i) #20
  %add.i.i.i = add nuw nsw i32 %i.02.i.i.i, 8
  %cmp.i.i.i = icmp ult i32 %i.02.i.i.i, 120
  br i1 %cmp.i.i.i, label %for.inc.i.i.i.for.body.i.i.i_crit_edge, label %for.end.i.i.i

for.inc.i.i.i.for.body.i.i.i_crit_edge:           ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i.i

for.end.i.i.i:                                    ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %vsdb_info.sroa.5.1)
  %tobool.i.i.not.i = icmp eq i8 %vsdb_info.sroa.5.1, 0
  br i1 %tobool.i.i.not.i, label %for.end.i.i.i.if.then125_crit_edge, label %for.end.i.i.i.if.then98_crit_edge

for.end.i.i.i.if.then98_crit_edge:                ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then98

for.end.i.i.i.if.then125_crit_edge:               ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

for.body.i2.i.i:                                  ; preds = %cleanup16.i.i.i
  %add18.i.i.i = add nuw nsw i32 %i.03.i4.i.i, 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  %101 = ptrtoint ptr %offset.i.i.i to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 -1, ptr %offset.i.i.i, align 4, !annotation !976
  %102 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %dm.i.i, align 8
  %arrayidx.i1.i.i = getelementptr i8, ptr %add.ptr.i189.le, i32 %add18.i.i.i
  %call.i.i.i = call zeroext i1 @dc_edid_parser_send_cea(ptr noundef %103, i32 noundef %add18.i.i.i, i32 noundef 128, ptr noundef %arrayidx.i1.i.i, i32 noundef 8) #20
  br i1 %call.i.i.i, label %for.body.i2.i.i.if.end.i.i.i_crit_edge, label %for.body.i2.i.i.parse_edid_cea.exit.thread39.i_crit_edge

for.body.i2.i.i.parse_edid_cea.exit.thread39.i_crit_edge: ; preds = %for.body.i2.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %parse_edid_cea.exit.thread39.i

for.body.i2.i.i.if.end.i.i.i_crit_edge:           ; preds = %for.body.i2.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i.i.i

if.end.i.i.i:                                     ; preds = %for.body.i2.i.i.if.end.i.i.i_crit_edge, %for.body.i2.preheader.i.i.if.end.i.i.i_crit_edge
  %i.03.i4.i.i = phi i32 [ %add18.i.i.i, %for.body.i2.i.i.if.end.i.i.i_crit_edge ], [ 0, %for.body.i2.preheader.i.i.if.end.i.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 120, i32 %i.03.i4.i.i)
  %cmp1.i.i.i = icmp eq i32 %i.03.i4.i.i, 120
  br i1 %cmp1.i.i.i, label %if.then2.i.i.i, label %cleanup16.i.i.i

if.then2.i.i.i:                                   ; preds = %if.end.i.i.i
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %version.i.i.i) #20
  %104 = ptrtoint ptr %version.i.i.i to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 -1, ptr %version.i.i.i, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %min_rate.i.i.i) #20
  %105 = ptrtoint ptr %min_rate.i.i.i to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 -1, ptr %min_rate.i.i.i, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %max_rate.i.i.i) #20
  %106 = ptrtoint ptr %max_rate.i.i.i to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 -1, ptr %max_rate.i.i.i, align 4, !annotation !976
  %107 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %dm.i.i, align 8
  %call4.i.i.i = call zeroext i1 @dc_edid_parser_recv_amd_vsdb(ptr noundef %108, ptr noundef nonnull %version.i.i.i, ptr noundef nonnull %min_rate.i.i.i, ptr noundef nonnull %max_rate.i.i.i) #20
  br i1 %call4.i.i.i, label %parse_edid_cea.exit.thread41.i, label %parse_edid_cea.exit.i

parse_edid_cea.exit.thread41.i:                   ; preds = %if.then2.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %109 = ptrtoint ptr %min_rate.i.i.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %min_rate.i.i.i, align 4
  %111 = ptrtoint ptr %max_rate.i.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %max_rate.i.i.i, align 4
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %max_rate.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %min_rate.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %version.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  br label %if.then98

cleanup16.i.i.i:                                  ; preds = %if.end.i.i.i
  %113 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %dm.i.i, align 8
  %call11.i.i.i = call zeroext i1 @dc_edid_parser_recv_cea_ack(ptr noundef %114, ptr noundef nonnull %offset.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  br i1 %call11.i.i.i, label %for.body.i2.i.i, label %cleanup16.i.i.i.if.then125_crit_edge

cleanup16.i.i.i.if.then125_crit_edge:             ; preds = %cleanup16.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then125

parse_edid_cea.exit.thread39.i:                   ; preds = %for.body.i2.i.i.parse_edid_cea.exit.thread39.i_crit_edge, %for.body.i2.preheader.i.i.parse_edid_cea.exit.thread39.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  br label %if.then125

parse_edid_cea.exit.i:                            ; preds = %if.then2.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %max_rate.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %min_rate.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %version.i.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %offset.i.i.i) #20
  br label %if.then125

if.then98:                                        ; preds = %parse_edid_cea.exit.thread41.i, %for.end.i.i.i.if.then98_crit_edge
  %vsdb_info.sroa.9191.2 = phi i32 [ %110, %parse_edid_cea.exit.thread41.i ], [ %vsdb_info.sroa.9191.1, %for.end.i.i.i.if.then98_crit_edge ]
  %vsdb_info.sroa.13.2 = phi i32 [ %112, %parse_edid_cea.exit.thread41.i ], [ %vsdb_info.sroa.13.1, %for.end.i.i.i.if.then98_crit_edge ]
  %min_vfreq102 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 14
  %115 = ptrtoint ptr %min_vfreq102 to i32
  call void @__asan_store4_noabort(i32 %115)
  store i32 %vsdb_info.sroa.9191.2, ptr %min_vfreq102, align 8
  %max_vfreq103 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 15
  %116 = ptrtoint ptr %max_vfreq103 to i32
  call void @__asan_store4_noabort(i32 %116)
  store i32 %vsdb_info.sroa.13.2, ptr %max_vfreq103, align 4
  %sub106 = sub i32 %vsdb_info.sroa.13.2, %vsdb_info.sroa.9191.2
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %sub106)
  %cmp107 = icmp sgt i32 %sub106, 10
  %conv112 = trunc i32 %vsdb_info.sroa.9191.2 to i8
  %monitor_range114 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18
  %117 = ptrtoint ptr %monitor_range114 to i32
  call void @__asan_store1_noabort(i32 %117)
  store i8 %conv112, ptr %monitor_range114, align 1
  %conv117 = trunc i32 %vsdb_info.sroa.13.2 to i8
  %max_vfreq120 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 20, i32 18, i32 1
  %118 = ptrtoint ptr %max_vfreq120 to i32
  call void @__asan_store1_noabort(i32 %118)
  store i8 %conv117, ptr %max_vfreq120, align 1
  br label %if.then125

if.then125:                                       ; preds = %if.then98, %parse_edid_cea.exit.i, %parse_edid_cea.exit.thread39.i, %cleanup16.i.i.i.if.then125_crit_edge, %for.end.i.i.i.if.then125_crit_edge, %dm_edid_parser_send_cea.exit.i.i.i, %for.end.i.if.then125_crit_edge, %for.cond.i.if.then125_crit_edge, %lor.lhs.false.i.if.then125_crit_edge, %for.end, %land.lhs.true43.if.then125_crit_edge, %lor.lhs.false38.if.then125_crit_edge, %is_dp_capable_without_timing_msa.exit.if.then125_crit_edge, %is_dp_capable_without_timing_msa.exit.thread, %if.end22.if.then125_crit_edge, %if.end15.if.then125_crit_edge, %if.then6
  %freesync_capable.2.off0206 = phi i1 [ false, %if.end15.if.then125_crit_edge ], [ false, %if.then6 ], [ false, %land.lhs.true43.if.then125_crit_edge ], [ false, %lor.lhs.false38.if.then125_crit_edge ], [ false, %is_dp_capable_without_timing_msa.exit.if.then125_crit_edge ], [ false, %if.end22.if.then125_crit_edge ], [ false, %is_dp_capable_without_timing_msa.exit.thread ], [ false, %lor.lhs.false.i.if.then125_crit_edge ], [ %cmp107, %if.then98 ], [ %cmp81, %for.end ], [ false, %for.end.i.if.then125_crit_edge ], [ false, %parse_edid_cea.exit.i ], [ false, %for.end.i.i.i.if.then125_crit_edge ], [ false, %parse_edid_cea.exit.thread39.i ], [ false, %dm_edid_parser_send_cea.exit.i.i.i ], [ false, %cleanup16.i.i.i.if.then125_crit_edge ], [ false, %for.cond.i.if.then125_crit_edge ]
  %freesync_capable127 = getelementptr inbounds %struct.dm_connector_state, ptr %3, i32 0, i32 5
  %frombool128 = zext i1 %freesync_capable.2.off0206 to i8
  %119 = ptrtoint ptr %freesync_capable127 to i32
  call void @__asan_store1_noabort(i32 %119)
  store i8 %frombool128, ptr %freesync_capable127, align 1
  br label %if.end129

if.end129:                                        ; preds = %if.then125, %update.thread208
  %freesync_capable.2.off0207 = phi i1 [ %freesync_capable.2.off0206, %if.then125 ], [ false, %update.thread208 ]
  %vrr_capable_property = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 25
  %120 = ptrtoint ptr %vrr_capable_property to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %vrr_capable_property, align 4
  %tobool130.not = icmp eq ptr %121, null
  br i1 %tobool130.not, label %if.end129.if.end133_crit_edge, label %if.then131

if.end129.if.end133_crit_edge:                    ; preds = %if.end129
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end133

if.then131:                                       ; preds = %if.end129
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_connector_set_vrr_capable_property(ptr noundef %connector, i1 noundef zeroext %freesync_capable.2.off0207) #20
  br label %if.end133

if.end133:                                        ; preds = %if.then131, %if.end129.if.end133_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_sink_release(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_cec_unset_edid(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_cec_set_edid(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_update_edid_property(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @update_connector_ext_caps(ptr noundef readonly %aconnector) unnamed_addr #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %aconnector, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 6
  %0 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dc_link, align 8
  %tobool1.not = icmp eq ptr %1, null
  br i1 %tobool1.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %connector_signal = getelementptr inbounds %struct.dc_link, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %connector_signal to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %connector_signal, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %3)
  %cmp.not = icmp eq i32 %3, 128
  br i1 %cmp.not, label %if.end4, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end4:                                          ; preds = %if.end
  %4 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %aconnector, align 8
  %add.ptr.i = getelementptr i8, ptr %5, i32 -8
  %num_of_edps = getelementptr i8, ptr %5, i32 85324
  %6 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %num_of_edps, align 4
  %conv = zext i8 %7 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %cmp693.not = icmp eq i8 %7, 0
  br i1 %cmp693.not, label %if.end4.cleanup_crit_edge, label %if.end4.for.body_crit_edge

if.end4.for.body_crit_edge:                       ; preds = %if.end4
  br label %for.body

if.end4.cleanup_crit_edge:                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end4.for.body_crit_edge
  %i.094 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.end4.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 30, i32 %i.094
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 4
  %cmp8 = icmp eq ptr %1, %9
  br i1 %cmp8, label %if.end17, label %for.inc

for.inc:                                          ; preds = %for.body
  %inc = add nuw nsw i32 %i.094, 1
  %exitcond.not = icmp eq i32 %inc, %conv
  br i1 %exitcond.not, label %for.inc.cleanup_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end17:                                         ; preds = %for.body
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 32, i32 %i.094
  %dpcd_sink_ext_caps = getelementptr inbounds %struct.dc_link, ptr %1, i32 0, i32 49
  %10 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %dpcd_sink_ext_caps, ptr %arrayidx18, align 4
  %aux_support = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 32, i32 %i.094, i32 6
  %11 = ptrtoint ptr %aux_support to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 0, ptr %aux_support, align 1
  %max_cll20 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 64, i32 1, i32 0, i32 2
  %12 = ptrtoint ptr %max_cll20 to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %max_cll20, align 2
  %conv21 = zext i16 %13 to i32
  %min_cll23 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 64, i32 1, i32 0, i32 4
  %14 = ptrtoint ptr %min_cll23 to i32
  call void @__asan_load2_noabort(i32 %14)
  %15 = load i16, ptr %min_cll23, align 2
  %conv24 = zext i16 %15 to i32
  %16 = ptrtoint ptr %dpcd_sink_ext_caps to i32
  call void @__asan_load1_noabort(i32 %16)
  %bf.load = load i8, ptr %dpcd_sink_ext_caps, align 1
  %17 = and i8 %bf.load, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %cmp27.not = icmp eq i8 %17, 0
  br i1 %cmp27.not, label %if.end17.if.end31_crit_edge, label %if.then29

if.end17.if.end31_crit_edge:                      ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

if.then29:                                        ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  %18 = ptrtoint ptr %aux_support to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 1, ptr %aux_support, align 1
  br label %if.end31

if.end31:                                         ; preds = %if.then29, %if.end17.if.end31_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_backlight to i32))
  %19 = load i32, ptr @amdgpu_backlight, align 4
  %20 = zext i32 %19 to i64
  call void @__sanitizer_cov_trace_switch(i64 %20, ptr @__sancov_gen_cov_switch_values.429)
  switch i32 %19, label %if.end31.if.end41_crit_edge [
    i32 0, label %if.end31.if.end41.sink.split_crit_edge
    i32 1, label %if.then38
  ]

if.end31.if.end41.sink.split_crit_edge:           ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41.sink.split

if.end31.if.end41_crit_edge:                      ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41

if.then38:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41.sink.split

if.end41.sink.split:                              ; preds = %if.then38, %if.end31.if.end41.sink.split_crit_edge
  %.sink = phi i8 [ 1, %if.then38 ], [ 0, %if.end31.if.end41.sink.split_crit_edge ]
  %21 = ptrtoint ptr %aux_support to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 %.sink, ptr %aux_support, align 1
  br label %if.end41

if.end41:                                         ; preds = %if.end41.sink.split, %if.end31.if.end41_crit_edge
  %shr = lshr i32 %conv21, 5
  %rem = and i32 %conv21, 31
  %arrayidx42 = getelementptr [32 x i8], ptr @update_connector_ext_caps.pre_computed_values, i32 0, i32 %rem
  %22 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx42, align 1
  %conv43 = zext i8 %23 to i32
  %mul = shl i32 %conv43, %shr
  %add = add nuw nsw i32 %conv24, 127
  %div44 = udiv i32 %add, 255
  %mul46 = mul nuw nsw i32 %div44, %div44
  %add50 = add nuw nsw i32 %mul46, 50
  %div51 = udiv i32 %add50, 100
  %mul52 = mul i32 %mul, %div51
  %aux_max_input_signal = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 32, i32 %i.094, i32 2
  %24 = ptrtoint ptr %aux_max_input_signal to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %mul, ptr %aux_max_input_signal, align 4
  %aux_min_input_signal = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 32, i32 %i.094, i32 1
  %25 = ptrtoint ptr %aux_min_input_signal to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %mul52, ptr %aux_min_input_signal, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end41, %for.inc.cleanup_crit_edge, %if.end4.cleanup_crit_edge, %if.end.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @update_subconnector_property(ptr noundef %aconnector) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 6
  %0 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dc_link, align 8
  %connector_type = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 10
  %2 = ptrtoint ptr %connector_type to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %connector_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %3)
  %cmp.not = icmp eq i32 %3, 10
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 5
  %4 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dc_sink, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %if.end.if.end2_crit_edge, label %if.then1

if.end.if.end2_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2

if.then1:                                         ; preds = %if.end
  %dongle_type.i = getelementptr inbounds %struct.dc_link, ptr %1, i32 0, i32 43, i32 6
  %6 = ptrtoint ptr %dongle_type.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %dongle_type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %7)
  %8 = icmp ult i32 %7, 6
  br i1 %8, label %switch.lookup, label %if.then1.if.end2_crit_edge

if.then1.if.end2_crit_edge:                       ; preds = %if.then1
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2

switch.lookup:                                    ; preds = %if.then1
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [6 x i32], ptr @switch.table.update_subconnector_property, i32 0, i32 %7
  %9 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %9)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %if.end2

if.end2:                                          ; preds = %switch.lookup, %if.then1.if.end2_crit_edge, %if.end.if.end2_crit_edge
  %subconnector.0 = phi i32 [ 0, %if.end.if.end2_crit_edge ], [ %switch.load, %switch.lookup ], [ 0, %if.then1.if.end2_crit_edge ]
  %base3 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %10 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %aconnector, align 8
  %dp_subconnector_property = getelementptr inbounds %struct.drm_device, ptr %11, i32 0, i32 30, i32 59
  %12 = ptrtoint ptr %dp_subconnector_property to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dp_subconnector_property, align 4
  %conv = zext i32 %subconnector.0 to i64
  %call4 = tail call i32 @drm_object_property_set_value(ptr noundef %base3, ptr noundef %13, i64 noundef %conv) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end2, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @s3_debug_store(ptr nocapture noundef readonly %device, ptr nocapture noundef readnone %attr, ptr noundef %buf, i32 noundef %count) #0 align 64 {
entry:
  %s3_state = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %s3_state) #20
  %0 = ptrtoint ptr %s3_state to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %s3_state, align 4, !annotation !976
  %driver_data.i = getelementptr inbounds %struct.device, ptr %device, i32 0, i32 8
  %1 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %driver_data.i, align 4
  %add.ptr.i = getelementptr i8, ptr %2, i32 -8
  %call2 = call i32 @kstrtoint(ptr noundef %buf, i32 noundef 0, ptr noundef nonnull %s3_state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %cmp = icmp eq i32 %call2, 0
  br i1 %cmp, label %if.then, label %entry.if.end7_crit_edge

entry.if.end7_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end7

if.then:                                          ; preds = %entry
  %3 = ptrtoint ptr %s3_state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %s3_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %tobool.not = icmp eq i32 %4, 0
  br i1 %tobool.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %call4 = call i32 @dm_resume(ptr noundef %add.ptr.i)
  call void @drm_kms_helper_hotplug_event(ptr noundef %2) #20
  br label %if.end7

if.else:                                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %call6 = call i32 @dm_suspend(ptr noundef %add.ptr.i)
  br label %if.end7

if.end7:                                          ; preds = %if.else, %if.then3, %entry.if.end7_crit_edge
  %spec.select = phi i32 [ %count, %if.then3 ], [ %count, %if.else ], [ 0, %entry.if.end7_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %s3_state) #20
  ret i32 %spec.select
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @amdgpu_dm_connector_atomic_set_property(ptr nocapture noundef readonly %connector, ptr nocapture noundef writeonly %connector_state, ptr noundef readnone %property, i64 noundef %val) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %connector, align 8
  %scaling_mode_property = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 73
  %2 = ptrtoint ptr %scaling_mode_property to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %scaling_mode_property, align 4
  %cmp = icmp eq ptr %3, %property
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %state = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 52
  %4 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %state, align 8
  %switch.tableidx = add i64 %val, -1
  call void @__sanitizer_cov_trace_const_cmp8(i64 3, i64 %switch.tableidx)
  %6 = icmp ult i64 %switch.tableidx, 3
  %switch.idx.cast = trunc i64 %switch.tableidx to i32
  %switch.offset = add i32 %switch.idx.cast, 1
  %rmx_type.0 = select i1 %6, i32 %switch.offset, i32 0
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %5, i32 0, i32 1
  %7 = ptrtoint ptr %scaling to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %scaling, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %8, i32 %rmx_type.0)
  %cmp8 = icmp eq i32 %8, %rmx_type.0
  br i1 %cmp8, label %if.then.cleanup35_crit_edge, label %cleanup

if.then.cleanup35_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup35

cleanup:                                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %scaling10 = getelementptr inbounds %struct.dm_connector_state, ptr %connector_state, i32 0, i32 1
  %9 = ptrtoint ptr %scaling10 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %rmx_type.0, ptr %scaling10, align 4
  br label %cleanup35

if.else:                                          ; preds = %entry
  %underscan_hborder_property = getelementptr i8, ptr %1, i32 22100
  %10 = ptrtoint ptr %underscan_hborder_property to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %underscan_hborder_property, align 4
  %cmp11 = icmp eq ptr %11, %property
  br i1 %cmp11, label %if.then12, label %if.else13

if.then12:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %conv = trunc i64 %val to i8
  %underscan_hborder = getelementptr inbounds %struct.dm_connector_state, ptr %connector_state, i32 0, i32 3
  %12 = ptrtoint ptr %underscan_hborder to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 %conv, ptr %underscan_hborder, align 1
  br label %cleanup35

if.else13:                                        ; preds = %if.else
  %underscan_vborder_property = getelementptr i8, ptr %1, i32 22104
  %13 = ptrtoint ptr %underscan_vborder_property to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %underscan_vborder_property, align 8
  %cmp15 = icmp eq ptr %14, %property
  br i1 %cmp15, label %if.then17, label %if.else19

if.then17:                                        ; preds = %if.else13
  call void @__sanitizer_cov_trace_pc() #22
  %conv18 = trunc i64 %val to i8
  %underscan_vborder = getelementptr inbounds %struct.dm_connector_state, ptr %connector_state, i32 0, i32 2
  %15 = ptrtoint ptr %underscan_vborder to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %conv18, ptr %underscan_vborder, align 8
  br label %cleanup35

if.else19:                                        ; preds = %if.else13
  %underscan_property = getelementptr i8, ptr %1, i32 22096
  %16 = ptrtoint ptr %underscan_property to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %underscan_property, align 8
  %cmp21 = icmp eq ptr %17, %property
  br i1 %cmp21, label %if.then23, label %if.else24

if.then23:                                        ; preds = %if.else19
  call void @__sanitizer_cov_trace_pc() #22
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %val)
  %tobool = icmp ne i64 %val, 0
  %underscan_enable = getelementptr inbounds %struct.dm_connector_state, ptr %connector_state, i32 0, i32 4
  %frombool = zext i1 %tobool to i8
  %18 = ptrtoint ptr %underscan_enable to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 %frombool, ptr %underscan_enable, align 2
  br label %cleanup35

if.else24:                                        ; preds = %if.else19
  %abm_level_property = getelementptr i8, ptr %1, i32 22116
  %19 = ptrtoint ptr %abm_level_property to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %abm_level_property, align 4
  %cmp26 = icmp eq ptr %20, %property
  br i1 %cmp26, label %if.then28, label %if.else24.cleanup35_crit_edge

if.else24.cleanup35_crit_edge:                    ; preds = %if.else24
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup35

if.then28:                                        ; preds = %if.else24
  call void @__sanitizer_cov_trace_pc() #22
  %conv29 = trunc i64 %val to i8
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %connector_state, i32 0, i32 7
  %21 = ptrtoint ptr %abm_level to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 %conv29, ptr %abm_level, align 1
  br label %cleanup35

cleanup35:                                        ; preds = %if.then28, %if.else24.cleanup35_crit_edge, %if.then23, %if.then17, %if.then12, %cleanup, %if.then.cleanup35_crit_edge
  %retval.1 = phi i32 [ 0, %cleanup ], [ 0, %if.then12 ], [ 0, %if.then17 ], [ 0, %if.then23 ], [ 0, %if.then28 ], [ -22, %if.else24.cleanup35_crit_edge ], [ 0, %if.then.cleanup35_crit_edge ]
  ret i32 %retval.1
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @amdgpu_dm_connector_atomic_get_property(ptr nocapture noundef readonly %connector, ptr nocapture noundef readonly %state, ptr noundef readnone %property, ptr nocapture noundef writeonly %val) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %connector, align 8
  %scaling_mode_property = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 73
  %2 = ptrtoint ptr %scaling_mode_property to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %scaling_mode_property, align 4
  %cmp = icmp eq ptr %3, %property
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %state, i32 0, i32 1
  %4 = ptrtoint ptr %scaling to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %scaling, align 4
  %switch.tableidx = add i32 %5, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %switch.tableidx)
  %6 = icmp ult i32 %switch.tableidx, 3
  br i1 %6, label %switch.lookup, label %if.then.if.end28.sink.split_crit_edge

if.then.if.end28.sink.split_crit_edge:            ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28.sink.split

if.else:                                          ; preds = %entry
  %underscan_hborder_property = getelementptr i8, ptr %1, i32 22100
  %7 = ptrtoint ptr %underscan_hborder_property to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %underscan_hborder_property, align 4
  %cmp5 = icmp eq ptr %8, %property
  br i1 %cmp5, label %if.then6, label %if.else7

if.then6:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %underscan_hborder = getelementptr inbounds %struct.dm_connector_state, ptr %state, i32 0, i32 3
  %9 = ptrtoint ptr %underscan_hborder to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %underscan_hborder, align 1
  br label %if.end28.sink.split

if.else7:                                         ; preds = %if.else
  %underscan_vborder_property = getelementptr i8, ptr %1, i32 22104
  %11 = ptrtoint ptr %underscan_vborder_property to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %underscan_vborder_property, align 8
  %cmp9 = icmp eq ptr %12, %property
  br i1 %cmp9, label %if.then11, label %if.else13

if.then11:                                        ; preds = %if.else7
  call void @__sanitizer_cov_trace_pc() #22
  %underscan_vborder = getelementptr inbounds %struct.dm_connector_state, ptr %state, i32 0, i32 2
  %13 = ptrtoint ptr %underscan_vborder to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %underscan_vborder, align 8
  br label %if.end28.sink.split

if.else13:                                        ; preds = %if.else7
  %underscan_property = getelementptr i8, ptr %1, i32 22096
  %15 = ptrtoint ptr %underscan_property to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %underscan_property, align 8
  %cmp15 = icmp eq ptr %16, %property
  br i1 %cmp15, label %if.then17, label %if.else19

if.then17:                                        ; preds = %if.else13
  call void @__sanitizer_cov_trace_pc() #22
  %underscan_enable = getelementptr inbounds %struct.dm_connector_state, ptr %state, i32 0, i32 4
  %17 = ptrtoint ptr %underscan_enable to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %underscan_enable, align 2, !range !977
  br label %if.end28.sink.split

if.else19:                                        ; preds = %if.else13
  %abm_level_property = getelementptr i8, ptr %1, i32 22116
  %19 = ptrtoint ptr %abm_level_property to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %abm_level_property, align 4
  %cmp21 = icmp eq ptr %20, %property
  br i1 %cmp21, label %if.then23, label %if.else19.if.end28_crit_edge

if.else19.if.end28_crit_edge:                     ; preds = %if.else19
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28

if.then23:                                        ; preds = %if.else19
  call void @__sanitizer_cov_trace_pc() #22
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %state, i32 0, i32 7
  %21 = ptrtoint ptr %abm_level to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %abm_level, align 1
  br label %if.end28.sink.split

switch.lookup:                                    ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %switch.idx.cast = trunc i32 %switch.tableidx to i8
  %switch.offset = add i8 %switch.idx.cast, 1
  br label %if.end28.sink.split

if.end28.sink.split:                              ; preds = %switch.lookup, %if.then23, %if.then17, %if.then11, %if.then6, %if.then.if.end28.sink.split_crit_edge
  %.sink.shrunk = phi i8 [ %10, %if.then6 ], [ %18, %if.then17 ], [ %22, %if.then23 ], [ %14, %if.then11 ], [ %switch.offset, %switch.lookup ], [ 0, %if.then.if.end28.sink.split_crit_edge ]
  %.sink = zext i8 %.sink.shrunk to i64
  %23 = ptrtoint ptr %val to i32
  call void @__asan_store8_noabort(i32 %23)
  store i64 %.sink, ptr %val, align 8
  br label %if.end28

if.end28:                                         ; preds = %if.end28.sink.split, %if.else19.if.end28_crit_edge
  %ret.0 = phi i32 [ -22, %if.else19.if.end28_crit_edge ], [ 0, %if.end28.sink.split ]
  ret i32 %ret.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @amdgpu_dm_connector_funcs_reset(ptr noundef %connector) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 52
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @__drm_atomic_helper_connector_destroy_state(ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  tail call void @kfree(ptr noundef %1) #20
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 144) #26
  %tobool4.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool4.not, label %if.end.if.end9_crit_edge, label %if.then5

if.end.if.end9_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9

if.then5:                                         ; preds = %if.end
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %call7.i.i, i32 0, i32 1
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %call7.i.i, i32 0, i32 15
  %3 = call ptr @memset(ptr %scaling, i32 0, i32 7)
  %4 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 8, ptr %max_requested_bpc, align 8
  %vcpi_slots = getelementptr inbounds %struct.dm_connector_state, ptr %call7.i.i, i32 0, i32 8
  %5 = ptrtoint ptr %vcpi_slots to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %vcpi_slots, align 8
  %pbn = getelementptr inbounds %struct.dm_connector_state, ptr %call7.i.i, i32 0, i32 9
  %6 = ptrtoint ptr %pbn to i32
  call void @__asan_store8_noabort(i32 %6)
  store i64 0, ptr %pbn, align 8
  %connector_type = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 10
  %7 = ptrtoint ptr %connector_type to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %connector_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 14, i32 %8)
  %cmp = icmp eq i32 %8, 14
  br i1 %cmp, label %if.then6, label %if.then5.if.end7_crit_edge

if.then5.if.end7_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end7

if.then6:                                         ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #22
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_dm_abm_level to i32))
  %9 = load i32, ptr @amdgpu_dm_abm_level, align 4
  %conv = trunc i32 %9 to i8
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %call7.i.i, i32 0, i32 7
  %10 = ptrtoint ptr %abm_level to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 %conv, ptr %abm_level, align 1
  br label %if.end7

if.end7:                                          ; preds = %if.then6, %if.then5.if.end7_crit_edge
  tail call void @__drm_atomic_helper_connector_reset(ptr noundef %connector, ptr noundef nonnull %call7.i.i) #20
  br label %if.end9

if.end9:                                          ; preds = %if.end7, %if.end.if.end9_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_connector_destroy_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_connector_reset(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @amdgpu_dm_connector_atomic_duplicate_state(ptr noundef %connector) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 52
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 8
  %call = tail call ptr @kmemdup(ptr noundef %1, i32 noundef 144, i32 noundef 3264) #20
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @__drm_atomic_helper_connector_duplicate_state(ptr noundef %connector, ptr noundef nonnull %call) #20
  %freesync_capable = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %freesync_capable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %freesync_capable, align 1, !range !977
  %freesync_capable3 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 5
  %4 = ptrtoint ptr %freesync_capable3 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 %3, ptr %freesync_capable3, align 1
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 7
  %5 = ptrtoint ptr %abm_level to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %abm_level, align 1
  %abm_level4 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 7
  %7 = ptrtoint ptr %abm_level4 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %6, ptr %abm_level4, align 1
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 1
  %8 = ptrtoint ptr %scaling to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %scaling, align 4
  %scaling5 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 1
  %10 = ptrtoint ptr %scaling5 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %scaling5, align 4
  %underscan_enable = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 4
  %11 = ptrtoint ptr %underscan_enable to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %underscan_enable, align 2, !range !977
  %underscan_enable7 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 4
  %13 = ptrtoint ptr %underscan_enable7 to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 %12, ptr %underscan_enable7, align 2
  %underscan_hborder = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 3
  %14 = ptrtoint ptr %underscan_hborder to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %underscan_hborder, align 1
  %underscan_hborder9 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 3
  %16 = ptrtoint ptr %underscan_hborder9 to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 %15, ptr %underscan_hborder9, align 1
  %underscan_vborder = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 2
  %17 = ptrtoint ptr %underscan_vborder to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %underscan_vborder, align 8
  %underscan_vborder10 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 2
  %19 = ptrtoint ptr %underscan_vborder10 to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 %18, ptr %underscan_vborder10, align 8
  %vcpi_slots = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 8
  %20 = ptrtoint ptr %vcpi_slots to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %vcpi_slots, align 8
  %vcpi_slots11 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 8
  %22 = ptrtoint ptr %vcpi_slots11 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %vcpi_slots11, align 8
  %pbn = getelementptr inbounds %struct.dm_connector_state, ptr %1, i32 0, i32 9
  %23 = ptrtoint ptr %pbn to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %pbn, align 8
  %pbn12 = getelementptr inbounds %struct.dm_connector_state, ptr %call, i32 0, i32 9
  %25 = ptrtoint ptr %pbn12 to i32
  call void @__asan_store8_noabort(i32 %25)
  store i64 %24, ptr %pbn12, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  ret ptr %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @kmemdup(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_connector_duplicate_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @amdgpu_dm_connector_mode_valid(ptr noundef %connector, ptr nocapture noundef readonly %mode) #0 align 64 {
entry:
  %init_params.i.i = alloca %struct.dc_sink_init_data, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %flags = getelementptr inbounds %struct.drm_display_mode, ptr %mode, i32 0, i32 11
  %0 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %flags, align 4
  %2 = and i32 %1, 48
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %2)
  %3 = icmp eq i32 %2, 0
  br i1 %3, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %force = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 37
  %4 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %force, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp.not = icmp eq i32 %5, 0
  br i1 %cmp.not, label %if.end.if.end6_crit_edge, label %land.lhs.true

if.end.if.end6_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end6

land.lhs.true:                                    ; preds = %if.end
  %dc_em_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 7
  %6 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dc_em_sink, align 4
  %tobool4.not = icmp eq ptr %7, null
  br i1 %tobool4.not, label %if.then5, label %land.lhs.true.if.end6_crit_edge

land.lhs.true.if.end6_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end6

if.then5:                                         ; preds = %land.lhs.true
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 6
  %8 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dc_link.i, align 8
  %connector_signal.i = getelementptr inbounds %struct.dc_link, ptr %9, i32 0, i32 5
  %10 = ptrtoint ptr %connector_signal.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %connector_signal.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %11)
  %cmp.i = icmp eq i32 %11, 32
  br i1 %cmp.i, label %if.then.i, label %if.then5.if.end.i_crit_edge

if.then5.if.end.i_crit_edge:                      ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

if.then.i:                                        ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #22
  %verified_link_cap.i = getelementptr inbounds %struct.dc_link, ptr %9, i32 0, i32 20
  %12 = ptrtoint ptr %verified_link_cap.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 4, ptr %verified_link_cap.i, align 8
  %link_rate.i = getelementptr inbounds %struct.dc_link, ptr %9, i32 0, i32 20, i32 1
  %13 = ptrtoint ptr %link_rate.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 20, ptr %link_rate.i, align 4
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %if.then5.if.end.i_crit_edge
  %override_edid.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 38
  %14 = ptrtoint ptr %override_edid.i to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 1, ptr %override_edid.i, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %init_params.i.i) #20
  %15 = getelementptr inbounds i8, ptr %init_params.i.i, i32 12
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 16777215, ptr %15, align 4
  %17 = ptrtoint ptr %init_params.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 512, ptr %init_params.i.i, align 4
  %link.i.i = getelementptr inbounds %struct.dc_sink_init_data, ptr %init_params.i.i, i32 0, i32 1
  %18 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dc_link.i, align 8
  %20 = ptrtoint ptr %link.i.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr %19, ptr %link.i.i, align 4
  %dongle_max_pix_clk.i.i = getelementptr inbounds %struct.dc_sink_init_data, ptr %init_params.i.i, i32 0, i32 2
  %21 = ptrtoint ptr %dongle_max_pix_clk.i.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 0, ptr %dongle_max_pix_clk.i.i, align 4
  %edid_blob_ptr.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 22
  %22 = ptrtoint ptr %edid_blob_ptr.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %edid_blob_ptr.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %23, null
  br i1 %tobool.not.i.i, label %if.then.i.i, label %if.end.i.i

if.then.i.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %name.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 7
  %24 = ptrtoint ptr %name.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %name.i.i, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.410, ptr noundef %25) #20
  %26 = ptrtoint ptr %force to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 1, ptr %force, align 4
  %27 = ptrtoint ptr %override_edid.i to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 0, ptr %override_edid.i, align 8
  br label %handle_edid_mgmt.exit

if.end.i.i:                                       ; preds = %if.end.i
  %data.i.i = getelementptr inbounds %struct.drm_property_blob, ptr %23, i32 0, i32 5
  %28 = ptrtoint ptr %data.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %data.i.i, align 4
  %edid6.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 2
  %30 = ptrtoint ptr %edid6.i.i to i32
  call void @__asan_store4_noabort(i32 %30)
  store ptr %29, ptr %edid6.i.i, align 4
  %extensions.i.i = getelementptr inbounds %struct.edid, ptr %29, i32 0, i32 26
  %31 = ptrtoint ptr %extensions.i.i to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %extensions.i.i, align 1
  %conv.i.i = zext i8 %32 to i32
  %add.i.i = shl nuw nsw i32 %conv.i.i, 7
  %mul.i.i = add nuw nsw i32 %add.i.i, 128
  %call.i.i = call ptr @dc_link_add_remote_sink(ptr noundef %19, ptr noundef %29, i32 noundef %mul.i.i, ptr noundef nonnull %init_params.i.i) #20
  %33 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %call.i.i, ptr %dc_em_sink, align 4
  %34 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %force, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %35)
  %cmp.i.i = icmp eq i32 %35, 2
  br i1 %cmp.i.i, label %if.then11.i.i, label %if.end.i.i.handle_edid_mgmt.exit_crit_edge

if.end.i.i.handle_edid_mgmt.exit_crit_edge:       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %handle_edid_mgmt.exit

if.then11.i.i:                                    ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %36 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %dc_link.i, align 8
  %local_sink.i.i = getelementptr inbounds %struct.dc_link, ptr %37, i32 0, i32 2
  %38 = ptrtoint ptr %local_sink.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %local_sink.i.i, align 4
  %tobool13.not.i.i = icmp eq ptr %39, null
  %call..i.i = select i1 %tobool13.not.i.i, ptr %call.i.i, ptr %39
  %dc_sink.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %40 = ptrtoint ptr %dc_sink.i.i to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr %call..i.i, ptr %dc_sink.i.i, align 4
  call void @dc_sink_retain(ptr noundef %call..i.i) #20
  br label %handle_edid_mgmt.exit

handle_edid_mgmt.exit:                            ; preds = %if.then11.i.i, %if.end.i.i.handle_edid_mgmt.exit_crit_edge, %if.then.i.i
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %init_params.i.i) #20
  br label %if.end6

if.end6:                                          ; preds = %handle_edid_mgmt.exit, %land.lhs.true.if.end6_crit_edge, %if.end.if.end6_crit_edge
  %dc_sink10 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %41 = ptrtoint ptr %dc_sink10 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %dc_sink10, align 4
  %cmp11 = icmp eq ptr %42, null
  br i1 %cmp11, label %land.lhs.true12, label %if.end6.if.end21_crit_edge

if.end6.if.end21_crit_edge:                       ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end21

land.lhs.true12:                                  ; preds = %if.end6
  %43 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %force, align 4
  %45 = and i32 %44, -2
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %45)
  %switch = icmp eq i32 %45, 2
  br i1 %switch, label %land.lhs.true12.if.end21_crit_edge, label %if.then20

land.lhs.true12.if.end21_crit_edge:               ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end21

if.then20:                                        ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.3) #20
  br label %cleanup

if.end21:                                         ; preds = %land.lhs.true12.if.end21_crit_edge, %if.end6.if.end21_crit_edge
  %call = call fastcc ptr @create_validate_stream_for_sink(ptr noundef %connector, ptr noundef %mode, ptr noundef null, ptr noundef null)
  %tobool22.not = icmp eq ptr %call, null
  br i1 %tobool22.not, label %if.end21.cleanup_crit_edge, label %if.then23

if.end21.cleanup_crit_edge:                       ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then23:                                        ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_stream_release(ptr noundef nonnull %call) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then23, %if.end21.cleanup_crit_edge, %if.then20, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -1, %entry.cleanup_crit_edge ], [ -1, %if.then20 ], [ 0, %if.then23 ], [ -1, %if.end21.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc ptr @create_validate_stream_for_sink(ptr noundef %aconnector, ptr nocapture noundef readonly %drm_mode, ptr noundef %dm_state, ptr noundef %old_stream) unnamed_addr #0 align 64 {
entry:
  %hv_frame.i = alloca %struct.hdmi_vendor_infoframe, align 4
  %avi_frame.i = alloca %struct.hdmi_avi_infoframe, align 4
  %sink_init_data.i.i = alloca %struct.dc_sink_init_data, align 4
  %mode.i = alloca %struct.drm_display_mode, align 4
  %saved_mode.i = alloca %struct.drm_display_mode, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %aconnector to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %aconnector, align 8
  %tobool.not = icmp eq ptr %dm_state, null
  br i1 %tobool.not, label %entry.cond.end5_crit_edge, label %cond.true3

entry.cond.end5_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end5

cond.true3:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %dm_state, i32 0, i32 15
  %2 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %max_requested_bpc, align 4
  %conv = zext i8 %3 to i32
  br label %cond.end5

cond.end5:                                        ; preds = %cond.true3, %entry.cond.end5_crit_edge
  %cond6 = phi i32 [ %conv, %cond.true3 ], [ 8, %entry.cond.end5_crit_edge ]
  %cmp7.i = icmp eq ptr %aconnector, null
  %scaling.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 1
  %dc_sink.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 5
  %4 = getelementptr inbounds i8, ptr %sink_init_data.i.i, i32 8
  %dc_link.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 6
  %link.i.i = getelementptr inbounds %struct.dc_sink_init_data, ptr %sink_init_data.i.i, i32 0, i32 1
  %low_rates.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 16, i32 0, i32 2, i32 1
  %modes.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 17
  %vtotal2.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 9
  %hdisplay12.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 1
  %vdisplay18.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 6
  %hsync_start24.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 2
  %hsync_end30.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 3
  %htotal36.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 4
  %hskew42.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 5
  %vscan48.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 10
  %vsync_start54.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 7
  %vsync_end61.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 8
  %crtc_hdisplay1.i24.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 13
  %crtc_vdisplay2.i26.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 20
  %crtc_clock3.i28.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 12
  %crtc_hblank_start4.i30.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 14
  %crtc_hblank_end5.i32.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 15
  %crtc_hsync_start6.i34.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 16
  %crtc_hsync_end7.i36.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 17
  %crtc_htotal8.i38.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 18
  %crtc_hskew9.i40.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 19
  %crtc_vblank_start10.i42.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 21
  %crtc_vblank_end11.i44.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 22
  %crtc_vsync_start12.i46.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 23
  %crtc_vsync_end13.i48.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 24
  %crtc_vtotal14.i50.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 25
  %display_info.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20
  %force_yuv420_output.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 22
  %color_formats.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 5
  %bpc22.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 2
  %y420_dc_modes.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 16, i32 4
  %flags42.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 11
  %video_code.i = getelementptr inbounds %struct.hdmi_avi_infoframe, ptr %avi_frame.i, i32 0, i32 12
  %vic69.i = getelementptr inbounds %struct.hdmi_vendor_infoframe, ptr %hv_frame.i, i32 0, i32 4
  %picture_aspect_ratio.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %mode.i, i32 0, i32 33
  %max_tmds_clock.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 9
  %underscan_enable.i.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 4
  %underscan_hborder.i.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 3
  %underscan_vborder.i.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 2
  %cea_rev.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 20, i32 15
  %latency_present.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 43
  %video_latency.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 44
  %audio_latency.i.i = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 45
  %psr_skip_count.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 25
  %dm = getelementptr i8, ptr %1, i32 82840
  %hdisplay = getelementptr inbounds %struct.drm_display_mode, ptr %drm_mode, i32 0, i32 1
  %vdisplay = getelementptr inbounds %struct.drm_display_mode, ptr %drm_mode, i32 0, i32 6
  br label %do.body

do.body:                                          ; preds = %land.rhs.do.body_crit_edge, %cond.end5
  %requested_bpc.0 = phi i32 [ %cond6, %cond.end5 ], [ %sub, %land.rhs.do.body_crit_edge ]
  %dc_result.0 = phi i32 [ 1, %cond.end5 ], [ %call9, %land.rhs.do.body_crit_edge ]
  call void @llvm.lifetime.start.p0(i64 112, ptr nonnull %mode.i) #20
  %5 = call ptr @memcpy(ptr %mode.i, ptr %drm_mode, i32 112)
  call void @llvm.lifetime.start.p0(i64 112, ptr nonnull %saved_mode.i) #20
  br i1 %tobool.not, label %do.body.cond.end4.i_crit_edge, label %cond.true2.i

do.body.cond.end4.i_crit_edge:                    ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end4.i

cond.true2.i:                                     ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  %6 = ptrtoint ptr %scaling.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %scaling.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp.i = icmp ne i32 %7, 0
  %conv.i = zext i1 %cmp.i to i32
  br label %cond.end4.i

cond.end4.i:                                      ; preds = %cond.true2.i, %do.body.cond.end4.i_crit_edge
  %cond5.i = phi i32 [ %conv.i, %cond.true2.i ], [ 0, %do.body.cond.end4.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %cond5.i)
  %tobool6.i = icmp ne i32 %cond5.i, 0
  %8 = call ptr @memset(ptr %saved_mode.i, i32 0, i32 112)
  br i1 %cmp7.i, label %if.then.i, label %if.end.i

if.then.i:                                        ; preds = %cond.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.414) #20
  br label %create_stream_for_sink.exit.thread

if.end.i:                                         ; preds = %cond.end4.i
  %9 = ptrtoint ptr %dc_sink.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dc_sink.i, align 4
  %tobool10.not.i = icmp eq ptr %10, null
  br i1 %tobool10.not.i, label %if.then11.i, label %if.else.i

if.then11.i:                                      ; preds = %if.end.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %sink_init_data.i.i) #20
  %11 = ptrtoint ptr %4 to i32
  call void @__asan_storeN_noabort(i32 %11, i32 8)
  store i64 0, ptr %4, align 4
  %12 = ptrtoint ptr %dc_link.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dc_link.i.i, align 8
  %14 = ptrtoint ptr %link.i.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %13, ptr %link.i.i, align 4
  %connector_signal.i.i = getelementptr inbounds %struct.dc_link, ptr %13, i32 0, i32 5
  %15 = ptrtoint ptr %connector_signal.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %connector_signal.i.i, align 8
  %17 = ptrtoint ptr %sink_init_data.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %16, ptr %sink_init_data.i.i, align 4
  %call.i.i = call ptr @dc_sink_create(ptr noundef nonnull %sink_init_data.i.i) #20
  %tobool.not.i.i = icmp eq ptr %call.i.i, null
  br i1 %tobool.not.i.i, label %create_fake_sink.exit.thread.i, label %create_fake_sink.exit.i

create_fake_sink.exit.thread.i:                   ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.370) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %sink_init_data.i.i) #20
  br label %create_stream_for_sink.exit.thread

create_fake_sink.exit.i:                          ; preds = %if.then11.i
  call void @__sanitizer_cov_trace_pc() #22
  %18 = ptrtoint ptr %call.i.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 512, ptr %call.i.i, align 4
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %sink_init_data.i.i) #20
  br label %if.end16.i

if.else.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_sink_retain(ptr noundef nonnull %10) #20
  br label %if.end16.i

if.end16.i:                                       ; preds = %if.else.i, %create_fake_sink.exit.i
  %sink.0.i = phi ptr [ %10, %if.else.i ], [ %call.i.i, %create_fake_sink.exit.i ]
  %call17.i = call ptr @dc_create_stream_for_sink(ptr noundef nonnull %sink.0.i) #20
  %cmp18.i = icmp eq ptr %call17.i, null
  br i1 %cmp18.i, label %create_stream_for_sink.exit.thread94, label %if.end21.i

create_stream_for_sink.exit.thread94:             ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.411) #20
  call void @dc_sink_release(ptr noundef nonnull %sink.0.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %saved_mode.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %mode.i) #20
  br label %if.then

if.end21.i:                                       ; preds = %if.end16.i
  %dm_stream_context.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 38
  %19 = ptrtoint ptr %dm_stream_context.i to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr %aconnector, ptr %dm_stream_context.i, align 4
  %20 = ptrtoint ptr %low_rates.i to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %low_rates.i, align 1, !range !977
  %22 = zext i8 %21 to i32
  %flags.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 21
  %23 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %bf.load.i = load i32, ptr %flags.i, align 4
  %bf.shl.i = shl nuw nsw i32 %22, 14
  %bf.clear.i = and i32 %bf.load.i, -16385
  %bf.set.i = or i32 %bf.clear.i, %bf.shl.i
  store i32 %bf.set.i, ptr %flags.i, align 4
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %if.end21.i
  %.pn.in.i = phi ptr [ %modes.i, %if.end21.i ], [ %.pn.i, %for.body.i.for.cond.i_crit_edge ]
  %24 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %cmp27.not.i = icmp eq ptr %.pn.i, %modes.i
  br i1 %cmp27.not.i, label %if.then39.critedge.i, label %for.body.i

for.body.i:                                       ; preds = %for.cond.i
  %type.i = getelementptr i8, ptr %.pn.i, i32 -2
  %25 = ptrtoint ptr %type.i to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %type.i, align 2
  %27 = and i8 %26, 8
  %tobool30.not.i = icmp eq i8 %27, 0
  br i1 %tobool30.not.i, label %for.body.i.for.cond.i_crit_edge, label %for.body.i.if.end54.i_crit_edge

for.body.i.if.end54.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end54.i

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i

if.then39.critedge.i:                             ; preds = %for.cond.i
  %28 = ptrtoint ptr %modes.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load volatile ptr, ptr %modes.i, align 4
  %cmp45.not.i = icmp eq ptr %29, %modes.i
  br i1 %cmp45.not.i, label %if.end54.thread.i, label %if.then39.critedge.i.if.end54.i_crit_edge

if.then39.critedge.i.if.end54.i_crit_edge:        ; preds = %if.then39.critedge.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end54.i

if.end54.thread.i:                                ; preds = %if.then39.critedge.i
  call void @__sanitizer_cov_trace_pc() #22
  %call55200.i = call i32 @drm_mode_vrefresh(ptr noundef nonnull %mode.i) #20
  br label %if.then58.i

if.end54.i:                                       ; preds = %if.then39.critedge.i.if.end54.i_crit_edge, %for.body.i.if.end54.i_crit_edge
  %.pn211.i = phi ptr [ %29, %if.then39.critedge.i.if.end54.i_crit_edge ], [ %.pn.i, %for.body.i.if.end54.i_crit_edge ]
  %preferred_mode.1.i = getelementptr i8, ptr %.pn211.i, i32 -64
  %call55.i = call i32 @drm_mode_vrefresh(ptr noundef nonnull %mode.i) #20
  %cmp56.i = icmp eq ptr %preferred_mode.1.i, null
  br i1 %cmp56.i, label %if.end54.i.if.then58.i_crit_edge, label %if.else59.i

if.end54.i.if.then58.i_crit_edge:                 ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then58.i

if.then58.i:                                      ; preds = %if.end54.i.if.then58.i_crit_edge, %if.end54.thread.i
  %call55203.i = phi i32 [ %call55200.i, %if.end54.thread.i ], [ %call55.i, %if.end54.i.if.then58.i_crit_edge ]
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.415) #20
  br label %if.else74.i

if.else59.i:                                      ; preds = %if.end54.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_freesync_vid_mode to i32))
  %30 = load i32, ptr @amdgpu_freesync_vid_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %tobool60.not.i = icmp eq i32 %30, 0
  br i1 %tobool60.not.i, label %if.else59.i.if.else67.i_crit_edge, label %land.rhs.i

if.else59.i.if.else67.i_crit_edge:                ; preds = %if.else59.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

land.rhs.i:                                       ; preds = %if.else59.i
  %call.i181.i = call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef nonnull %aconnector, i1 noundef zeroext false) #20
  %tobool.not.i182.i = icmp eq ptr %call.i181.i, null
  br i1 %tobool.not.i182.i, label %land.rhs.i.if.else67.i_crit_edge, label %if.end.i183.i

land.rhs.i.if.else67.i_crit_edge:                 ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

if.end.i183.i:                                    ; preds = %land.rhs.i
  %vtotal.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 9
  %31 = ptrtoint ptr %vtotal.i.i to i32
  call void @__asan_load2_noabort(i32 %31)
  %32 = load i16, ptr %vtotal.i.i, align 4
  %conv.i.i = zext i16 %32 to i32
  %33 = ptrtoint ptr %vtotal2.i.i to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %vtotal2.i.i, align 4
  %conv3.i.i = zext i16 %34 to i32
  %sub.i.i = sub nsw i32 %conv.i.i, %conv3.i.i
  %35 = ptrtoint ptr %call.i181.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %call.i181.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp.i.i = icmp eq i32 %36, 0
  br i1 %cmp.i.i, label %if.end.i183.i.if.else67.i_crit_edge, label %lor.lhs.false5.i.i

if.end.i183.i.if.else67.i_crit_edge:              ; preds = %if.end.i183.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false5.i.i:                               ; preds = %if.end.i183.i
  %37 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %mode.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %36, i32 %38)
  %cmp8.not.i.i = icmp eq i32 %36, %38
  br i1 %cmp8.not.i.i, label %lor.lhs.false10.i.i, label %lor.lhs.false5.i.i.if.else67.i_crit_edge

lor.lhs.false5.i.i.if.else67.i_crit_edge:         ; preds = %lor.lhs.false5.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false10.i.i:                              ; preds = %lor.lhs.false5.i.i
  %hdisplay.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 1
  %39 = ptrtoint ptr %hdisplay.i.i to i32
  call void @__asan_load2_noabort(i32 %39)
  %40 = load i16, ptr %hdisplay.i.i, align 4
  %41 = ptrtoint ptr %hdisplay12.i.i to i32
  call void @__asan_load2_noabort(i32 %41)
  %42 = load i16, ptr %hdisplay12.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %40, i16 %42)
  %cmp14.not.i.i = icmp eq i16 %40, %42
  br i1 %cmp14.not.i.i, label %lor.lhs.false16.i.i, label %lor.lhs.false10.i.i.if.else67.i_crit_edge

lor.lhs.false10.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false10.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false16.i.i:                              ; preds = %lor.lhs.false10.i.i
  %vdisplay.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 6
  %43 = ptrtoint ptr %vdisplay.i.i to i32
  call void @__asan_load2_noabort(i32 %43)
  %44 = load i16, ptr %vdisplay.i.i, align 2
  %45 = ptrtoint ptr %vdisplay18.i.i to i32
  call void @__asan_load2_noabort(i32 %45)
  %46 = load i16, ptr %vdisplay18.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %44, i16 %46)
  %cmp20.not.i.i = icmp eq i16 %44, %46
  br i1 %cmp20.not.i.i, label %lor.lhs.false22.i.i, label %lor.lhs.false16.i.i.if.else67.i_crit_edge

lor.lhs.false16.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false16.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false22.i.i:                              ; preds = %lor.lhs.false16.i.i
  %hsync_start.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 2
  %47 = ptrtoint ptr %hsync_start.i.i to i32
  call void @__asan_load2_noabort(i32 %47)
  %48 = load i16, ptr %hsync_start.i.i, align 2
  %49 = ptrtoint ptr %hsync_start24.i.i to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %hsync_start24.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %48, i16 %50)
  %cmp26.not.i.i = icmp eq i16 %48, %50
  br i1 %cmp26.not.i.i, label %lor.lhs.false28.i.i, label %lor.lhs.false22.i.i.if.else67.i_crit_edge

lor.lhs.false22.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false22.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false28.i.i:                              ; preds = %lor.lhs.false22.i.i
  %hsync_end.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 3
  %51 = ptrtoint ptr %hsync_end.i.i to i32
  call void @__asan_load2_noabort(i32 %51)
  %52 = load i16, ptr %hsync_end.i.i, align 4
  %53 = ptrtoint ptr %hsync_end30.i.i to i32
  call void @__asan_load2_noabort(i32 %53)
  %54 = load i16, ptr %hsync_end30.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %52, i16 %54)
  %cmp32.not.i.i = icmp eq i16 %52, %54
  br i1 %cmp32.not.i.i, label %lor.lhs.false34.i.i, label %lor.lhs.false28.i.i.if.else67.i_crit_edge

lor.lhs.false28.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false28.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false34.i.i:                              ; preds = %lor.lhs.false28.i.i
  %htotal.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 4
  %55 = ptrtoint ptr %htotal.i.i to i32
  call void @__asan_load2_noabort(i32 %55)
  %56 = load i16, ptr %htotal.i.i, align 2
  %57 = ptrtoint ptr %htotal36.i.i to i32
  call void @__asan_load2_noabort(i32 %57)
  %58 = load i16, ptr %htotal36.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %56, i16 %58)
  %cmp38.not.i.i = icmp eq i16 %56, %58
  br i1 %cmp38.not.i.i, label %lor.lhs.false40.i.i, label %lor.lhs.false34.i.i.if.else67.i_crit_edge

lor.lhs.false34.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false34.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false40.i.i:                              ; preds = %lor.lhs.false34.i.i
  %hskew.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 5
  %59 = ptrtoint ptr %hskew.i.i to i32
  call void @__asan_load2_noabort(i32 %59)
  %60 = load i16, ptr %hskew.i.i, align 4
  %61 = ptrtoint ptr %hskew42.i.i to i32
  call void @__asan_load2_noabort(i32 %61)
  %62 = load i16, ptr %hskew42.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %60, i16 %62)
  %cmp44.not.i.i = icmp eq i16 %60, %62
  br i1 %cmp44.not.i.i, label %lor.lhs.false46.i.i, label %lor.lhs.false40.i.i.if.else67.i_crit_edge

lor.lhs.false40.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false40.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false46.i.i:                              ; preds = %lor.lhs.false40.i.i
  %vscan.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 10
  %63 = ptrtoint ptr %vscan.i.i to i32
  call void @__asan_load2_noabort(i32 %63)
  %64 = load i16, ptr %vscan.i.i, align 2
  %65 = ptrtoint ptr %vscan48.i.i to i32
  call void @__asan_load2_noabort(i32 %65)
  %66 = load i16, ptr %vscan48.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %64, i16 %66)
  %cmp50.not.i.i = icmp eq i16 %64, %66
  br i1 %cmp50.not.i.i, label %lor.lhs.false52.i.i, label %lor.lhs.false46.i.i.if.else67.i_crit_edge

lor.lhs.false46.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false46.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

lor.lhs.false52.i.i:                              ; preds = %lor.lhs.false46.i.i
  %vsync_start.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 7
  %67 = ptrtoint ptr %vsync_start.i.i to i32
  call void @__asan_load2_noabort(i32 %67)
  %68 = load i16, ptr %vsync_start.i.i, align 4
  %conv53.i.i = zext i16 %68 to i32
  %69 = ptrtoint ptr %vsync_start54.i.i to i32
  call void @__asan_load2_noabort(i32 %69)
  %70 = load i16, ptr %vsync_start54.i.i, align 4
  %conv55.i.i = zext i16 %70 to i32
  %sub56.i.i = sub nsw i32 %conv53.i.i, %conv55.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub56.i.i, i32 %sub.i.i)
  %cmp57.not.i.i = icmp eq i32 %sub56.i.i, %sub.i.i
  br i1 %cmp57.not.i.i, label %land.end.i, label %lor.lhs.false52.i.i.if.else67.i_crit_edge

lor.lhs.false52.i.i.if.else67.i_crit_edge:        ; preds = %lor.lhs.false52.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

land.end.i:                                       ; preds = %lor.lhs.false52.i.i
  %vsync_end.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i181.i, i32 0, i32 8
  %71 = ptrtoint ptr %vsync_end.i.i to i32
  call void @__asan_load2_noabort(i32 %71)
  %72 = load i16, ptr %vsync_end.i.i, align 2
  %conv60.i.i = zext i16 %72 to i32
  %73 = ptrtoint ptr %vsync_end61.i.i to i32
  call void @__asan_load2_noabort(i32 %73)
  %74 = load i16, ptr %vsync_end61.i.i, align 2
  %conv62.i.i = zext i16 %74 to i32
  %sub63.i.i = sub nsw i32 %conv60.i.i, %conv62.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub63.i.i, i32 %sub.i.i)
  %cmp64.not.i.i = icmp eq i32 %sub63.i.i, %sub.i.i
  br i1 %cmp64.not.i.i, label %if.then73.i, label %land.end.i.if.else67.i_crit_edge

land.end.i.if.else67.i_crit_edge:                 ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else67.i

if.else67.i:                                      ; preds = %land.end.i.if.else67.i_crit_edge, %lor.lhs.false52.i.i.if.else67.i_crit_edge, %lor.lhs.false46.i.i.if.else67.i_crit_edge, %lor.lhs.false40.i.i.if.else67.i_crit_edge, %lor.lhs.false34.i.i.if.else67.i_crit_edge, %lor.lhs.false28.i.i.if.else67.i_crit_edge, %lor.lhs.false22.i.i.if.else67.i_crit_edge, %lor.lhs.false16.i.i.if.else67.i_crit_edge, %lor.lhs.false10.i.i.if.else67.i_crit_edge, %lor.lhs.false5.i.i.if.else67.i_crit_edge, %if.end.i183.i.if.else67.i_crit_edge, %land.rhs.i.if.else67.i_crit_edge, %if.else59.i.if.else67.i_crit_edge
  br i1 %tobool6.i, label %if.else67.i.if.end14.sink.split.i.i_crit_edge, label %if.else.i.i

if.else67.i.if.end14.sink.split.i.i_crit_edge:    ; preds = %if.else67.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end14.sink.split.i.i

if.else.i.i:                                      ; preds = %if.else67.i
  %75 = ptrtoint ptr %preferred_mode.1.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %preferred_mode.1.i, align 4
  %77 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %mode.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %76, i32 %78)
  %cmp.i184.i = icmp eq i32 %76, %78
  br i1 %cmp.i184.i, label %land.lhs.true.i.i, label %if.else.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge

if.else.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge: ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %decide_crtc_timing_for_drm_display_mode.exit.i

land.lhs.true.i.i:                                ; preds = %if.else.i.i
  %htotal.i185.i = getelementptr i8, ptr %.pn211.i, i32 -54
  %79 = ptrtoint ptr %htotal.i185.i to i32
  call void @__asan_load2_noabort(i32 %79)
  %80 = load i16, ptr %htotal.i185.i, align 2
  %81 = ptrtoint ptr %htotal36.i.i to i32
  call void @__asan_load2_noabort(i32 %81)
  %82 = load i16, ptr %htotal36.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %80, i16 %82)
  %cmp4.i.i = icmp eq i16 %80, %82
  br i1 %cmp4.i.i, label %land.lhs.true6.i.i, label %land.lhs.true.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge

land.lhs.true.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %decide_crtc_timing_for_drm_display_mode.exit.i

land.lhs.true6.i.i:                               ; preds = %land.lhs.true.i.i
  %vtotal.i186.i = getelementptr i8, ptr %.pn211.i, i32 -44
  %83 = ptrtoint ptr %vtotal.i186.i to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %vtotal.i186.i, align 4
  %85 = ptrtoint ptr %vtotal2.i.i to i32
  call void @__asan_load2_noabort(i32 %85)
  %86 = load i16, ptr %vtotal2.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %84, i16 %86)
  %cmp10.i.i = icmp eq i16 %84, %86
  br i1 %cmp10.i.i, label %land.lhs.true6.i.i.if.end14.sink.split.i.i_crit_edge, label %land.lhs.true6.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge

land.lhs.true6.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge: ; preds = %land.lhs.true6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %decide_crtc_timing_for_drm_display_mode.exit.i

land.lhs.true6.i.i.if.end14.sink.split.i.i_crit_edge: ; preds = %land.lhs.true6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end14.sink.split.i.i

if.end14.sink.split.i.i:                          ; preds = %land.lhs.true6.i.i.if.end14.sink.split.i.i_crit_edge, %if.else67.i.if.end14.sink.split.i.i_crit_edge
  %crtc_hdisplay.i23.i.i = getelementptr i8, ptr %.pn211.i, i32 -32
  %87 = ptrtoint ptr %crtc_hdisplay.i23.i.i to i32
  call void @__asan_load2_noabort(i32 %87)
  %88 = load i16, ptr %crtc_hdisplay.i23.i.i, align 4
  %89 = ptrtoint ptr %crtc_hdisplay1.i24.i.i to i32
  call void @__asan_store2_noabort(i32 %89)
  store i16 %88, ptr %crtc_hdisplay1.i24.i.i, align 4
  %crtc_vdisplay.i25.i.i = getelementptr i8, ptr %.pn211.i, i32 -18
  %90 = ptrtoint ptr %crtc_vdisplay.i25.i.i to i32
  call void @__asan_load2_noabort(i32 %90)
  %91 = load i16, ptr %crtc_vdisplay.i25.i.i, align 2
  %92 = ptrtoint ptr %crtc_vdisplay2.i26.i.i to i32
  call void @__asan_store2_noabort(i32 %92)
  store i16 %91, ptr %crtc_vdisplay2.i26.i.i, align 2
  %crtc_clock.i27.i.i = getelementptr i8, ptr %.pn211.i, i32 -36
  %93 = ptrtoint ptr %crtc_clock.i27.i.i to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %crtc_clock.i27.i.i, align 4
  %95 = ptrtoint ptr %crtc_clock3.i28.i.i to i32
  call void @__asan_store4_noabort(i32 %95)
  store i32 %94, ptr %crtc_clock3.i28.i.i, align 4
  %crtc_hblank_start.i29.i.i = getelementptr i8, ptr %.pn211.i, i32 -30
  %96 = ptrtoint ptr %crtc_hblank_start.i29.i.i to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %crtc_hblank_start.i29.i.i, align 2
  %98 = ptrtoint ptr %crtc_hblank_start4.i30.i.i to i32
  call void @__asan_store2_noabort(i32 %98)
  store i16 %97, ptr %crtc_hblank_start4.i30.i.i, align 2
  %crtc_hblank_end.i31.i.i = getelementptr i8, ptr %.pn211.i, i32 -28
  %99 = ptrtoint ptr %crtc_hblank_end.i31.i.i to i32
  call void @__asan_load2_noabort(i32 %99)
  %100 = load i16, ptr %crtc_hblank_end.i31.i.i, align 4
  %101 = ptrtoint ptr %crtc_hblank_end5.i32.i.i to i32
  call void @__asan_store2_noabort(i32 %101)
  store i16 %100, ptr %crtc_hblank_end5.i32.i.i, align 4
  %crtc_hsync_start.i33.i.i = getelementptr i8, ptr %.pn211.i, i32 -26
  %102 = ptrtoint ptr %crtc_hsync_start.i33.i.i to i32
  call void @__asan_load2_noabort(i32 %102)
  %103 = load i16, ptr %crtc_hsync_start.i33.i.i, align 2
  %104 = ptrtoint ptr %crtc_hsync_start6.i34.i.i to i32
  call void @__asan_store2_noabort(i32 %104)
  store i16 %103, ptr %crtc_hsync_start6.i34.i.i, align 2
  %crtc_hsync_end.i35.i.i = getelementptr i8, ptr %.pn211.i, i32 -24
  %105 = ptrtoint ptr %crtc_hsync_end.i35.i.i to i32
  call void @__asan_load2_noabort(i32 %105)
  %106 = load i16, ptr %crtc_hsync_end.i35.i.i, align 4
  %107 = ptrtoint ptr %crtc_hsync_end7.i36.i.i to i32
  call void @__asan_store2_noabort(i32 %107)
  store i16 %106, ptr %crtc_hsync_end7.i36.i.i, align 4
  %crtc_htotal.i37.i.i = getelementptr i8, ptr %.pn211.i, i32 -22
  %108 = ptrtoint ptr %crtc_htotal.i37.i.i to i32
  call void @__asan_load2_noabort(i32 %108)
  %109 = load i16, ptr %crtc_htotal.i37.i.i, align 2
  %110 = ptrtoint ptr %crtc_htotal8.i38.i.i to i32
  call void @__asan_store2_noabort(i32 %110)
  store i16 %109, ptr %crtc_htotal8.i38.i.i, align 2
  %crtc_hskew.i39.i.i = getelementptr i8, ptr %.pn211.i, i32 -20
  %111 = ptrtoint ptr %crtc_hskew.i39.i.i to i32
  call void @__asan_load2_noabort(i32 %111)
  %112 = load i16, ptr %crtc_hskew.i39.i.i, align 4
  %113 = ptrtoint ptr %crtc_hskew9.i40.i.i to i32
  call void @__asan_store2_noabort(i32 %113)
  store i16 %112, ptr %crtc_hskew9.i40.i.i, align 4
  %crtc_vblank_start.i41.i.i = getelementptr i8, ptr %.pn211.i, i32 -16
  %114 = ptrtoint ptr %crtc_vblank_start.i41.i.i to i32
  call void @__asan_load2_noabort(i32 %114)
  %115 = load i16, ptr %crtc_vblank_start.i41.i.i, align 4
  %116 = ptrtoint ptr %crtc_vblank_start10.i42.i.i to i32
  call void @__asan_store2_noabort(i32 %116)
  store i16 %115, ptr %crtc_vblank_start10.i42.i.i, align 4
  %crtc_vblank_end.i43.i.i = getelementptr i8, ptr %.pn211.i, i32 -14
  %117 = ptrtoint ptr %crtc_vblank_end.i43.i.i to i32
  call void @__asan_load2_noabort(i32 %117)
  %118 = load i16, ptr %crtc_vblank_end.i43.i.i, align 2
  %119 = ptrtoint ptr %crtc_vblank_end11.i44.i.i to i32
  call void @__asan_store2_noabort(i32 %119)
  store i16 %118, ptr %crtc_vblank_end11.i44.i.i, align 2
  %crtc_vsync_start.i45.i.i = getelementptr i8, ptr %.pn211.i, i32 -12
  %120 = ptrtoint ptr %crtc_vsync_start.i45.i.i to i32
  call void @__asan_load2_noabort(i32 %120)
  %121 = load i16, ptr %crtc_vsync_start.i45.i.i, align 4
  %122 = ptrtoint ptr %crtc_vsync_start12.i46.i.i to i32
  call void @__asan_store2_noabort(i32 %122)
  store i16 %121, ptr %crtc_vsync_start12.i46.i.i, align 4
  %crtc_vsync_end.i47.i.i = getelementptr i8, ptr %.pn211.i, i32 -10
  %123 = ptrtoint ptr %crtc_vsync_end.i47.i.i to i32
  call void @__asan_load2_noabort(i32 %123)
  %124 = load i16, ptr %crtc_vsync_end.i47.i.i, align 2
  %125 = ptrtoint ptr %crtc_vsync_end13.i48.i.i to i32
  call void @__asan_store2_noabort(i32 %125)
  store i16 %124, ptr %crtc_vsync_end13.i48.i.i, align 2
  %crtc_vtotal.i49.i.i = getelementptr i8, ptr %.pn211.i, i32 -8
  %126 = ptrtoint ptr %crtc_vtotal.i49.i.i to i32
  call void @__asan_load2_noabort(i32 %126)
  %127 = load i16, ptr %crtc_vtotal.i49.i.i, align 4
  %128 = ptrtoint ptr %crtc_vtotal14.i50.i.i to i32
  call void @__asan_store2_noabort(i32 %128)
  store i16 %127, ptr %crtc_vtotal14.i50.i.i, align 4
  br label %decide_crtc_timing_for_drm_display_mode.exit.i

decide_crtc_timing_for_drm_display_mode.exit.i:   ; preds = %if.end14.sink.split.i.i, %land.lhs.true6.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge, %land.lhs.true.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge, %if.else.i.i.decide_crtc_timing_for_drm_display_mode.exit.i_crit_edge
  %call69.i = call i32 @drm_mode_vrefresh(ptr noundef nonnull %preferred_mode.1.i) #20
  br label %if.else74.i

if.then73.i:                                      ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %call66.i = call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef nonnull %aconnector, i1 noundef zeroext false) #20
  %129 = call ptr @memcpy(ptr %saved_mode.i, ptr %mode.i, i32 112)
  %130 = call ptr @memcpy(ptr %mode.i, ptr %call66.i, i32 112)
  br label %if.end78.sink.split.i

if.else74.i:                                      ; preds = %decide_crtc_timing_for_drm_display_mode.exit.i, %if.then58.i
  %call55202.ph.i = phi i32 [ %call55.i, %decide_crtc_timing_for_drm_display_mode.exit.i ], [ %call55203.i, %if.then58.i ]
  %preferred_refresh.0.ph.i = phi i32 [ %call69.i, %decide_crtc_timing_for_drm_display_mode.exit.i ], [ 0, %if.then58.i ]
  br i1 %tobool.not, label %if.else74.i.if.end78.sink.split.i_crit_edge, label %if.else74.i.if.end78.i_crit_edge

if.else74.i.if.end78.i_crit_edge:                 ; preds = %if.else74.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end78.i

if.else74.i.if.end78.sink.split.i_crit_edge:      ; preds = %if.else74.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end78.sink.split.i

if.end78.sink.split.i:                            ; preds = %if.else74.i.if.end78.sink.split.i_crit_edge, %if.then73.i
  %mode.sink.i = phi ptr [ %saved_mode.i, %if.then73.i ], [ %mode.i, %if.else74.i.if.end78.sink.split.i_crit_edge ]
  %preferred_refresh.0209.ph.i = phi i32 [ 0, %if.then73.i ], [ %preferred_refresh.0.ph.i, %if.else74.i.if.end78.sink.split.i_crit_edge ]
  %call55202207.ph.i = phi i32 [ %call55.i, %if.then73.i ], [ %call55202.ph.i, %if.else74.i.if.end78.sink.split.i_crit_edge ]
  call void @drm_mode_set_crtcinfo(ptr noundef nonnull %mode.sink.i, i32 noundef 0) #20
  br label %if.end78.i

if.end78.i:                                       ; preds = %if.end78.sink.split.i, %if.else74.i.if.end78.i_crit_edge
  %preferred_refresh.0209.i = phi i32 [ %preferred_refresh.0.ph.i, %if.else74.i.if.end78.i_crit_edge ], [ %preferred_refresh.0209.ph.i, %if.end78.sink.split.i ]
  %call55202207.i = phi i32 [ %call55202.ph.i, %if.else74.i.if.end78.i_crit_edge ], [ %call55202207.ph.i, %if.end78.sink.split.i ]
  call void @__sanitizer_cov_trace_cmp4(i32 %call55202207.i, i32 %preferred_refresh.0209.i)
  %cmp80.not.i = icmp eq i32 %call55202207.i, %preferred_refresh.0209.i
  %or.cond.i = select i1 %tobool6.i, i1 %cmp80.not.i, i1 false
  %old_stream..i = select i1 %or.cond.i, ptr %old_stream, ptr null
  %timing.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %hv_frame.i) #20
  call void @llvm.lifetime.start.p0(i64 68, ptr nonnull %avi_frame.i) #20
  %131 = call ptr @memset(ptr %hv_frame.i, i32 0, i32 24)
  %132 = call ptr @memset(ptr %avi_frame.i, i32 0, i32 68)
  %h_border_left.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 1
  %133 = ptrtoint ptr %h_border_left.i to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 0, ptr %h_border_left.i, align 4
  %h_border_right.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 3
  %134 = ptrtoint ptr %h_border_right.i to i32
  call void @__asan_store4_noabort(i32 %134)
  store i32 0, ptr %h_border_right.i, align 4
  %v_border_top.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 7
  %135 = ptrtoint ptr %v_border_top.i to i32
  call void @__asan_store4_noabort(i32 %135)
  store i32 0, ptr %v_border_top.i, align 4
  %v_border_bottom.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 9
  %136 = ptrtoint ptr %v_border_bottom.i to i32
  call void @__asan_store4_noabort(i32 %136)
  store i32 0, ptr %v_border_bottom.i, align 4
  %call.i = call zeroext i1 @drm_mode_is_420_only(ptr noundef %display_info.i, ptr noundef nonnull %mode.i) #20
  br i1 %call.i, label %land.lhs.true.i, label %if.end78.i.if.else.i54_crit_edge

if.end78.i.if.else.i54_crit_edge:                 ; preds = %if.end78.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i54

land.lhs.true.i:                                  ; preds = %if.end78.i
  %signal.i52 = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 36
  %137 = ptrtoint ptr %signal.i52 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %signal.i52, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %138)
  %cmp.i53 = icmp eq i32 %138, 4
  br i1 %cmp.i53, label %land.lhs.true.i.if.then.i.i_crit_edge, label %land.lhs.true.i.if.else.i54_crit_edge

land.lhs.true.i.if.else.i54_crit_edge:            ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i54

land.lhs.true.i.if.then.i.i_crit_edge:            ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i.i

if.else.i54:                                      ; preds = %land.lhs.true.i.if.else.i54_crit_edge, %if.end78.i.if.else.i54_crit_edge
  %call1.i = call zeroext i1 @drm_mode_is_420_also(ptr noundef %display_info.i, ptr noundef nonnull %mode.i) #20
  br i1 %call1.i, label %land.lhs.true2.i, label %if.else.i54.if.else5.i_crit_edge

if.else.i54.if.else5.i_crit_edge:                 ; preds = %if.else.i54
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else5.i

land.lhs.true2.i:                                 ; preds = %if.else.i54
  %139 = ptrtoint ptr %force_yuv420_output.i to i32
  call void @__asan_load1_noabort(i32 %139)
  %140 = load i8, ptr %force_yuv420_output.i, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %140)
  %tobool.not.i55 = icmp eq i8 %140, 0
  br i1 %tobool.not.i55, label %land.lhs.true2.i.if.else5.i_crit_edge, label %land.lhs.true2.i.if.then.i.i_crit_edge

land.lhs.true2.i.if.then.i.i_crit_edge:           ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i.i

land.lhs.true2.i.if.else5.i_crit_edge:            ; preds = %land.lhs.true2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else5.i

if.else5.i:                                       ; preds = %land.lhs.true2.i.if.else5.i_crit_edge, %if.else.i54.if.else5.i_crit_edge
  %141 = ptrtoint ptr %color_formats.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %color_formats.i, align 4
  %and.i = and i32 %142, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool7.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool7.not.i, label %if.else5.i.if.else13.i_crit_edge, label %land.lhs.true8.i

if.else5.i.if.else13.i_crit_edge:                 ; preds = %if.else5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else13.i

land.lhs.true8.i:                                 ; preds = %if.else5.i
  %signal9.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 36
  %143 = ptrtoint ptr %signal9.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %signal9.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %144)
  %cmp10.i = icmp eq i32 %144, 4
  br i1 %cmp10.i, label %land.lhs.true8.i.if.else20.i.i_crit_edge, label %land.lhs.true8.i.if.else13.i_crit_edge

land.lhs.true8.i.if.else13.i_crit_edge:           ; preds = %land.lhs.true8.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else13.i

land.lhs.true8.i.if.else20.i.i_crit_edge:         ; preds = %land.lhs.true8.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else20.i.i

if.else13.i:                                      ; preds = %land.lhs.true8.i.if.else13.i_crit_edge, %if.else5.i.if.else13.i_crit_edge
  br label %if.else20.i.i

if.then.i.i:                                      ; preds = %land.lhs.true2.i.if.then.i.i_crit_edge, %land.lhs.true.i.if.then.i.i_crit_edge
  %pixel_encoding4.i87 = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 17
  %145 = ptrtoint ptr %pixel_encoding4.i87 to i32
  call void @__asan_store4_noabort(i32 %145)
  store i32 4, ptr %pixel_encoding4.i87, align 4
  %timing_3d_format.i88 = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 15
  %146 = ptrtoint ptr %timing_3d_format.i88 to i32
  call void @__asan_store4_noabort(i32 %146)
  store i32 0, ptr %timing_3d_format.i88, align 4
  %147 = ptrtoint ptr %y420_dc_modes.i.i to i32
  call void @__asan_load1_noabort(i32 %147)
  %148 = load i8, ptr %y420_dc_modes.i.i, align 8
  %conv.i.i59 = zext i8 %148 to i32
  %and.i.i = and i32 %conv.i.i59, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool1.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool1.not.i.i, label %if.else.i.i60, label %if.then.i.i.if.end28.i.i_crit_edge

if.then.i.i.if.end28.i.i_crit_edge:               ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28.i.i

if.else.i.i60:                                    ; preds = %if.then.i.i
  %and7.i.i = and i32 %conv.i.i59, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7.i.i)
  %tobool8.not.i.i = icmp eq i32 %and7.i.i, 0
  br i1 %tobool8.not.i.i, label %if.else10.i.i, label %if.else.i.i60.if.end28.i.i_crit_edge

if.else.i.i60.if.end28.i.i_crit_edge:             ; preds = %if.else.i.i60
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28.i.i

if.else10.i.i:                                    ; preds = %if.else.i.i60
  call void @__sanitizer_cov_trace_pc() #22
  %and15.i.i = and i32 %conv.i.i59, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and15.i.i)
  %tobool16.not.i.i = icmp eq i32 %and15.i.i, 0
  %spec.select.i.i = select i1 %tobool16.not.i.i, i8 8, i8 10
  br label %if.end28.i.i

if.else20.i.i:                                    ; preds = %if.else13.i, %land.lhs.true8.i.if.else20.i.i_crit_edge
  %.sink.i57 = phi i32 [ 3, %land.lhs.true8.i.if.else20.i.i_crit_edge ], [ 1, %if.else13.i ]
  %pixel_encoding4.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 17
  %149 = ptrtoint ptr %pixel_encoding4.i to i32
  call void @__asan_store4_noabort(i32 %149)
  store i32 %.sink.i57, ptr %pixel_encoding4.i, align 4
  %timing_3d_format.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 15
  %150 = ptrtoint ptr %timing_3d_format.i to i32
  call void @__asan_store4_noabort(i32 %150)
  store i32 0, ptr %timing_3d_format.i, align 4
  %151 = ptrtoint ptr %bpc22.i.i to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %bpc22.i.i, align 8
  %conv24.i.i = and i32 %152, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %conv24.i.i)
  %tobool25.not.i.i = icmp eq i32 %conv24.i.i, 0
  %phi.cast.i.i = trunc i32 %152 to i8
  %spec.select66.i.i = select i1 %tobool25.not.i.i, i8 8, i8 %phi.cast.i.i
  br label %if.end28.i.i

if.end28.i.i:                                     ; preds = %if.else20.i.i, %if.else10.i.i, %if.else.i.i60.if.end28.i.i_crit_edge, %if.then.i.i.if.end28.i.i_crit_edge
  %pixel_encoding4.i89 = phi ptr [ %pixel_encoding4.i, %if.else20.i.i ], [ %pixel_encoding4.i87, %if.then.i.i.if.end28.i.i_crit_edge ], [ %pixel_encoding4.i87, %if.else.i.i60.if.end28.i.i_crit_edge ], [ %pixel_encoding4.i87, %if.else10.i.i ]
  %bpc.0.i.i = phi i8 [ %spec.select66.i.i, %if.else20.i.i ], [ 16, %if.then.i.i.if.end28.i.i_crit_edge ], [ 12, %if.else.i.i60.if.end28.i.i_crit_edge ], [ %spec.select.i.i, %if.else10.i.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %requested_bpc.0)
  %cmp.i.i61 = icmp sgt i32 %requested_bpc.0, 0
  br i1 %cmp.i.i61, label %if.then30.i.i, label %if.end28.i.i.if.end47.i.i_crit_edge

if.end28.i.i.if.end47.i.i_crit_edge:              ; preds = %if.end28.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i.i

if.then30.i.i:                                    ; preds = %if.end28.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %conv32.i.i = zext i8 %bpc.0.i.i to i32
  %conv33.i.i = and i32 %requested_bpc.0, 255
  %153 = call i32 @llvm.umin.i32(i32 %conv33.i.i, i32 %conv32.i.i) #20
  %154 = trunc i32 %153 to i8
  %conv46.i.i = and i8 %154, -2
  br label %if.end47.i.i

if.end47.i.i:                                     ; preds = %if.then30.i.i, %if.end28.i.i.if.end47.i.i_crit_edge
  %bpc.1.i.i = phi i8 [ %conv46.i.i, %if.then30.i.i ], [ %bpc.0.i.i, %if.end28.i.i.if.end47.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 17, i8 %bpc.1.i.i)
  %155 = icmp ult i8 %bpc.1.i.i, 17
  br i1 %155, label %switch.lookup, label %if.end47.i.i.convert_color_depth_from_display_info.exit.i_crit_edge

if.end47.i.i.convert_color_depth_from_display_info.exit.i_crit_edge: ; preds = %if.end47.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %convert_color_depth_from_display_info.exit.i

switch.lookup:                                    ; preds = %if.end47.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %156 = sext i8 %bpc.1.i.i to i32
  %switch.gep = getelementptr inbounds [17 x i32], ptr @switch.table.create_validate_stream_for_sink, i32 0, i32 %156
  %157 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %157)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %convert_color_depth_from_display_info.exit.i

convert_color_depth_from_display_info.exit.i:     ; preds = %switch.lookup, %if.end47.i.i.convert_color_depth_from_display_info.exit.i_crit_edge
  %retval.0.i.i = phi i32 [ %switch.load, %switch.lookup ], [ 0, %if.end47.i.i.convert_color_depth_from_display_info.exit.i_crit_edge ]
  %display_color_depth.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 16
  %158 = ptrtoint ptr %display_color_depth.i to i32
  call void @__asan_store4_noabort(i32 %158)
  store i32 %retval.0.i.i, ptr %display_color_depth.i, align 4
  %scan_type.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 19
  %159 = ptrtoint ptr %scan_type.i to i32
  call void @__asan_store4_noabort(i32 %159)
  store i32 0, ptr %scan_type.i, align 4
  %hdmi_vic.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 14
  %160 = ptrtoint ptr %hdmi_vic.i to i32
  call void @__asan_store4_noabort(i32 %160)
  store i32 0, ptr %hdmi_vic.i, align 4
  %tobool20.not.i = icmp eq ptr %old_stream..i, null
  br i1 %tobool20.not.i, label %if.else39.i, label %if.then21.i

if.then21.i:                                      ; preds = %convert_color_depth_from_display_info.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  %vic.i = getelementptr inbounds %struct.dc_stream_state, ptr %old_stream..i, i32 0, i32 5, i32 13
  %161 = ptrtoint ptr %vic.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %vic.i, align 4
  %vic23.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 13
  %163 = ptrtoint ptr %vic23.i to i32
  call void @__asan_store4_noabort(i32 %163)
  store i32 %162, ptr %vic23.i, align 4
  %flags.i62 = getelementptr inbounds %struct.dc_stream_state, ptr %old_stream..i, i32 0, i32 5, i32 21
  %164 = ptrtoint ptr %flags.i62 to i32
  call void @__asan_load4_noabort(i32 %164)
  %bf.load.i63 = load i32, ptr %flags.i62, align 4
  %bf.clear.i64 = and i32 %bf.load.i63, 1073741824
  %165 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %bf.load26.i = load i32, ptr %flags.i, align 4
  %bf.clear27.i = and i32 %bf.load26.i, -1073741825
  %bf.set.i65 = or i32 %bf.clear27.i, %bf.clear.i64
  store i32 %bf.set.i65, ptr %flags.i, align 4
  %bf.load30.i = load i32, ptr %flags.i62, align 4
  %bf.clear32.i = and i32 %bf.load30.i, 536870912
  %bf.clear37.i = and i32 %bf.set.i65, -536870913
  %bf.set38.i = or i32 %bf.clear37.i, %bf.clear32.i
  br label %if.end60.i.sink.split

if.else39.i:                                      ; preds = %convert_color_depth_from_display_info.exit.i
  %call40.i = call zeroext i8 @drm_match_cea_mode(ptr noundef nonnull %mode.i) #20
  %conv.i66 = zext i8 %call40.i to i32
  %vic41.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 13
  %166 = ptrtoint ptr %vic41.i to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %conv.i66, ptr %vic41.i, align 4
  %167 = ptrtoint ptr %flags42.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %flags42.i, align 4
  %and43.i = and i32 %168, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and43.i)
  %tobool44.not.i = icmp eq i32 %and43.i, 0
  br i1 %tobool44.not.i, label %if.else39.i.if.end50.i_crit_edge, label %if.then45.i

if.else39.i.if.end50.i_crit_edge:                 ; preds = %if.else39.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end50.i

if.then45.i:                                      ; preds = %if.else39.i
  call void @__sanitizer_cov_trace_pc() #22
  %169 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %bf.load47.i = load i32, ptr %flags.i, align 4
  %bf.set49.i = or i32 %bf.load47.i, 1073741824
  store i32 %bf.set49.i, ptr %flags.i, align 4
  br label %if.end50.i

if.end50.i:                                       ; preds = %if.then45.i, %if.else39.i.if.end50.i_crit_edge
  %and52.i = and i32 %168, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and52.i)
  %tobool53.not.i = icmp eq i32 %and52.i, 0
  br i1 %tobool53.not.i, label %if.end50.i.if.end60.i_crit_edge, label %if.then54.i

if.end50.i.if.end60.i_crit_edge:                  ; preds = %if.end50.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end60.i

if.then54.i:                                      ; preds = %if.end50.i
  call void @__sanitizer_cov_trace_pc() #22
  %170 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %bf.load56.i = load i32, ptr %flags.i, align 4
  %bf.set58.i = or i32 %bf.load56.i, 536870912
  br label %if.end60.i.sink.split

if.end60.i.sink.split:                            ; preds = %if.then54.i, %if.then21.i
  %bf.set58.i.sink = phi i32 [ %bf.set58.i, %if.then54.i ], [ %bf.set38.i, %if.then21.i ]
  %171 = ptrtoint ptr %flags.i to i32
  call void @__asan_store4_noabort(i32 %171)
  store i32 %bf.set58.i.sink, ptr %flags.i, align 4
  br label %if.end60.i

if.end60.i:                                       ; preds = %if.end60.i.sink.split, %if.end50.i.if.end60.i_crit_edge
  %signal61.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 36
  %172 = ptrtoint ptr %signal61.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %signal61.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %173)
  %cmp62.i = icmp eq i32 %173, 4
  br i1 %cmp62.i, label %if.then64.i, label %if.end60.i.if.end72.i_crit_edge

if.end60.i.if.end72.i_crit_edge:                  ; preds = %if.end60.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end72.i

if.then64.i:                                      ; preds = %if.end60.i
  call void @__sanitizer_cov_trace_pc() #22
  %call65.i = call i32 @drm_hdmi_avi_infoframe_from_display_mode(ptr noundef nonnull %avi_frame.i, ptr noundef %aconnector, ptr noundef nonnull %mode.i) #20
  %174 = ptrtoint ptr %video_code.i to i32
  call void @__asan_load1_noabort(i32 %174)
  %175 = load i8, ptr %video_code.i, align 4
  %conv66.i = zext i8 %175 to i32
  %vic67.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 13
  %176 = ptrtoint ptr %vic67.i to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 %conv66.i, ptr %vic67.i, align 4
  %call68.i = call i32 @drm_hdmi_vendor_infoframe_from_display_mode(ptr noundef nonnull %hv_frame.i, ptr noundef %aconnector, ptr noundef nonnull %mode.i) #20
  %177 = ptrtoint ptr %vic69.i to i32
  call void @__asan_load1_noabort(i32 %177)
  %178 = load i8, ptr %vic69.i, align 4
  %conv70.i = zext i8 %178 to i32
  %179 = ptrtoint ptr %hdmi_vic.i to i32
  call void @__asan_store4_noabort(i32 %179)
  store i32 %conv70.i, ptr %hdmi_vic.i, align 4
  br label %if.end72.i

if.end72.i:                                       ; preds = %if.then64.i, %if.end60.i.if.end72.i_crit_edge
  %call.i70 = call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef %aconnector, i1 noundef zeroext false) #20
  %tobool.not.i71 = icmp eq ptr %call.i70, null
  br i1 %tobool.not.i71, label %if.end72.i.if.else94.i_crit_edge, label %if.end.i76

if.end72.i.if.else94.i_crit_edge:                 ; preds = %if.end72.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

if.end.i76:                                       ; preds = %if.end72.i
  %vtotal.i72 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 9
  %180 = ptrtoint ptr %vtotal.i72 to i32
  call void @__asan_load2_noabort(i32 %180)
  %181 = load i16, ptr %vtotal.i72, align 4
  %conv.i73 = zext i16 %181 to i32
  %182 = ptrtoint ptr %vtotal2.i.i to i32
  call void @__asan_load2_noabort(i32 %182)
  %183 = load i16, ptr %vtotal2.i.i, align 4
  %conv3.i = zext i16 %183 to i32
  %sub.i74 = sub nsw i32 %conv.i73, %conv3.i
  %184 = ptrtoint ptr %call.i70 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %call.i70, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %185)
  %cmp.i75 = icmp eq i32 %185, 0
  br i1 %cmp.i75, label %if.end.i76.if.else94.i_crit_edge, label %lor.lhs.false5.i

if.end.i76.if.else94.i_crit_edge:                 ; preds = %if.end.i76
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false5.i:                                 ; preds = %if.end.i76
  %186 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %mode.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %185, i32 %187)
  %cmp8.not.i = icmp eq i32 %185, %187
  br i1 %cmp8.not.i, label %lor.lhs.false10.i, label %lor.lhs.false5.i.if.else94.i_crit_edge

lor.lhs.false5.i.if.else94.i_crit_edge:           ; preds = %lor.lhs.false5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false10.i:                                ; preds = %lor.lhs.false5.i
  %hdisplay.i77 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 1
  %188 = ptrtoint ptr %hdisplay.i77 to i32
  call void @__asan_load2_noabort(i32 %188)
  %189 = load i16, ptr %hdisplay.i77, align 4
  %190 = ptrtoint ptr %hdisplay12.i.i to i32
  call void @__asan_load2_noabort(i32 %190)
  %191 = load i16, ptr %hdisplay12.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %189, i16 %191)
  %cmp14.not.i = icmp eq i16 %189, %191
  br i1 %cmp14.not.i, label %lor.lhs.false16.i, label %lor.lhs.false10.i.if.else94.i_crit_edge

lor.lhs.false10.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false10.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false16.i:                                ; preds = %lor.lhs.false10.i
  %vdisplay.i78 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 6
  %192 = ptrtoint ptr %vdisplay.i78 to i32
  call void @__asan_load2_noabort(i32 %192)
  %193 = load i16, ptr %vdisplay.i78, align 2
  %194 = ptrtoint ptr %vdisplay18.i.i to i32
  call void @__asan_load2_noabort(i32 %194)
  %195 = load i16, ptr %vdisplay18.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %193, i16 %195)
  %cmp20.not.i = icmp eq i16 %193, %195
  br i1 %cmp20.not.i, label %lor.lhs.false22.i, label %lor.lhs.false16.i.if.else94.i_crit_edge

lor.lhs.false16.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false22.i:                                ; preds = %lor.lhs.false16.i
  %hsync_start.i79 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 2
  %196 = ptrtoint ptr %hsync_start.i79 to i32
  call void @__asan_load2_noabort(i32 %196)
  %197 = load i16, ptr %hsync_start.i79, align 2
  %198 = ptrtoint ptr %hsync_start24.i.i to i32
  call void @__asan_load2_noabort(i32 %198)
  %199 = load i16, ptr %hsync_start24.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %197, i16 %199)
  %cmp26.not.i = icmp eq i16 %197, %199
  br i1 %cmp26.not.i, label %lor.lhs.false28.i, label %lor.lhs.false22.i.if.else94.i_crit_edge

lor.lhs.false22.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false28.i:                                ; preds = %lor.lhs.false22.i
  %hsync_end.i80 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 3
  %200 = ptrtoint ptr %hsync_end.i80 to i32
  call void @__asan_load2_noabort(i32 %200)
  %201 = load i16, ptr %hsync_end.i80, align 4
  %202 = ptrtoint ptr %hsync_end30.i.i to i32
  call void @__asan_load2_noabort(i32 %202)
  %203 = load i16, ptr %hsync_end30.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %201, i16 %203)
  %cmp32.not.i = icmp eq i16 %201, %203
  br i1 %cmp32.not.i, label %lor.lhs.false34.i, label %lor.lhs.false28.i.if.else94.i_crit_edge

lor.lhs.false28.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false34.i:                                ; preds = %lor.lhs.false28.i
  %htotal.i81 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 4
  %204 = ptrtoint ptr %htotal.i81 to i32
  call void @__asan_load2_noabort(i32 %204)
  %205 = load i16, ptr %htotal.i81, align 2
  %206 = ptrtoint ptr %htotal36.i.i to i32
  call void @__asan_load2_noabort(i32 %206)
  %207 = load i16, ptr %htotal36.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %205, i16 %207)
  %cmp38.not.i = icmp eq i16 %205, %207
  br i1 %cmp38.not.i, label %lor.lhs.false40.i, label %lor.lhs.false34.i.if.else94.i_crit_edge

lor.lhs.false34.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false34.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false40.i:                                ; preds = %lor.lhs.false34.i
  %hskew.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 5
  %208 = ptrtoint ptr %hskew.i to i32
  call void @__asan_load2_noabort(i32 %208)
  %209 = load i16, ptr %hskew.i, align 4
  %210 = ptrtoint ptr %hskew42.i.i to i32
  call void @__asan_load2_noabort(i32 %210)
  %211 = load i16, ptr %hskew42.i.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %209, i16 %211)
  %cmp44.not.i = icmp eq i16 %209, %211
  br i1 %cmp44.not.i, label %lor.lhs.false46.i, label %lor.lhs.false40.i.if.else94.i_crit_edge

lor.lhs.false40.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false40.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false46.i:                                ; preds = %lor.lhs.false40.i
  %vscan.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 10
  %212 = ptrtoint ptr %vscan.i to i32
  call void @__asan_load2_noabort(i32 %212)
  %213 = load i16, ptr %vscan.i, align 2
  %214 = ptrtoint ptr %vscan48.i.i to i32
  call void @__asan_load2_noabort(i32 %214)
  %215 = load i16, ptr %vscan48.i.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %213, i16 %215)
  %cmp50.not.i = icmp eq i16 %213, %215
  br i1 %cmp50.not.i, label %lor.lhs.false52.i, label %lor.lhs.false46.i.if.else94.i_crit_edge

lor.lhs.false46.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false46.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

lor.lhs.false52.i:                                ; preds = %lor.lhs.false46.i
  %vsync_start.i82 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 7
  %216 = ptrtoint ptr %vsync_start.i82 to i32
  call void @__asan_load2_noabort(i32 %216)
  %217 = load i16, ptr %vsync_start.i82, align 4
  %conv53.i = zext i16 %217 to i32
  %218 = ptrtoint ptr %vsync_start54.i.i to i32
  call void @__asan_load2_noabort(i32 %218)
  %219 = load i16, ptr %vsync_start54.i.i, align 4
  %conv55.i = zext i16 %219 to i32
  %sub56.i = sub nsw i32 %conv53.i, %conv55.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub56.i, i32 %sub.i74)
  %cmp57.not.i = icmp eq i32 %sub56.i, %sub.i74
  br i1 %cmp57.not.i, label %is_freesync_video_mode.exit, label %lor.lhs.false52.i.if.else94.i_crit_edge

lor.lhs.false52.i.if.else94.i_crit_edge:          ; preds = %lor.lhs.false52.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

is_freesync_video_mode.exit:                      ; preds = %lor.lhs.false52.i
  %vsync_end.i83 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i70, i32 0, i32 8
  %220 = ptrtoint ptr %vsync_end.i83 to i32
  call void @__asan_load2_noabort(i32 %220)
  %221 = load i16, ptr %vsync_end.i83, align 2
  %conv60.i = zext i16 %221 to i32
  %222 = ptrtoint ptr %vsync_end61.i.i to i32
  call void @__asan_load2_noabort(i32 %222)
  %223 = load i16, ptr %vsync_end61.i.i, align 2
  %conv62.i = zext i16 %223 to i32
  %sub63.i = sub nsw i32 %conv60.i, %conv62.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub63.i, i32 %sub.i74)
  %cmp64.not.i = icmp eq i32 %sub63.i, %sub.i74
  br i1 %cmp64.not.i, label %if.then74.i, label %is_freesync_video_mode.exit.if.else94.i_crit_edge

is_freesync_video_mode.exit.if.else94.i_crit_edge: ; preds = %is_freesync_video_mode.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else94.i

if.then74.i:                                      ; preds = %is_freesync_video_mode.exit
  call void @__sanitizer_cov_trace_pc() #22
  %224 = ptrtoint ptr %hdisplay12.i.i to i32
  call void @__asan_load2_noabort(i32 %224)
  %225 = load i16, ptr %hdisplay12.i.i, align 4
  %conv75.i = zext i16 %225 to i32
  %h_addressable.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 2
  %226 = ptrtoint ptr %h_addressable.i to i32
  call void @__asan_store4_noabort(i32 %226)
  store i32 %conv75.i, ptr %h_addressable.i, align 4
  %227 = ptrtoint ptr %htotal36.i.i to i32
  call void @__asan_load2_noabort(i32 %227)
  %228 = load i16, ptr %htotal36.i.i, align 2
  %conv76.i = zext i16 %228 to i32
  %229 = ptrtoint ptr %timing.i to i32
  call void @__asan_store4_noabort(i32 %229)
  store i32 %conv76.i, ptr %timing.i, align 4
  %230 = ptrtoint ptr %hsync_end30.i.i to i32
  call void @__asan_load2_noabort(i32 %230)
  %231 = load i16, ptr %hsync_end30.i.i, align 4
  %conv77.i = zext i16 %231 to i32
  %232 = ptrtoint ptr %hsync_start24.i.i to i32
  call void @__asan_load2_noabort(i32 %232)
  %233 = load i16, ptr %hsync_start24.i.i, align 2
  %conv78.i = zext i16 %233 to i32
  %sub.i = sub nsw i32 %conv77.i, %conv78.i
  %h_sync_width.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 5
  %234 = ptrtoint ptr %h_sync_width.i to i32
  call void @__asan_store4_noabort(i32 %234)
  store i32 %sub.i, ptr %h_sync_width.i, align 4
  %sub83.i = sub nsw i32 %conv78.i, %conv75.i
  %h_front_porch.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 4
  %235 = ptrtoint ptr %h_front_porch.i to i32
  call void @__asan_store4_noabort(i32 %235)
  store i32 %sub83.i, ptr %h_front_porch.i, align 4
  %236 = ptrtoint ptr %vtotal2.i.i to i32
  call void @__asan_load2_noabort(i32 %236)
  %237 = load i16, ptr %vtotal2.i.i, align 4
  %conv84.i = zext i16 %237 to i32
  %v_total.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 6
  %238 = ptrtoint ptr %v_total.i to i32
  call void @__asan_store4_noabort(i32 %238)
  store i32 %conv84.i, ptr %v_total.i, align 4
  %239 = ptrtoint ptr %vdisplay18.i.i to i32
  call void @__asan_load2_noabort(i32 %239)
  %240 = load i16, ptr %vdisplay18.i.i, align 2
  %conv85.i = zext i16 %240 to i32
  %v_addressable.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 8
  %241 = ptrtoint ptr %v_addressable.i to i32
  call void @__asan_store4_noabort(i32 %241)
  store i32 %conv85.i, ptr %v_addressable.i, align 4
  %242 = ptrtoint ptr %vsync_start54.i.i to i32
  call void @__asan_load2_noabort(i32 %242)
  %243 = load i16, ptr %vsync_start54.i.i, align 4
  %conv86.i = zext i16 %243 to i32
  %sub89.i = sub nsw i32 %conv86.i, %conv85.i
  br label %if.end125.i

if.else94.i:                                      ; preds = %is_freesync_video_mode.exit.if.else94.i_crit_edge, %lor.lhs.false52.i.if.else94.i_crit_edge, %lor.lhs.false46.i.if.else94.i_crit_edge, %lor.lhs.false40.i.if.else94.i_crit_edge, %lor.lhs.false34.i.if.else94.i_crit_edge, %lor.lhs.false28.i.if.else94.i_crit_edge, %lor.lhs.false22.i.if.else94.i_crit_edge, %lor.lhs.false16.i.if.else94.i_crit_edge, %lor.lhs.false10.i.if.else94.i_crit_edge, %lor.lhs.false5.i.if.else94.i_crit_edge, %if.end.i76.if.else94.i_crit_edge, %if.end72.i.if.else94.i_crit_edge
  %244 = ptrtoint ptr %crtc_hdisplay1.i24.i.i to i32
  call void @__asan_load2_noabort(i32 %244)
  %245 = load i16, ptr %crtc_hdisplay1.i24.i.i, align 4
  %conv95.i = zext i16 %245 to i32
  %h_addressable96.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 2
  %246 = ptrtoint ptr %h_addressable96.i to i32
  call void @__asan_store4_noabort(i32 %246)
  store i32 %conv95.i, ptr %h_addressable96.i, align 4
  %247 = ptrtoint ptr %crtc_htotal8.i38.i.i to i32
  call void @__asan_load2_noabort(i32 %247)
  %248 = load i16, ptr %crtc_htotal8.i38.i.i, align 2
  %conv97.i = zext i16 %248 to i32
  %249 = ptrtoint ptr %timing.i to i32
  call void @__asan_store4_noabort(i32 %249)
  store i32 %conv97.i, ptr %timing.i, align 4
  %250 = ptrtoint ptr %crtc_hsync_end7.i36.i.i to i32
  call void @__asan_load2_noabort(i32 %250)
  %251 = load i16, ptr %crtc_hsync_end7.i36.i.i, align 4
  %conv99.i = zext i16 %251 to i32
  %252 = ptrtoint ptr %crtc_hsync_start6.i34.i.i to i32
  call void @__asan_load2_noabort(i32 %252)
  %253 = load i16, ptr %crtc_hsync_start6.i34.i.i, align 2
  %conv100.i = zext i16 %253 to i32
  %sub101.i = sub nsw i32 %conv99.i, %conv100.i
  %h_sync_width102.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 5
  %254 = ptrtoint ptr %h_sync_width102.i to i32
  call void @__asan_store4_noabort(i32 %254)
  store i32 %sub101.i, ptr %h_sync_width102.i, align 4
  %sub107.i = sub nsw i32 %conv100.i, %conv95.i
  %h_front_porch108.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 4
  %255 = ptrtoint ptr %h_front_porch108.i to i32
  call void @__asan_store4_noabort(i32 %255)
  store i32 %sub107.i, ptr %h_front_porch108.i, align 4
  %256 = ptrtoint ptr %crtc_vtotal14.i50.i.i to i32
  call void @__asan_load2_noabort(i32 %256)
  %257 = load i16, ptr %crtc_vtotal14.i50.i.i, align 4
  %conv109.i = zext i16 %257 to i32
  %v_total110.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 6
  %258 = ptrtoint ptr %v_total110.i to i32
  call void @__asan_store4_noabort(i32 %258)
  store i32 %conv109.i, ptr %v_total110.i, align 4
  %259 = ptrtoint ptr %crtc_vdisplay2.i26.i.i to i32
  call void @__asan_load2_noabort(i32 %259)
  %260 = load i16, ptr %crtc_vdisplay2.i26.i.i, align 2
  %conv111.i = zext i16 %260 to i32
  %v_addressable112.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 8
  %261 = ptrtoint ptr %v_addressable112.i to i32
  call void @__asan_store4_noabort(i32 %261)
  store i32 %conv111.i, ptr %v_addressable112.i, align 4
  %262 = ptrtoint ptr %crtc_vsync_start12.i46.i.i to i32
  call void @__asan_load2_noabort(i32 %262)
  %263 = load i16, ptr %crtc_vsync_start12.i46.i.i, align 4
  %conv113.i = zext i16 %263 to i32
  %sub116.i = sub nsw i32 %conv113.i, %conv111.i
  br label %if.end125.i

if.end125.i:                                      ; preds = %if.else94.i, %if.then74.i
  %sub116.i.sink = phi i32 [ %sub116.i, %if.else94.i ], [ %sub89.i, %if.then74.i ]
  %crtc_vsync_end13.i48.i.i.sink = phi ptr [ %crtc_vsync_end13.i48.i.i, %if.else94.i ], [ %vsync_end61.i.i, %if.then74.i ]
  %conv113.i.sink = phi i32 [ %conv113.i, %if.else94.i ], [ %conv86.i, %if.then74.i ]
  %mul123.sink.in.in.i = phi ptr [ %crtc_clock3.i28.i.i, %if.else94.i ], [ %mode.i, %if.then74.i ]
  %v_front_porch117.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 10
  %264 = ptrtoint ptr %v_front_porch117.i to i32
  call void @__asan_store4_noabort(i32 %264)
  store i32 %sub116.i.sink, ptr %v_front_porch117.i, align 4
  %265 = ptrtoint ptr %crtc_vsync_end13.i48.i.i.sink to i32
  call void @__asan_load2_noabort(i32 %265)
  %266 = load i16, ptr %crtc_vsync_end13.i48.i.i.sink, align 2
  %conv118.i = zext i16 %266 to i32
  %sub121.i = sub nsw i32 %conv118.i, %conv113.i.sink
  %v_sync_width122.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 11
  %267 = ptrtoint ptr %v_sync_width122.i to i32
  call void @__asan_store4_noabort(i32 %267)
  store i32 %sub121.i, ptr %v_sync_width122.i, align 4
  %268 = ptrtoint ptr %mul123.sink.in.in.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %mul123.sink.in.i = load i32, ptr %mul123.sink.in.in.i, align 4
  %mul123.sink.i = mul i32 %mul123.sink.in.i, 10
  %269 = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 12
  %270 = ptrtoint ptr %269 to i32
  call void @__asan_store4_noabort(i32 %270)
  store i32 %mul123.sink.i, ptr %269, align 4
  %271 = ptrtoint ptr %picture_aspect_ratio.i.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load i32, ptr %picture_aspect_ratio.i.i, align 4
  %aspect_ratio.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 18
  %273 = ptrtoint ptr %aspect_ratio.i to i32
  call void @__asan_store4_noabort(i32 %273)
  store i32 %272, ptr %aspect_ratio.i, align 4
  %274 = ptrtoint ptr %pixel_encoding4.i89 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %pixel_encoding4.i89, align 4
  %276 = zext i32 %275 to i64
  call void @__sanitizer_cov_trace_switch(i64 %276, ptr @__sancov_gen_cov_switch_values.430)
  switch i32 %275, label %do.end.i.i [
    i32 2, label %if.end125.i.sw.bb.i.i_crit_edge
    i32 3, label %if.end125.i.sw.bb.i.i_crit_edge190
    i32 4, label %if.end125.i.sw.bb.i.i_crit_edge191
    i32 1, label %if.end125.i.get_output_color_space.exit.i_crit_edge
  ]

if.end125.i.get_output_color_space.exit.i_crit_edge: ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_output_color_space.exit.i

if.end125.i.sw.bb.i.i_crit_edge191:               ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i.i

if.end125.i.sw.bb.i.i_crit_edge190:               ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i.i

if.end125.i.sw.bb.i.i_crit_edge:                  ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i.i

sw.bb.i.i:                                        ; preds = %if.end125.i.sw.bb.i.i_crit_edge, %if.end125.i.sw.bb.i.i_crit_edge190, %if.end125.i.sw.bb.i.i_crit_edge191
  call void @__sanitizer_cov_trace_const_cmp4(i32 270300, i32 %mul123.sink.i)
  %cmp.i1.i = icmp ugt i32 %mul123.sink.i, 270300
  %277 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %277)
  %bf.load.i.i = load i32, ptr %flags.i, align 4
  %278 = and i32 %bf.load.i.i, 4194304
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %278)
  %tobool.not.i.i67 = icmp eq i32 %278, 0
  br i1 %cmp.i1.i, label %if.then.i2.i, label %if.else2.i.i

if.then.i2.i:                                     ; preds = %sw.bb.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %..i.i = select i1 %tobool.not.i.i67, i32 6, i32 10
  br label %get_output_color_space.exit.i

if.else2.i.i:                                     ; preds = %sw.bb.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %.34.i.i = select i1 %tobool.not.i.i67, i32 5, i32 9
  br label %get_output_color_space.exit.i

do.end.i.i:                                       ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 5789, i32 noundef 9, ptr noundef null) #20
  br label %get_output_color_space.exit.i

get_output_color_space.exit.i:                    ; preds = %do.end.i.i, %if.else2.i.i, %if.then.i2.i, %if.end125.i.get_output_color_space.exit.i_crit_edge
  %color_space.0.i.i = phi i32 [ 1, %do.end.i.i ], [ %..i.i, %if.then.i2.i ], [ %.34.i.i, %if.else2.i.i ], [ %275, %if.end125.i.get_output_color_space.exit.i_crit_edge ]
  %output_color_space.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 20
  %279 = ptrtoint ptr %output_color_space.i to i32
  call void @__asan_store4_noabort(i32 %279)
  store i32 %color_space.0.i.i, ptr %output_color_space.i, align 4
  %out_transfer_func.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 17
  %280 = ptrtoint ptr %out_transfer_func.i to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %out_transfer_func.i, align 4
  %type.i68 = getelementptr inbounds %struct.dc_transfer_func, ptr %281, i32 0, i32 1
  %282 = ptrtoint ptr %type.i68 to i32
  call void @__asan_store4_noabort(i32 %282)
  store i32 0, ptr %type.i68, align 4
  %283 = load ptr, ptr %out_transfer_func.i, align 4
  %tf.i = getelementptr inbounds %struct.dc_transfer_func, ptr %283, i32 0, i32 2
  %284 = ptrtoint ptr %tf.i to i32
  call void @__asan_store4_noabort(i32 %284)
  store i32 0, ptr %tf.i, align 8
  %285 = ptrtoint ptr %signal61.i to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %signal61.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %286)
  %cmp130.i = icmp eq i32 %286, 4
  br i1 %cmp130.i, label %if.then132.i, label %get_output_color_space.exit.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge

get_output_color_space.exit.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge: ; preds = %get_output_color_space.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_stream_properties_from_drm_display_mode.exit

if.then132.i:                                     ; preds = %get_output_color_space.exit.i
  %287 = ptrtoint ptr %display_color_depth.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load i32, ptr %display_color_depth.i, align 4
  %289 = ptrtoint ptr %269 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load i32, ptr %269, align 4
  %291 = ptrtoint ptr %pixel_encoding4.i89 to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load i32, ptr %pixel_encoding4.i89, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %292)
  %cmp.i5.i = icmp eq i32 %292, 4
  %spec.select.v.i.i = select i1 %cmp.i5.i, i32 20, i32 10
  %spec.select.i6.i = udiv i32 %290, %spec.select.v.i.i
  %mul7.i.i = mul i32 %spec.select.i6.i, 48
  %div8.i.i = sdiv i32 %mul7.i.i, 24
  %mul4.i.i = mul i32 %spec.select.i6.i, 36
  %div5.i.i = sdiv i32 %mul4.i.i, 24
  %mul.i.i69 = mul i32 %spec.select.i6.i, 30
  %div2.i.i = sdiv i32 %mul.i.i69, 24
  br label %do.body.i.i

do.body.i.i:                                      ; preds = %do.cond.i.i.do.body.i.i_crit_edge, %if.then132.i
  %depth.0.i.i = phi i32 [ %288, %if.then132.i ], [ %dec.i.i, %do.cond.i.i.do.body.i.i_crit_edge ]
  %293 = zext i32 %depth.0.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %293, ptr @__sancov_gen_cov_switch_values.431)
  switch i32 %depth.0.i.i, label %do.body.i.i.land.lhs.true134.i_crit_edge [
    i32 2, label %do.body.i.i.sw.epilog.i.i_crit_edge
    i32 3, label %sw.bb.i7.i
    i32 4, label %sw.bb3.i.i
    i32 6, label %sw.bb6.i.i
  ]

do.body.i.i.sw.epilog.i.i_crit_edge:              ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i.i

do.body.i.i.land.lhs.true134.i_crit_edge:         ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true134.i

sw.bb.i7.i:                                       ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i.i

sw.bb3.i.i:                                       ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i.i

sw.bb6.i.i:                                       ; preds = %do.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i.i

sw.epilog.i.i:                                    ; preds = %sw.bb6.i.i, %sw.bb3.i.i, %sw.bb.i7.i, %do.body.i.i.sw.epilog.i.i_crit_edge
  %normalized_clk.1.i.i = phi i32 [ %div8.i.i, %sw.bb6.i.i ], [ %div5.i.i, %sw.bb3.i.i ], [ %div2.i.i, %sw.bb.i7.i ], [ %spec.select.i6.i, %do.body.i.i.sw.epilog.i.i_crit_edge ]
  %294 = ptrtoint ptr %max_tmds_clock.i.i to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %max_tmds_clock.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %normalized_clk.1.i.i, i32 %295)
  %cmp9.not.i.i = icmp sgt i32 %normalized_clk.1.i.i, %295
  br i1 %cmp9.not.i.i, label %do.cond.i.i, label %sw.epilog.i.i.if.end145.sink.split.i_crit_edge

sw.epilog.i.i.if.end145.sink.split.i_crit_edge:   ; preds = %sw.epilog.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end145.sink.split.i

do.cond.i.i:                                      ; preds = %sw.epilog.i.i
  %dec.i.i = add nsw i32 %depth.0.i.i, -1
  %cmp13.i.i = icmp ugt i32 %dec.i.i, 1
  br i1 %cmp13.i.i, label %do.cond.i.i.do.body.i.i_crit_edge, label %do.cond.i.i.land.lhs.true134.i_crit_edge

do.cond.i.i.land.lhs.true134.i_crit_edge:         ; preds = %do.cond.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true134.i

do.cond.i.i.do.body.i.i_crit_edge:                ; preds = %do.cond.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body.i.i

land.lhs.true134.i:                               ; preds = %do.cond.i.i.land.lhs.true134.i_crit_edge, %do.body.i.i.land.lhs.true134.i_crit_edge
  %call135.i = call zeroext i1 @drm_mode_is_420_also(ptr noundef %display_info.i, ptr noundef nonnull %mode.i) #20
  br i1 %call135.i, label %land.lhs.true137.i, label %land.lhs.true134.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge

land.lhs.true134.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge: ; preds = %land.lhs.true134.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_stream_properties_from_drm_display_mode.exit

land.lhs.true137.i:                               ; preds = %land.lhs.true134.i
  %296 = ptrtoint ptr %pixel_encoding4.i89 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load i32, ptr %pixel_encoding4.i89, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %297)
  %cmp139.not.i = icmp eq i32 %297, 4
  br i1 %cmp139.not.i, label %land.lhs.true137.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge, label %if.then141.i

land.lhs.true137.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge: ; preds = %land.lhs.true137.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_stream_properties_from_drm_display_mode.exit

if.then141.i:                                     ; preds = %land.lhs.true137.i
  %298 = ptrtoint ptr %pixel_encoding4.i89 to i32
  call void @__asan_store4_noabort(i32 %298)
  store i32 4, ptr %pixel_encoding4.i89, align 4
  %299 = ptrtoint ptr %display_color_depth.i to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load i32, ptr %display_color_depth.i, align 4
  %301 = ptrtoint ptr %269 to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load i32, ptr %269, align 4
  %spec.select.i14.i = udiv i32 %302, 20
  %mul7.i15.i = mul i32 %spec.select.i14.i, 48
  %div8.i16.i = sdiv i32 %mul7.i15.i, 24
  %mul4.i17.i = mul i32 %spec.select.i14.i, 36
  %div5.i18.i = sdiv i32 %mul4.i17.i, 24
  %mul.i19.i = mul i32 %spec.select.i14.i, 30
  %div2.i20.i = sdiv i32 %mul.i19.i, 24
  br label %do.body.i23.i

do.body.i23.i:                                    ; preds = %do.cond.i33.i.do.body.i23.i_crit_edge, %if.then141.i
  %depth.0.i22.i = phi i32 [ %300, %if.then141.i ], [ %dec.i31.i, %do.cond.i33.i.do.body.i23.i_crit_edge ]
  %303 = zext i32 %depth.0.i22.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %303, ptr @__sancov_gen_cov_switch_values.432)
  switch i32 %depth.0.i22.i, label %do.body.i23.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge [
    i32 2, label %do.body.i23.i.sw.epilog.i29.i_crit_edge
    i32 3, label %sw.bb.i24.i
    i32 4, label %sw.bb3.i25.i
    i32 6, label %sw.bb6.i26.i
  ]

do.body.i23.i.sw.epilog.i29.i_crit_edge:          ; preds = %do.body.i23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i29.i

do.body.i23.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge: ; preds = %do.body.i23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_stream_properties_from_drm_display_mode.exit

sw.bb.i24.i:                                      ; preds = %do.body.i23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i29.i

sw.bb3.i25.i:                                     ; preds = %do.body.i23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i29.i

sw.bb6.i26.i:                                     ; preds = %do.body.i23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i29.i

sw.epilog.i29.i:                                  ; preds = %sw.bb6.i26.i, %sw.bb3.i25.i, %sw.bb.i24.i, %do.body.i23.i.sw.epilog.i29.i_crit_edge
  %normalized_clk.1.i27.i = phi i32 [ %div8.i16.i, %sw.bb6.i26.i ], [ %div5.i18.i, %sw.bb3.i25.i ], [ %div2.i20.i, %sw.bb.i24.i ], [ %spec.select.i14.i, %do.body.i23.i.sw.epilog.i29.i_crit_edge ]
  %304 = ptrtoint ptr %max_tmds_clock.i.i to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %max_tmds_clock.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %normalized_clk.1.i27.i, i32 %305)
  %cmp9.not.i28.i = icmp sgt i32 %normalized_clk.1.i27.i, %305
  br i1 %cmp9.not.i28.i, label %do.cond.i33.i, label %sw.epilog.i29.i.if.end145.sink.split.i_crit_edge

sw.epilog.i29.i.if.end145.sink.split.i_crit_edge: ; preds = %sw.epilog.i29.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end145.sink.split.i

do.cond.i33.i:                                    ; preds = %sw.epilog.i29.i
  %dec.i31.i = add nsw i32 %depth.0.i22.i, -1
  %cmp13.i32.i = icmp ugt i32 %dec.i31.i, 1
  br i1 %cmp13.i32.i, label %do.cond.i33.i.do.body.i23.i_crit_edge, label %do.cond.i33.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge

do.cond.i33.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge: ; preds = %do.cond.i33.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_stream_properties_from_drm_display_mode.exit

do.cond.i33.i.do.body.i23.i_crit_edge:            ; preds = %do.cond.i33.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body.i23.i

if.end145.sink.split.i:                           ; preds = %sw.epilog.i29.i.if.end145.sink.split.i_crit_edge, %sw.epilog.i.i.if.end145.sink.split.i_crit_edge
  %depth.0.i22.lcssa41.sink.i = phi i32 [ %depth.0.i22.i, %sw.epilog.i29.i.if.end145.sink.split.i_crit_edge ], [ %depth.0.i.i, %sw.epilog.i.i.if.end145.sink.split.i_crit_edge ]
  %306 = ptrtoint ptr %display_color_depth.i to i32
  call void @__asan_store4_noabort(i32 %306)
  store i32 %depth.0.i22.lcssa41.sink.i, ptr %display_color_depth.i, align 4
  br label %fill_stream_properties_from_drm_display_mode.exit

fill_stream_properties_from_drm_display_mode.exit: ; preds = %if.end145.sink.split.i, %do.cond.i33.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge, %do.body.i23.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge, %land.lhs.true137.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge, %land.lhs.true134.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge, %get_output_color_space.exit.i.fill_stream_properties_from_drm_display_mode.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 68, ptr nonnull %avi_frame.i) #20
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %hv_frame.i) #20
  %307 = ptrtoint ptr %hdisplay12.i.i to i32
  call void @__asan_load2_noabort(i32 %307)
  %308 = load i16, ptr %hdisplay12.i.i, align 4
  %conv.i188.i = zext i16 %308 to i32
  %309 = ptrtoint ptr %vdisplay18.i.i to i32
  call void @__asan_load2_noabort(i32 %309)
  %310 = load i16, ptr %vdisplay18.i.i, align 2
  %conv1.i.i = zext i16 %310 to i32
  %h_addressable.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 2
  %311 = ptrtoint ptr %h_addressable.i.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %h_addressable.i.i, align 8
  %v_addressable.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 5, i32 8
  %313 = ptrtoint ptr %v_addressable.i.i to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load i32, ptr %v_addressable.i.i, align 8
  br i1 %tobool.not, label %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge, label %if.then6.i.i

fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge: ; preds = %fill_stream_properties_from_drm_display_mode.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_stream_scaling_settings.exit.i

if.then6.i.i:                                     ; preds = %fill_stream_properties_from_drm_display_mode.exit
  %315 = ptrtoint ptr %scaling.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %scaling.i, align 4
  %317 = zext i32 %316 to i64
  call void @__sanitizer_cov_trace_switch(i64 %317, ptr @__sancov_gen_cov_switch_values.433)
  switch i32 %316, label %if.then6.i.i.if.end36.i.i_crit_edge [
    i32 3, label %if.then6.i.i.if.then10.i.i_crit_edge
    i32 0, label %if.then6.i.i.if.then10.i.i_crit_edge192
    i32 2, label %if.then34.i.i
  ]

if.then6.i.i.if.then10.i.i_crit_edge192:          ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10.i.i

if.then6.i.i.if.then10.i.i_crit_edge:             ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10.i.i

if.then6.i.i.if.end36.i.i_crit_edge:              ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36.i.i

if.then10.i.i:                                    ; preds = %if.then6.i.i.if.then10.i.i_crit_edge, %if.then6.i.i.if.then10.i.i_crit_edge192
  %mul.i.i = mul i32 %314, %conv.i188.i
  %mul15.i.i = mul i32 %312, %conv1.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %mul.i.i, i32 %mul15.i.i)
  %cmp16.i.i = icmp slt i32 %mul.i.i, %mul15.i.i
  br i1 %cmp16.i.i, label %if.then18.i.i, label %if.else.i191.i

if.then18.i.i:                                    ; preds = %if.then10.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %div.i.i = sdiv i32 %mul.i.i, %conv1.i.i
  br label %if.end36.i.i

if.else.i191.i:                                   ; preds = %if.then10.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %div28.i.i = sdiv i32 %mul15.i.i, %conv.i188.i
  br label %if.end36.i.i

if.then34.i.i:                                    ; preds = %if.then6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36.i.i

if.end36.i.i:                                     ; preds = %if.then34.i.i, %if.else.i191.i, %if.then18.i.i, %if.then6.i.i.if.end36.i.i_crit_edge
  %dst.sroa.13.0.i.i = phi i32 [ %div.i.i, %if.then18.i.i ], [ %312, %if.else.i191.i ], [ %conv.i188.i, %if.then34.i.i ], [ %312, %if.then6.i.i.if.end36.i.i_crit_edge ]
  %dst.sroa.21.0.i.i = phi i32 [ %314, %if.then18.i.i ], [ %div28.i.i, %if.else.i191.i ], [ %conv1.i.i, %if.then34.i.i ], [ %314, %if.then6.i.i.if.end36.i.i_crit_edge ]
  %sub.i192.i = sub i32 %312, %dst.sroa.13.0.i.i
  %div40122.i.i = lshr i32 %sub.i192.i, 1
  %sub44.i.i = sub i32 %314, %dst.sroa.21.0.i.i
  %div45123.i.i = lshr i32 %sub44.i.i, 1
  %318 = ptrtoint ptr %underscan_enable.i.i to i32
  call void @__asan_load1_noabort(i32 %318)
  %319 = load i8, ptr %underscan_enable.i.i, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %319)
  %tobool46.not.i.i = icmp eq i8 %319, 0
  br i1 %tobool46.not.i.i, label %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge, label %if.then47.i.i

if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge: ; preds = %if.end36.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_stream_scaling_settings.exit.i

if.then47.i.i:                                    ; preds = %if.end36.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %320 = ptrtoint ptr %underscan_hborder.i.i to i32
  call void @__asan_load1_noabort(i32 %320)
  %321 = load i8, ptr %underscan_hborder.i.i, align 1
  %conv48.i.i = zext i8 %321 to i32
  %div49124.i.i = lshr i32 %conv48.i.i, 1
  %add.i.i = add nuw i32 %div49124.i.i, %div40122.i.i
  %322 = ptrtoint ptr %underscan_vborder.i.i to i32
  call void @__asan_load1_noabort(i32 %322)
  %323 = load i8, ptr %underscan_vborder.i.i, align 8
  %conv51.i.i = zext i8 %323 to i32
  %div52125.i.i = lshr i32 %conv51.i.i, 1
  %add54.i.i = add nuw i32 %div52125.i.i, %div45123.i.i
  %sub58.i.i = sub i32 %dst.sroa.13.0.i.i, %conv48.i.i
  %sub62.i.i = sub i32 %dst.sroa.21.0.i.i, %conv51.i.i
  br label %update_stream_scaling_settings.exit.i

update_stream_scaling_settings.exit.i:            ; preds = %if.then47.i.i, %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge, %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge
  %dst.sroa.0.0.i.i = phi i32 [ %add.i.i, %if.then47.i.i ], [ %div40122.i.i, %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge ], [ 0, %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge ]
  %dst.sroa.9.0.i.i = phi i32 [ %add54.i.i, %if.then47.i.i ], [ %div45123.i.i, %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge ], [ 0, %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge ]
  %dst.sroa.13.1.i.i = phi i32 [ %sub58.i.i, %if.then47.i.i ], [ %dst.sroa.13.0.i.i, %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge ], [ %312, %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge ]
  %dst.sroa.21.1.i.i = phi i32 [ %sub62.i.i, %if.then47.i.i ], [ %dst.sroa.21.0.i.i, %if.end36.i.i.update_stream_scaling_settings.exit.i_crit_edge ], [ %314, %fill_stream_properties_from_drm_display_mode.exit.update_stream_scaling_settings.exit.i_crit_edge ]
  %src65.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 10
  %324 = ptrtoint ptr %src65.i.i to i32
  call void @__asan_store4_noabort(i32 %324)
  store i32 0, ptr %src65.i.i, align 8
  %src.sroa.5.0.src65.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 10, i32 1
  %325 = ptrtoint ptr %src.sroa.5.0.src65.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %325)
  store i32 0, ptr %src.sroa.5.0.src65.sroa_idx.i.i, align 4
  %src.sroa.6.0.src65.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 10, i32 2
  %326 = ptrtoint ptr %src.sroa.6.0.src65.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %326)
  store i32 %conv.i188.i, ptr %src.sroa.6.0.src65.sroa_idx.i.i, align 8
  %src.sroa.11.0.src65.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 10, i32 3
  %327 = ptrtoint ptr %src.sroa.11.0.src65.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %327)
  store i32 %conv1.i.i, ptr %src.sroa.11.0.src65.sroa_idx.i.i, align 4
  %dst66.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 11
  %328 = ptrtoint ptr %dst66.i.i to i32
  call void @__asan_store4_noabort(i32 %328)
  store i32 %dst.sroa.0.0.i.i, ptr %dst66.i.i, align 8
  %dst.sroa.9.0.dst66.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 11, i32 1
  %329 = ptrtoint ptr %dst.sroa.9.0.dst66.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %329)
  store i32 %dst.sroa.9.0.i.i, ptr %dst.sroa.9.0.dst66.sroa_idx.i.i, align 4
  %dst.sroa.13.0.dst66.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 11, i32 2
  %330 = ptrtoint ptr %dst.sroa.13.0.dst66.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %330)
  store i32 %dst.sroa.13.1.i.i, ptr %dst.sroa.13.0.dst66.sroa_idx.i.i, align 8
  %dst.sroa.21.0.dst66.sroa_idx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 11, i32 3
  %331 = ptrtoint ptr %dst.sroa.21.0.dst66.sroa_idx.i.i to i32
  call void @__asan_store4_noabort(i32 %331)
  store i32 %dst.sroa.21.1.i.i, ptr %dst.sroa.21.0.dst66.sroa_idx.i.i, align 4
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.315, i32 noundef %dst.sroa.0.0.i.i, i32 noundef %dst.sroa.9.0.i.i, i32 noundef %dst.sroa.13.1.i.i, i32 noundef %dst.sroa.21.1.i.i) #20
  %audio_info.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13
  %edid_caps1.i.i = getelementptr inbounds %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2
  %332 = ptrtoint ptr %edid_caps1.i.i to i32
  call void @__asan_load2_noabort(i32 %332)
  %333 = load i16, ptr %edid_caps1.i.i, align 4
  %conv.i193.i = zext i16 %333 to i32
  %manufacture_id.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 5
  %334 = ptrtoint ptr %manufacture_id.i.i to i32
  call void @__asan_store4_noabort(i32 %334)
  store i32 %conv.i193.i, ptr %manufacture_id.i.i, align 4
  %product_id.i.i = getelementptr inbounds %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 1
  %335 = ptrtoint ptr %product_id.i.i to i32
  call void @__asan_load2_noabort(i32 %335)
  %336 = load i16, ptr %product_id.i.i, align 2
  %conv2.i.i = zext i16 %336 to i32
  %product_id3.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 6
  %337 = ptrtoint ptr %product_id3.i.i to i32
  call void @__asan_store4_noabort(i32 %337)
  store i32 %conv2.i.i, ptr %product_id3.i.i, align 4
  %338 = ptrtoint ptr %cea_rev.i.i to i32
  call void @__asan_load1_noabort(i32 %338)
  %339 = load i8, ptr %cea_rev.i.i, align 1
  %display_name.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 4
  %display_name5.i.i = getelementptr inbounds %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 5
  %call.i194.i = call i32 @strscpy(ptr noundef %display_name.i.i, ptr noundef %display_name5.i.i, i32 noundef 20) #20
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %339)
  %cmp.i195.i = icmp ugt i8 %339, 2
  br i1 %cmp.i195.i, label %if.then.i196.i, label %update_stream_scaling_settings.exit.i.if.end.i198.i_crit_edge

update_stream_scaling_settings.exit.i.if.end.i198.i_crit_edge: ; preds = %update_stream_scaling_settings.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i198.i

if.then.i196.i:                                   ; preds = %update_stream_scaling_settings.exit.i
  %audio_mode_count.i.i = getelementptr inbounds %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 7
  %340 = ptrtoint ptr %audio_mode_count.i.i to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load i32, ptr %audio_mode_count.i.i, align 4
  %mode_count.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 8
  %342 = ptrtoint ptr %mode_count.i.i to i32
  call void @__asan_store4_noabort(i32 %342)
  store i32 %341, ptr %mode_count.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %341)
  %cmp965.not.i.i = icmp eq i32 %341, 0
  br i1 %cmp965.not.i.i, label %if.then.i196.i.if.end.i198.i_crit_edge, label %if.then.i196.i.for.body.i.i_crit_edge

if.then.i196.i.for.body.i.i_crit_edge:            ; preds = %if.then.i196.i
  br label %for.body.i.i

if.then.i196.i.if.end.i198.i_crit_edge:           ; preds = %if.then.i196.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i198.i

for.body.i.i:                                     ; preds = %for.body.i.i.for.body.i.i_crit_edge, %if.then.i196.i.for.body.i.i_crit_edge
  %i.066.i.i = phi i32 [ %inc.i.i, %for.body.i.i.for.body.i.i_crit_edge ], [ 0, %if.then.i196.i.for.body.i.i_crit_edge ]
  %arrayidx.i.i = getelementptr %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 8, i32 %i.066.i.i
  %343 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load1_noabort(i32 %343)
  %344 = load i8, ptr %arrayidx.i.i, align 4
  %conv11.i.i = zext i8 %344 to i32
  %arrayidx12.i.i = getelementptr %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 9, i32 %i.066.i.i
  %345 = ptrtoint ptr %arrayidx12.i.i to i32
  call void @__asan_store4_noabort(i32 %345)
  store i32 %conv11.i.i, ptr %arrayidx12.i.i, align 4
  %channel_count.i.i = getelementptr %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 8, i32 %i.066.i.i, i32 1
  %346 = ptrtoint ptr %channel_count.i.i to i32
  call void @__asan_load1_noabort(i32 %346)
  %347 = load i8, ptr %channel_count.i.i, align 1
  %channel_count18.i.i = getelementptr %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 9, i32 %i.066.i.i, i32 1
  %348 = ptrtoint ptr %channel_count18.i.i to i32
  call void @__asan_store1_noabort(i32 %348)
  store i8 %347, ptr %channel_count18.i.i, align 4
  %sample_rate.i.i = getelementptr %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 8, i32 %i.066.i.i, i32 2
  %349 = ptrtoint ptr %sample_rate.i.i to i32
  call void @__asan_load1_noabort(i32 %349)
  %350 = load i8, ptr %sample_rate.i.i, align 2
  %sample_rates.i.i = getelementptr %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 9, i32 %i.066.i.i, i32 2
  %351 = ptrtoint ptr %sample_rates.i.i to i32
  call void @__asan_store1_noabort(i32 %351)
  store i8 %350, ptr %sample_rates.i.i, align 1
  %352 = getelementptr %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 8, i32 %i.066.i.i, i32 3
  %353 = ptrtoint ptr %352 to i32
  call void @__asan_load1_noabort(i32 %353)
  %354 = load i8, ptr %352, align 1
  %355 = getelementptr %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 9, i32 %i.066.i.i, i32 3
  %356 = ptrtoint ptr %355 to i32
  call void @__asan_store1_noabort(i32 %356)
  store i8 %354, ptr %355, align 2
  %inc.i.i = add nuw i32 %i.066.i.i, 1
  %357 = ptrtoint ptr %mode_count.i.i to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load i32, ptr %mode_count.i.i, align 4
  %cmp9.i.i = icmp ult i32 %inc.i.i, %358
  br i1 %cmp9.i.i, label %for.body.i.i.for.body.i.i_crit_edge, label %for.body.i.i.if.end.i198.i_crit_edge

for.body.i.i.if.end.i198.i_crit_edge:             ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i198.i

for.body.i.i.for.body.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i

if.end.i198.i:                                    ; preds = %for.body.i.i.if.end.i198.i_crit_edge, %if.then.i196.i.if.end.i198.i_crit_edge, %update_stream_scaling_settings.exit.i.if.end.i198.i_crit_edge
  %speaker_flags.i.i = getelementptr inbounds %struct.dc_sink, ptr %sink.0.i, i32 0, i32 2, i32 6
  %359 = ptrtoint ptr %speaker_flags.i.i to i32
  call void @__asan_load1_noabort(i32 %359)
  %360 = load i8, ptr %speaker_flags.i.i, align 2
  %361 = ptrtoint ptr %audio_info.i to i32
  call void @__asan_store1_noabort(i32 %361)
  store i8 %360, ptr %audio_info.i, align 4
  %362 = ptrtoint ptr %latency_present.i.i to i32
  call void @__asan_load1_noabort(i32 %362)
  %363 = load i8, ptr %latency_present.i.i, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %363)
  %tobool.not.i197.i = icmp eq i8 %363, 0
  br i1 %tobool.not.i197.i, label %if.end.i198.i.fill_audio_info.exit.i_crit_edge, label %if.then28.i.i

if.end.i198.i.fill_audio_info.exit.i_crit_edge:   ; preds = %if.end.i198.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_audio_info.exit.i

if.then28.i.i:                                    ; preds = %if.end.i198.i
  call void @__sanitizer_cov_trace_pc() #22
  %364 = ptrtoint ptr %video_latency.i.i to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load i32, ptr %video_latency.i.i, align 4
  %video_latency30.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 1
  %366 = ptrtoint ptr %video_latency30.i.i to i32
  call void @__asan_store4_noabort(i32 %366)
  store i32 %365, ptr %video_latency30.i.i, align 4
  %367 = ptrtoint ptr %audio_latency.i.i to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load i32, ptr %audio_latency.i.i, align 4
  %audio_latency32.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 13, i32 2
  %369 = ptrtoint ptr %audio_latency32.i.i to i32
  call void @__asan_store4_noabort(i32 %369)
  store i32 %368, ptr %audio_latency32.i.i, align 4
  br label %fill_audio_info.exit.i

fill_audio_info.exit.i:                           ; preds = %if.then28.i.i, %if.end.i198.i.fill_audio_info.exit.i_crit_edge
  call void @update_stream_signal(ptr noundef nonnull %call17.i, ptr noundef nonnull %sink.0.i) #20
  %370 = ptrtoint ptr %signal61.i to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load i32, ptr %signal61.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %371)
  %cmp87.i = icmp eq i32 %371, 4
  br i1 %cmp87.i, label %if.then89.i, label %fill_audio_info.exit.i.if.end90.i_crit_edge

fill_audio_info.exit.i.if.end90.i_crit_edge:      ; preds = %fill_audio_info.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end90.i

if.then89.i:                                      ; preds = %fill_audio_info.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  %vsp_infopacket.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 9
  call void @mod_build_hf_vsif_infopacket(ptr noundef nonnull %call17.i, ptr noundef %vsp_infopacket.i) #20
  br label %if.end90.i

if.end90.i:                                       ; preds = %if.then89.i, %fill_audio_info.exit.i.if.end90.i_crit_edge
  %link.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 1
  %372 = ptrtoint ptr %link.i to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load ptr, ptr %link.i, align 4
  %psr_settings.i = getelementptr inbounds %struct.dc_link, ptr %373, i32 0, i32 50
  %374 = ptrtoint ptr %psr_settings.i to i32
  call void @__asan_load1_noabort(i32 %374)
  %375 = load i8, ptr %psr_settings.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %375)
  %tobool91.not.i = icmp eq i8 %375, 0
  br i1 %tobool91.not.i, label %if.end90.i.if.end_crit_edge, label %if.then92.i

if.end90.i.if.end_crit_edge:                      ; preds = %if.end90.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then92.i:                                      ; preds = %if.end90.i
  %use_vsc_sdp_for_colorimetry.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 23
  %376 = ptrtoint ptr %use_vsc_sdp_for_colorimetry.i to i32
  call void @__asan_store1_noabort(i32 %376)
  store i8 0, ptr %use_vsc_sdp_for_colorimetry.i, align 8
  %377 = ptrtoint ptr %dc_sink.i to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load ptr, ptr %dc_sink.i, align 4
  %379 = ptrtoint ptr %378 to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load i32, ptr %378, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 64, i32 %380)
  %cmp94.i = icmp eq i32 %380, 64
  br i1 %cmp94.i, label %if.then96.i, label %if.else101.i

if.then96.i:                                      ; preds = %if.then92.i
  call void @__sanitizer_cov_trace_pc() #22
  %is_vsc_sdp_colorimetry_supported.i = getelementptr inbounds %struct.dc_sink, ptr %378, i32 0, i32 10
  %381 = ptrtoint ptr %is_vsc_sdp_colorimetry_supported.i to i32
  call void @__asan_load1_noabort(i32 %381)
  %382 = load i8, ptr %is_vsc_sdp_colorimetry_supported.i, align 2, !range !977
  br label %if.end109.sink.split.i

if.else101.i:                                     ; preds = %if.then92.i
  %dprx_feature.i = getelementptr inbounds %struct.dc_link, ptr %373, i32 0, i32 43, i32 3
  %383 = ptrtoint ptr %dprx_feature.i to i32
  call void @__asan_load1_noabort(i32 %383)
  %bf.load103.i = load i8, ptr %dprx_feature.i, align 1
  %384 = and i8 %bf.load103.i, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %384)
  %tobool105.not.i = icmp eq i8 %384, 0
  br i1 %tobool105.not.i, label %if.else101.i.if.end109.i_crit_edge, label %if.else101.i.if.end109.sink.split.i_crit_edge

if.else101.i.if.end109.sink.split.i_crit_edge:    ; preds = %if.else101.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end109.sink.split.i

if.else101.i.if.end109.i_crit_edge:               ; preds = %if.else101.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end109.i

if.end109.sink.split.i:                           ; preds = %if.else101.i.if.end109.sink.split.i_crit_edge, %if.then96.i
  %.sink.i = phi i8 [ %382, %if.then96.i ], [ 1, %if.else101.i.if.end109.sink.split.i_crit_edge ]
  %385 = ptrtoint ptr %use_vsc_sdp_for_colorimetry.i to i32
  call void @__asan_store1_noabort(i32 %385)
  store i8 %.sink.i, ptr %use_vsc_sdp_for_colorimetry.i, align 8
  br label %if.end109.i

if.end109.i:                                      ; preds = %if.end109.sink.split.i, %if.else101.i.if.end109.i_crit_edge
  %vsc_infopacket.i = getelementptr inbounds %struct.dc_stream_state, ptr %call17.i, i32 0, i32 8
  call void @mod_build_vsc_infopacket(ptr noundef nonnull %call17.i, ptr noundef %vsc_infopacket.i) #20
  %386 = ptrtoint ptr %psr_skip_count.i to i32
  call void @__asan_store4_noabort(i32 %386)
  store i32 5, ptr %psr_skip_count.i, align 8
  br label %if.end

create_stream_for_sink.exit.thread:               ; preds = %create_fake_sink.exit.thread.i, %if.then.i
  %dc_result.0131 = phi i32 [ 1, %if.then.i ], [ %dc_result.0, %create_fake_sink.exit.thread.i ]
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %saved_mode.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %mode.i) #20
  br label %if.then

if.then:                                          ; preds = %create_stream_for_sink.exit.thread, %create_stream_for_sink.exit.thread94
  %dc_result.0130 = phi i32 [ %dc_result.0, %create_stream_for_sink.exit.thread94 ], [ %dc_result.0131, %create_stream_for_sink.exit.thread ]
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.411) #20
  br label %do.end

if.end:                                           ; preds = %if.end109.i, %if.end90.i.if.end_crit_edge
  call void @dc_sink_release(ptr noundef nonnull %sink.0.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %saved_mode.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %mode.i) #20
  %387 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load ptr, ptr %dm, align 8
  %call9 = call i32 @dc_validate_stream(ptr noundef %388, ptr noundef nonnull %call17.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call9)
  %cmp10.not = icmp eq i32 %call9, 1
  br i1 %cmp10.not, label %if.end.if.end28_crit_edge, label %land.rhs

if.end.if.end28_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28

land.rhs:                                         ; preds = %if.end
  %389 = ptrtoint ptr %hdisplay to i32
  call void @__asan_load2_noabort(i32 %389)
  %390 = load i16, ptr %hdisplay, align 4
  %conv13 = zext i16 %390 to i32
  %391 = ptrtoint ptr %vdisplay to i32
  call void @__asan_load2_noabort(i32 %391)
  %392 = load i16, ptr %vdisplay, align 2
  %conv14 = zext i16 %392 to i32
  %393 = ptrtoint ptr %drm_mode to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load i32, ptr %drm_mode, align 4
  %call15 = call ptr @dc_status_to_str(i32 noundef %call9) #20
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.412, i32 noundef %conv13, i32 noundef %conv14, i32 noundef %394, i32 noundef %call9, ptr noundef %call15) #20
  call void @dc_stream_release(ptr noundef nonnull %call17.i) #20
  %sub = add nsw i32 %requested_bpc.0, -2
  %cmp19 = icmp sgt i32 %requested_bpc.0, 7
  br i1 %cmp19, label %land.rhs.do.body_crit_edge, label %land.rhs.do.end_crit_edge

land.rhs.do.end_crit_edge:                        ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end

land.rhs.do.body_crit_edge:                       ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

do.end:                                           ; preds = %land.rhs.do.end_crit_edge, %if.then
  %dc_result.1 = phi i32 [ %dc_result.0130, %if.then ], [ %call9, %land.rhs.do.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %dc_result.1)
  %cmp21 = icmp eq i32 %dc_result.1, 6
  br i1 %cmp21, label %land.lhs.true, label %do.end.if.end28_crit_edge

do.end.if.end28_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28

land.lhs.true:                                    ; preds = %do.end
  %395 = ptrtoint ptr %force_yuv420_output.i to i32
  call void @__asan_load1_noabort(i32 %395)
  %396 = load i8, ptr %force_yuv420_output.i, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %396)
  %tobool23.not = icmp eq i8 %396, 0
  br i1 %tobool23.not, label %if.then24, label %land.lhs.true.if.end28_crit_edge

land.lhs.true.if.end28_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28

if.then24:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.413) #20
  %397 = ptrtoint ptr %force_yuv420_output.i to i32
  call void @__asan_store1_noabort(i32 %397)
  store i8 1, ptr %force_yuv420_output.i, align 8
  %call26 = call fastcc ptr @create_validate_stream_for_sink(ptr noundef %aconnector, ptr noundef %drm_mode, ptr noundef %dm_state, ptr noundef %old_stream)
  %398 = ptrtoint ptr %force_yuv420_output.i to i32
  call void @__asan_store1_noabort(i32 %398)
  store i8 0, ptr %force_yuv420_output.i, align 8
  br label %if.end28

if.end28:                                         ; preds = %if.then24, %land.lhs.true.if.end28_crit_edge, %do.end.if.end28_crit_edge, %if.end.if.end28_crit_edge
  %stream.2 = phi ptr [ null, %land.lhs.true.if.end28_crit_edge ], [ %call26, %if.then24 ], [ null, %do.end.if.end28_crit_edge ], [ %call17.i, %if.end.if.end28_crit_edge ]
  ret ptr %stream.2
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_stream_release(ptr noundef) local_unnamed_addr #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal void @dm_encoder_helper_disable(ptr nocapture noundef %encoder) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_encoder_helper_atomic_check(ptr nocapture noundef readnone %encoder, ptr noundef %crtc_state, ptr nocapture noundef %conn_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_crtc_state, ptr %crtc_state, i32 0, i32 20
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 4
  %2 = ptrtoint ptr %conn_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %conn_state, align 4
  %adjusted_mode6 = getelementptr inbounds %struct.drm_crtc_state, ptr %crtc_state, i32 0, i32 7
  %port = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %3, i32 0, i32 10
  %4 = ptrtoint ptr %port to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %port, align 8
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %3, i32 0, i32 5
  %6 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dc_sink, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %mst_port9 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %3, i32 0, i32 11
  %8 = ptrtoint ptr %mst_port9 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %mst_port9, align 4
  %mst_mgr10 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %9, i32 0, i32 8
  %connectors_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %crtc_state, i32 0, i32 3
  %10 = ptrtoint ptr %connectors_changed to i32
  call void @__asan_load1_noabort(i32 %10)
  %bf.load = load i8, ptr %connectors_changed, align 2
  %11 = and i8 %bf.load, 80
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %12 = icmp eq i8 %11, 0
  br i1 %12, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end16:                                         ; preds = %if.end
  %duplicated = getelementptr inbounds %struct.drm_atomic_state, ptr %1, i32 0, i32 2
  %13 = ptrtoint ptr %duplicated to i32
  call void @__asan_load1_noabort(i32 %13)
  %bf.load17 = load i8, ptr %duplicated, align 4
  %14 = and i8 %bf.load17, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %bf.cast20.not = icmp eq i8 %14, 0
  br i1 %bf.cast20.not, label %if.then21, label %if.end16.if.end31_crit_edge

if.end16.if.end31_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

if.then21:                                        ; preds = %if.end16
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %conn_state, i32 0, i32 15
  %15 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %max_requested_bpc, align 4
  %display_info = getelementptr inbounds %struct.drm_connector, ptr %3, i32 0, i32 20
  %call = tail call zeroext i1 @drm_mode_is_420_also(ptr noundef %display_info, ptr noundef %adjusted_mode6) #20
  br i1 %call, label %land.end, label %if.then21.if.else20.i_crit_edge

if.then21.if.else20.i_crit_edge:                  ; preds = %if.then21
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else20.i

land.end:                                         ; preds = %if.then21
  %force_yuv420_output = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %3, i32 0, i32 22
  %17 = ptrtoint ptr %force_yuv420_output to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %force_yuv420_output, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool23.not = icmp eq i8 %18, 0
  br i1 %tobool23.not, label %land.end.if.else20.i_crit_edge, label %if.then.i

land.end.if.else20.i_crit_edge:                   ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else20.i

if.then.i:                                        ; preds = %land.end
  %y420_dc_modes.i = getelementptr inbounds %struct.drm_connector, ptr %3, i32 0, i32 20, i32 16, i32 4
  %19 = ptrtoint ptr %y420_dc_modes.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %y420_dc_modes.i, align 8
  %conv.i = zext i8 %20 to i32
  %and.i = and i32 %conv.i, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool1.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool1.not.i, label %if.else.i, label %if.then.i.if.end28.i_crit_edge

if.then.i.if.end28.i_crit_edge:                   ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28.i

if.else.i:                                        ; preds = %if.then.i
  %and7.i = and i32 %conv.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7.i)
  %tobool8.not.i = icmp eq i32 %and7.i, 0
  br i1 %tobool8.not.i, label %if.else10.i, label %if.else.i.if.end28.i_crit_edge

if.else.i.if.end28.i_crit_edge:                   ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end28.i

if.else10.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  %and15.i = and i32 %conv.i, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and15.i)
  %tobool16.not.i = icmp eq i32 %and15.i, 0
  %spec.select.i = select i1 %tobool16.not.i, i8 8, i8 10
  br label %if.end28.i

if.else20.i:                                      ; preds = %land.end.if.else20.i_crit_edge, %if.then21.if.else20.i_crit_edge
  %bpc22.i = getelementptr inbounds %struct.drm_connector, ptr %3, i32 0, i32 20, i32 2
  %21 = ptrtoint ptr %bpc22.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %bpc22.i, align 8
  %conv24.i = and i32 %22, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %conv24.i)
  %tobool25.not.i = icmp eq i32 %conv24.i, 0
  %phi.cast.i = trunc i32 %22 to i8
  %spec.select66.i = select i1 %tobool25.not.i, i8 8, i8 %phi.cast.i
  br label %if.end28.i

if.end28.i:                                       ; preds = %if.else20.i, %if.else10.i, %if.else.i.if.end28.i_crit_edge, %if.then.i.if.end28.i_crit_edge
  %bpc.0.i = phi i8 [ %spec.select66.i, %if.else20.i ], [ 16, %if.then.i.if.end28.i_crit_edge ], [ 12, %if.else.i.if.end28.i_crit_edge ], [ %spec.select.i, %if.else10.i ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %cmp.i.not = icmp eq i8 %16, 0
  %23 = tail call i8 @llvm.umin.i8(i8 %16, i8 %bpc.0.i)
  %conv46.i = and i8 %23, -2
  %bpc.1.i = select i1 %cmp.i.not, i8 %bpc.0.i, i8 %conv46.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 17, i8 %bpc.1.i)
  %24 = icmp ult i8 %bpc.1.i, 17
  br i1 %24, label %switch.lookup, label %if.end28.i.convert_dc_color_depth_into_bpc.exit_crit_edge

if.end28.i.convert_dc_color_depth_into_bpc.exit_crit_edge: ; preds = %if.end28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %convert_dc_color_depth_into_bpc.exit

switch.lookup:                                    ; preds = %if.end28.i
  call void @__sanitizer_cov_trace_pc() #22
  %25 = sext i8 %bpc.1.i to i32
  %switch.gep = getelementptr inbounds [17 x i32], ptr @switch.table.dm_encoder_helper_atomic_check, i32 0, i32 %25
  %26 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %26)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %convert_dc_color_depth_into_bpc.exit

convert_dc_color_depth_into_bpc.exit:             ; preds = %switch.lookup, %if.end28.i.convert_dc_color_depth_into_bpc.exit_crit_edge
  %retval.0.i71 = phi i32 [ %switch.load, %switch.lookup ], [ 0, %if.end28.i.convert_dc_color_depth_into_bpc.exit_crit_edge ]
  %27 = ptrtoint ptr %adjusted_mode6 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %adjusted_mode6, align 4
  %call29 = tail call i32 @drm_dp_calc_pbn_mode(i32 noundef %28, i32 noundef %retval.0.i71, i1 noundef zeroext false) #20
  %conv30 = sext i32 %call29 to i64
  %pbn = getelementptr inbounds %struct.dm_connector_state, ptr %conn_state, i32 0, i32 9
  %29 = ptrtoint ptr %pbn to i32
  call void @__asan_store8_noabort(i32 %29)
  store i64 %conv30, ptr %pbn, align 8
  br label %if.end31

if.end31:                                         ; preds = %convert_dc_color_depth_into_bpc.exit, %if.end16.if.end31_crit_edge
  %pbn32 = getelementptr inbounds %struct.dm_connector_state, ptr %conn_state, i32 0, i32 9
  %30 = ptrtoint ptr %pbn32 to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %pbn32, align 8
  %conv33 = trunc i64 %31 to i32
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %3, i32 0, i32 6
  %32 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %dc_link, align 8
  %call34 = tail call i32 @dm_mst_get_pbn_divider(ptr noundef %33) #20
  %call35 = tail call i32 @drm_dp_atomic_find_vcpi_slots(ptr noundef %1, ptr noundef %mst_mgr10, ptr noundef nonnull %5, i32 noundef %conv33, i32 noundef %call34) #20
  %vcpi_slots = getelementptr inbounds %struct.dm_connector_state, ptr %conn_state, i32 0, i32 8
  %34 = ptrtoint ptr %vcpi_slots to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %call35, ptr %vcpi_slots, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call35)
  %cmp = icmp slt i32 %call35, 0
  br i1 %cmp, label %if.then38, label %if.end31.cleanup_crit_edge

if.end31.cleanup_crit_edge:                       ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then38:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.416, i32 noundef %call35) #20
  %35 = ptrtoint ptr %vcpi_slots to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %vcpi_slots, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then38, %if.end31.cleanup_crit_edge, %if.end.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %36, %if.then38 ], [ 0, %lor.lhs.false.cleanup_crit_edge ], [ 0, %entry.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %if.end31.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @amdgpu_dm_connector_init_helper(ptr nocapture noundef readonly %dm, ptr noundef %aconnector, i32 noundef %connector_type, ptr noundef %link, i32 noundef %link_index) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %ddev = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 13
  %0 = ptrtoint ptr %ddev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ddev, align 8
  %funcs = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 21
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 8
  %reset = getelementptr inbounds %struct.drm_connector_funcs, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %reset to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %reset, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void %5(ptr noundef %aconnector) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %connector_id = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 1
  %6 = ptrtoint ptr %connector_id to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %link_index, ptr %connector_id, align 8
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 6
  %7 = ptrtoint ptr %dc_link to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %link, ptr %dc_link, align 8
  %interlace_allowed = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 12
  %8 = ptrtoint ptr %interlace_allowed to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 0, ptr %interlace_allowed, align 8
  %doublescan_allowed = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 13
  %9 = ptrtoint ptr %doublescan_allowed to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 0, ptr %doublescan_allowed, align 1
  %stereo_allowed = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 14
  %10 = ptrtoint ptr %stereo_allowed to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 0, ptr %stereo_allowed, align 2
  %dpms = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 34
  %11 = ptrtoint ptr %dpms to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 3, ptr %dpms, align 8
  %hpd = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 3
  %12 = ptrtoint ptr %hpd to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 255, ptr %hpd, align 8
  %audio_inst = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 17
  %13 = ptrtoint ptr %audio_inst to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 -1, ptr %audio_inst, align 4
  %hpd_lock = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 18
  tail call void @__mutex_init(ptr noundef %hpd_lock, ptr noundef nonnull @.str.4, ptr noundef nonnull @amdgpu_dm_connector_init_helper.__key) #20
  %14 = zext i32 %connector_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %14, ptr @__sancov_gen_cov_switch_values.434)
  switch i32 %connector_type, label %if.end.sw.epilog_crit_edge [
    i32 11, label %sw.bb
    i32 10, label %sw.bb14
    i32 3, label %sw.bb81
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %polled = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 33
  %15 = ptrtoint ptr %polled to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 1, ptr %polled, align 4
  %link_enc = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 38
  %16 = ptrtoint ptr %link_enc to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %link_enc, align 8
  %hdmi_ycbcr420_supported = getelementptr inbounds %struct.link_encoder, ptr %17, i32 0, i32 7, i32 3
  %18 = ptrtoint ptr %hdmi_ycbcr420_supported to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %hdmi_ycbcr420_supported, align 4, !range !977
  %ycbcr_420_allowed = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 15
  %20 = ptrtoint ptr %ycbcr_420_allowed to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 %19, ptr %ycbcr_420_allowed, align 1
  br label %sw.epilog

sw.bb14:                                          ; preds = %if.end
  %polled16 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 33
  %21 = ptrtoint ptr %polled16 to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 1, ptr %polled16, align 4
  %call17 = tail call ptr @dp_get_link_enc(ptr noundef %link) #20
  %link_enc18 = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 38
  %22 = ptrtoint ptr %link_enc18 to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %call17, ptr %link_enc18, align 8
  %tobool21.not = icmp eq ptr %call17, null
  br i1 %tobool21.not, label %land.rhs, label %sw.bb14.if.then71_crit_edge

sw.bb14.if.then71_crit_edge:                      ; preds = %sw.bb14
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then71

land.rhs:                                         ; preds = %sw.bb14
  %.b195 = load i1, ptr @amdgpu_dm_connector_init_helper.__already_done, align 1
  br i1 %.b195, label %land.rhs.do.end68_crit_edge, label %if.then31, !prof !974

land.rhs.do.end68_crit_edge:                      ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end68

if.then31:                                        ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @amdgpu_dm_connector_init_helper.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 8376, i32 noundef 9, ptr noundef null) #20
  br label %do.end68

do.end68:                                         ; preds = %if.then31, %land.rhs.do.end68_crit_edge
  tail call void @kgdb_breakpoint() #20
  %23 = ptrtoint ptr %link_enc18 to i32
  call void @__asan_load4_noabort(i32 %23)
  %.pr = load ptr, ptr %link_enc18, align 8
  %tobool70.not = icmp eq ptr %.pr, null
  br i1 %tobool70.not, label %do.end68.sw.epilog_crit_edge, label %do.end68.if.then71_crit_edge

do.end68.if.then71_crit_edge:                     ; preds = %do.end68
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then71

do.end68.sw.epilog_crit_edge:                     ; preds = %do.end68
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.then71:                                        ; preds = %do.end68.if.then71_crit_edge, %sw.bb14.if.then71_crit_edge
  %24 = phi ptr [ %.pr, %do.end68.if.then71_crit_edge ], [ %call17, %sw.bb14.if.then71_crit_edge ]
  %dp_ycbcr420_supported = getelementptr inbounds %struct.link_encoder, ptr %24, i32 0, i32 7, i32 4
  %25 = ptrtoint ptr %dp_ycbcr420_supported to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %dp_ycbcr420_supported, align 1, !range !977
  %ycbcr_420_allowed78 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 15
  %27 = ptrtoint ptr %ycbcr_420_allowed78 to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %26, ptr %ycbcr_420_allowed78, align 1
  br label %sw.epilog

sw.bb81:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %polled83 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 33
  %28 = ptrtoint ptr %polled83 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 1, ptr %polled83, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb81, %if.then71, %do.end68.sw.epilog_crit_edge, %sw.bb, %if.end.sw.epilog_crit_edge
  %base85 = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 6
  %29 = ptrtoint ptr %ddev to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %ddev, align 8
  %scaling_mode_property = getelementptr inbounds %struct.drm_device, ptr %30, i32 0, i32 30, i32 73
  %31 = ptrtoint ptr %scaling_mode_property to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %scaling_mode_property, align 4
  tail call void @drm_object_attach_property(ptr noundef %base85, ptr noundef %32, i64 noundef 0) #20
  %underscan_property = getelementptr i8, ptr %1, i32 22096
  %33 = ptrtoint ptr %underscan_property to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %underscan_property, align 8
  tail call void @drm_object_attach_property(ptr noundef %base85, ptr noundef %34, i64 noundef 0) #20
  %underscan_hborder_property = getelementptr i8, ptr %1, i32 22100
  %35 = ptrtoint ptr %underscan_hborder_property to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %underscan_hborder_property, align 4
  tail call void @drm_object_attach_property(ptr noundef %base85, ptr noundef %36, i64 noundef 0) #20
  %underscan_vborder_property = getelementptr i8, ptr %1, i32 22104
  %37 = ptrtoint ptr %underscan_vborder_property to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %underscan_vborder_property, align 8
  tail call void @drm_object_attach_property(ptr noundef %base85, ptr noundef %38, i64 noundef 0) #20
  %mst_port = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 11
  %39 = ptrtoint ptr %mst_port to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %mst_port, align 4
  %tobool95.not = icmp eq ptr %40, null
  br i1 %tobool95.not, label %if.then96, label %sw.epilog.if.end99_crit_edge

sw.epilog.if.end99_crit_edge:                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end99

if.then96:                                        ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  %call98 = tail call i32 @drm_connector_attach_max_bpc_property(ptr noundef %aconnector, i32 noundef 8, i32 noundef 16) #20
  br label %if.end99

if.end99:                                         ; preds = %if.then96, %sw.epilog.if.end99_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 14, i32 %connector_type)
  %cmp = icmp eq i32 %connector_type, 14
  %conv = select i1 %cmp, i8 16, i8 8
  %state = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 52
  %41 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %state, align 8
  %max_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %42, i32 0, i32 16
  %43 = ptrtoint ptr %max_bpc to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %conv, ptr %max_bpc, align 1
  %44 = load ptr, ptr %state, align 8
  %max_bpc104 = getelementptr inbounds %struct.drm_connector_state, ptr %44, i32 0, i32 16
  %45 = ptrtoint ptr %max_bpc104 to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %max_bpc104, align 1
  %max_requested_bpc = getelementptr inbounds %struct.drm_connector_state, ptr %44, i32 0, i32 15
  %47 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 %46, ptr %max_requested_bpc, align 4
  br i1 %cmp, label %land.lhs.true, label %if.end119

land.lhs.true:                                    ; preds = %if.end99
  %dm109 = getelementptr i8, ptr %1, i32 82840
  %48 = ptrtoint ptr %dm109 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %dm109, align 8
  %call110 = tail call zeroext i1 @dc_is_dmcu_initialized(ptr noundef %49) #20
  br i1 %call110, label %land.lhs.true.if.then115_crit_edge, label %lor.lhs.false

land.lhs.true.if.then115_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then115

lor.lhs.false:                                    ; preds = %land.lhs.true
  %50 = ptrtoint ptr %dm109 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %dm109, align 8
  %ctx = getelementptr inbounds %struct.dc, ptr %51, i32 0, i32 7
  %52 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %ctx, align 8
  %dmub_srv = getelementptr inbounds %struct.dc_context, ptr %53, i32 0, i32 14
  %54 = ptrtoint ptr %dmub_srv to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %dmub_srv, align 8
  %tobool114.not = icmp eq ptr %55, null
  br i1 %tobool114.not, label %lor.lhs.false.if.then128_crit_edge, label %lor.lhs.false.if.then115_crit_edge

lor.lhs.false.if.then115_crit_edge:               ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then115

lor.lhs.false.if.then128_crit_edge:               ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then128

if.then115:                                       ; preds = %lor.lhs.false.if.then115_crit_edge, %land.lhs.true.if.then115_crit_edge
  %abm_level_property = getelementptr i8, ptr %1, i32 22116
  %56 = ptrtoint ptr %abm_level_property to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %abm_level_property, align 4
  tail call void @drm_object_attach_property(ptr noundef %base85, ptr noundef %57, i64 noundef 0) #20
  br label %if.then128

if.end119:                                        ; preds = %if.end99
  %58 = and i32 %connector_type, -2
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %58)
  %switch = icmp eq i32 %58, 10
  br i1 %switch, label %if.end119.if.then128_crit_edge, label %if.end119.if.end143_crit_edge

if.end119.if.end143_crit_edge:                    ; preds = %if.end119
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end143

if.end119.if.then128_crit_edge:                   ; preds = %if.end119
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then128

if.then128:                                       ; preds = %if.end119.if.then128_crit_edge, %if.then115, %lor.lhs.false.if.then128_crit_edge
  %call130 = tail call i32 @drm_connector_attach_hdr_output_metadata_property(ptr noundef %aconnector) #20
  %59 = ptrtoint ptr %mst_port to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %mst_port, align 4
  %tobool132.not = icmp eq ptr %60, null
  br i1 %tobool132.not, label %if.then133, label %if.then128.if.end136_crit_edge

if.then128.if.end136_crit_edge:                   ; preds = %if.then128
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end136

if.then133:                                       ; preds = %if.then128
  call void @__sanitizer_cov_trace_pc() #22
  %call135 = tail call i32 @drm_connector_attach_vrr_capable_property(ptr noundef %aconnector) #20
  br label %if.end136

if.end136:                                        ; preds = %if.then133, %if.then128.if.end136_crit_edge
  %hdcp_workqueue = getelementptr i8, ptr %1, i32 85380
  %61 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %hdcp_workqueue, align 4
  %tobool138.not = icmp eq ptr %62, null
  br i1 %tobool138.not, label %if.end136.if.end143_crit_edge, label %if.then139

if.end136.if.end143_crit_edge:                    ; preds = %if.end136
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end143

if.then139:                                       ; preds = %if.end136
  call void @__sanitizer_cov_trace_pc() #22
  %call141 = tail call i32 @drm_connector_attach_content_protection_property(ptr noundef %aconnector, i1 noundef zeroext true) #20
  br label %if.end143

if.end143:                                        ; preds = %if.then139, %if.end136.if.end143_crit_edge, %if.end119.if.end143_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__mutex_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dp_get_link_enc(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kgdb_breakpoint() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_object_attach_property(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_attach_max_bpc_property(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_is_dmcu_initialized(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_attach_hdr_output_metadata_property(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_attach_vrr_capable_property(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_attach_content_protection_property(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @amdgpu_dm_get_encoder_crtc_mask(ptr nocapture noundef readonly %adev) local_unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %num_crtc = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 20
  %0 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_crtc, align 8
  %switch.tableidx = add i32 %1, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %2 = icmp ult i32 %switch.tableidx, 5
  br i1 %2, label %switch.lookup, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

switch.lookup:                                    ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.amdgpu_dm_get_encoder_crtc_mask, i32 0, i32 %switch.tableidx
  %3 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %3)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %return

return:                                           ; preds = %switch.lookup, %entry.return_crit_edge
  %retval.0 = phi i32 [ %switch.load, %switch.lookup ], [ 63, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dm_restore_drm_connector_state(ptr nocapture readnone %dev, ptr noundef %connector) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %0 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dc_sink, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %state = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 52
  %2 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state, align 8
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %lor.lhs.false.cleanup_crit_edge, label %lor.lhs.false2

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

lor.lhs.false2:                                   ; preds = %lor.lhs.false
  %encoder = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 41
  %4 = ptrtoint ptr %encoder to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %encoder, align 4
  %tobool3.not = icmp eq ptr %5, null
  br i1 %tobool3.not, label %lor.lhs.false2.cleanup_crit_edge, label %if.end

lor.lhs.false2.cleanup_crit_edge:                 ; preds = %lor.lhs.false2
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false2
  %crtc = getelementptr inbounds %struct.drm_encoder, ptr %5, i32 0, i32 8
  %6 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %crtc, align 4
  %tobool8.not = icmp eq ptr %7, null
  br i1 %tobool8.not, label %if.end.cleanup_crit_edge, label %if.end10

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end10:                                         ; preds = %if.end
  %state12 = getelementptr inbounds %struct.drm_crtc, ptr %7, i32 0, i32 22
  %8 = ptrtoint ptr %state12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %state12, align 4
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %9, i32 0, i32 1
  %10 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %stream, align 4
  %tobool15.not = icmp eq ptr %11, null
  br i1 %tobool15.not, label %if.end10.cleanup_crit_edge, label %if.end17

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end17:                                         ; preds = %if.end10
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 8
  %cmp.not = icmp eq ptr %13, %1
  br i1 %cmp.not, label %if.end17.cleanup_crit_edge, label %if.then20

if.end17.cleanup_crit_edge:                       ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then20:                                        ; preds = %if.end17
  %14 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %connector, align 8
  %call.i = tail call ptr @drm_atomic_state_alloc(ptr noundef %15) #20
  %16 = ptrtoint ptr %encoder to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %encoder, align 4
  %crtc.i = getelementptr inbounds %struct.drm_encoder, ptr %17, i32 0, i32 8
  %18 = ptrtoint ptr %crtc.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %crtc.i, align 4
  %primary.i = getelementptr inbounds %struct.drm_crtc, ptr %19, i32 0, i32 6
  %20 = ptrtoint ptr %primary.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %primary.i, align 4
  %tobool.not.i = icmp eq ptr %call.i, null
  br i1 %tobool.not.i, label %if.then20.cleanup_crit_edge, label %if.end.i

if.then20.cleanup_crit_edge:                      ; preds = %if.then20
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i:                                         ; preds = %if.then20
  %acquire_ctx.i = getelementptr inbounds %struct.drm_device, ptr %15, i32 0, i32 30, i32 2
  %22 = ptrtoint ptr %acquire_ctx.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %acquire_ctx.i, align 4
  %acquire_ctx1.i = getelementptr inbounds %struct.drm_atomic_state, ptr %call.i, i32 0, i32 9
  %24 = ptrtoint ptr %acquire_ctx1.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr %23, ptr %acquire_ctx1.i, align 4
  %call2.i = tail call ptr @drm_atomic_get_connector_state(ptr noundef nonnull %call.i, ptr noundef %connector) #20
  %cmp.i.i.not.i = icmp ugt ptr %call2.i, inttoptr (i32 -4096 to ptr)
  %25 = ptrtoint ptr %call2.i to i32
  br i1 %cmp.i.i.not.i, label %if.end.i.out.i_crit_edge, label %if.end6.i

if.end.i.out.i_crit_edge:                         ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %out.i

if.end6.i:                                        ; preds = %if.end.i
  %call8.i = tail call ptr @drm_atomic_get_crtc_state(ptr noundef nonnull %call.i, ptr noundef %19) #20
  %cmp.i.i1.not.i = icmp ugt ptr %call8.i, inttoptr (i32 -4096 to ptr)
  %26 = ptrtoint ptr %call8.i to i32
  br i1 %cmp.i.i1.not.i, label %if.end6.i.out.i_crit_edge, label %if.end12.i

if.end6.i.out.i_crit_edge:                        ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %out.i

if.end12.i:                                       ; preds = %if.end6.i
  %mode_changed.i = getelementptr inbounds %struct.drm_crtc_state, ptr %call8.i, i32 0, i32 3
  %27 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %bf.load.i = load i8, ptr %mode_changed.i, align 2
  %bf.set.i = or i8 %bf.load.i, 64
  store i8 %bf.set.i, ptr %mode_changed.i, align 2
  %call13.i = tail call ptr @drm_atomic_get_plane_state(ptr noundef nonnull %call.i, ptr noundef %21) #20
  %cmp.i.i3.not.i = icmp ugt ptr %call13.i, inttoptr (i32 -4096 to ptr)
  %28 = ptrtoint ptr %call13.i to i32
  br i1 %cmp.i.i3.not.i, label %if.end12.i.out.i_crit_edge, label %if.end17.i

if.end12.i.out.i_crit_edge:                       ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %out.i

if.end17.i:                                       ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #22
  %call18.i = tail call i32 @drm_atomic_commit(ptr noundef nonnull %call.i) #20
  br label %out.i

out.i:                                            ; preds = %if.end17.i, %if.end12.i.out.i_crit_edge, %if.end6.i.out.i_crit_edge, %if.end.i.out.i_crit_edge
  %ret.0.i = phi i32 [ %25, %if.end.i.out.i_crit_edge ], [ %26, %if.end6.i.out.i_crit_edge ], [ %28, %if.end12.i.out.i_crit_edge ], [ %call18.i, %if.end17.i ]
  %call.i.i.i.i.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef nonnull %call.i, i32 noundef 4) #20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #20, !srcloc !978
  tail call void @llvm.prefetch.p0(ptr nonnull %call.i, i32 1, i32 3, i32 1) #20
  %29 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_fetch_sub\0A1:\09ldrex\09$0, [$4]\0A\09sub\09$1, $0, $5\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b", "=&r,=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr nonnull elementtype(i32) %call.i, ptr nonnull %call.i, i32 1, ptr nonnull elementtype(i32) %call.i) #20, !srcloc !979
  %asmresult.i.i.i.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %29, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %asmresult.i.i.i.i.i.i.i.i.i)
  %cmp.i.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i.i.i.i, 1
  br i1 %cmp.i.i.i.i.i.i, label %if.then.i.i.i, label %if.end5.i.i.i.i.i.i

if.end5.i.i.i.i.i.i:                              ; preds = %out.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i.i.i.i)
  %.not.i.i.i.i.i.i = icmp sgt i32 %asmresult.i.i.i.i.i.i.i.i.i, 0
  br i1 %.not.i.i.i.i.i.i, label %if.end5.i.i.i.i.i.i.drm_atomic_state_put.exit.i_crit_edge, label %if.then10.i.i.i.i.i.i, !prof !974

if.end5.i.i.i.i.i.i.drm_atomic_state_put.exit.i_crit_edge: ; preds = %if.end5.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %drm_atomic_state_put.exit.i

if.then10.i.i.i.i.i.i:                            ; preds = %if.end5.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @refcount_warn_saturate(ptr noundef nonnull %call.i, i32 noundef 3) #20
  br label %drm_atomic_state_put.exit.i

if.then.i.i.i:                                    ; preds = %out.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #20, !srcloc !980
  tail call void @__drm_atomic_state_free(ptr noundef nonnull %call.i) #20, !callees !981
  br label %drm_atomic_state_put.exit.i

drm_atomic_state_put.exit.i:                      ; preds = %if.then.i.i.i, %if.then10.i.i.i.i.i.i, %if.end5.i.i.i.i.i.i.drm_atomic_state_put.exit.i_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0.i)
  %tobool19.not.i = icmp eq i32 %ret.0.i, 0
  br i1 %tobool19.not.i, label %drm_atomic_state_put.exit.i.cleanup_crit_edge, label %if.then20.i

drm_atomic_state_put.exit.i.cleanup_crit_edge:    ; preds = %drm_atomic_state_put.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then20.i:                                      ; preds = %drm_atomic_state_put.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.417, i32 noundef %ret.0.i) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then20.i, %drm_atomic_state_put.exit.i.cleanup_crit_edge, %if.then20.cleanup_crit_edge, %if.end17.cleanup_crit_edge, %if.end10.cleanup_crit_edge, %if.end.cleanup_crit_edge, %lor.lhs.false2.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_connector_set_vrr_capable_property(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @amdgpu_dm_trigger_timing_sync(ptr noundef %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm = getelementptr i8, ptr %dev, i32 82840
  %0 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dm, align 8
  %dc_lock = getelementptr i8, ptr %dev, i32 83052
  tail call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %current_state = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 11
  %2 = ptrtoint ptr %current_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %current_state, align 4
  %tobool.not = icmp eq ptr %3, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %for.cond.preheader

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

for.cond.preheader:                               ; preds = %entry
  %4 = ptrtoint ptr %current_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %current_state, align 4
  %stream_count25 = getelementptr inbounds %struct.dc_state, ptr %5, i32 0, i32 2
  %6 = ptrtoint ptr %stream_count25 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %stream_count25, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %cmp27.not = icmp eq i8 %7, 0
  br i1 %cmp27.not, label %for.cond.preheader.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, label %for.body.lr.ph

for.cond.preheader.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %force_timing_sync = getelementptr i8, ptr %dev, i32 86840
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %8 = phi ptr [ %5, %for.body.lr.ph ], [ %15, %for.body.for.body_crit_edge ]
  %i.028 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %9 = ptrtoint ptr %force_timing_sync to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %force_timing_sync, align 8, !range !977
  %arrayidx = getelementptr [6 x ptr], ptr %8, i32 0, i32 %i.028
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %arrayidx, align 4
  %triggered_crtc_reset = getelementptr inbounds %struct.dc_stream_state, ptr %12, i32 0, i32 43
  %13 = ptrtoint ptr %triggered_crtc_reset to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 %10, ptr %triggered_crtc_reset, align 4
  %inc = add nuw nsw i32 %i.028, 1
  %14 = ptrtoint ptr %current_state to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %current_state, align 4
  %stream_count = getelementptr inbounds %struct.dc_state, ptr %15, i32 0, i32 2
  %16 = ptrtoint ptr %stream_count to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %stream_count, align 8
  %conv = zext i8 %17 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.body
  %stream_count.le = getelementptr inbounds %struct.dc_state, ptr %15, i32 0, i32 2
  %conv.le = zext i8 %17 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %17)
  %cmp.i = icmp ult i8 %17, 2
  br i1 %cmp.i, label %for.end.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, label %for.end.for.body.i.i_crit_edge

for.end.for.body.i.i_crit_edge:                   ; preds = %for.end
  br label %for.body.i.i

for.end.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.body14.lr.ph.i.i:                             ; preds = %for.inc.i.i
  %arrayidx18.i.i = getelementptr ptr, ptr %15, i32 %master_stream.2.i.i
  br label %for.body14.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.end.for.body.i.i_crit_edge
  %master_stream.051.i.i = phi i32 [ %master_stream.2.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.end.for.body.i.i_crit_edge ]
  %highest_rfr.050.i.i = phi i32 [ %highest_rfr.2.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.end.for.body.i.i_crit_edge ]
  %j.048.i.i = phi i32 [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.end.for.body.i.i_crit_edge ]
  %arrayidx.i.i = getelementptr ptr, ptr %15, i32 %j.048.i.i
  %18 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %19, null
  br i1 %tobool.not.i.i, label %for.body.i.i.for.inc.i.i_crit_edge, label %land.lhs.true.i.i

for.body.i.i.for.inc.i.i_crit_edge:               ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

land.lhs.true.i.i:                                ; preds = %for.body.i.i
  %triggered_crtc_reset.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %19, i32 0, i32 43
  %20 = ptrtoint ptr %triggered_crtc_reset.i.i to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %triggered_crtc_reset.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool2.not.i.i = icmp eq i8 %21, 0
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.for.inc.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.for.inc.i.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %timing.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %19, i32 0, i32 5
  %pix_clk_100hz.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %19, i32 0, i32 5, i32 12
  %22 = ptrtoint ptr %pix_clk_100hz.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %pix_clk_100hz.i.i, align 8
  %mul.i.i = mul i32 %23, 100
  %24 = ptrtoint ptr %timing.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %timing.i.i, align 8
  %v_total.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %19, i32 0, i32 5, i32 6
  %26 = ptrtoint ptr %v_total.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %v_total.i.i, align 8
  %mul8.i.i = mul i32 %27, %25
  %div.i.i = udiv i32 %mul.i.i, %mul8.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %div.i.i, i32 %highest_rfr.050.i.i)
  %cmp9.i.i = icmp sgt i32 %div.i.i, %highest_rfr.050.i.i
  %28 = tail call i32 @llvm.smax.i32(i32 %div.i.i, i32 %highest_rfr.050.i.i) #20
  %spec.select46.i.i = select i1 %cmp9.i.i, i32 %j.048.i.i, i32 %master_stream.051.i.i
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.then.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge, %for.body.i.i.for.inc.i.i_crit_edge
  %highest_rfr.2.i.i = phi i32 [ %28, %if.then.i.i ], [ %highest_rfr.050.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %highest_rfr.050.i.i, %for.body.i.i.for.inc.i.i_crit_edge ]
  %master_stream.2.i.i = phi i32 [ %spec.select46.i.i, %if.then.i.i ], [ %master_stream.051.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %master_stream.051.i.i, %for.body.i.i.for.inc.i.i_crit_edge ]
  %inc.i.i = add nuw nsw i32 %j.048.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %conv.le
  br i1 %exitcond.not.i.i, label %for.body14.lr.ph.i.i, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i

for.body14.i.i:                                   ; preds = %for.inc22.i.i.for.body14.i.i_crit_edge, %for.body14.lr.ph.i.i
  %j.153.i.i = phi i32 [ 0, %for.body14.lr.ph.i.i ], [ %inc23.i.i, %for.inc22.i.i.for.body14.i.i_crit_edge ]
  %arrayidx15.i.i = getelementptr ptr, ptr %15, i32 %j.153.i.i
  %29 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx15.i.i, align 4
  %tobool16.not.i.i = icmp eq ptr %30, null
  br i1 %tobool16.not.i.i, label %for.body14.i.i.for.inc22.i.i_crit_edge, label %if.then17.i.i

for.body14.i.i.for.inc22.i.i_crit_edge:           ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i.i

if.then17.i.i:                                    ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %31 = ptrtoint ptr %arrayidx18.i.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %arrayidx18.i.i, align 4
  %event_source.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %30, i32 0, i32 43, i32 1
  %33 = ptrtoint ptr %event_source.i.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %32, ptr %event_source.i.i, align 4
  br label %for.inc22.i.i

for.inc22.i.i:                                    ; preds = %if.then17.i.i, %for.body14.i.i.for.inc22.i.i_crit_edge
  %inc23.i.i = add nuw nsw i32 %j.153.i.i, 1
  %exitcond54.not.i.i = icmp eq i32 %inc23.i.i, %conv.le
  br i1 %exitcond54.not.i.i, label %for.cond11.preheader.i, label %for.inc22.i.i.for.body14.i.i_crit_edge

for.inc22.i.i.for.body14.i.i_crit_edge:           ; preds = %for.inc22.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body14.i.i

for.cond11.preheader.i:                           ; preds = %for.inc22.i.i
  %34 = ptrtoint ptr %stream_count.le to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %stream_count.le, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %cmp1441.not.i = icmp eq i8 %35, 0
  br i1 %cmp1441.not.i, label %for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, label %for.cond11.preheader.i.for.body16.i_crit_edge

for.cond11.preheader.i.for.body16.i_crit_edge:    ; preds = %for.cond11.preheader.i
  br label %for.body16.i

for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.cond11.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.body16.i:                                     ; preds = %for.inc22.i.for.body16.i_crit_edge, %for.cond11.preheader.i.for.body16.i_crit_edge
  %i.142.i = phi i32 [ %inc23.i, %for.inc22.i.for.body16.i_crit_edge ], [ 0, %for.cond11.preheader.i.for.body16.i_crit_edge ]
  %arrayidx18.i = getelementptr [6 x ptr], ptr %15, i32 0, i32 %i.142.i
  %36 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx18.i, align 4
  %tobool19.not.i = icmp eq ptr %37, null
  br i1 %tobool19.not.i, label %for.body16.i.for.inc22.i_crit_edge, label %if.end21.i

for.body16.i.for.inc22.i_crit_edge:               ; preds = %for.body16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i

if.end21.i:                                       ; preds = %for.body16.i
  %triggered_crtc_reset.i36.i = getelementptr inbounds %struct.dc_stream_state, ptr %37, i32 0, i32 43
  %38 = ptrtoint ptr %triggered_crtc_reset.i36.i to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %triggered_crtc_reset.i36.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %tobool.not.i37.i = icmp eq i8 %39, 0
  br i1 %tobool.not.i37.i, label %if.end21.i.for.inc22.i_crit_edge, label %if.then.i39.i

if.end21.i.for.inc22.i_crit_edge:                 ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i

if.then.i39.i:                                    ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #22
  %event_source.i38.i = getelementptr inbounds %struct.dc_stream_state, ptr %37, i32 0, i32 43, i32 1
  %40 = ptrtoint ptr %event_source.i38.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %event_source.i38.i, align 4
  %flags.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %41, i32 0, i32 5, i32 21
  %42 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %bf.load.i.i = load i32, ptr %flags.i.i, align 4
  %43 = lshr i32 %bf.load.i.i, 29
  %.lobit.i.i = and i32 %43, 1
  %44 = xor i32 %.lobit.i.i, 1
  %event.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %37, i32 0, i32 43, i32 2
  %45 = ptrtoint ptr %event.i.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %event.i.i, align 4
  %delay.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %37, i32 0, i32 43, i32 3
  %46 = ptrtoint ptr %delay.i.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 0, ptr %delay.i.i, align 4
  br label %for.inc22.i

for.inc22.i:                                      ; preds = %if.then.i39.i, %if.end21.i.for.inc22.i_crit_edge, %for.body16.i.for.inc22.i_crit_edge
  %inc23.i = add nuw nsw i32 %i.142.i, 1
  %47 = ptrtoint ptr %stream_count.le to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %stream_count.le, align 8
  %conv13.i = zext i8 %48 to i32
  %cmp14.i = icmp ult i32 %inc23.i, %conv13.i
  br i1 %cmp14.i, label %for.inc22.i.for.body16.i_crit_edge, label %for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge

for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.inc22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.inc22.i.for.body16.i_crit_edge:               ; preds = %for.inc22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body16.i

dm_enable_per_frame_crtc_master_sync.exit:        ; preds = %for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, %for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, %for.end.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, %for.cond.preheader.dm_enable_per_frame_crtc_master_sync.exit_crit_edge
  %49 = ptrtoint ptr %current_state to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %current_state, align 4
  tail call void @dc_trigger_sync(ptr noundef %1, ptr noundef %50) #20
  br label %if.end

if.end:                                           ; preds = %dm_enable_per_frame_crtc_master_sync.exit, %entry.if.end_crit_edge
  tail call void @mutex_unlock(ptr noundef %dc_lock) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_trigger_sync(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dm_write_reg_func(ptr nocapture noundef readonly %ctx, i32 noundef %address, i32 noundef %value, ptr nocapture readnone %func_name) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %cgs_device = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 3
  %0 = ptrtoint ptr %cgs_device to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %cgs_device, align 4
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %1, align 4
  %write_register = getelementptr inbounds %struct.cgs_ops, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %write_register to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %write_register, align 4
  tail call void %5(ptr noundef %1, i32 noundef %address, i32 noundef %value) #20
  %perf_trace = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 2
  %6 = ptrtoint ptr %perf_trace to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %perf_trace, align 8
  %write_count = getelementptr inbounds %struct.dc_perf_trace, ptr %7, i32 0, i32 1
  tail call fastcc void @trace_amdgpu_dc_wreg(ptr noundef %write_count, i32 noundef %address, i32 noundef %value)
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dc_wreg(ptr noundef %count, i32 noundef %reg, i32 noundef %value) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_wreg, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dc_wreg, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !983
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_wreg, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !984
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !984
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_wreg, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dc_wreg.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dc_wreg.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 68, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @dm_read_reg_func(ptr nocapture noundef readonly %ctx, i32 noundef %address, ptr nocapture readnone %func_name) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dmub_srv = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 14
  %0 = ptrtoint ptr %dmub_srv to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dmub_srv, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end47_crit_edge, label %land.lhs.true

entry.if.end47_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.lhs.true:                                    ; preds = %entry
  %reg_helper_offload = getelementptr inbounds %struct.dc_dmub_srv, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %reg_helper_offload to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %reg_helper_offload, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool2.not = icmp eq i8 %3, 0
  br i1 %tobool2.not, label %land.lhs.true.if.end47_crit_edge, label %land.lhs.true3

land.lhs.true.if.end47_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.lhs.true3:                                   ; preds = %land.lhs.true
  %should_burst_write = getelementptr inbounds %struct.dc_dmub_srv, ptr %1, i32 0, i32 1, i32 3
  %4 = ptrtoint ptr %should_burst_write to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %should_burst_write, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool6.not = icmp eq i8 %5, 0
  br i1 %tobool6.not, label %land.end, label %land.lhs.true3.if.end47_crit_edge

land.lhs.true3.if.end47_crit_edge:                ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.end:                                         ; preds = %land.lhs.true3
  %.b58 = load i1, ptr @dm_read_reg_func.__already_done, align 1
  br i1 %.b58, label %land.end.if.then43_crit_edge, label %if.then12, !prof !974

land.end.if.then43_crit_edge:                     ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then43

if.then12:                                        ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @dm_read_reg_func.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 11657, i32 noundef 9, ptr noundef null) #20
  br label %if.then43

if.then43:                                        ; preds = %if.then12, %land.end.if.then43_crit_edge
  tail call void @kgdb_breakpoint() #20
  br label %cleanup

if.end47:                                         ; preds = %land.lhs.true3.if.end47_crit_edge, %land.lhs.true.if.end47_crit_edge, %entry.if.end47_crit_edge
  %cgs_device = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 3
  %6 = ptrtoint ptr %cgs_device to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %cgs_device, align 4
  %8 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %7, align 4
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %9, align 4
  %call = tail call i32 %11(ptr noundef %7, i32 noundef %address) #20
  %perf_trace = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 2
  %12 = ptrtoint ptr %perf_trace to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %perf_trace, align 8
  tail call fastcc void @trace_amdgpu_dc_rreg(ptr noundef %13, i32 noundef %address, i32 noundef %call)
  br label %cleanup

cleanup:                                          ; preds = %if.end47, %if.then43
  %retval.0 = phi i32 [ %call, %if.end47 ], [ 0, %if.then43 ]
  ret i32 %retval.0
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dc_rreg(ptr noundef %count, i32 noundef %reg, i32 noundef %value) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_rreg, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dc_rreg, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !987
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_rreg, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %count, i32 noundef %reg, i32 noundef %value) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !988
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !988
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dc_rreg, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dc_rreg.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dc_rreg.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 64, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @amdgpu_dm_process_dmub_aux_transfer_sync(i1 noundef zeroext %is_cmd_aux, ptr nocapture noundef readonly %ctx, i32 noundef %link_index, ptr noundef %cmd_payload, ptr nocapture noundef writeonly %operation_result) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_context = getelementptr inbounds %struct.dc_context, ptr %ctx, i32 0, i32 1
  %0 = ptrtoint ptr %driver_context to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_context, align 4
  %2 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ctx, align 8
  br i1 %is_cmd_aux, label %if.end6, label %if.else

if.else:                                          ; preds = %entry
  %dmub_notify = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 2
  %4 = ptrtoint ptr %dmub_notify to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dmub_notify, align 8
  %call2 = tail call zeroext i1 @dc_process_dmub_set_config_async(ptr noundef %3, i32 noundef %link_index, ptr noundef %cmd_payload, ptr noundef %5) #20
  br i1 %call2, label %if.then3, label %if.end6.thread

if.then3:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %6 = ptrtoint ptr %driver_context to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %driver_context, align 4
  %dmub_notify.i = getelementptr inbounds %struct.amdgpu_device, ptr %7, i32 0, i32 117, i32 2
  %8 = ptrtoint ptr %dmub_notify.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dmub_notify.i, align 8
  %10 = getelementptr inbounds %struct.dmub_notification, ptr %9, i32 0, i32 4
  %11 = ptrtoint ptr %10 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %10, align 4
  br label %cleanup

if.end6:                                          ; preds = %entry
  %call = tail call zeroext i1 @dc_process_dmub_aux_transfer_async(ptr noundef %3, i32 noundef %link_index, ptr noundef %cmd_payload) #20
  %dmub_aux_transfer_done = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 47
  %call8 = tail call i32 @wait_for_completion_timeout(ptr noundef %dmub_aux_transfer_done, i32 noundef 1000) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %cmp = icmp eq i32 %call8, 0
  br i1 %cmp, label %if.end6.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge, label %if.then14

if.end6.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge: ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_set_dmub_async_sync_status.exit

if.end6.thread:                                   ; preds = %if.else
  %dmub_aux_transfer_done77 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 47
  %call878 = tail call i32 @wait_for_completion_timeout(ptr noundef %dmub_aux_transfer_done77, i32 noundef 1000) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call878)
  %cmp79 = icmp eq i32 %call878, 0
  br i1 %cmp79, label %if.end6.thread.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge, label %if.else17.i75

if.end6.thread.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge: ; preds = %if.end6.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_set_dmub_async_sync_status.exit

amdgpu_dm_set_dmub_async_sync_status.exit:        ; preds = %if.end6.thread.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge, %if.end6.amdgpu_dm_set_dmub_async_sync_status.exit_crit_edge
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.7) #20
  br label %cleanup

if.then14:                                        ; preds = %if.end6
  %dmub_notify16 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 2
  %13 = ptrtoint ptr %dmub_notify16 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dmub_notify16, align 8
  %result = getelementptr inbounds %struct.dmub_notification, ptr %14, i32 0, i32 2
  %15 = ptrtoint ptr %result to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %result, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %cmp17 = icmp eq i8 %16, 0
  br i1 %cmp17, label %if.then19, label %if.then14.if.then.i74_crit_edge

if.then14.if.then.i74_crit_edge:                  ; preds = %if.then14
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i74

if.then19:                                        ; preds = %if.then14
  %17 = getelementptr inbounds %struct.dmub_notification, ptr %14, i32 0, i32 4
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %17, align 4
  %reply = getelementptr inbounds %struct.aux_payload, ptr %cmd_payload, i32 0, i32 7
  %20 = ptrtoint ptr %reply to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %reply, align 4
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %19, ptr %21, align 1
  %write = getelementptr inbounds %struct.aux_payload, ptr %cmd_payload, i32 0, i32 1
  %23 = ptrtoint ptr %write to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %write, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %24)
  %tobool22.not = icmp eq i8 %24, 0
  br i1 %tobool22.not, label %land.lhs.true, label %if.then19.if.then.i74_crit_edge

if.then19.if.then.i74_crit_edge:                  ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i74

land.lhs.true:                                    ; preds = %if.then19
  %25 = ptrtoint ptr %dmub_notify16 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dmub_notify16, align 8
  %27 = getelementptr inbounds %struct.dmub_notification, ptr %26, i32 0, i32 4
  %length = getelementptr inbounds %struct.aux_reply_data, ptr %27, i32 0, i32 1
  %28 = ptrtoint ptr %length to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %length, align 1
  %conv25 = zext i8 %29 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool26.not = icmp eq i8 %29, 0
  br i1 %tobool26.not, label %land.lhs.true.if.then.i74_crit_edge, label %land.lhs.true27

land.lhs.true.if.then.i74_crit_edge:              ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i74

land.lhs.true27:                                  ; preds = %land.lhs.true
  %30 = ptrtoint ptr %reply to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %reply, align 4
  %32 = ptrtoint ptr %31 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %31, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %33)
  %cmp31 = icmp eq i8 %33, 0
  br i1 %cmp31, label %if.then33, label %land.lhs.true27.if.then.i74_crit_edge

land.lhs.true27.if.then.i74_crit_edge:            ; preds = %land.lhs.true27
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i74

if.then33:                                        ; preds = %land.lhs.true27
  call void @__sanitizer_cov_trace_pc() #22
  %data = getelementptr inbounds %struct.aux_payload, ptr %cmd_payload, i32 0, i32 6
  %34 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %data, align 4
  %data36 = getelementptr inbounds %struct.dmub_notification, ptr %26, i32 0, i32 4, i32 1
  %36 = call ptr @memcpy(ptr %35, ptr %data36, i32 %conv25)
  br label %if.then.i74

if.then.i74:                                      ; preds = %if.then33, %land.lhs.true27.if.then.i74_crit_edge, %land.lhs.true.if.then.i74_crit_edge, %if.then19.if.then.i74_crit_edge, %if.then14.if.then.i74_crit_edge
  %37 = ptrtoint ptr %driver_context to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %driver_context, align 4
  %dmub_notify.i7380 = getelementptr inbounds %struct.amdgpu_device, ptr %38, i32 0, i32 117, i32 2
  %39 = ptrtoint ptr %dmub_notify.i7380 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %dmub_notify.i7380, align 8
  %41 = getelementptr inbounds %struct.dmub_notification, ptr %40, i32 0, i32 4
  %length.i = getelementptr inbounds %struct.aux_reply_data, ptr %41, i32 0, i32 1
  %42 = ptrtoint ptr %length.i to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %length.i, align 1
  %conv3.i = zext i8 %43 to i32
  %result.i = getelementptr inbounds %struct.dmub_notification, ptr %40, i32 0, i32 2
  %44 = ptrtoint ptr %result.i to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %result.i, align 1
  %conv4.i = zext i8 %45 to i32
  br label %cleanup

if.else17.i75:                                    ; preds = %if.end6.thread
  call void @__sanitizer_cov_trace_pc() #22
  %46 = ptrtoint ptr %driver_context to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %driver_context, align 4
  %dmub_notify.i73 = getelementptr inbounds %struct.amdgpu_device, ptr %47, i32 0, i32 117, i32 2
  %48 = ptrtoint ptr %dmub_notify.i73 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %dmub_notify.i73, align 8
  %50 = getelementptr inbounds %struct.dmub_notification, ptr %49, i32 0, i32 4
  %51 = ptrtoint ptr %50 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %50, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.else17.i75, %if.then.i74, %amdgpu_dm_set_dmub_async_sync_status.exit, %if.then3
  %.sink.i.sink = phi i32 [ 3, %amdgpu_dm_set_dmub_async_sync_status.exit ], [ %12, %if.then3 ], [ %52, %if.else17.i75 ], [ %conv4.i, %if.then.i74 ]
  %retval.0 = phi i32 [ -1, %amdgpu_dm_set_dmub_async_sync_status.exit ], [ 0, %if.then3 ], [ 0, %if.else17.i75 ], [ %conv3.i, %if.then.i74 ]
  %53 = ptrtoint ptr %operation_result to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %.sink.i.sink, ptr %operation_result, align 4
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_process_dmub_aux_transfer_async(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_process_dmub_set_config_async(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @wait_for_completion_timeout(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define dso_local zeroext i1 @check_seamless_boot_capability(ptr nocapture noundef readonly %adev) local_unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 5
  %0 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %asic_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %1)
  %cond = icmp eq i32 %1, 32
  br i1 %cond, label %sw.bb, label %entry.sw.epilog_crit_edge

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  %keep_stolen_vga_memory = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 68, i32 15
  %2 = ptrtoint ptr %keep_stolen_vga_memory to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %keep_stolen_vga_memory, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %sw.bb.return_crit_edge, label %sw.bb.sw.epilog_crit_edge

sw.bb.sw.epilog_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb.return_crit_edge:                           ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

sw.epilog:                                        ; preds = %sw.bb.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  br label %return

return:                                           ; preds = %sw.epilog, %sw.bb.return_crit_edge
  %retval.0 = phi i1 [ false, %sw.epilog ], [ true, %sw.bb.return_crit_edge ]
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @trace_event_buffer_reserve(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_event_buffer_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__trace_trigger_soft_disabled(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dc_reg_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %reg = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %reg to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %reg, align 4
  %value = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_reg_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %value, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.11, i32 noundef %3, i32 noundef %5) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_raw_output_prep(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_event_printf(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_handle_return(ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree nounwind null_pointer_is_valid willreturn
declare dso_local ptr @strcpy(ptr noalias noundef returned writeonly, ptr noalias nocapture noundef readonly) local_unnamed_addr #8

; Function Attrs: argmemonly mustprogress nofree nounwind null_pointer_is_valid readonly willreturn
declare dso_local i32 @strlen(ptr nocapture noundef) local_unnamed_addr #9

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dc_performance(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %__data_loc_func = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %__data_loc_func to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %__data_loc_func, align 4
  %and = and i32 %3, 65535
  %add.ptr = getelementptr i8, ptr %1, i32 %and
  %line = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 6
  %4 = ptrtoint ptr %line to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %line, align 4
  %read_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %read_delta to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %read_delta, align 4
  %reads = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 1
  %8 = ptrtoint ptr %reads to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %reads, align 4
  %write_delta = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 4
  %10 = ptrtoint ptr %write_delta to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %write_delta, align 4
  %writes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dc_performance, ptr %1, i32 0, i32 2
  %12 = ptrtoint ptr %writes to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %writes, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.20, ptr noundef %add.ptr, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_connector_atomic_check(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %conn_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %conn_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %conn_id, align 4
  %conn_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %conn_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %conn_state, align 4
  %state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %state, align 4
  %commit = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %commit, align 4
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %crtc_id, align 4
  %best_encoder_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %best_encoder_id to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %best_encoder_id, align 4
  %link_status = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 7
  %14 = ptrtoint ptr %link_status to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %link_status, align 4
  %self_refresh_aware = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 8
  %16 = ptrtoint ptr %self_refresh_aware to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %self_refresh_aware, align 4, !range !977
  %18 = zext i8 %17 to i32
  %picture_aspect_ratio = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 9
  %19 = ptrtoint ptr %picture_aspect_ratio to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %picture_aspect_ratio, align 4
  %content_type = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 10
  %21 = ptrtoint ptr %content_type to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %content_type, align 4
  %hdcp_content_type = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 11
  %23 = ptrtoint ptr %hdcp_content_type to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %hdcp_content_type, align 4
  %content_protection = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 12
  %25 = ptrtoint ptr %content_protection to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %content_protection, align 4
  %scaling_mode = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 13
  %27 = ptrtoint ptr %scaling_mode to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %scaling_mode, align 4
  %colorspace = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 14
  %29 = ptrtoint ptr %colorspace to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %colorspace, align 4
  %max_requested_bpc = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 15
  %31 = ptrtoint ptr %max_requested_bpc to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %max_requested_bpc, align 4
  %conv1 = zext i8 %32 to i32
  %max_bpc = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_connector_atomic_check, ptr %1, i32 0, i32 16
  %33 = ptrtoint ptr %max_bpc to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %max_bpc, align 1
  %conv2 = zext i8 %34 to i32
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.46, i32 noundef %3, ptr noundef %5, ptr noundef %7, ptr noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %15, i32 noundef %18, i32 noundef %20, i32 noundef %22, i32 noundef %24, i32 noundef %26, i32 noundef %28, i32 noundef %30, i32 noundef %conv1, i32 noundef %conv2) #20
  %call3 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_crtc_atomic_check(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 4
  %2 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %crtc_id, align 4
  %crtc_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %crtc_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %crtc_state, align 4
  %state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %state, align 4
  %commit = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %commit to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %commit, align 4
  %planes_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 7
  %10 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %planes_changed, align 2, !range !977
  %12 = zext i8 %11 to i32
  %mode_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 8
  %13 = ptrtoint ptr %mode_changed to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %mode_changed, align 1, !range !977
  %15 = zext i8 %14 to i32
  %active_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 9
  %16 = ptrtoint ptr %active_changed to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %active_changed, align 4, !range !977
  %18 = zext i8 %17 to i32
  %connectors_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 10
  %19 = ptrtoint ptr %connectors_changed to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %connectors_changed, align 1, !range !977
  %21 = zext i8 %20 to i32
  %zpos_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 11
  %22 = ptrtoint ptr %zpos_changed to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %zpos_changed, align 2, !range !977
  %24 = zext i8 %23 to i32
  %color_mgmt_changed = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 12
  %25 = ptrtoint ptr %color_mgmt_changed to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %color_mgmt_changed, align 1, !range !977
  %27 = zext i8 %26 to i32
  %enable = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 5
  %28 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %enable, align 4, !range !977
  %30 = zext i8 %29 to i32
  %active = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 6
  %31 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %active, align 1, !range !977
  %33 = zext i8 %32 to i32
  %async_flip = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 14
  %34 = ptrtoint ptr %async_flip to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %async_flip, align 1, !range !977
  %36 = zext i8 %35 to i32
  %vrr_enabled = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 15
  %37 = ptrtoint ptr %vrr_enabled to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %vrr_enabled, align 2, !range !977
  %39 = zext i8 %38 to i32
  %self_refresh_active = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 16
  %40 = ptrtoint ptr %self_refresh_active to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %self_refresh_active, align 1, !range !977
  %42 = zext i8 %41 to i32
  %no_vblank = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 13
  %43 = ptrtoint ptr %no_vblank to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %no_vblank, align 4, !range !977
  %45 = zext i8 %44 to i32
  %plane_mask = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 17
  %46 = ptrtoint ptr %plane_mask to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %plane_mask, align 4
  %connector_mask = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 18
  %48 = ptrtoint ptr %connector_mask to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %connector_mask, align 4
  %encoder_mask = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_crtc_atomic_check, ptr %1, i32 0, i32 19
  %50 = ptrtoint ptr %encoder_mask to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %encoder_mask, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.64, i32 noundef %3, ptr noundef %5, ptr noundef %7, ptr noundef %9, i32 noundef %12, i32 noundef %15, i32 noundef %18, i32 noundef %21, i32 noundef %24, i32 noundef %27, i32 noundef %30, i32 noundef %33, i32 noundef %36, i32 noundef %39, i32 noundef %42, i32 noundef %45, i32 noundef %47, i32 noundef %49, i32 noundef %51) #20
  %call23 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call23, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_plane_state_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %plane_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %plane_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %plane_id, align 8
  %plane_type = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %plane_type to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %plane_type, align 4
  %plane_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %plane_state to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %plane_state, align 8
  %state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %state, align 4
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %crtc_id, align 8
  %fb_id = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %fb_id to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %fb_id, align 4
  %fb_format = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 7
  %14 = ptrtoint ptr %fb_format to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %fb_format, align 8
  %and = and i32 %15, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %spec.select = select i1 %tobool.not, i32 78, i32 %and
  %shr = lshr i32 %15, 8
  %and4 = and i32 %shr, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  %cond12 = select i1 %tobool5.not, i32 79, i32 %and4
  %shr14 = lshr i32 %15, 16
  %and15 = and i32 %shr14, 255
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and15)
  %tobool16.not = icmp eq i32 %and15, 0
  %cond23 = select i1 %tobool16.not, i32 78, i32 %and15
  %shr25 = lshr i32 %15, 24
  %and26 = and i32 %shr25, 127
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  %cond34 = select i1 %tobool27.not, i32 69, i32 %and26
  %fb_planes = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 8
  %16 = ptrtoint ptr %fb_planes to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %fb_planes, align 4
  %conv = zext i8 %17 to i32
  %fb_modifier = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 9
  %18 = ptrtoint ptr %fb_modifier to i32
  call void @__asan_load8_noabort(i32 %18)
  %19 = load i64, ptr %fb_modifier, align 8
  %fence = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 10
  %20 = ptrtoint ptr %fence to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %fence, align 8
  %crtc_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 11
  %22 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %crtc_x, align 4
  %crtc_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 12
  %24 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %crtc_y, align 8
  %crtc_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 13
  %26 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %crtc_w, align 4
  %crtc_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 14
  %28 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %crtc_h, align 8
  %src_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 15
  %30 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %src_x, align 4
  %src_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 16
  %32 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %src_y, align 8
  %src_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 17
  %34 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %src_w, align 4
  %src_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 18
  %36 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %src_h, align 8
  %alpha = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 19
  %38 = ptrtoint ptr %alpha to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %alpha, align 4
  %pixel_blend_mode = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 20
  %40 = ptrtoint ptr %pixel_blend_mode to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %pixel_blend_mode, align 8
  %rotation = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 21
  %42 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %rotation, align 4
  %zpos = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 22
  %44 = ptrtoint ptr %zpos to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %zpos, align 8
  %normalized_zpos = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 23
  %46 = ptrtoint ptr %normalized_zpos to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %normalized_zpos, align 4
  %color_encoding = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 24
  %48 = ptrtoint ptr %color_encoding to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %color_encoding, align 8
  %color_range = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 25
  %50 = ptrtoint ptr %color_range to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %color_range, align 4
  %visible = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_plane_state_template, ptr %1, i32 0, i32 26
  %52 = ptrtoint ptr %visible to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %visible, align 8, !range !977
  %54 = zext i8 %53 to i32
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.97, i32 noundef %3, i32 noundef %5, ptr noundef %7, ptr noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %spec.select, i32 noundef %cond12, i32 noundef %cond23, i32 noundef %cond34, i32 noundef %conv, i64 noundef %19, ptr noundef %21, i32 noundef %23, i32 noundef %25, i32 noundef %27, i32 noundef %29, i32 noundef %31, i32 noundef %33, i32 noundef %35, i32 noundef %37, i32 noundef %39, i32 noundef %41, i32 noundef %43, i32 noundef %45, i32 noundef %47, i32 noundef %49, i32 noundef %51, i32 noundef %54) #20
  %call37 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call37, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_atomic_state_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state, align 4
  %allow_modeset = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %allow_modeset to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %allow_modeset, align 4, !range !977
  %6 = zext i8 %5 to i32
  %legacy_cursor_update = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 3
  %7 = ptrtoint ptr %legacy_cursor_update to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %legacy_cursor_update, align 1, !range !977
  %9 = zext i8 %8 to i32
  %async_update = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 4
  %10 = ptrtoint ptr %async_update to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %async_update, align 2, !range !977
  %12 = zext i8 %11 to i32
  %duplicated = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 5
  %13 = ptrtoint ptr %duplicated to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %duplicated, align 1, !range !977
  %15 = zext i8 %14 to i32
  %num_connector = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 6
  %16 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %num_connector, align 4
  %num_private_objs = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_state_template, ptr %1, i32 0, i32 7
  %18 = ptrtoint ptr %num_private_objs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %num_private_objs, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.105, ptr noundef %3, i32 noundef %6, i32 noundef %9, i32 noundef %12, i32 noundef %15, i32 noundef %17, i32 noundef %19) #20
  %call7 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call7, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_atomic_check_finish(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state, align 4
  %res = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %res to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %res, align 4
  %async_update = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %async_update to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %async_update, align 4, !range !977
  %8 = zext i8 %7 to i32
  %allow_modeset = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_atomic_check_finish, ptr %1, i32 0, i32 4
  %9 = ptrtoint ptr %allow_modeset to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %allow_modeset, align 1, !range !977
  %11 = zext i8 %10 to i32
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.107, ptr noundef %3, i32 noundef %5, i32 noundef %8, i32 noundef %11) #20
  %call3 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_dc_pipe_state(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pipe_idx = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pipe_idx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pipe_idx, align 4
  %stream = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %stream, align 4
  %stream_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %stream_w to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %stream_w, align 4
  %stream_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %stream_h to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %stream_h, align 4
  %dst_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %dst_x to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %dst_x, align 4
  %dst_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %dst_y to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %dst_y, align 4
  %dst_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 7
  %14 = ptrtoint ptr %dst_w to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %dst_w, align 4
  %dst_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 8
  %16 = ptrtoint ptr %dst_h to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %dst_h, align 4
  %src_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 9
  %18 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %src_x, align 4
  %src_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 10
  %20 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %src_y, align 4
  %src_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 11
  %22 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %src_w, align 4
  %src_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 12
  %24 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %src_h, align 4
  %clip_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 13
  %26 = ptrtoint ptr %clip_x to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %clip_x, align 4
  %clip_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 14
  %28 = ptrtoint ptr %clip_y to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %clip_y, align 4
  %clip_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 15
  %30 = ptrtoint ptr %clip_w to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %clip_w, align 4
  %clip_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 16
  %32 = ptrtoint ptr %clip_h to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %clip_h, align 4
  %recout_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 17
  %34 = ptrtoint ptr %recout_x to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %recout_x, align 4
  %recout_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 18
  %36 = ptrtoint ptr %recout_y to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %recout_y, align 4
  %recout_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 19
  %38 = ptrtoint ptr %recout_w to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %recout_w, align 4
  %recout_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 20
  %40 = ptrtoint ptr %recout_h to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %recout_h, align 4
  %viewport_x = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 21
  %42 = ptrtoint ptr %viewport_x to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %viewport_x, align 4
  %viewport_y = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 22
  %44 = ptrtoint ptr %viewport_y to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %viewport_y, align 4
  %viewport_w = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 23
  %46 = ptrtoint ptr %viewport_w to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %viewport_w, align 4
  %viewport_h = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 24
  %48 = ptrtoint ptr %viewport_h to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %viewport_h, align 4
  %flip_immediate = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 25
  %50 = ptrtoint ptr %flip_immediate to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %flip_immediate, align 4
  %surface_pitch = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 26
  %52 = ptrtoint ptr %surface_pitch to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %surface_pitch, align 4
  %format = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 27
  %54 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %format, align 4
  %swizzle = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 28
  %56 = ptrtoint ptr %swizzle to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %swizzle, align 4
  %update_flags = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_pipe_state, ptr %1, i32 0, i32 29
  %58 = ptrtoint ptr %update_flags to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %update_flags, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.134, i32 noundef %3, ptr noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %15, i32 noundef %17, i32 noundef %19, i32 noundef %21, i32 noundef %23, i32 noundef %25, i32 noundef %27, i32 noundef %29, i32 noundef %31, i32 noundef %33, i32 noundef %35, i32 noundef %37, i32 noundef %39, i32 noundef %41, i32 noundef %43, i32 noundef %45, i32 noundef %47, i32 noundef %49, i32 noundef %51, i32 noundef %53, i32 noundef %55, i32 noundef %57, i32 noundef %59) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_dc_clocks_state(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %dispclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %dispclk_khz, align 4
  %dppclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %dppclk_khz, align 4
  %disp_dpp_voltage_level_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %disp_dpp_voltage_level_khz to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %disp_dpp_voltage_level_khz, align 4
  %dcfclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %dcfclk_khz to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %dcfclk_khz, align 4
  %socclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %socclk_khz to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %socclk_khz, align 4
  %dcfclk_deep_sleep_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %dcfclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %dcfclk_deep_sleep_khz, align 4
  %fclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 7
  %14 = ptrtoint ptr %fclk_khz to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %fclk_khz, align 4
  %phyclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 8
  %16 = ptrtoint ptr %phyclk_khz to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %phyclk_khz, align 4
  %dramclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 9
  %18 = ptrtoint ptr %dramclk_khz to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %dramclk_khz, align 4
  %p_state_change_support = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 10
  %20 = ptrtoint ptr %p_state_change_support to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %p_state_change_support, align 4
  %prev_p_state_change_support = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 11
  %22 = ptrtoint ptr %prev_p_state_change_support to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %prev_p_state_change_support, align 4
  %pwr_state = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 12
  %24 = ptrtoint ptr %pwr_state to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %pwr_state, align 4
  %dtm_level = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 13
  %26 = ptrtoint ptr %dtm_level to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %dtm_level, align 4
  %max_supported_dppclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 14
  %28 = ptrtoint ptr %max_supported_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %max_supported_dppclk_khz, align 4
  %max_supported_dispclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 15
  %30 = ptrtoint ptr %max_supported_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %max_supported_dispclk_khz, align 4
  %bw_dppclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 16
  %32 = ptrtoint ptr %bw_dppclk_khz to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %bw_dppclk_khz, align 4
  %bw_dispclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dc_clocks_state, ptr %1, i32 0, i32 17
  %34 = ptrtoint ptr %bw_dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %bw_dispclk_khz, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.152, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %15, i32 noundef %17, i32 noundef %19, i32 noundef %21, i32 noundef %23, i32 noundef %25, i32 noundef %23, i32 noundef %27, i32 noundef %29, i32 noundef %31, i32 noundef %33, i32 noundef %35) #20
  %call2 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call2, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dm_dce_clocks_state(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %cpuc_state_change_enable = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %cpuc_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %cpuc_state_change_enable, align 4, !range !977
  %4 = zext i8 %3 to i32
  %cpup_state_change_enable = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 2
  %5 = ptrtoint ptr %cpup_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %cpup_state_change_enable, align 1, !range !977
  %7 = zext i8 %6 to i32
  %stutter_mode_enable = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %stutter_mode_enable to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %stutter_mode_enable, align 2, !range !977
  %10 = zext i8 %9 to i32
  %nbp_state_change_enable = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 4
  %11 = ptrtoint ptr %nbp_state_change_enable to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %nbp_state_change_enable, align 1, !range !977
  %13 = zext i8 %12 to i32
  %all_displays_in_sync = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 5
  %14 = ptrtoint ptr %all_displays_in_sync to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %all_displays_in_sync, align 4, !range !977
  %16 = zext i8 %15 to i32
  %sclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 6
  %17 = ptrtoint ptr %sclk_khz to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %sclk_khz, align 4
  %sclk_deep_sleep_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 7
  %19 = ptrtoint ptr %sclk_deep_sleep_khz to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %sclk_deep_sleep_khz, align 4
  %yclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 8
  %21 = ptrtoint ptr %yclk_khz to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %yclk_khz, align 4
  %dispclk_khz = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 9
  %23 = ptrtoint ptr %dispclk_khz to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %dispclk_khz, align 4
  %blackout_recovery_time_us = getelementptr inbounds %struct.trace_event_raw_amdgpu_dm_dce_clocks_state, ptr %1, i32 0, i32 10
  %25 = ptrtoint ptr %blackout_recovery_time_us to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %blackout_recovery_time_us, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.162, i32 noundef %4, i32 noundef %7, i32 noundef %10, i32 noundef %13, i32 noundef %16, i32 noundef %18, i32 noundef %20, i32 noundef %22, i32 noundef %24, i32 noundef %26) #20
  %call9 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_dmub_trace_high_irq(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %trace_code = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %trace_code to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %trace_code, align 4
  %tick_count = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %tick_count to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %tick_count, align 4
  %param0 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %param0 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %param0, align 4
  %param1 = getelementptr inbounds %struct.trace_event_raw_amdgpu_dmub_trace_high_irq, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %param1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %param1, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.167, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_amdgpu_refresh_rate_track(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %crtc_index = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %crtc_index to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %crtc_index, align 8
  %refresh_rate_hz = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %1, i32 0, i32 3
  %4 = ptrtoint ptr %refresh_rate_hz to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %refresh_rate_hz, align 8
  %refresh_rate_ns = getelementptr inbounds %struct.trace_event_raw_amdgpu_refresh_rate_track, ptr %1, i32 0, i32 2
  %6 = ptrtoint ptr %refresh_rate_ns to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %refresh_rate_ns, align 8
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.172, i32 noundef %3, i32 noundef %5, i64 noundef %7) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dcn_fpu(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %begin = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %begin to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %begin, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  %cond = select i1 %tobool.not, ptr @.str.178, ptr @.str.173
  %recursion_depth = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %1, i32 0, i32 4
  %4 = ptrtoint ptr %recursion_depth to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %recursion_depth, align 4
  %function = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %1, i32 0, i32 2
  %6 = ptrtoint ptr %function to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %function, align 4
  %line = getelementptr inbounds %struct.trace_event_raw_dcn_fpu, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %line to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %line, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.177, ptr noundef nonnull %cond, i32 noundef %5, ptr noundef %7, i32 noundef %9) #20
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @perf_trace_buf_alloc(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @perf_trace_run_bpf_submit(ptr noundef, i32 noundef, i32 noundef, ptr noundef, i64 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #10

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare ptr @llvm.returnaddress(i32 immarg) #11

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare ptr @llvm.frameaddress.p0(i32 immarg) #11

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run3(ptr noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run6(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run1(ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run2(ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run5(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run4(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_early_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 5
  %0 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %asic_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 22, i32 %1)
  %2 = icmp ult i32 %1, 22
  br i1 %2, label %switch.hole_check, label %entry.sw.epilog_crit_edge

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

switch.hole_check:                                ; preds = %entry
  %switch.shifted = lshr i32 4193263, %1
  %3 = and i32 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %switch.lobit.not = icmp eq i32 %3, 0
  br i1 %switch.lobit.not, label %switch.hole_check.sw.epilog_crit_edge, label %switch.lookup

switch.hole_check.sw.epilog_crit_edge:            ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

switch.lookup:                                    ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [22 x i32], ptr @switch.table.dm_early_init, i32 0, i32 %1
  %4 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %4)
  %switch.load = load i32, ptr %switch.gep, align 4
  %switch.gep116 = getelementptr inbounds [22 x i32], ptr @switch.table.dm_early_init.426, i32 0, i32 %1
  %5 = ptrtoint ptr %switch.gep116 to i32
  call void @__asan_load4_noabort(i32 %5)
  %switch.load117 = load i32, ptr %switch.gep116, align 4
  %switch.gep118 = getelementptr inbounds [22 x i32], ptr @switch.table.dm_early_init.427, i32 0, i32 %1
  %6 = ptrtoint ptr %switch.gep118 to i32
  call void @__asan_load4_noabort(i32 %6)
  %switch.load119 = load i32, ptr %switch.gep118, align 4
  %num_crtc68 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 20
  %7 = ptrtoint ptr %num_crtc68 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %switch.load, ptr %num_crtc68, align 8
  %num_hpd70 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 21
  %8 = ptrtoint ptr %num_hpd70 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %switch.load117, ptr %num_hpd70, align 4
  %num_dig72 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 22
  %9 = ptrtoint ptr %num_dig72 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %switch.load119, ptr %num_dig72, align 8
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.lookup, %switch.hole_check.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  tail call void @amdgpu_dm_set_irq_funcs(ptr noundef %handle) #20
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 24
  %10 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %funcs, align 8
  %cmp = icmp eq ptr %11, null
  br i1 %cmp, label %if.then, label %sw.epilog.if.end_crit_edge

sw.epilog.if.end_crit_edge:                       ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr @dm_display_funcs, ptr %funcs, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %sw.epilog.if.end_crit_edge
  %dev = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2, i32 2
  %13 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dev, align 4
  %call76 = tail call i32 @device_create_file(ptr noundef %14, ptr noundef nonnull @dev_attr_s3_debug) #20
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_late_init(ptr noundef %handle) #0 align 64 {
entry:
  %iter.i = alloca %struct.drm_connector_list_iter, align 4
  %linear_lut = alloca [16 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %linear_lut) #20
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117
  %0 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dm, align 8
  %res_pool = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 12
  %2 = ptrtoint ptr %res_pool to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %res_pool, align 8
  %dmcu1 = getelementptr inbounds %struct.resource_pool, ptr %3, i32 0, i32 38
  %4 = ptrtoint ptr %dmcu1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dmcu1, align 4
  %6 = ptrtoint ptr %linear_lut to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 0, ptr %linear_lut, align 4
  %arrayidx.1 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 1
  %7 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 4369, ptr %arrayidx.1, align 4
  %arrayidx.2 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 2
  %8 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 8738, ptr %arrayidx.2, align 4
  %arrayidx.3 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 3
  %9 = ptrtoint ptr %arrayidx.3 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 13107, ptr %arrayidx.3, align 4
  %arrayidx.4 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 4
  %10 = ptrtoint ptr %arrayidx.4 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 17476, ptr %arrayidx.4, align 4
  %arrayidx.5 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 5
  %11 = ptrtoint ptr %arrayidx.5 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 21845, ptr %arrayidx.5, align 4
  %arrayidx.6 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 6
  %12 = ptrtoint ptr %arrayidx.6 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 26214, ptr %arrayidx.6, align 4
  %arrayidx.7 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 7
  %13 = ptrtoint ptr %arrayidx.7 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 30583, ptr %arrayidx.7, align 4
  %arrayidx.8 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 8
  %14 = ptrtoint ptr %arrayidx.8 to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 34952, ptr %arrayidx.8, align 4
  %arrayidx.9 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 9
  %15 = ptrtoint ptr %arrayidx.9 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 39321, ptr %arrayidx.9, align 4
  %arrayidx.10 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 10
  %16 = ptrtoint ptr %arrayidx.10 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 43690, ptr %arrayidx.10, align 4
  %arrayidx.11 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 11
  %17 = ptrtoint ptr %arrayidx.11 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 48059, ptr %arrayidx.11, align 4
  %arrayidx.12 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 12
  %18 = ptrtoint ptr %arrayidx.12 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 52428, ptr %arrayidx.12, align 4
  %arrayidx.13 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 13
  %19 = ptrtoint ptr %arrayidx.13 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 56797, ptr %arrayidx.13, align 4
  %arrayidx.14 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 14
  %20 = ptrtoint ptr %arrayidx.14 to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 61166, ptr %arrayidx.14, align 4
  %arrayidx.15 = getelementptr inbounds [16 x i32], ptr %linear_lut, i32 0, i32 15
  %21 = ptrtoint ptr %arrayidx.15 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 65535, ptr %arrayidx.15, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  %22 = ptrtoint ptr %linear_lut to i32
  %.fca.0.insert = insertvalue [7 x i32] poison, i32 %22, 0
  %.fca.1.insert = insertvalue [7 x i32] %.fca.0.insert, i32 16, 1
  %.fca.2.insert = insertvalue [7 x i32] %.fca.1.insert, i32 16777215, 2
  %.fca.3.insert = insertvalue [7 x i32] %.fca.2.insert, i32 -858993460, 3
  %.fca.4.insert = insertvalue [7 x i32] %.fca.3.insert, i32 52428, 4
  %.fca.5.insert = insertvalue [7 x i32] %.fca.4.insert, i32 655, 5
  %.fca.6.insert = insertvalue [7 x i32] %.fca.5.insert, i32 0, 6
  %call = call zeroext i1 @dmcu_load_iram(ptr noundef nonnull %5, [7 x i32] %.fca.6.insert) #20
  br i1 %call, label %if.then.if.end24_crit_edge, label %if.then.cleanup27_crit_edge

if.then.cleanup27_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup27

if.then.if.end24_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

if.else:                                          ; preds = %entry
  %ctx = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 7
  %23 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %ctx, align 8
  %dmub_srv = getelementptr inbounds %struct.dc_context, ptr %24, i32 0, i32 14
  %25 = ptrtoint ptr %dmub_srv to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dmub_srv, align 8
  %tobool5.not = icmp eq ptr %26, null
  br i1 %tobool5.not, label %if.else.if.end24_crit_edge, label %if.then6

if.else.if.end24_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

if.then6:                                         ; preds = %if.else
  %link_count.i = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 9
  %27 = ptrtoint ptr %link_count.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %link_count.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %cmp26.not.i = icmp eq i8 %28, 0
  br i1 %cmp26.not.i, label %if.then6.if.end24_crit_edge, label %for.body.i.preheader

if.then6.if.end24_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

for.body.i.preheader:                             ; preds = %if.then6
  %conv.i = zext i8 %28 to i32
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.i.preheader
  %edp_num.0 = phi i32 [ %edp_num.1, %for.inc.i.for.body.i_crit_edge ], [ 0, %for.body.i.preheader ]
  %i.027.i = phi i32 [ %inc15.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %for.body.i.preheader ]
  %arrayidx.i = getelementptr %struct.dc, ptr %1, i32 0, i32 10, i32 %i.027.i
  %29 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx.i, align 4
  %tobool.not.i = icmp eq ptr %30, null
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %if.end.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  %connector_signal.i = getelementptr inbounds %struct.dc_link, ptr %30, i32 0, i32 5
  %31 = ptrtoint ptr %connector_signal.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %connector_signal.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %32)
  %cmp4.i = icmp eq i32 %32, 128
  br i1 %cmp4.i, label %if.then6.i, label %if.end.i.for.inc.i_crit_edge

if.end.i.for.inc.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.then6.i:                                       ; preds = %if.end.i
  %inc.i = add i32 %edp_num.0, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %inc.i)
  %cmp10.i = icmp eq i32 %inc.i, 2
  br i1 %cmp10.i, label %if.then6.i.for.body12.lr.ph_crit_edge, label %if.then6.i.for.inc.i_crit_edge

if.then6.i.for.inc.i_crit_edge:                   ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.then6.i.for.body12.lr.ph_crit_edge:            ; preds = %if.then6.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body12.lr.ph

for.inc.i:                                        ; preds = %if.then6.i.for.inc.i_crit_edge, %if.end.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %edp_num.1 = phi i32 [ %edp_num.0, %for.body.i.for.inc.i_crit_edge ], [ %inc.i, %if.then6.i.for.inc.i_crit_edge ], [ %edp_num.0, %if.end.i.for.inc.i_crit_edge ]
  %inc15.i = add nuw nsw i32 %i.027.i, 1
  %exitcond.not = icmp eq i32 %inc15.i, %conv.i
  br i1 %exitcond.not, label %get_edp_links.exit, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

get_edp_links.exit:                               ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %edp_num.1)
  %cmp1180 = icmp sgt i32 %edp_num.1, 0
  br i1 %cmp1180, label %get_edp_links.exit.for.body12.lr.ph_crit_edge, label %get_edp_links.exit.if.end24_crit_edge

get_edp_links.exit.if.end24_crit_edge:            ; preds = %get_edp_links.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

get_edp_links.exit.for.body12.lr.ph_crit_edge:    ; preds = %get_edp_links.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body12.lr.ph

for.body12.lr.ph:                                 ; preds = %get_edp_links.exit.for.body12.lr.ph_crit_edge, %if.then6.i.for.body12.lr.ph_crit_edge
  %edp_num.286 = phi i32 [ %edp_num.1, %get_edp_links.exit.for.body12.lr.ph_crit_edge ], [ 2, %if.then6.i.for.body12.lr.ph_crit_edge ]
  %33 = ptrtoint ptr %linear_lut to i32
  %.fca.0.insert41 = insertvalue [7 x i32] poison, i32 %33, 0
  %.fca.1.insert44 = insertvalue [7 x i32] %.fca.0.insert41, i32 16, 1
  %.fca.2.insert47 = insertvalue [7 x i32] %.fca.1.insert44, i32 16777215, 2
  %.fca.3.insert50 = insertvalue [7 x i32] %.fca.2.insert47, i32 -858993460, 3
  %.fca.4.insert53 = insertvalue [7 x i32] %.fca.3.insert50, i32 52428, 4
  %.fca.5.insert56 = insertvalue [7 x i32] %.fca.4.insert53, i32 655, 5
  %.fca.6.insert59 = insertvalue [7 x i32] %.fca.5.insert56, i32 0, 6
  br label %for.body12

for.cond10:                                       ; preds = %for.body12
  %inc20 = add nuw nsw i32 %i.181, 1
  %exitcond83.not = icmp eq i32 %inc20, %edp_num.286
  br i1 %exitcond83.not, label %for.cond10.if.end24_crit_edge, label %for.cond10.for.body12_crit_edge

for.cond10.for.body12_crit_edge:                  ; preds = %for.cond10
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body12

for.cond10.if.end24_crit_edge:                    ; preds = %for.cond10
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

for.body12:                                       ; preds = %for.cond10.for.body12_crit_edge, %for.body12.lr.ph
  %i.181 = phi i32 [ 0, %for.body12.lr.ph ], [ %inc20, %for.cond10.for.body12_crit_edge ]
  %34 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %dm, align 8
  %res_pool15 = getelementptr inbounds %struct.dc, ptr %35, i32 0, i32 12
  %36 = ptrtoint ptr %res_pool15 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %res_pool15, align 8
  %call16 = call zeroext i1 @dmub_init_abm_config(ptr noundef %37, [7 x i32] %.fca.6.insert59, i32 noundef %i.181) #20
  br i1 %call16, label %for.cond10, label %for.body12.cleanup27_crit_edge

for.body12.cleanup27_crit_edge:                   ; preds = %for.body12
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup27

if.end24:                                         ; preds = %for.cond10.if.end24_crit_edge, %get_edp_links.exit.if.end24_crit_edge, %if.then6.if.end24_crit_edge, %if.else.if.end24_crit_edge, %if.then.if.end24_crit_edge
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %iter.i) #20
  %38 = ptrtoint ptr %iter.i to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr inttoptr (i32 -1 to ptr), ptr %iter.i, align 4, !annotation !976
  %39 = getelementptr inbounds %struct.drm_connector_list_iter, ptr %iter.i, i32 0, i32 1
  %40 = ptrtoint ptr %39 to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr inttoptr (i32 -1 to ptr), ptr %39, align 4, !annotation !976
  call void @drm_connector_list_iter_begin(ptr noundef %ddev.i, ptr noundef nonnull %iter.i) #20
  %call17.i = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter.i) #20
  %tobool.not18.i = icmp eq ptr %call17.i, null
  br i1 %tobool.not18.i, label %if.end24.detect_mst_link_for_all_connectors.exit_crit_edge, label %if.end24.while.body.i_crit_edge

if.end24.while.body.i_crit_edge:                  ; preds = %if.end24
  br label %while.body.i

if.end24.detect_mst_link_for_all_connectors.exit_crit_edge: ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #22
  br label %detect_mst_link_for_all_connectors.exit

while.body.i:                                     ; preds = %if.end9.i.while.body.i_crit_edge, %if.end24.while.body.i_crit_edge
  %call20.i = phi ptr [ %call.i, %if.end9.i.while.body.i_crit_edge ], [ %call17.i, %if.end24.while.body.i_crit_edge ]
  %ret.019.i = phi i32 [ %ret.1.i, %if.end9.i.while.body.i_crit_edge ], [ 0, %if.end24.while.body.i_crit_edge ]
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call20.i, i32 0, i32 6
  %41 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %dc_link.i, align 8
  %type.i = getelementptr inbounds %struct.dc_link, ptr %42, i32 0, i32 4
  %43 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %44)
  %cmp.i73 = icmp eq i32 %44, 2
  br i1 %cmp.i73, label %land.lhs.true.i, label %while.body.i.if.end9.i_crit_edge

while.body.i.if.end9.i_crit_edge:                 ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9.i

land.lhs.true.i:                                  ; preds = %while.body.i
  %aux.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call20.i, i32 0, i32 8, i32 4
  %45 = ptrtoint ptr %aux.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %aux.i, align 8
  %tobool1.not.i = icmp eq ptr %46, null
  br i1 %tobool1.not.i, label %land.lhs.true.i.if.end9.i_crit_edge, label %if.then.i

land.lhs.true.i.if.end9.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9.i

if.then.i:                                        ; preds = %land.lhs.true.i
  %mst_mgr.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call20.i, i32 0, i32 8
  %base2.i = getelementptr inbounds %struct.drm_connector, ptr %call20.i, i32 0, i32 6
  %47 = ptrtoint ptr %base2.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %base2.i, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.181, ptr noundef nonnull %call20.i, i32 noundef %48) #20
  %call4.i = call i32 @drm_dp_mst_topology_mgr_set_mst(ptr noundef %mst_mgr.i, i1 noundef zeroext true) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %cmp5.i = icmp slt i32 %call4.i, 0
  br i1 %cmp5.i, label %if.then6.i74, label %if.then.i.if.end9.i_crit_edge

if.then.i.if.end9.i_crit_edge:                    ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9.i

if.then6.i74:                                     ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #22
  %dc_link.i.le = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call20.i, i32 0, i32 6
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.182) #20
  %49 = ptrtoint ptr %dc_link.i.le to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %dc_link.i.le, align 8
  %type8.i = getelementptr inbounds %struct.dc_link, ptr %50, i32 0, i32 4
  %51 = ptrtoint ptr %type8.i to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 1, ptr %type8.i, align 4
  br label %detect_mst_link_for_all_connectors.exit

if.end9.i:                                        ; preds = %if.then.i.if.end9.i_crit_edge, %land.lhs.true.i.if.end9.i_crit_edge, %while.body.i.if.end9.i_crit_edge
  %ret.1.i = phi i32 [ %call4.i, %if.then.i.if.end9.i_crit_edge ], [ %ret.019.i, %land.lhs.true.i.if.end9.i_crit_edge ], [ %ret.019.i, %while.body.i.if.end9.i_crit_edge ]
  %call.i = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter.i) #20
  %tobool.not.i75 = icmp eq ptr %call.i, null
  br i1 %tobool.not.i75, label %if.end9.i.detect_mst_link_for_all_connectors.exit_crit_edge, label %if.end9.i.while.body.i_crit_edge

if.end9.i.while.body.i_crit_edge:                 ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.body.i

if.end9.i.detect_mst_link_for_all_connectors.exit_crit_edge: ; preds = %if.end9.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %detect_mst_link_for_all_connectors.exit

detect_mst_link_for_all_connectors.exit:          ; preds = %if.end9.i.detect_mst_link_for_all_connectors.exit_crit_edge, %if.then6.i74, %if.end24.detect_mst_link_for_all_connectors.exit_crit_edge
  %ret.2.i = phi i32 [ %call4.i, %if.then6.i74 ], [ 0, %if.end24.detect_mst_link_for_all_connectors.exit_crit_edge ], [ %ret.1.i, %if.end9.i.detect_mst_link_for_all_connectors.exit_crit_edge ]
  call void @drm_connector_list_iter_end(ptr noundef nonnull %iter.i) #20
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %iter.i) #20
  br label %cleanup27

cleanup27:                                        ; preds = %detect_mst_link_for_all_connectors.exit, %for.body12.cleanup27_crit_edge, %if.then.cleanup27_crit_edge
  %retval.1 = phi i32 [ %ret.2.i, %detect_mst_link_for_all_connectors.exit ], [ -22, %if.then.cleanup27_crit_edge ], [ -22, %for.body12.cleanup27_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %linear_lut) #20
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_sw_init(ptr noundef %handle) #0 align 64 {
entry:
  %create_params.i = alloca %struct.dmub_srv_create_params, align 4
  %region_params.i = alloca %struct.dmub_srv_region_params, align 4
  %region_info.i = alloca %struct.dmub_srv_region_info, align 4
  %fb_params.i = alloca %struct.dmub_srv_fb_params, align 8
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %create_params.i) #20
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %region_params.i) #20
  %0 = getelementptr inbounds %struct.dmub_srv_region_params, ptr %region_params.i, i32 0, i32 1
  %1 = getelementptr inbounds %struct.dmub_srv_region_params, ptr %region_params.i, i32 0, i32 2
  %2 = getelementptr inbounds %struct.dmub_srv_region_params, ptr %region_params.i, i32 0, i32 3
  %3 = getelementptr inbounds %struct.dmub_srv_region_params, ptr %region_params.i, i32 0, i32 4
  call void @llvm.lifetime.start.p0(i64 72, ptr nonnull %region_info.i) #20
  %4 = call ptr @memset(ptr %region_info.i, i32 255, i32 72)
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %fb_params.i) #20
  %5 = getelementptr inbounds %struct.dmub_srv_fb_params, ptr %fb_params.i, i32 0, i32 1
  %6 = getelementptr inbounds %struct.dmub_srv_fb_params, ptr %fb_params.i, i32 0, i32 2
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 20
  %7 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx.i, align 4
  %9 = zext i32 %8 to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.435)
  switch i32 %8, label %entry.if.end_crit_edge [
    i32 131328, label %sw.bb.i
    i32 196608, label %sw.bb4.i
    i32 196609, label %entry.sw.epilog.i_crit_edge
    i32 196610, label %sw.bb12.i
    i32 196611, label %sw.bb13.i
    i32 196866, label %entry.sw.bb14.i_crit_edge
    i32 196867, label %entry.sw.bb14.i_crit_edge20
  ]

entry.sw.bb14.i_crit_edge20:                      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb14.i

entry.sw.bb14.i_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb14.i

entry.sw.epilog.i_crit_edge:                      ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

sw.bb.i:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %external_rev_id.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 8
  %10 = ptrtoint ptr %external_rev_id.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %external_rev_id.i, align 4
  %12 = add i32 %11, -161
  call void @__sanitizer_cov_trace_const_cmp4(i32 94, i32 %12)
  %13 = icmp ult i32 %12, 94
  %spec.select.i = select i1 %13, ptr @.str.184, ptr @.str.183
  br label %sw.epilog.i

sw.bb4.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx6.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 1
  %14 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx6.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 656128, i32 %15)
  %cmp8.i = icmp eq i32 %15, 656128
  %.str.185..str.186.i = select i1 %cmp8.i, ptr @.str.185, ptr @.str.186
  br label %sw.epilog.i

sw.bb12.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i

sw.bb13.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i

sw.bb14.i:                                        ; preds = %entry.sw.bb14.i_crit_edge, %entry.sw.bb14.i_crit_edge20
  %external_rev_id15.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 8
  %16 = ptrtoint ptr %external_rev_id15.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %external_rev_id15.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %17)
  %cmp16.i = icmp eq i32 %17, 32
  %cond.i = select i1 %cmp16.i, i32 8, i32 7
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.bb14.i, %sw.bb13.i, %sw.bb12.i, %sw.bb4.i, %sw.bb.i, %entry.sw.epilog.i_crit_edge
  %fw_name_dmub.0.i = phi ptr [ @.str.190, %sw.bb14.i ], [ @.str.189, %sw.bb13.i ], [ @.str.188, %sw.bb12.i ], [ %.str.185..str.186.i, %sw.bb4.i ], [ @.str.187, %entry.sw.epilog.i_crit_edge ], [ %spec.select.i, %sw.bb.i ]
  %dmub_asic.0.i = phi i32 [ %cond.i, %sw.bb14.i ], [ 6, %sw.bb13.i ], [ 5, %sw.bb12.i ], [ 3, %sw.bb4.i ], [ 4, %entry.sw.epilog.i_crit_edge ], [ 2, %sw.bb.i ]
  %dmub_fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 6
  %18 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %handle, align 8
  %call.i = tail call i32 @request_firmware_direct(ptr noundef %dmub_fw.i, ptr noundef nonnull %fw_name_dmub.0.i, ptr noundef %19) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end18.i, label %if.then17.i

if.then17.i:                                      ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.191, i32 noundef %call.i) #20
  br label %if.end

if.end18.i:                                       ; preds = %sw.epilog.i
  %20 = ptrtoint ptr %dmub_fw.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %dmub_fw.i, align 4
  %call21.i = tail call i32 @amdgpu_ucode_validate(ptr noundef %21) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21.i)
  %tobool22.not.i = icmp eq i32 %call21.i, 0
  br i1 %tobool22.not.i, label %if.end24.i, label %if.then23.i

if.then23.i:                                      ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.192, i32 noundef %call21.i) #20
  br label %if.end

if.end24.i:                                       ; preds = %if.end18.i
  %22 = ptrtoint ptr %dmub_fw.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dmub_fw.i, align 4
  %data.i = getelementptr inbounds %struct.firmware, ptr %23, i32 0, i32 1
  %24 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %data.i, align 4
  %ucode_version.i = getelementptr inbounds %struct.common_firmware_header, ptr %25, i32 0, i32 6
  %26 = ptrtoint ptr %ucode_version.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %ucode_version.i, align 4
  %28 = tail call i32 @llvm.bswap.i32(i32 %27) #20
  %dmcub_fw_version.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 10
  %29 = ptrtoint ptr %dmcub_fw_version.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %28, ptr %dmcub_fw_version.i, align 4
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %30 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %31)
  %cmp28.i = icmp eq i32 %31, 2
  br i1 %cmp28.i, label %if.then29.i, label %if.end24.i.if.end42.i_crit_edge

if.end24.i.if.end42.i_crit_edge:                  ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end42.i

if.then29.i:                                      ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx31.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 34
  %32 = ptrtoint ptr %arrayidx31.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 34, ptr %arrayidx31.i, align 8
  %fw.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 34, i32 1
  %33 = ptrtoint ptr %fw.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %23, ptr %fw.i, align 4
  %inst_const_bytes.i = getelementptr inbounds %struct.dmcub_firmware_header_v1_0, ptr %25, i32 0, i32 1
  %34 = ptrtoint ptr %inst_const_bytes.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %inst_const_bytes.i, align 4
  %36 = tail call i32 @llvm.bswap.i32(i32 %35) #20
  %add.i = add i32 %36, 4095
  %and.i = and i32 %add.i, -4096
  %fw_size.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 3
  %37 = ptrtoint ptr %fw_size.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %fw_size.i, align 8
  %add38.i = add i32 %and.i, %38
  store i32 %add38.i, ptr %fw_size.i, align 8
  %call41.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.193, i32 noundef %28) #25
  br label %if.end42.i

if.end42.i:                                       ; preds = %if.then29.i, %if.end24.i.if.end42.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9) to i32))
  %39 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9), align 4
  %call7.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %39, i32 noundef 3520, i32 noundef 304) #26
  %dmub_srv45.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 1
  %40 = ptrtoint ptr %dmub_srv45.i to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr %call7.i.i.i, ptr %dmub_srv45.i, align 4
  %tobool48.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool48.not.i, label %if.then49.i, label %if.end50.i

if.then49.i:                                      ; preds = %if.end42.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.195) #20
  br label %dm_dmub_sw_init.exit.thread

if.end50.i:                                       ; preds = %if.end42.i
  %41 = getelementptr inbounds i8, ptr %create_params.i, i32 8
  %42 = call ptr @memset(ptr %41, i32 0, i32 20)
  %user_ctx.i = getelementptr inbounds %struct.dmub_srv_create_params, ptr %create_params.i, i32 0, i32 2
  %43 = ptrtoint ptr %user_ctx.i to i32
  call void @__asan_store4_noabort(i32 %43)
  store ptr %handle, ptr %user_ctx.i, align 4
  %44 = ptrtoint ptr %create_params.i to i32
  call void @__asan_store4_noabort(i32 %44)
  store ptr @amdgpu_dm_dmub_reg_read, ptr %create_params.i, align 4
  %reg_write.i = getelementptr inbounds %struct.dmub_srv_base_funcs, ptr %create_params.i, i32 0, i32 1
  %45 = ptrtoint ptr %reg_write.i to i32
  call void @__asan_store4_noabort(i32 %45)
  store ptr @amdgpu_dm_dmub_reg_write, ptr %reg_write.i, align 4
  %asic.i = getelementptr inbounds %struct.dmub_srv_create_params, ptr %create_params.i, i32 0, i32 3
  %46 = ptrtoint ptr %asic.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %dmub_asic.0.i, ptr %asic.i, align 4
  %call52.i = call i32 @dmub_srv_create(ptr noundef nonnull %call7.i.i.i, ptr noundef nonnull %create_params.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52.i)
  %cmp53.not.i = icmp eq i32 %call52.i, 0
  br i1 %cmp53.not.i, label %if.end55.i, label %if.then54.i

if.then54.i:                                      ; preds = %if.end50.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.196, i32 noundef %call52.i) #20
  br label %dm_dmub_sw_init.exit.thread

if.end55.i:                                       ; preds = %if.end50.i
  %inst_const_bytes56.i = getelementptr inbounds %struct.dmcub_firmware_header_v1_0, ptr %25, i32 0, i32 1
  %47 = ptrtoint ptr %inst_const_bytes56.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %inst_const_bytes56.i, align 4
  %49 = call i32 @llvm.bswap.i32(i32 %48) #20
  %sub57.i = add i32 %49, -512
  %50 = ptrtoint ptr %region_params.i to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %sub57.i, ptr %region_params.i, align 4
  %bss_data_bytes.i = getelementptr inbounds %struct.dmcub_firmware_header_v1_0, ptr %25, i32 0, i32 2
  %51 = ptrtoint ptr %bss_data_bytes.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %bss_data_bytes.i, align 4
  %53 = call i32 @llvm.bswap.i32(i32 %52) #20
  %54 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %53, ptr %0, align 4
  %bios_size.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 27
  %55 = ptrtoint ptr %bios_size.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %bios_size.i, align 8
  %57 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %56, ptr %1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %52)
  %tobool59.not.i = icmp eq i32 %52, 0
  br i1 %tobool59.not.i, label %if.end55.i.cond.end.i_crit_edge, label %cond.true.i

if.end55.i.cond.end.i_crit_edge:                  ; preds = %if.end55.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end.i

cond.true.i:                                      ; preds = %if.end55.i
  call void @__sanitizer_cov_trace_pc() #22
  %58 = ptrtoint ptr %dmub_fw.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %dmub_fw.i, align 4
  %data62.i = getelementptr inbounds %struct.firmware, ptr %59, i32 0, i32 1
  %60 = ptrtoint ptr %data62.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %data62.i, align 4
  %ucode_array_offset_bytes.i = getelementptr inbounds %struct.common_firmware_header, ptr %25, i32 0, i32 8
  %62 = ptrtoint ptr %ucode_array_offset_bytes.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %ucode_array_offset_bytes.i, align 4
  %64 = call i32 @llvm.bswap.i32(i32 %63) #20
  %add.ptr.i = getelementptr i8, ptr %61, i32 %64
  %add.ptr65.i = getelementptr i8, ptr %add.ptr.i, i32 %49
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.true.i, %if.end55.i.cond.end.i_crit_edge
  %cond66.i = phi ptr [ %add.ptr65.i, %cond.true.i ], [ null, %if.end55.i.cond.end.i_crit_edge ]
  %65 = ptrtoint ptr %3 to i32
  call void @__asan_store4_noabort(i32 %65)
  store ptr %cond66.i, ptr %3, align 4
  %66 = ptrtoint ptr %dmub_fw.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %dmub_fw.i, align 4
  %data69.i = getelementptr inbounds %struct.firmware, ptr %67, i32 0, i32 1
  %68 = ptrtoint ptr %data69.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %data69.i, align 4
  %ucode_array_offset_bytes71.i = getelementptr inbounds %struct.common_firmware_header, ptr %25, i32 0, i32 8
  %70 = ptrtoint ptr %ucode_array_offset_bytes71.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %ucode_array_offset_bytes71.i, align 4
  %72 = call i32 @llvm.bswap.i32(i32 %71) #20
  %add.ptr72.i = getelementptr i8, ptr %69, i32 %72
  %add.ptr73.i = getelementptr i8, ptr %add.ptr72.i, i32 256
  %73 = ptrtoint ptr %2 to i32
  call void @__asan_store4_noabort(i32 %73)
  store ptr %add.ptr73.i, ptr %2, align 4
  %call74.i = call i32 @dmub_srv_calc_region_info(ptr noundef nonnull %call7.i.i.i, ptr noundef nonnull %region_params.i, ptr noundef nonnull %region_info.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call74.i)
  %cmp75.not.i = icmp eq i32 %call74.i, 0
  br i1 %cmp75.not.i, label %if.end77.i, label %if.then76.i

if.then76.i:                                      ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.197, i32 noundef %call74.i) #20
  br label %dm_dmub_sw_init.exit.thread

if.end77.i:                                       ; preds = %cond.end.i
  %74 = ptrtoint ptr %region_info.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %region_info.i, align 4
  %dmub_bo.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 7
  %dmub_bo_gpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 8
  %dmub_bo_cpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 9
  %call81.i = call i32 @amdgpu_bo_create_kernel(ptr noundef %handle, i32 noundef %75, i32 noundef 4096, i32 noundef 4, ptr noundef %dmub_bo.i, ptr noundef %dmub_bo_gpu_addr.i, ptr noundef %dmub_bo_cpu_addr.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call81.i)
  %tobool82.not.i = icmp eq i32 %call81.i, 0
  br i1 %tobool82.not.i, label %if.end84.i, label %if.end77.i.dm_dmub_sw_init.exit.thread_crit_edge

if.end77.i.dm_dmub_sw_init.exit.thread_crit_edge: ; preds = %if.end77.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_dmub_sw_init.exit.thread

if.end84.i:                                       ; preds = %if.end77.i
  %76 = ptrtoint ptr %dmub_bo_cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %dmub_bo_cpu_addr.i, align 8
  %78 = ptrtoint ptr %5 to i32
  call void @__asan_store4_noabort(i32 %78)
  store ptr %77, ptr %5, align 4
  %79 = ptrtoint ptr %dmub_bo_gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %79)
  %80 = load i64, ptr %dmub_bo_gpu_addr.i, align 8
  %81 = ptrtoint ptr %6 to i32
  call void @__asan_store8_noabort(i32 %81)
  store i64 %80, ptr %6, align 8
  %82 = ptrtoint ptr %fb_params.i to i32
  call void @__asan_store4_noabort(i32 %82)
  store ptr %region_info.i, ptr %fb_params.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8) to i32))
  %83 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8), align 4
  %call7.i.i160.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %83, i32 noundef 3520, i32 noundef 200) #26
  %dmub_fb_info.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 5
  %84 = ptrtoint ptr %dmub_fb_info.i to i32
  call void @__asan_store4_noabort(i32 %84)
  store ptr %call7.i.i160.i, ptr %dmub_fb_info.i, align 8
  %tobool94.not.i = icmp eq ptr %call7.i.i160.i, null
  br i1 %tobool94.not.i, label %if.then95.i, label %if.end96.i

if.then95.i:                                      ; preds = %if.end84.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.198) #20
  br label %dm_dmub_sw_init.exit.thread

if.end96.i:                                       ; preds = %if.end84.i
  %call97.i = call i32 @dmub_srv_calc_fb_info(ptr noundef nonnull %call7.i.i.i, ptr noundef nonnull %fb_params.i, ptr noundef nonnull %call7.i.i160.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call97.i)
  %cmp98.not.i = icmp eq i32 %call97.i, 0
  br i1 %cmp98.not.i, label %if.end96.i.if.end_crit_edge, label %if.then99.i

if.end96.i.if.end_crit_edge:                      ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then99.i:                                      ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.199, i32 noundef %call97.i) #20
  br label %dm_dmub_sw_init.exit.thread

dm_dmub_sw_init.exit.thread:                      ; preds = %if.then99.i, %if.then95.i, %if.end77.i.dm_dmub_sw_init.exit.thread_crit_edge, %if.then76.i, %if.then54.i, %if.then49.i
  %retval.0.i.ph = phi i32 [ %call81.i, %if.end77.i.dm_dmub_sw_init.exit.thread_crit_edge ], [ -12, %if.then49.i ], [ -12, %if.then95.i ], [ -22, %if.then99.i ], [ -22, %if.then76.i ], [ -22, %if.then54.i ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %fb_params.i) #20
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %region_info.i) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %region_params.i) #20
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %create_params.i) #20
  br label %cleanup

if.end:                                           ; preds = %if.end96.i.if.end_crit_edge, %if.then23.i, %if.then17.i, %entry.if.end_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %fb_params.i) #20
  call void @llvm.lifetime.end.p0(i64 72, ptr nonnull %region_info.i) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %region_params.i) #20
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %create_params.i) #20
  %asic_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 5
  %85 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %asic_type.i, align 8
  %87 = zext i32 %86 to i64
  call void @__sanitizer_cov_trace_switch(i64 %87, ptr @__sancov_gen_cov_switch_values.436)
  switch i32 %86, label %sw.default.i [
    i32 0, label %if.end.cleanup_crit_edge
    i32 1, label %if.end.cleanup_crit_edge21
    i32 2, label %if.end.cleanup_crit_edge22
    i32 3, label %if.end.cleanup_crit_edge23
    i32 5, label %if.end.cleanup_crit_edge24
    i32 8, label %if.end.cleanup_crit_edge25
    i32 6, label %if.end.cleanup_crit_edge26
    i32 7, label %if.end.cleanup_crit_edge27
    i32 9, label %if.end.cleanup_crit_edge28
    i32 11, label %if.end.cleanup_crit_edge29
    i32 12, label %if.end.cleanup_crit_edge30
    i32 13, label %if.end.cleanup_crit_edge31
    i32 14, label %if.end.cleanup_crit_edge32
    i32 16, label %if.end.cleanup_crit_edge33
    i32 15, label %if.end.cleanup_crit_edge34
    i32 17, label %if.end.cleanup_crit_edge35
    i32 18, label %if.end.cleanup_crit_edge36
    i32 19, label %if.end.cleanup_crit_edge37
    i32 20, label %if.end.cleanup_crit_edge38
    i32 21, label %if.end.cleanup_crit_edge39
    i32 29, label %if.end.sw.epilog17.i_crit_edge
    i32 22, label %sw.bb2.i
  ]

if.end.sw.epilog17.i_crit_edge:                   ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog17.i

if.end.cleanup_crit_edge39:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge38:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge37:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge36:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge35:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge34:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge33:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge32:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge31:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge30:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge29:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge28:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge27:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge26:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge25:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge24:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge23:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge22:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge21:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.bb2.i:                                         ; preds = %if.end
  %external_rev_id.i5 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 8
  %88 = ptrtoint ptr %external_rev_id.i5 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %external_rev_id.i5, align 4
  %90 = add i32 %89, -65
  call void @__sanitizer_cov_trace_const_cmp4(i32 80, i32 %90)
  %91 = icmp ult i32 %90, 80
  br i1 %91, label %sw.bb2.i.sw.epilog17.i_crit_edge, label %sw.bb2.i.cleanup_crit_edge

sw.bb2.i.cleanup_crit_edge:                       ; preds = %sw.bb2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.bb2.i.sw.epilog17.i_crit_edge:                 ; preds = %sw.bb2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog17.i

sw.default.i:                                     ; preds = %if.end
  %92 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %arrayidx.i, align 4
  %94 = zext i32 %93 to i64
  call void @__sanitizer_cov_trace_switch(i64 %94, ptr @__sancov_gen_cov_switch_values.437)
  switch i32 %93, label %sw.epilog.i7 [
    i32 131074, label %sw.default.i.cleanup_crit_edge
    i32 131075, label %sw.default.i.cleanup_crit_edge40
    i32 131072, label %sw.default.i.cleanup_crit_edge41
    i32 131328, label %sw.default.i.cleanup_crit_edge42
    i32 196608, label %sw.default.i.cleanup_crit_edge43
    i32 196610, label %sw.default.i.cleanup_crit_edge44
    i32 196611, label %sw.default.i.cleanup_crit_edge45
    i32 196609, label %sw.default.i.cleanup_crit_edge46
    i32 196866, label %sw.default.i.cleanup_crit_edge47
    i32 196867, label %sw.default.i.cleanup_crit_edge48
  ]

sw.default.i.cleanup_crit_edge48:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge47:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge46:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge45:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge44:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge43:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge42:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge41:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge40:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.default.i.cleanup_crit_edge:                   ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.epilog.i7:                                     ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.202, i32 noundef %86) #20
  br label %cleanup

sw.epilog17.i:                                    ; preds = %sw.bb2.i.sw.epilog17.i_crit_edge, %if.end.sw.epilog17.i_crit_edge
  %fw_name_dmcu.0.i = phi ptr [ @.str.200, %if.end.sw.epilog17.i_crit_edge ], [ @.str.201, %sw.bb2.i.sw.epilog17.i_crit_edge ]
  %load_type.i8 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %95 = ptrtoint ptr %load_type.i8 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %load_type.i8, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %96)
  %cmp18.not.i = icmp eq i32 %96, 2
  br i1 %cmp18.not.i, label %if.end20.i, label %if.then19.i

if.then19.i:                                      ; preds = %sw.epilog17.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.203) #20
  br label %cleanup

if.end20.i:                                       ; preds = %sw.epilog17.i
  %fw_dmcu.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 38
  %97 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %handle, align 8
  %call.i9 = call i32 @request_firmware_direct(ptr noundef %fw_dmcu.i, ptr noundef nonnull %fw_name_dmcu.0.i, ptr noundef %98) #20
  %99 = zext i32 %call.i9 to i64
  call void @__sanitizer_cov_trace_switch(i64 %99, ptr @__sancov_gen_cov_switch_values.438)
  switch i32 %call.i9, label %do.end.i [
    i32 -2, label %if.then22.i
    i32 0, label %if.end28.i
  ]

if.then22.i:                                      ; preds = %if.end20.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.204) #20
  %100 = ptrtoint ptr %fw_dmcu.i to i32
  call void @__asan_store4_noabort(i32 %100)
  store ptr null, ptr %fw_dmcu.i, align 8
  br label %cleanup

do.end.i:                                         ; preds = %if.end20.i
  call void @__sanitizer_cov_trace_pc() #22
  %101 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %handle, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %102, ptr noundef nonnull @.str.205, ptr noundef nonnull %fw_name_dmcu.0.i) #25
  br label %cleanup

if.end28.i:                                       ; preds = %if.end20.i
  %103 = ptrtoint ptr %fw_dmcu.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %fw_dmcu.i, align 8
  %call31.i = call i32 @amdgpu_ucode_validate(ptr noundef %104) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31.i)
  %tobool32.not.i = icmp eq i32 %call31.i, 0
  br i1 %tobool32.not.i, label %if.end42.i16, label %do.end36.i

do.end36.i:                                       ; preds = %if.end28.i
  call void @__sanitizer_cov_trace_pc() #22
  %105 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %handle, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %106, ptr noundef nonnull @.str.210, ptr noundef nonnull %fw_name_dmcu.0.i) #25
  %107 = ptrtoint ptr %fw_dmcu.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %fw_dmcu.i, align 8
  call void @release_firmware(ptr noundef %108) #20
  %109 = ptrtoint ptr %fw_dmcu.i to i32
  call void @__asan_store4_noabort(i32 %109)
  store ptr null, ptr %fw_dmcu.i, align 8
  br label %cleanup

if.end42.i16:                                     ; preds = %if.end28.i
  call void @__sanitizer_cov_trace_pc() #22
  %110 = ptrtoint ptr %fw_dmcu.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %fw_dmcu.i, align 8
  %data.i10 = getelementptr inbounds %struct.firmware, ptr %111, i32 0, i32 1
  %112 = ptrtoint ptr %data.i10 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %data.i10, align 4
  %arrayidx46.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 30
  %114 = ptrtoint ptr %arrayidx46.i to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 30, ptr %arrayidx46.i, align 8
  %fw.i11 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 30, i32 1
  %115 = ptrtoint ptr %fw.i11 to i32
  call void @__asan_store4_noabort(i32 %115)
  store ptr %111, ptr %fw.i11, align 4
  %ucode_size_bytes.i = getelementptr inbounds %struct.common_firmware_header, ptr %113, i32 0, i32 7
  %116 = ptrtoint ptr %ucode_size_bytes.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %ucode_size_bytes.i, align 4
  %118 = call i32 @llvm.bswap.i32(i32 %117) #20
  %intv_size_bytes.i = getelementptr inbounds %struct.dmcu_firmware_header_v1_0, ptr %113, i32 0, i32 2
  %119 = ptrtoint ptr %intv_size_bytes.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %intv_size_bytes.i, align 4
  %121 = call i32 @llvm.bswap.i32(i32 %120) #20
  %sub.i = add i32 %118, 4095
  %add.i12 = sub i32 %sub.i, %121
  %and.i13 = and i32 %add.i12, -4096
  %fw_size.i14 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 3
  %122 = ptrtoint ptr %fw_size.i14 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %fw_size.i14, align 8
  %add53.i = add i32 %and.i13, %123
  store i32 %add53.i, ptr %fw_size.i14, align 8
  %arrayidx56.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 31
  %124 = ptrtoint ptr %arrayidx56.i to i32
  call void @__asan_store4_noabort(i32 %124)
  store i32 31, ptr %arrayidx56.i, align 8
  %fw63.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 0, i32 31, i32 1
  %125 = ptrtoint ptr %fw63.i to i32
  call void @__asan_store4_noabort(i32 %125)
  store ptr %111, ptr %fw63.i, align 4
  %126 = ptrtoint ptr %intv_size_bytes.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %intv_size_bytes.i, align 4
  %128 = call i32 @llvm.bswap.i32(i32 %127) #20
  %add65.i = add i32 %128, 4095
  %and66.i = and i32 %add65.i, -4096
  %add69.i = add i32 %and66.i, %add53.i
  %129 = ptrtoint ptr %fw_size.i14 to i32
  call void @__asan_store4_noabort(i32 %129)
  store i32 %add69.i, ptr %fw_size.i14, align 8
  %ucode_version.i15 = getelementptr inbounds %struct.common_firmware_header, ptr %113, i32 0, i32 6
  %130 = ptrtoint ptr %ucode_version.i15 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load i32, ptr %ucode_version.i15, align 4
  %132 = call i32 @llvm.bswap.i32(i32 %131) #20
  %dmcu_fw_version.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 39
  %133 = ptrtoint ptr %dmcu_fw_version.i to i32
  call void @__asan_store4_noabort(i32 %133)
  store i32 %132, ptr %dmcu_fw_version.i, align 4
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.212) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end42.i16, %do.end36.i, %do.end.i, %if.then22.i, %if.then19.i, %sw.epilog.i7, %sw.default.i.cleanup_crit_edge, %sw.default.i.cleanup_crit_edge40, %sw.default.i.cleanup_crit_edge41, %sw.default.i.cleanup_crit_edge42, %sw.default.i.cleanup_crit_edge43, %sw.default.i.cleanup_crit_edge44, %sw.default.i.cleanup_crit_edge45, %sw.default.i.cleanup_crit_edge46, %sw.default.i.cleanup_crit_edge47, %sw.default.i.cleanup_crit_edge48, %sw.bb2.i.cleanup_crit_edge, %if.end.cleanup_crit_edge, %if.end.cleanup_crit_edge21, %if.end.cleanup_crit_edge22, %if.end.cleanup_crit_edge23, %if.end.cleanup_crit_edge24, %if.end.cleanup_crit_edge25, %if.end.cleanup_crit_edge26, %if.end.cleanup_crit_edge27, %if.end.cleanup_crit_edge28, %if.end.cleanup_crit_edge29, %if.end.cleanup_crit_edge30, %if.end.cleanup_crit_edge31, %if.end.cleanup_crit_edge32, %if.end.cleanup_crit_edge33, %if.end.cleanup_crit_edge34, %if.end.cleanup_crit_edge35, %if.end.cleanup_crit_edge36, %if.end.cleanup_crit_edge37, %if.end.cleanup_crit_edge38, %if.end.cleanup_crit_edge39, %dm_dmub_sw_init.exit.thread
  %retval.0 = phi i32 [ %retval.0.i.ph, %dm_dmub_sw_init.exit.thread ], [ -22, %sw.epilog.i7 ], [ 0, %if.then19.i ], [ 0, %if.then22.i ], [ %call.i9, %do.end.i ], [ %call31.i, %do.end36.i ], [ 0, %if.end42.i16 ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %if.end.cleanup_crit_edge21 ], [ 0, %if.end.cleanup_crit_edge22 ], [ 0, %if.end.cleanup_crit_edge23 ], [ 0, %if.end.cleanup_crit_edge24 ], [ 0, %if.end.cleanup_crit_edge25 ], [ 0, %if.end.cleanup_crit_edge26 ], [ 0, %if.end.cleanup_crit_edge27 ], [ 0, %if.end.cleanup_crit_edge28 ], [ 0, %if.end.cleanup_crit_edge29 ], [ 0, %if.end.cleanup_crit_edge30 ], [ 0, %if.end.cleanup_crit_edge31 ], [ 0, %if.end.cleanup_crit_edge32 ], [ 0, %if.end.cleanup_crit_edge33 ], [ 0, %if.end.cleanup_crit_edge34 ], [ 0, %if.end.cleanup_crit_edge35 ], [ 0, %if.end.cleanup_crit_edge36 ], [ 0, %if.end.cleanup_crit_edge37 ], [ 0, %if.end.cleanup_crit_edge38 ], [ 0, %if.end.cleanup_crit_edge39 ], [ 0, %sw.default.i.cleanup_crit_edge ], [ 0, %sw.default.i.cleanup_crit_edge40 ], [ 0, %sw.default.i.cleanup_crit_edge41 ], [ 0, %sw.default.i.cleanup_crit_edge42 ], [ 0, %sw.default.i.cleanup_crit_edge43 ], [ 0, %sw.default.i.cleanup_crit_edge44 ], [ 0, %sw.default.i.cleanup_crit_edge45 ], [ 0, %sw.default.i.cleanup_crit_edge46 ], [ 0, %sw.default.i.cleanup_crit_edge47 ], [ 0, %sw.default.i.cleanup_crit_edge48 ], [ 0, %sw.bb2.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_sw_fini(ptr nocapture noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dmub_fb_info = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 5
  %0 = ptrtoint ptr %dmub_fb_info to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dmub_fb_info, align 8
  tail call void @kfree(ptr noundef %1) #20
  %2 = ptrtoint ptr %dmub_fb_info to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %dmub_fb_info, align 8
  %dmub_srv = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 1
  %3 = ptrtoint ptr %dmub_srv to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dmub_srv, align 4
  %tobool.not = icmp eq ptr %4, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dmub_srv_destroy(ptr noundef nonnull %4) #20
  %5 = ptrtoint ptr %dmub_srv to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr null, ptr %dmub_srv, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %dmub_fw = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 6
  %6 = ptrtoint ptr %dmub_fw to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dmub_fw, align 4
  tail call void @release_firmware(ptr noundef %7) #20
  %8 = ptrtoint ptr %dmub_fw to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr null, ptr %dmub_fw, align 4
  %fw_dmcu = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 38
  %9 = ptrtoint ptr %fw_dmcu to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %fw_dmcu, align 8
  tail call void @release_firmware(ptr noundef %10) #20
  %11 = ptrtoint ptr %fw_dmcu to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr null, ptr %fw_dmcu, align 8
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_early_fini(ptr nocapture noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_audio to i32))
  %0 = load i32, ptr @amdgpu_audio, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %0)
  %tobool.not.i = icmp eq i32 %0, 0
  br i1 %tobool.not.i, label %entry.amdgpu_dm_audio_fini.exit_crit_edge, label %if.end.i

entry.amdgpu_dm_audio_fini.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_audio_fini.exit

if.end.i:                                         ; preds = %entry
  %audio.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 19
  %1 = ptrtoint ptr %audio.i to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %audio.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %2)
  %tobool1.not.i = icmp eq i8 %2, 0
  br i1 %tobool1.not.i, label %if.end.i.amdgpu_dm_audio_fini.exit_crit_edge, label %if.end3.i

if.end.i.amdgpu_dm_audio_fini.exit_crit_edge:     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_audio_fini.exit

if.end3.i:                                        ; preds = %if.end.i
  %audio_registered.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 19
  %3 = ptrtoint ptr %audio_registered.i to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %audio_registered.i, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %4)
  %tobool4.not.i = icmp eq i8 %4, 0
  br i1 %tobool4.not.i, label %if.end3.i.if.end8.i_crit_edge, label %if.then5.i

if.end3.i.if.end8.i_crit_edge:                    ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end8.i

if.then5.i:                                       ; preds = %if.end3.i
  call void @__sanitizer_cov_trace_pc() #22
  %5 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %handle, align 8
  tail call void @component_del(ptr noundef %6, ptr noundef nonnull @amdgpu_dm_audio_component_bind_ops) #20
  %7 = ptrtoint ptr %audio_registered.i to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 0, ptr %audio_registered.i, align 8
  br label %if.end8.i

if.end8.i:                                        ; preds = %if.then5.i, %if.end3.i.if.end8.i_crit_edge
  %8 = ptrtoint ptr %audio.i to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 0, ptr %audio.i, align 4
  br label %amdgpu_dm_audio_fini.exit

amdgpu_dm_audio_fini.exit:                        ; preds = %if.end8.i, %if.end.i.amdgpu_dm_audio_fini.exit_crit_edge, %entry.amdgpu_dm_audio_fini.exit_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_hw_init(ptr noundef %handle) #0 align 64 {
entry:
  %bl_name.i.i = alloca [16 x i8], align 1
  %props.i.i = alloca %struct.backlight_properties, align 4
  %int_params.i.i37 = alloca %struct.dc_interrupt_params, align 4
  %int_params.i38 = alloca %struct.dc_interrupt_params, align 4
  %int_params.i.i = alloca %struct.dc_interrupt_params, align 4
  %int_params.i = alloca %struct.dc_interrupt_params, align 4
  %new_connection_type.i = alloca i32, align 4
  %init_data.i = alloca %struct.dc_init_data, align 8
  %init_params.i = alloca %struct.dc_callback_init, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 152, ptr nonnull %init_data.i) #20
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %init_params.i) #20
  %ddev.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %dm.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 13
  %0 = ptrtoint ptr %ddev.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr %ddev.i.i, ptr %ddev.i, align 8
  %adev2.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 12
  %1 = ptrtoint ptr %adev2.i to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr %handle, ptr %adev2.i, align 4
  %2 = call ptr @memset(ptr %init_data.i, i32 0, i32 152)
  %3 = call ptr @memset(ptr %init_params.i, i32 0, i32 12)
  %dc_lock.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 16
  tail call void @__mutex_init(ptr noundef %dc_lock.i, ptr noundef nonnull @.str.214, ptr noundef nonnull @amdgpu_dm_init.__key) #20
  %audio_lock.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 17
  tail call void @__mutex_init(ptr noundef %audio_lock.i, ptr noundef nonnull @.str.216, ptr noundef nonnull @amdgpu_dm_init.__key.215) #20
  %call8.i = tail call i32 @amdgpu_dm_irq_init(ptr noundef %handle) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i)
  %tobool.not.i = icmp eq i32 %call8.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then.i

if.then.i:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.217) #20
  br label %error.i

if.end.i:                                         ; preds = %entry
  %family.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 6
  %4 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %family.i, align 4
  %chip_family.i = getelementptr inbounds %struct.hw_asic_id, ptr %init_data.i, i32 0, i32 1
  %6 = ptrtoint ptr %chip_family.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %5, ptr %chip_family.i, align 4
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 1
  %7 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %pdev.i, align 4
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %8, i32 0, i32 12
  %9 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %revision.i, align 4
  %conv.i = zext i8 %10 to i32
  %pci_revision_id.i = getelementptr inbounds %struct.hw_asic_id, ptr %init_data.i, i32 0, i32 2
  %11 = ptrtoint ptr %pci_revision_id.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %conv.i, ptr %pci_revision_id.i, align 8
  %external_rev_id.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 8
  %12 = ptrtoint ptr %external_rev_id.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %external_rev_id.i, align 4
  %hw_internal_rev.i = getelementptr inbounds %struct.hw_asic_id, ptr %init_data.i, i32 0, i32 3
  %14 = ptrtoint ptr %hw_internal_rev.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %13, ptr %hw_internal_rev.i, align 4
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %8, i32 0, i32 8
  %15 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %device.i, align 2
  %conv12.i = zext i16 %16 to i32
  %17 = ptrtoint ptr %init_data.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %conv12.i, ptr %init_data.i, align 8
  %vram_width.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 62, i32 14
  %18 = ptrtoint ptr %vram_width.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %vram_width.i, align 8
  %vram_width15.i = getelementptr inbounds %struct.hw_asic_id, ptr %init_data.i, i32 0, i32 5
  %20 = ptrtoint ptr %vram_width15.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %vram_width15.i, align 4
  %mode_info.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79
  %21 = ptrtoint ptr %mode_info.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %mode_info.i, align 8
  %bios.i = getelementptr inbounds %struct.atom_context, ptr %22, i32 0, i32 2
  %23 = ptrtoint ptr %bios.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %bios.i, align 4
  %atombios_base_address.i = getelementptr inbounds %struct.hw_asic_id, ptr %init_data.i, i32 0, i32 8
  %25 = ptrtoint ptr %atombios_base_address.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store ptr %24, ptr %atombios_base_address.i, align 8
  %driver.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 1
  %26 = ptrtoint ptr %driver.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store ptr %handle, ptr %driver.i, align 4
  %call17.i = tail call ptr @amdgpu_cgs_create_device(ptr noundef %handle) #20
  %cgs_device.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 11
  %27 = ptrtoint ptr %cgs_device.i to i32
  call void @__asan_store4_noabort(i32 %27)
  store ptr %call17.i, ptr %cgs_device.i, align 8
  %tobool21.not.i = icmp eq ptr %call17.i, null
  br i1 %tobool21.not.i, label %if.then22.i, label %if.end23.i

if.then22.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.218) #20
  br label %error.i

if.end23.i:                                       ; preds = %if.end.i
  %cgs_device26.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 2
  %28 = ptrtoint ptr %cgs_device26.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %call17.i, ptr %cgs_device26.i, align 8
  %dce_environment.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 6
  %29 = ptrtoint ptr %dce_environment.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 0, ptr %dce_environment.i, align 8
  %asic_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 5
  %30 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %asic_type.i, align 8
  %.off.i = add i32 %31, -13
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off.i)
  %switch.i = icmp ult i32 %.off.i, 2
  br i1 %switch.i, label %sw.bb.i, label %sw.default.i

sw.bb.i:                                          ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #22
  %flags.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9
  %32 = ptrtoint ptr %flags.i to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 1, ptr %flags.i, align 8
  br label %sw.epilog45.i

sw.default.i:                                     ; preds = %if.end23.i
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 20
  %33 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx.i, align 4
  %35 = zext i32 %34 to i64
  call void @__sanitizer_cov_trace_switch(i64 %35, ptr @__sancov_gen_cov_switch_values.439)
  switch i32 %34, label %sw.default.i.sw.epilog45.i_crit_edge [
    i32 131328, label %sw.bb28.i
    i32 65536, label %sw.default.i.sw.bb37.i_crit_edge
    i32 65537, label %sw.default.i.sw.bb37.i_crit_edge269
    i32 196609, label %sw.default.i.sw.bb37.i_crit_edge270
    i32 196866, label %sw.default.i.sw.bb37.i_crit_edge271
    i32 196867, label %sw.default.i.sw.bb37.i_crit_edge272
    i32 131075, label %sw.bb40.i
  ]

sw.default.i.sw.bb37.i_crit_edge272:              ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb37.i

sw.default.i.sw.bb37.i_crit_edge271:              ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb37.i

sw.default.i.sw.bb37.i_crit_edge270:              ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb37.i

sw.default.i.sw.bb37.i_crit_edge269:              ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb37.i

sw.default.i.sw.bb37.i_crit_edge:                 ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb37.i

sw.default.i.sw.epilog45.i_crit_edge:             ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog45.i

sw.bb28.i:                                        ; preds = %sw.default.i
  %flags29.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9
  %36 = ptrtoint ptr %flags29.i to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 1, ptr %flags29.i, align 8
  %dmcub_fw_version.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 10
  %37 = ptrtoint ptr %dmcub_fw_version.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %dmcub_fw_version.i, align 4
  %39 = zext i32 %38 to i64
  call void @__sanitizer_cov_trace_switch(i64 %39, ptr @__sancov_gen_cov_switch_values.440)
  switch i32 %38, label %sw.default34.i [
    i32 0, label %sw.bb28.i.sw.bb32.i_crit_edge
    i32 1, label %sw.bb28.i.sw.bb32.i_crit_edge273
    i32 16777216, label %sw.bb28.i.sw.bb32.i_crit_edge274
  ]

sw.bb28.i.sw.bb32.i_crit_edge274:                 ; preds = %sw.bb28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb32.i

sw.bb28.i.sw.bb32.i_crit_edge273:                 ; preds = %sw.bb28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb32.i

sw.bb28.i.sw.bb32.i_crit_edge:                    ; preds = %sw.bb28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb32.i

sw.bb32.i:                                        ; preds = %sw.bb28.i.sw.bb32.i_crit_edge, %sw.bb28.i.sw.bb32.i_crit_edge273, %sw.bb28.i.sw.bb32.i_crit_edge274
  %disable_dmcu.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 12
  %40 = ptrtoint ptr %disable_dmcu.i to i32
  call void @__asan_store1_noabort(i32 %40)
  store i8 0, ptr %disable_dmcu.i, align 4
  br label %sw.epilog45.i

sw.default34.i:                                   ; preds = %sw.bb28.i
  call void @__sanitizer_cov_trace_pc() #22
  %disable_dmcu36.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 12
  %41 = ptrtoint ptr %disable_dmcu36.i to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 1, ptr %disable_dmcu36.i, align 4
  br label %sw.epilog45.i

sw.bb37.i:                                        ; preds = %sw.default.i.sw.bb37.i_crit_edge, %sw.default.i.sw.bb37.i_crit_edge269, %sw.default.i.sw.bb37.i_crit_edge270, %sw.default.i.sw.bb37.i_crit_edge271, %sw.default.i.sw.bb37.i_crit_edge272
  %flags38.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9
  %42 = ptrtoint ptr %flags38.i to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 1, ptr %flags38.i, align 8
  br label %sw.epilog45.i

sw.bb40.i:                                        ; preds = %sw.default.i
  call void @__sanitizer_cov_trace_pc() #22
  %disable_dmcu42.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 12
  %43 = ptrtoint ptr %disable_dmcu42.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 1, ptr %disable_dmcu42.i, align 4
  br label %sw.epilog45.i

sw.epilog45.i:                                    ; preds = %sw.bb40.i, %sw.bb37.i, %sw.default34.i, %sw.bb32.i, %sw.default.i.sw.epilog45.i_crit_edge, %sw.bb.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_dc_feature_mask to i32))
  %44 = load i32, ptr @amdgpu_dc_feature_mask, align 4
  %and.i = and i32 %44, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool46.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool46.not.i, label %sw.epilog45.i.if.end49.i_crit_edge, label %if.then47.i

sw.epilog45.i.if.end49.i_crit_edge:               ; preds = %sw.epilog45.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end49.i

if.then47.i:                                      ; preds = %sw.epilog45.i
  call void @__sanitizer_cov_trace_pc() #22
  %fbc_support.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 2
  %45 = ptrtoint ptr %fbc_support.i to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %fbc_support.i, align 2
  br label %if.end49.i

if.end49.i:                                       ; preds = %if.then47.i, %sw.epilog45.i.if.end49.i_crit_edge
  %and50.i = and i32 %44, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and50.i)
  %tobool51.not.i = icmp eq i32 %and50.i, 0
  br i1 %tobool51.not.i, label %if.end49.i.if.end54.i_crit_edge, label %if.then52.i

if.end49.i.if.end54.i_crit_edge:                  ; preds = %if.end49.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end54.i

if.then52.i:                                      ; preds = %if.end49.i
  call void @__sanitizer_cov_trace_pc() #22
  %multi_mon_pp_mclk_switch.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 11
  %46 = ptrtoint ptr %multi_mon_pp_mclk_switch.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 1, ptr %multi_mon_pp_mclk_switch.i, align 1
  br label %if.end54.i

if.end54.i:                                       ; preds = %if.then52.i, %if.end49.i.if.end54.i_crit_edge
  %and55.i = and i32 %44, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55.i)
  %tobool56.not.i = icmp eq i32 %and55.i, 0
  br i1 %tobool56.not.i, label %if.end54.i.if.end59.i_crit_edge, label %if.then57.i

if.end54.i.if.end59.i_crit_edge:                  ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.i

if.then57.i:                                      ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_pc() #22
  %disable_fractional_pwm.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 3
  %47 = ptrtoint ptr %disable_fractional_pwm.i to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 1, ptr %disable_fractional_pwm.i, align 1
  br label %if.end59.i

if.end59.i:                                       ; preds = %if.then57.i, %if.end54.i.if.end59.i_crit_edge
  %and60.i = and i32 %44, 16
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and60.i)
  %tobool61.not.i = icmp eq i32 %and60.i, 0
  br i1 %tobool61.not.i, label %if.end59.i.if.end64.i_crit_edge, label %if.then62.i

if.end59.i.if.end64.i_crit_edge:                  ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end64.i

if.then62.i:                                      ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #22
  %edp_no_power_sequencing.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 7
  %48 = ptrtoint ptr %edp_no_power_sequencing.i to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 1, ptr %edp_no_power_sequencing.i, align 1
  br label %if.end64.i

if.end64.i:                                       ; preds = %if.then62.i, %if.end59.i.if.end64.i_crit_edge
  %power_down_display_on_boot.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 5
  %49 = ptrtoint ptr %power_down_display_on_boot.i to i32
  call void @__asan_store1_noabort(i32 %49)
  store i8 1, ptr %power_down_display_on_boot.i, align 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 32, i32 %31)
  %cond.i.i = icmp eq i32 %31, 32
  br i1 %cond.i.i, label %sw.bb.i.i, label %if.end64.i.if.end75.i_crit_edge

if.end64.i.if.end75.i_crit_edge:                  ; preds = %if.end64.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75.i

sw.bb.i.i:                                        ; preds = %if.end64.i
  %keep_stolen_vga_memory.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 68, i32 15
  %50 = ptrtoint ptr %keep_stolen_vga_memory.i.i to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %keep_stolen_vga_memory.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %51)
  %tobool.not.i.i = icmp eq i8 %51, 0
  br i1 %tobool.not.i.i, label %if.then67.i, label %sw.bb.i.i.if.end75.i_crit_edge

sw.bb.i.i.if.end75.i_crit_edge:                   ; preds = %sw.bb.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75.i

if.then67.i:                                      ; preds = %sw.bb.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %52 = ptrtoint ptr %power_down_display_on_boot.i to i32
  call void @__asan_store1_noabort(i32 %52)
  store i8 0, ptr %power_down_display_on_boot.i, align 1
  %allow_seamless_boot_optimization.i = getelementptr inbounds %struct.dc_init_data, ptr %init_data.i, i32 0, i32 9, i32 4
  %53 = ptrtoint ptr %allow_seamless_boot_optimization.i to i32
  call void @__asan_store1_noabort(i32 %53)
  store i8 1, ptr %allow_seamless_boot_optimization.i, align 4
  %call74.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.219) #25
  br label %if.end75.i

if.end75.i:                                       ; preds = %if.then67.i, %sw.bb.i.i.if.end75.i_crit_edge, %if.end64.i.if.end75.i_crit_edge
  %da_list.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 46
  %54 = ptrtoint ptr %da_list.i to i32
  call void @__asan_store4_noabort(i32 %54)
  store volatile ptr %da_list.i, ptr %da_list.i, align 4
  %prev.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 46, i32 1
  %55 = ptrtoint ptr %prev.i.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store ptr %da_list.i, ptr %prev.i.i, align 4
  %call77.i = call ptr @dc_create(ptr noundef nonnull %init_data.i) #20
  %56 = ptrtoint ptr %dm.i to i32
  call void @__asan_store4_noabort(i32 %56)
  store ptr %call77.i, ptr %dm.i, align 8
  %tobool81.not.i = icmp eq ptr %call77.i, null
  br i1 %tobool81.not.i, label %do.end90.i, label %do.end85.i

do.end85.i:                                       ; preds = %if.end75.i
  %call87.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.222, ptr noundef nonnull @.str.224) #25
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_dc_debug_mask to i32))
  %57 = load i32, ptr @amdgpu_dc_debug_mask, align 4
  %and94.i = and i32 %57, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and94.i)
  %tobool95.not.i = icmp eq i32 %and94.i, 0
  br i1 %tobool95.not.i, label %do.end85.i.if.end102.i_crit_edge, label %if.then96.i

do.end85.i.if.end102.i_crit_edge:                 ; preds = %do.end85.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end102.i

do.end90.i:                                       ; preds = %if.end75.i
  call void @__sanitizer_cov_trace_pc() #22
  %call92.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.226, ptr noundef nonnull @.str.224) #25
  br label %error.i

if.then96.i:                                      ; preds = %do.end85.i
  call void @__sanitizer_cov_trace_pc() #22
  %58 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %dm.i, align 8
  %force_single_disp_pipe_split.i = getelementptr inbounds %struct.dc_debug_options, ptr %59, i32 0, i32 16
  %60 = ptrtoint ptr %force_single_disp_pipe_split.i to i32
  call void @__asan_store1_noabort(i32 %60)
  store i8 0, ptr %force_single_disp_pipe_split.i, align 4
  %61 = load ptr, ptr %dm.i, align 8
  %pipe_split_policy.i = getelementptr inbounds %struct.dc_debug_options, ptr %61, i32 0, i32 15
  %62 = ptrtoint ptr %pipe_split_policy.i to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 1, ptr %pipe_split_policy.i, align 8
  br label %if.end102.i

if.end102.i:                                      ; preds = %if.then96.i, %do.end85.i.if.end102.i_crit_edge
  %63 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %asic_type.i, align 8
  %.off1.i = add i32 %64, -13
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %.off1.i)
  %switch2.i = icmp ult i32 %.off1.i, 2
  br i1 %switch2.i, label %if.end102.i.if.end115.i_crit_edge, label %if.then108.i

if.end102.i.if.end115.i_crit_edge:                ; preds = %if.end102.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end115.i

if.then108.i:                                     ; preds = %if.end102.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_pp_feature_mask to i32))
  %65 = load i32, ptr @amdgpu_pp_feature_mask, align 4
  %66 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %dm.i, align 8
  %disable_stutter.i = getelementptr inbounds %struct.dc_debug_options, ptr %67, i32 0, i32 12
  %68 = lshr i32 %65, 17
  %69 = trunc i32 %68 to i8
  %70 = and i8 %69, 1
  %71 = xor i8 %70, 1
  %72 = ptrtoint ptr %disable_stutter.i to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 %71, ptr %disable_stutter.i, align 8
  br label %if.end115.i

if.end115.i:                                      ; preds = %if.then108.i, %if.end102.i.if.end115.i_crit_edge
  %73 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %pdev.i, align 4
  %revision.i.i = getelementptr inbounds %struct.pci_dev, ptr %74, i32 0, i32 12
  %vendor.i.i = getelementptr inbounds %struct.pci_dev, ptr %74, i32 0, i32 7
  %subsystem_vendor.i.i = getelementptr inbounds %struct.pci_dev, ptr %74, i32 0, i32 9
  %subsystem_device.i.i = getelementptr inbounds %struct.pci_dev, ptr %74, i32 0, i32 10
  %75 = ptrtoint ptr %vendor.i.i to i32
  call void @__asan_load2_noabort(i32 %75)
  %76 = load i16, ptr %vendor.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp2(i16 4098, i16 %76)
  %cmp4.i.i = icmp eq i16 %76, 4098
  br i1 %cmp4.i.i, label %land.lhs.true.i.i, label %if.end115.i.if.end123.i_crit_edge

if.end115.i.if.end123.i_crit_edge:                ; preds = %if.end115.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end123.i

land.lhs.true.i.i:                                ; preds = %if.end115.i
  %device.i.i = getelementptr inbounds %struct.pci_dev, ptr %74, i32 0, i32 8
  %77 = ptrtoint ptr %device.i.i to i32
  call void @__asan_load2_noabort(i32 %77)
  %78 = load i16, ptr %device.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 5597, i16 %78)
  %cmp9.i.i = icmp eq i16 %78, 5597
  br i1 %cmp9.i.i, label %land.lhs.true11.i.i, label %land.lhs.true.i.i.if.end123.i_crit_edge

land.lhs.true.i.i.if.end123.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end123.i

land.lhs.true11.i.i:                              ; preds = %land.lhs.true.i.i
  %79 = ptrtoint ptr %subsystem_vendor.i.i to i32
  call void @__asan_load2_noabort(i32 %79)
  %80 = load i16, ptr %subsystem_vendor.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 4098, i16 %80)
  %cmp14.i.i = icmp eq i16 %80, 4098
  br i1 %cmp14.i.i, label %land.lhs.true16.i.i, label %land.lhs.true11.i.i.if.end123.i_crit_edge

land.lhs.true11.i.i.if.end123.i_crit_edge:        ; preds = %land.lhs.true11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end123.i

land.lhs.true16.i.i:                              ; preds = %land.lhs.true11.i.i
  %81 = ptrtoint ptr %subsystem_device.i.i to i32
  call void @__asan_load2_noabort(i32 %81)
  %82 = load i16, ptr %subsystem_device.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 5597, i16 %82)
  %cmp19.i.i = icmp eq i16 %82, 5597
  br i1 %cmp19.i.i, label %land.lhs.true21.i.i, label %land.lhs.true16.i.i.if.end123.i_crit_edge

land.lhs.true16.i.i.if.end123.i_crit_edge:        ; preds = %land.lhs.true16.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end123.i

land.lhs.true21.i.i:                              ; preds = %land.lhs.true16.i.i
  %83 = ptrtoint ptr %revision.i.i to i32
  call void @__asan_load1_noabort(i32 %83)
  %84 = load i8, ptr %revision.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -56, i8 %84)
  %cmp25.i.i = icmp eq i8 %84, -56
  br i1 %cmp25.i.i, label %if.then118.i, label %land.lhs.true21.i.i.if.end123.i_crit_edge

land.lhs.true21.i.i.if.end123.i_crit_edge:        ; preds = %land.lhs.true21.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end123.i

if.then118.i:                                     ; preds = %land.lhs.true21.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %85 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %dm.i, align 8
  %disable_stutter122.i = getelementptr inbounds %struct.dc_debug_options, ptr %86, i32 0, i32 12
  %87 = ptrtoint ptr %disable_stutter122.i to i32
  call void @__asan_store1_noabort(i32 %87)
  store i8 1, ptr %disable_stutter122.i, align 8
  br label %if.end123.i

if.end123.i:                                      ; preds = %if.then118.i, %land.lhs.true21.i.i.if.end123.i_crit_edge, %land.lhs.true16.i.i.if.end123.i_crit_edge, %land.lhs.true11.i.i.if.end123.i_crit_edge, %land.lhs.true.i.i.if.end123.i_crit_edge, %if.end115.i.if.end123.i_crit_edge
  %and124.i = and i32 %57, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and124.i)
  %tobool125.not.i = icmp eq i32 %and124.i, 0
  br i1 %tobool125.not.i, label %if.end123.i.if.end131.i_crit_edge, label %if.then126.i

if.end123.i.if.end131.i_crit_edge:                ; preds = %if.end123.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end131.i

if.then126.i:                                     ; preds = %if.end123.i
  call void @__sanitizer_cov_trace_pc() #22
  %88 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %dm.i, align 8
  %disable_stutter130.i = getelementptr inbounds %struct.dc_debug_options, ptr %89, i32 0, i32 12
  %90 = ptrtoint ptr %disable_stutter130.i to i32
  call void @__asan_store1_noabort(i32 %90)
  store i8 1, ptr %disable_stutter130.i, align 8
  br label %if.end131.i

if.end131.i:                                      ; preds = %if.then126.i, %if.end123.i.if.end131.i_crit_edge
  %and132.i = and i32 %57, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and132.i)
  %tobool133.not.i = icmp eq i32 %and132.i, 0
  br i1 %tobool133.not.i, label %if.end131.i.if.end141.i_crit_edge, label %if.then134.i

if.end131.i.if.end141.i_crit_edge:                ; preds = %if.end131.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end141.i

if.then134.i:                                     ; preds = %if.end131.i
  call void @__sanitizer_cov_trace_pc() #22
  %91 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %dm.i, align 8
  %disable_dsc.i = getelementptr inbounds %struct.dc_debug_options, ptr %92, i32 0, i32 1
  %93 = ptrtoint ptr %disable_dsc.i to i32
  call void @__asan_store1_noabort(i32 %93)
  store i8 1, ptr %disable_dsc.i, align 1
  %94 = load ptr, ptr %dm.i, align 8
  %disable_dsc_edp.i = getelementptr inbounds %struct.dc_debug_options, ptr %94, i32 0, i32 75
  %95 = ptrtoint ptr %disable_dsc_edp.i to i32
  call void @__asan_store1_noabort(i32 %95)
  store i8 1, ptr %disable_dsc_edp.i, align 4
  br label %if.end141.i

if.end141.i:                                      ; preds = %if.then134.i, %if.end131.i.if.end141.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_dc_debug_mask to i32))
  %96 = load i32, ptr @amdgpu_dc_debug_mask, align 4
  %and142.i = and i32 %96, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and142.i)
  %tobool143.not.i = icmp eq i32 %and142.i, 0
  br i1 %tobool143.not.i, label %if.end141.i.if.end148.i_crit_edge, label %if.then144.i

if.end141.i.if.end148.i_crit_edge:                ; preds = %if.end141.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end148.i

if.then144.i:                                     ; preds = %if.end141.i
  call void @__sanitizer_cov_trace_pc() #22
  %97 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %dm.i, align 8
  %disable_clock_gate.i = getelementptr inbounds %struct.dc_debug_options, ptr %98, i32 0, i32 41
  %99 = ptrtoint ptr %disable_clock_gate.i to i32
  call void @__asan_store1_noabort(i32 %99)
  store i8 1, ptr %disable_clock_gate.i, align 1
  br label %if.end148.i

if.end148.i:                                      ; preds = %if.then144.i, %if.end141.i.if.end148.i_crit_edge
  %call149.i = call fastcc i32 @dm_dmub_hw_init(ptr noundef %handle) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call149.i)
  %tobool150.not.i = icmp eq i32 %call149.i, 0
  br i1 %tobool150.not.i, label %if.end152.i, label %if.then151.i

if.then151.i:                                     ; preds = %if.end148.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.228, i32 noundef %call149.i) #20
  br label %error.i

if.end152.i:                                      ; preds = %if.end148.i
  %100 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %dm.i, align 8
  call void @dc_hardware_init(ptr noundef %101) #20
  %102 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %dm.i, align 8
  %max_links.i15 = getelementptr inbounds %struct.dc, ptr %103, i32 0, i32 2, i32 1
  %104 = ptrtoint ptr %max_links.i15 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %max_links.i15, align 4
  %106 = call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %105, i32 56) #20
  %107 = extractvalue { i32, i1 } %106, 1
  br i1 %107, label %if.end152.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge, label %if.end7.i.i.i, !prof !975

if.end152.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge: ; preds = %if.end152.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_create_workqueue.exit.thread

if.end7.i.i.i:                                    ; preds = %if.end152.i
  %108 = extractvalue { i32, i1 } %106, 0
  %call8.i.i.i = call noalias align 128 ptr @__kmalloc(i32 noundef %108, i32 noundef 3520) #27
  %tobool.not.i19 = icmp eq ptr %call8.i.i.i, null
  br i1 %tobool.not.i19, label %if.end7.i.i.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge, label %for.cond.preheader.i

if.end7.i.i.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge: ; preds = %if.end7.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_create_workqueue.exit.thread

for.cond.preheader.i:                             ; preds = %if.end7.i.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %105)
  %cmp22.not.i = icmp eq i32 %105, 0
  br i1 %cmp22.not.i, label %for.cond.preheader.i.hpd_rx_irq_create_workqueue.exit_crit_edge, label %for.cond.preheader.i.for.body.i21_crit_edge

for.cond.preheader.i.for.body.i21_crit_edge:      ; preds = %for.cond.preheader.i
  br label %for.body.i21

for.cond.preheader.i.hpd_rx_irq_create_workqueue.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_create_workqueue.exit

for.body.i21:                                     ; preds = %do.body.i.for.body.i21_crit_edge, %for.cond.preheader.i.for.body.i21_crit_edge
  %i.023.i = phi i32 [ %inc.i22, %do.body.i.for.body.i21_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i21_crit_edge ]
  %call1.i = call ptr (ptr, i32, i32, ...) @alloc_workqueue(ptr noundef nonnull @.str.237, i32 noundef 917514, i32 noundef 1, ptr noundef nonnull @.str.258) #20
  %arrayidx.i20 = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %call8.i.i.i, i32 %i.023.i
  %109 = ptrtoint ptr %arrayidx.i20 to i32
  call void @__asan_store4_noabort(i32 %109)
  store ptr %call1.i, ptr %arrayidx.i20, align 8
  %cmp4.i = icmp eq ptr %call1.i, null
  br i1 %cmp4.i, label %if.then5.i, label %do.body.i

if.then5.i:                                       ; preds = %for.body.i21
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.259) #20
  br label %hpd_rx_irq_create_workqueue.exit.thread

do.body.i:                                        ; preds = %for.body.i21
  %offload_lock.i = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %call8.i.i.i, i32 %i.023.i, i32 1
  call void @__raw_spin_lock_init(ptr noundef %offload_lock.i, ptr noundef nonnull @.str.260, ptr noundef nonnull @hpd_rx_irq_create_workqueue.__key, i16 noundef signext 3) #20
  %inc.i22 = add nuw nsw i32 %i.023.i, 1
  %exitcond.not.i23 = icmp eq i32 %inc.i22, %105
  br i1 %exitcond.not.i23, label %do.body.i.hpd_rx_irq_create_workqueue.exit_crit_edge, label %do.body.i.for.body.i21_crit_edge

do.body.i.for.body.i21_crit_edge:                 ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i21

do.body.i.hpd_rx_irq_create_workqueue.exit_crit_edge: ; preds = %do.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_create_workqueue.exit

hpd_rx_irq_create_workqueue.exit.thread:          ; preds = %if.then5.i, %if.end7.i.i.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge, %if.end152.i.hpd_rx_irq_create_workqueue.exit.thread_crit_edge
  %hpd_rx_offload_wq.i122 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 41
  %110 = ptrtoint ptr %hpd_rx_offload_wq.i122 to i32
  call void @__asan_store4_noabort(i32 %110)
  store ptr null, ptr %hpd_rx_offload_wq.i122, align 4
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.229) #20
  br label %error.i

hpd_rx_irq_create_workqueue.exit:                 ; preds = %do.body.i.hpd_rx_irq_create_workqueue.exit_crit_edge, %for.cond.preheader.i.hpd_rx_irq_create_workqueue.exit_crit_edge
  %hpd_rx_offload_wq.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 41
  %111 = ptrtoint ptr %hpd_rx_offload_wq.i to i32
  call void @__asan_store4_noabort(i32 %111)
  store ptr %call8.i.i.i, ptr %hpd_rx_offload_wq.i, align 4
  %112 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %dm.i, align 8
  %call166.i = call ptr @mod_freesync_create(ptr noundef %113) #20
  %freesync_module.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 33
  %114 = ptrtoint ptr %freesync_module.i to i32
  call void @__asan_store4_noabort(i32 %114)
  store ptr %call166.i, ptr %freesync_module.i, align 8
  %tobool170.not.i = icmp eq ptr %call166.i, null
  br i1 %tobool170.not.i, label %if.then171.i, label %if.else172.i

if.then171.i:                                     ; preds = %hpd_rx_irq_create_workqueue.exit
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.230) #20
  br label %if.end175.i

if.else172.i:                                     ; preds = %hpd_rx_irq_create_workqueue.exit
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.231, ptr noundef nonnull %call166.i) #20
  br label %if.end175.i

if.end175.i:                                      ; preds = %if.else172.i, %if.then171.i
  call void @amdgpu_dm_init_color_mod() #20
  %115 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %dm.i, align 8
  %max_links.i = getelementptr inbounds %struct.dc, ptr %116, i32 0, i32 2, i32 1
  %117 = ptrtoint ptr %max_links.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load i32, ptr %max_links.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %118)
  %cmp178.not.i = icmp eq i32 %118, 0
  br i1 %cmp178.not.i, label %if.end175.i.if.end199.i_crit_edge, label %land.lhs.true180.i

if.end175.i.if.end199.i_crit_edge:                ; preds = %if.end175.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end199.i

land.lhs.true180.i:                               ; preds = %if.end175.i
  %119 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %120)
  %cmp182.i = icmp ugt i32 %120, 141
  br i1 %cmp182.i, label %if.then184.i, label %land.lhs.true180.i.if.end199.i_crit_edge

land.lhs.true180.i.if.end199.i_crit_edge:         ; preds = %land.lhs.true180.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end199.i

if.then184.i:                                     ; preds = %land.lhs.true180.i
  %call187.i = call ptr @hdcp_create_workqueue(ptr noundef %handle, ptr noundef nonnull %init_params.i, ptr noundef %116) #20
  %hdcp_workqueue.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 34
  %121 = ptrtoint ptr %hdcp_workqueue.i to i32
  call void @__asan_store4_noabort(i32 %121)
  store ptr %call187.i, ptr %hdcp_workqueue.i, align 4
  %tobool191.not.i = icmp eq ptr %call187.i, null
  br i1 %tobool191.not.i, label %if.then192.i, label %if.else193.i

if.then192.i:                                     ; preds = %if.then184.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.232) #20
  br label %if.end196.i

if.else193.i:                                     ; preds = %if.then184.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.233, ptr noundef nonnull %call187.i) #20
  br label %if.end196.i

if.end196.i:                                      ; preds = %if.else193.i, %if.then192.i
  %122 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %dm.i, align 8
  call void @dc_init_callbacks(ptr noundef %123, ptr noundef nonnull %init_params.i) #20
  br label %if.end199.i

if.end199.i:                                      ; preds = %if.end196.i, %land.lhs.true180.i.if.end199.i_crit_edge, %if.end175.i.if.end199.i_crit_edge
  %124 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %dm.i, align 8
  %call202.i = call zeroext i1 @dc_enable_dmub_notifications(ptr noundef %125) #20
  br i1 %call202.i, label %if.then203.i, label %if.end199.i.if.end224.i_crit_edge

if.end199.i.if.end224.i_crit_edge:                ; preds = %if.end199.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end224.i

if.then203.i:                                     ; preds = %if.end199.i
  %dmub_aux_transfer_done.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 47
  %126 = ptrtoint ptr %dmub_aux_transfer_done.i to i32
  call void @__asan_store4_noabort(i32 %126)
  store i32 0, ptr %dmub_aux_transfer_done.i, align 4
  %wait.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 47, i32 1
  call void @__init_swait_queue_head(ptr noundef %wait.i.i, ptr noundef nonnull @.str.261, ptr noundef nonnull @init_completion.__key) #20
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %127 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %127, i32 noundef 3520, i32 noundef 28) #26
  %dmub_notify.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 2
  %128 = ptrtoint ptr %dmub_notify.i to i32
  call void @__asan_store4_noabort(i32 %128)
  store ptr %call7.i.i.i, ptr %dmub_notify.i, align 8
  %tobool209.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool209.not.i, label %do.end213.i, label %if.end216.i

do.end213.i:                                      ; preds = %if.then203.i
  call void @__sanitizer_cov_trace_pc() #22
  %call215.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.235) #25
  br label %error.i

if.end216.i:                                      ; preds = %if.then203.i
  %call217.i = call ptr (ptr, i32, i32, ...) @alloc_workqueue(ptr noundef nonnull @.str.237, i32 noundef 917514, i32 noundef 1, ptr noundef nonnull @.str.238) #20
  %delayed_hpd_wq.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 48
  %129 = ptrtoint ptr %delayed_hpd_wq.i to i32
  call void @__asan_store4_noabort(i32 %129)
  store ptr %call217.i, ptr %delayed_hpd_wq.i, align 4
  %tobool221.not.i = icmp eq ptr %call217.i, null
  br i1 %tobool221.not.i, label %if.then222.i, label %if.end223.i

if.then222.i:                                     ; preds = %if.end216.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.239) #20
  br label %error.i

if.end223.i:                                      ; preds = %if.end216.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @amdgpu_dm_outbox_init(ptr noundef %handle) #20
  br label %if.end224.i

if.end224.i:                                      ; preds = %if.end223.i, %if.end199.i.if.end224.i_crit_edge
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %new_connection_type.i) #20
  %130 = ptrtoint ptr %new_connection_type.i to i32
  call void @__asan_store4_noabort(i32 %130)
  store i32 0, ptr %new_connection_type.i, align 4
  %131 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %dm.i, align 8
  %caps.i = getelementptr inbounds %struct.dc, ptr %132, i32 0, i32 2
  %133 = ptrtoint ptr %caps.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %caps.i, align 4
  %conv.i2 = trunc i32 %134 to i16
  %display_indexes_num.i3 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 14
  %135 = ptrtoint ptr %display_indexes_num.i3 to i32
  call void @__asan_store2_noabort(i32 %135)
  store i16 %conv.i2, ptr %display_indexes_num.i3, align 4
  %conv5.i = and i32 %134, 65535
  %num_crtc.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 20
  %136 = ptrtoint ptr %num_crtc.i to i32
  call void @__asan_store4_noabort(i32 %136)
  store i32 %conv5.i, ptr %num_crtc.i, align 8
  %max_links.i4 = getelementptr inbounds %struct.dc, ptr %132, i32 0, i32 2, i32 1
  %137 = ptrtoint ptr %max_links.i4 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %max_links.i4, align 4
  %139 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %adev2.i, align 4
  %mode_config_initialized.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 2
  %141 = ptrtoint ptr %mode_config_initialized.i.i to i32
  call void @__asan_store1_noabort(i32 %141)
  store i8 1, ptr %mode_config_initialized.i.i, align 8
  %ddev.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 27
  %142 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_store4_noabort(i32 %142)
  store ptr @amdgpu_dm_mode_funcs, ptr %funcs.i.i, align 4
  %helper_private.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 103
  %143 = ptrtoint ptr %helper_private.i.i to i32
  call void @__asan_store4_noabort(i32 %143)
  store ptr @amdgpu_dm_mode_config_helperfuncs, ptr %helper_private.i.i, align 4
  %max_width.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 25
  %144 = ptrtoint ptr %max_width.i.i to i32
  call void @__asan_store4_noabort(i32 %144)
  store i32 16384, ptr %max_width.i.i, align 4
  %max_height.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 26
  %145 = ptrtoint ptr %max_height.i.i to i32
  call void @__asan_store4_noabort(i32 %145)
  store i32 16384, ptr %max_height.i.i, align 4
  %preferred_depth.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 91
  %146 = ptrtoint ptr %preferred_depth.i.i to i32
  call void @__asan_store4_noabort(i32 %146)
  store i32 24, ptr %preferred_depth.i.i, align 4
  %prefer_shadow.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 92
  %147 = ptrtoint ptr %prefer_shadow.i.i to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 1, ptr %prefer_shadow.i.i, align 4
  %async_page_flip.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 96
  %148 = ptrtoint ptr %async_page_flip.i.i to i32
  call void @__asan_store1_noabort(i32 %148)
  store i8 1, ptr %async_page_flip.i.i, align 1
  %aper_base.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 62, i32 1
  %149 = ptrtoint ptr %aper_base.i.i to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %aper_base.i.i, align 4
  %fb_base.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 2, i32 30, i32 28
  %151 = ptrtoint ptr %fb_base.i.i to i32
  call void @__asan_store4_noabort(i32 %151)
  store i32 %150, ptr %fb_base.i.i, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %152 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i.i.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %152, i32 noundef 3520, i32 noundef 8) #26
  %tobool.not.i.i5 = icmp eq ptr %call7.i.i.i.i, null
  br i1 %tobool.not.i.i5, label %if.end224.i.if.then.i6_crit_edge, label %if.end.i.i

if.end224.i.if.then.i6_crit_edge:                 ; preds = %if.end224.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.i6

if.end.i.i:                                       ; preds = %if.end224.i
  %dm.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 117
  %153 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %dm.i.i, align 8
  %call16.i.i = call ptr @dc_create_state(ptr noundef %154) #20
  %context.i.i = getelementptr inbounds %struct.dm_atomic_state, ptr %call7.i.i.i.i, i32 0, i32 1
  %155 = ptrtoint ptr %context.i.i to i32
  call void @__asan_store4_noabort(i32 %155)
  store ptr %call16.i.i, ptr %context.i.i, align 4
  %tobool18.not.i.i = icmp eq ptr %call16.i.i, null
  br i1 %tobool18.not.i.i, label %if.end.i.i.if.then.sink.split.i_crit_edge, label %if.end20.i.i

if.end.i.i.if.then.sink.split.i_crit_edge:        ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.sink.split.i

if.end20.i.i:                                     ; preds = %if.end.i.i
  %156 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %dm.i.i, align 8
  call void @dc_resource_state_copy_construct_current(ptr noundef %157, ptr noundef nonnull %call16.i.i) #20
  %atomic_obj.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 117, i32 15
  call void @drm_atomic_private_obj_init(ptr noundef %ddev.i.i.i, ptr noundef %atomic_obj.i.i, ptr noundef nonnull %call7.i.i.i.i, ptr noundef nonnull @dm_atomic_state_funcs) #20
  %call26.i.i = call i32 @amdgpu_display_modeset_create_props(ptr noundef %140) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26.i.i)
  %tobool27.not.i.i = icmp eq i32 %call26.i.i, 0
  br i1 %tobool27.not.i.i, label %if.end30.i.i, label %if.end20.i.i.if.then.sink.split.sink.split.i_crit_edge

if.end20.i.i.if.then.sink.split.sink.split.i_crit_edge: ; preds = %if.end20.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.sink.split.sink.split.i

if.end30.i.i:                                     ; preds = %if.end20.i.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_audio to i32))
  %158 = load i32, ptr @amdgpu_audio, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %158)
  %tobool.not.i.i.i = icmp eq i32 %158, 0
  br i1 %tobool.not.i.i.i, label %if.end30.i.i.if.end.i7_crit_edge, label %if.end.i.i.i

if.end30.i.i.if.end.i7_crit_edge:                 ; preds = %if.end30.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i7

if.end.i.i.i:                                     ; preds = %if.end30.i.i
  %audio.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19
  %159 = ptrtoint ptr %audio.i.i.i to i32
  call void @__asan_store1_noabort(i32 %159)
  store i8 1, ptr %audio.i.i.i, align 4
  %160 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %dm.i.i, align 8
  %res_pool.i.i.i = getelementptr inbounds %struct.dc, ptr %161, i32 0, i32 12
  %162 = ptrtoint ptr %res_pool.i.i.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %res_pool.i.i.i, align 8
  %audio_count.i.i.i = getelementptr inbounds %struct.resource_pool, ptr %163, i32 0, i32 33
  %164 = ptrtoint ptr %audio_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %audio_count.i.i.i, align 4
  %num_pins.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 2
  %166 = ptrtoint ptr %num_pins.i.i.i to i32
  call void @__asan_store4_noabort(i32 %166)
  store i32 %165, ptr %num_pins.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %165)
  %cmp70.i.i.i = icmp sgt i32 %165, 0
  br i1 %cmp70.i.i.i, label %if.end.i.i.i.for.body.i.i.i_crit_edge, label %if.end.i.i.i.for.end.i.i.i_crit_edge

if.end.i.i.i.for.end.i.i.i_crit_edge:             ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.i.i.i

if.end.i.i.i.for.body.i.i.i_crit_edge:            ; preds = %if.end.i.i.i
  br label %for.body.i.i.i

for.body.i.i.i:                                   ; preds = %for.body.i.i.i.for.body.i.i.i_crit_edge, %if.end.i.i.i.for.body.i.i.i_crit_edge
  %i.071.i.i.i = phi i32 [ %inc.i.i.i, %for.body.i.i.i.for.body.i.i.i_crit_edge ], [ 0, %if.end.i.i.i.for.body.i.i.i_crit_edge ]
  %arrayidx.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i
  %167 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_store4_noabort(i32 %167)
  store i32 -1, ptr %arrayidx.i.i.i, align 4
  %rate.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 1
  %168 = ptrtoint ptr %rate.i.i.i to i32
  call void @__asan_store4_noabort(i32 %168)
  store i32 -1, ptr %rate.i.i.i, align 4
  %bits_per_sample.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 2
  %169 = ptrtoint ptr %bits_per_sample.i.i.i to i32
  call void @__asan_store4_noabort(i32 %169)
  store i32 -1, ptr %bits_per_sample.i.i.i, align 4
  %status_bits.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 3
  %170 = ptrtoint ptr %status_bits.i.i.i to i32
  call void @__asan_store1_noabort(i32 %170)
  store i8 0, ptr %status_bits.i.i.i, align 4
  %category_code.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 4
  %171 = ptrtoint ptr %category_code.i.i.i to i32
  call void @__asan_store1_noabort(i32 %171)
  store i8 0, ptr %category_code.i.i.i, align 1
  %connected.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 6
  %172 = ptrtoint ptr %connected.i.i.i to i32
  call void @__asan_store1_noabort(i32 %172)
  store i8 0, ptr %connected.i.i.i, align 4
  %173 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %dm.i.i, align 8
  %res_pool30.i.i.i = getelementptr inbounds %struct.dc, ptr %174, i32 0, i32 12
  %175 = ptrtoint ptr %res_pool30.i.i.i to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %res_pool30.i.i.i, align 8
  %arrayidx31.i.i.i = getelementptr %struct.resource_pool, ptr %176, i32 0, i32 32, i32 %i.071.i.i.i
  %177 = ptrtoint ptr %arrayidx31.i.i.i to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load ptr, ptr %arrayidx31.i.i.i, align 4
  %inst.i.i.i = getelementptr inbounds %struct.audio, ptr %178, i32 0, i32 2
  %179 = ptrtoint ptr %inst.i.i.i to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %inst.i.i.i, align 4
  %id.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 7
  %181 = ptrtoint ptr %id.i.i.i to i32
  call void @__asan_store4_noabort(i32 %181)
  store i32 %180, ptr %id.i.i.i, align 4
  %offset.i.i.i = getelementptr %struct.amdgpu_device, ptr %140, i32 0, i32 79, i32 19, i32 1, i32 %i.071.i.i.i, i32 5
  %182 = ptrtoint ptr %offset.i.i.i to i32
  call void @__asan_store4_noabort(i32 %182)
  store i32 0, ptr %offset.i.i.i, align 4
  %inc.i.i.i = add nuw nsw i32 %i.071.i.i.i, 1
  %183 = ptrtoint ptr %num_pins.i.i.i to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load i32, ptr %num_pins.i.i.i, align 4
  %cmp.i.i.i = icmp slt i32 %inc.i.i.i, %184
  br i1 %cmp.i.i.i, label %for.body.i.i.i.for.body.i.i.i_crit_edge, label %for.body.i.i.i.for.end.i.i.i_crit_edge

for.body.i.i.i.for.end.i.i.i_crit_edge:           ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.i.i.i

for.body.i.i.i.for.body.i.i.i_crit_edge:          ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i.i

for.end.i.i.i:                                    ; preds = %for.body.i.i.i.for.end.i.i.i_crit_edge, %if.end.i.i.i.for.end.i.i.i_crit_edge
  %185 = ptrtoint ptr %140 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %140, align 8
  %call.i.i.i = call i32 @component_add(ptr noundef %186, ptr noundef nonnull @amdgpu_dm_audio_component_bind_ops) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i.i.i)
  %cmp40.i.i.i = icmp slt i32 %call.i.i.i, 0
  br i1 %cmp40.i.i.i, label %for.end.i.i.i.if.then.sink.split.sink.split.i_crit_edge, label %if.end42.i.i.i

for.end.i.i.i.if.then.sink.split.sink.split.i_crit_edge: ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then.sink.split.sink.split.i

if.end42.i.i.i:                                   ; preds = %for.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %audio_registered.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %140, i32 0, i32 117, i32 19
  %187 = ptrtoint ptr %audio_registered.i.i.i to i32
  call void @__asan_store1_noabort(i32 %187)
  store i8 1, ptr %audio_registered.i.i.i, align 8
  br label %if.end.i7

if.then.sink.split.sink.split.i:                  ; preds = %for.end.i.i.i.if.then.sink.split.sink.split.i_crit_edge, %if.end20.i.i.if.then.sink.split.sink.split.i_crit_edge
  %188 = ptrtoint ptr %context.i.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %context.i.i, align 4
  call void @dc_release_state(ptr noundef %189) #20
  br label %if.then.sink.split.i

if.then.sink.split.i:                             ; preds = %if.then.sink.split.sink.split.i, %if.end.i.i.if.then.sink.split.i_crit_edge
  call void @kfree(ptr noundef nonnull %call7.i.i.i.i) #20
  br label %if.then.i6

if.then.i6:                                       ; preds = %if.then.sink.split.i, %if.end224.i.if.then.i6_crit_edge
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.262) #20
  br label %if.then227.i

if.end.i7:                                        ; preds = %if.end42.i.i.i, %if.end30.i.i.if.end.i7_crit_edge
  %190 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %dm.i, align 8
  %caps11.i = getelementptr inbounds %struct.dc, ptr %191, i32 0, i32 2
  %192 = ptrtoint ptr %caps11.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %caps11.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %193)
  %cmp.i = icmp sgt i32 %193, 6
  br i1 %cmp.i, label %land.rhs.i, label %do.end58.i

land.rhs.i:                                       ; preds = %if.end.i7
  %.b258.i = load i1, ptr @amdgpu_dm_initialize_drm_device.__already_done, align 1
  br i1 %.b258.i, label %land.rhs.i.do.end58.thread.i_crit_edge, label %if.then23.i, !prof !974

land.rhs.i.do.end58.thread.i_crit_edge:           ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end58.thread.i

if.then23.i:                                      ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @amdgpu_dm_initialize_drm_device.__already_done, align 1
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 4175, i32 noundef 9, ptr noundef null) #20
  br label %do.end58.thread.i

do.end58.thread.i:                                ; preds = %if.then23.i, %land.rhs.i.do.end58.thread.i_crit_edge
  call void @kgdb_breakpoint() #20
  %i.0361401.i = add nsw i32 %193, -1
  br label %for.body.i.preheader

for.body.i.preheader:                             ; preds = %do.end58.i.for.body.i.preheader_crit_edge, %do.end58.thread.i
  %i.0363.i.ph = phi i32 [ %i.0361.i, %do.end58.i.for.body.i.preheader_crit_edge ], [ %i.0361401.i, %do.end58.thread.i ]
  br label %for.body.i

do.end58.i:                                       ; preds = %if.end.i7
  %i.0361.i = add i32 %193, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.0361.i)
  %cmp59362.i = icmp sgt i32 %i.0361.i, -1
  br i1 %cmp59362.i, label %do.end58.i.for.body.i.preheader_crit_edge, label %do.end58.i.for.cond67.preheader.i_crit_edge

do.end58.i.for.cond67.preheader.i_crit_edge:      ; preds = %do.end58.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond67.preheader.i

do.end58.i.for.body.i.preheader_crit_edge:        ; preds = %do.end58.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.preheader

for.cond67.preheader.i:                           ; preds = %if.end6.i.i.for.cond67.preheader.i_crit_edge, %do.end58.i.for.cond67.preheader.i_crit_edge
  %194 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %dm.i, align 8
  %max_planes.i = getelementptr inbounds %struct.dc, ptr %195, i32 0, i32 2, i32 6
  %196 = ptrtoint ptr %max_planes.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %max_planes.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %197)
  %cmp70364.not.i = icmp eq i32 %197, 0
  br i1 %cmp70364.not.i, label %for.cond67.preheader.i.for.end100.i_crit_edge, label %for.cond67.preheader.i.for.body72.i_crit_edge

for.cond67.preheader.i.for.body72.i_crit_edge:    ; preds = %for.cond67.preheader.i
  br label %for.body72.i

for.cond67.preheader.i.for.end100.i_crit_edge:    ; preds = %for.cond67.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end100.i

for.body.i:                                       ; preds = %if.end6.i.i.for.body.i_crit_edge, %for.body.i.preheader
  %i.0363.i = phi i32 [ %i.0.i, %if.end6.i.i.for.body.i_crit_edge ], [ %i.0363.i.ph, %for.body.i.preheader ]
  %198 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %dm.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10) to i32))
  %200 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10), align 4
  %call7.i.i.i260.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %200, i32 noundef 3520, i32 noundef 528) #26
  %tobool.not.i261.i = icmp eq ptr %call7.i.i.i260.i, null
  br i1 %tobool.not.i261.i, label %if.then.i.i, label %if.end.i262.i

if.then.i.i:                                      ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.347) #20
  br label %fail.i.sink.split

if.end.i262.i:                                    ; preds = %for.body.i
  %arrayidx.i8 = getelementptr %struct.dc, ptr %199, i32 0, i32 2, i32 30, i32 %i.0363.i
  %type.i.i = getelementptr inbounds %struct.drm_plane, ptr %call7.i.i.i260.i, i32 0, i32 16
  %201 = ptrtoint ptr %type.i.i to i32
  call void @__asan_store4_noabort(i32 %201)
  store i32 1, ptr %type.i.i, align 8
  %shl.i.i = shl nuw i32 1, %i.0363.i
  %202 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %dm.i, align 8
  %caps.i.i = getelementptr inbounds %struct.dc, ptr %203, i32 0, i32 2
  %204 = ptrtoint ptr %caps.i.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %caps.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %205, i32 %i.0363.i)
  %cmp.not.i.i = icmp ugt i32 %205, %i.0363.i
  %spec.select.i.i = select i1 %cmp.not.i.i, i32 %shl.i.i, i32 255
  %call3.i.i = call fastcc i32 @amdgpu_dm_plane_init(ptr noundef %dm.i, ptr noundef nonnull %call7.i.i.i260.i, i32 noundef %spec.select.i.i, ptr noundef %arrayidx.i8) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i.i)
  %tobool4.not.i.i = icmp eq i32 %call3.i.i, 0
  br i1 %tobool4.not.i.i, label %if.end6.i.i, label %if.then5.i.i

if.then5.i.i:                                     ; preds = %if.end.i262.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.348) #20
  call void @kfree(ptr noundef nonnull %call7.i.i.i260.i) #20
  br label %fail.i.sink.split

if.end6.i.i:                                      ; preds = %if.end.i262.i
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 4, i32 %i.0363.i
  %206 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_store4_noabort(i32 %206)
  store ptr %call7.i.i.i260.i, ptr %arrayidx.i.i, align 4
  %i.0.i = add i32 %i.0363.i, -1
  %cmp59.i = icmp sgt i32 %i.0.i, -1
  br i1 %cmp59.i, label %if.end6.i.i.for.body.i_crit_edge, label %if.end6.i.i.for.cond67.preheader.i_crit_edge

if.end6.i.i.for.cond67.preheader.i_crit_edge:     ; preds = %if.end6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond67.preheader.i

if.end6.i.i.for.body.i_crit_edge:                 ; preds = %if.end6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

for.body72.i:                                     ; preds = %for.inc99.i.for.body72.i_crit_edge, %for.cond67.preheader.i.for.body72.i_crit_edge
  %i.1365.i = phi i32 [ %inc.i, %for.inc99.i.for.body72.i_crit_edge ], [ 0, %for.cond67.preheader.i.for.body72.i_crit_edge ]
  %arrayidx77.i = getelementptr %struct.dc, ptr %195, i32 0, i32 2, i32 30, i32 %i.1365.i
  %207 = ptrtoint ptr %arrayidx77.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %arrayidx77.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %208)
  %cmp78.not.i = icmp eq i32 %208, 3
  br i1 %cmp78.not.i, label %if.end81.i, label %for.body72.i.for.inc99.i_crit_edge

for.body72.i.for.inc99.i_crit_edge:               ; preds = %for.body72.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc99.i

if.end81.i:                                       ; preds = %for.body72.i
  %blends_with_above.i = getelementptr %struct.dc, ptr %195, i32 0, i32 2, i32 30, i32 %i.1365.i, i32 1
  %209 = ptrtoint ptr %blends_with_above.i to i32
  call void @__asan_load1_noabort(i32 %209)
  %bf.load.i = load i8, ptr %blends_with_above.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -65, i8 %bf.load.i)
  %.not.i = icmp ugt i8 %bf.load.i, -65
  br i1 %.not.i, label %if.end88.i, label %if.end81.i.for.inc99.i_crit_edge

if.end81.i.for.inc99.i_crit_edge:                 ; preds = %if.end81.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc99.i

if.end88.i:                                       ; preds = %if.end81.i
  %pixel_format_support.i = getelementptr %struct.dc, ptr %195, i32 0, i32 2, i32 30, i32 %i.1365.i, i32 3
  %210 = ptrtoint ptr %pixel_format_support.i to i32
  call void @__asan_load1_noabort(i32 %210)
  %bf.load89.i = load i8, ptr %pixel_format_support.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load89.i)
  %tobool92.not.i = icmp sgt i8 %bf.load89.i, -1
  br i1 %tobool92.not.i, label %if.end88.i.for.inc99.i_crit_edge, label %if.end94.i

if.end88.i.for.inc99.i_crit_edge:                 ; preds = %if.end88.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc99.i

if.end94.i:                                       ; preds = %if.end88.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10) to i32))
  %211 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10), align 4
  %call7.i.i.i264.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %211, i32 noundef 3520, i32 noundef 528) #26
  %tobool.not.i265.i = icmp eq ptr %call7.i.i.i264.i, null
  br i1 %tobool.not.i265.i, label %if.then.i266.i, label %if.end.i274.i

if.then.i266.i:                                   ; preds = %if.end94.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.347) #20
  br label %fail.i.sink.split

if.end.i274.i:                                    ; preds = %if.end94.i
  %add.i = add i32 %i.1365.i, %193
  %type.i267.i = getelementptr inbounds %struct.drm_plane, ptr %call7.i.i.i264.i, i32 0, i32 16
  %212 = ptrtoint ptr %type.i267.i to i32
  call void @__asan_store4_noabort(i32 %212)
  store i32 0, ptr %type.i267.i, align 8
  %shl.i268.i = shl nuw i32 1, %add.i
  %213 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %dm.i, align 8
  %caps.i269.i = getelementptr inbounds %struct.dc, ptr %214, i32 0, i32 2
  %215 = ptrtoint ptr %caps.i269.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %caps.i269.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %216, i32 %add.i)
  %cmp.not.i270.i = icmp ugt i32 %216, %add.i
  %spec.select.i271.i = select i1 %cmp.not.i270.i, i32 %shl.i268.i, i32 255
  %call3.i272.i = call fastcc i32 @amdgpu_dm_plane_init(ptr noundef %dm.i, ptr noundef nonnull %call7.i.i.i264.i, i32 noundef %spec.select.i271.i, ptr noundef %arrayidx77.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i272.i)
  %tobool4.not.i273.i = icmp eq i32 %call3.i272.i, 0
  br i1 %tobool4.not.i273.i, label %if.end.i274.i.for.end100.i_crit_edge, label %if.then5.i275.i

if.end.i274.i.for.end100.i_crit_edge:             ; preds = %if.end.i274.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end100.i

if.then5.i275.i:                                  ; preds = %if.end.i274.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.348) #20
  call void @kfree(ptr noundef nonnull %call7.i.i.i264.i) #20
  br label %fail.i.sink.split

for.inc99.i:                                      ; preds = %if.end88.i.for.inc99.i_crit_edge, %if.end81.i.for.inc99.i_crit_edge, %for.body72.i.for.inc99.i_crit_edge
  %inc.i = add nuw i32 %i.1365.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %197
  br i1 %exitcond.not.i, label %for.inc99.i.for.end100.i_crit_edge, label %for.inc99.i.for.body72.i_crit_edge

for.inc99.i.for.body72.i_crit_edge:               ; preds = %for.inc99.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body72.i

for.inc99.i.for.end100.i_crit_edge:               ; preds = %for.inc99.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end100.i

for.end100.i:                                     ; preds = %for.inc99.i.for.end100.i_crit_edge, %if.end.i274.i.for.end100.i_crit_edge, %for.cond67.preheader.i.for.end100.i_crit_edge
  %217 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %dm.i, align 8
  %caps103367.i = getelementptr inbounds %struct.dc, ptr %218, i32 0, i32 2
  %219 = ptrtoint ptr %caps103367.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load i32, ptr %caps103367.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %220)
  %cmp105368.not.i = icmp eq i32 %220, 0
  br i1 %cmp105368.not.i, label %for.end100.i.for.end116.i_crit_edge, label %for.end100.i.for.body107.i_crit_edge

for.end100.i.for.body107.i_crit_edge:             ; preds = %for.end100.i
  br label %for.body107.i

for.end100.i.for.end116.i_crit_edge:              ; preds = %for.end100.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end116.i

for.body107.i:                                    ; preds = %for.inc114.i.for.body107.i_crit_edge, %for.end100.i.for.body107.i_crit_edge
  %i.2369.i = phi i32 [ %inc115.i, %for.inc114.i.for.body107.i_crit_edge ], [ 0, %for.end100.i.for.body107.i_crit_edge ]
  %arrayidx109.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 79, i32 4, i32 %i.2369.i
  %221 = ptrtoint ptr %arrayidx109.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load ptr, ptr %arrayidx109.i, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10) to i32))
  %223 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10), align 4
  %call7.i.i.i279.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %223, i32 noundef 3520, i32 noundef 528) #26
  %tobool.not.i280.i = icmp eq ptr %call7.i.i.i279.i, null
  br i1 %tobool.not.i280.i, label %for.body107.i.amdgpu_dm_crtc_init.exit.i_crit_edge, label %if.end.i282.i

for.body107.i.amdgpu_dm_crtc_init.exit.i_crit_edge: ; preds = %for.body107.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_crtc_init.exit.i

if.end.i282.i:                                    ; preds = %for.body107.i
  %type.i281.i = getelementptr inbounds %struct.drm_plane, ptr %call7.i.i.i279.i, i32 0, i32 16
  %224 = ptrtoint ptr %type.i281.i to i32
  call void @__asan_store4_noabort(i32 %224)
  store i32 2, ptr %type.i281.i, align 8
  %call1.i.i = call fastcc i32 @amdgpu_dm_plane_init(ptr noundef %dm.i, ptr noundef nonnull %call7.i.i.i279.i, i32 noundef 0, ptr noundef null) #20
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11) to i32))
  %225 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11), align 4
  %call7.i.i56.i.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %225, i32 noundef 3520, i32 noundef 1552) #26
  %tobool3.not.i.i = icmp eq ptr %call7.i.i56.i.i, null
  br i1 %tobool3.not.i.i, label %if.end.i282.i.amdgpu_dm_crtc_init.exit.i_crit_edge, label %if.end5.i.i

if.end.i282.i.amdgpu_dm_crtc_init.exit.i_crit_edge: ; preds = %if.end.i282.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_crtc_init.exit.i

if.end5.i.i:                                      ; preds = %if.end.i282.i
  %226 = ptrtoint ptr %ddev.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %ddev.i, align 8
  %call6.i.i = call i32 (ptr, ptr, ptr, ptr, ptr, ptr, ...) @drm_crtc_init_with_planes(ptr noundef %227, ptr noundef nonnull %call7.i.i56.i.i, ptr noundef %222, ptr noundef nonnull %call7.i.i.i279.i, ptr noundef nonnull @amdgpu_dm_crtc_funcs, ptr noundef null) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6.i.i)
  %tobool7.not.i283.i = icmp eq i32 %call6.i.i, 0
  br i1 %tobool7.not.i283.i, label %if.end9.i.i, label %if.end5.i.i.amdgpu_dm_crtc_init.exit.i_crit_edge

if.end5.i.i.amdgpu_dm_crtc_init.exit.i_crit_edge: ; preds = %if.end5.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_crtc_init.exit.i

if.end9.i.i:                                      ; preds = %if.end5.i.i
  %helper_private.i.i.i = getelementptr inbounds %struct.drm_crtc, ptr %call7.i.i56.i.i, i32 0, i32 19
  %228 = ptrtoint ptr %helper_private.i.i.i to i32
  call void @__asan_store4_noabort(i32 %228)
  store ptr @amdgpu_dm_crtc_helper_funcs, ptr %helper_private.i.i.i, align 8
  %funcs.i284.i = getelementptr inbounds %struct.drm_crtc, ptr %call7.i.i56.i.i, i32 0, i32 16
  %229 = ptrtoint ptr %funcs.i284.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %funcs.i284.i, align 4
  %231 = ptrtoint ptr %230 to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %230, align 4
  %tobool12.not.i.i = icmp eq ptr %232, null
  br i1 %tobool12.not.i.i, label %if.end9.i.i.amdgpu_dm_crtc_init.exit.thread.i_crit_edge, label %if.then13.i.i

if.end9.i.i.amdgpu_dm_crtc_init.exit.thread.i_crit_edge: ; preds = %if.end9.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_crtc_init.exit.thread.i

if.then13.i.i:                                    ; preds = %if.end9.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void %232(ptr noundef nonnull %call7.i.i56.i.i) #20
  br label %amdgpu_dm_crtc_init.exit.thread.i

amdgpu_dm_crtc_init.exit.thread.i:                ; preds = %if.then13.i.i, %if.end9.i.i.amdgpu_dm_crtc_init.exit.thread.i_crit_edge
  %233 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %adev2.i, align 4
  %dm19.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %234, i32 0, i32 117
  %235 = ptrtoint ptr %dm19.i.i to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load ptr, ptr %dm19.i.i, align 8
  %max_cursor_size.i.i = getelementptr inbounds %struct.dc, ptr %236, i32 0, i32 2, i32 11
  %237 = ptrtoint ptr %max_cursor_size.i.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load i32, ptr %max_cursor_size.i.i, align 4
  %max_cursor_width.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %call7.i.i56.i.i, i32 0, i32 13
  %239 = ptrtoint ptr %max_cursor_width.i.i to i32
  call void @__asan_store4_noabort(i32 %239)
  store i32 %238, ptr %max_cursor_width.i.i, align 8
  %240 = load ptr, ptr %dm19.i.i, align 8
  %max_cursor_size24.i.i = getelementptr inbounds %struct.dc, ptr %240, i32 0, i32 2, i32 11
  %241 = ptrtoint ptr %max_cursor_size24.i.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %max_cursor_size24.i.i, align 4
  %max_cursor_height.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %call7.i.i56.i.i, i32 0, i32 14
  %243 = ptrtoint ptr %max_cursor_height.i.i to i32
  call void @__asan_store4_noabort(i32 %243)
  store i32 %242, ptr %max_cursor_height.i.i, align 4
  %crtc_id.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %call7.i.i56.i.i, i32 0, i32 1
  %244 = ptrtoint ptr %crtc_id.i.i to i32
  call void @__asan_store4_noabort(i32 %244)
  store i32 %i.2369.i, ptr %crtc_id.i.i, align 8
  %enabled.i.i = getelementptr inbounds %struct.drm_crtc, ptr %call7.i.i56.i.i, i32 0, i32 11
  %245 = ptrtoint ptr %enabled.i.i to i32
  call void @__asan_store1_noabort(i32 %245)
  store i8 0, ptr %enabled.i.i, align 8
  %otg_inst.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %call7.i.i56.i.i, i32 0, i32 42
  %246 = ptrtoint ptr %otg_inst.i.i to i32
  call void @__asan_store4_noabort(i32 %246)
  store i32 -1, ptr %otg_inst.i.i, align 4
  %arrayidx.i285.i = getelementptr %struct.amdgpu_device, ptr %234, i32 0, i32 79, i32 3, i32 %i.2369.i
  %247 = ptrtoint ptr %arrayidx.i285.i to i32
  call void @__asan_store4_noabort(i32 %247)
  store ptr %call7.i.i56.i.i, ptr %arrayidx.i285.i, align 4
  call void @drm_crtc_enable_color_mgmt(ptr noundef nonnull %call7.i.i56.i.i, i32 noundef 4096, i1 noundef zeroext true, i32 noundef 4096) #20
  %call29.i.i = call i32 @drm_mode_crtc_set_gamma_size(ptr noundef nonnull %call7.i.i56.i.i, i32 noundef 256) #20
  br label %for.inc114.i

amdgpu_dm_crtc_init.exit.i:                       ; preds = %if.end5.i.i.amdgpu_dm_crtc_init.exit.i_crit_edge, %if.end.i282.i.amdgpu_dm_crtc_init.exit.i_crit_edge, %for.body107.i.amdgpu_dm_crtc_init.exit.i_crit_edge
  %acrtc.0.i.i = phi ptr [ %call7.i.i56.i.i, %if.end5.i.i.amdgpu_dm_crtc_init.exit.i_crit_edge ], [ null, %if.end.i282.i.amdgpu_dm_crtc_init.exit.i_crit_edge ], [ null, %for.body107.i.amdgpu_dm_crtc_init.exit.i_crit_edge ]
  %res.0.i.i = phi i32 [ %call6.i.i, %if.end5.i.i.amdgpu_dm_crtc_init.exit.i_crit_edge ], [ %call1.i.i, %if.end.i282.i.amdgpu_dm_crtc_init.exit.i_crit_edge ], [ -12, %for.body107.i.amdgpu_dm_crtc_init.exit.i_crit_edge ]
  call void @kfree(ptr noundef %acrtc.0.i.i) #20
  call void @kfree(ptr noundef %call7.i.i.i279.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %res.0.i.i)
  %tobool111.not.i = icmp eq i32 %res.0.i.i, 0
  br i1 %tobool111.not.i, label %amdgpu_dm_crtc_init.exit.i.for.inc114.i_crit_edge, label %amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge

amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge: ; preds = %amdgpu_dm_crtc_init.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i.sink.split

amdgpu_dm_crtc_init.exit.i.for.inc114.i_crit_edge: ; preds = %amdgpu_dm_crtc_init.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc114.i

for.inc114.i:                                     ; preds = %amdgpu_dm_crtc_init.exit.i.for.inc114.i_crit_edge, %amdgpu_dm_crtc_init.exit.thread.i
  %inc115.i = add nuw i32 %i.2369.i, 1
  %248 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %dm.i, align 8
  %caps103.i = getelementptr inbounds %struct.dc, ptr %249, i32 0, i32 2
  %250 = ptrtoint ptr %caps103.i to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %caps103.i, align 4
  %cmp105.i = icmp ult i32 %inc115.i, %251
  br i1 %cmp105.i, label %for.inc114.i.for.body107.i_crit_edge, label %for.inc114.i.for.end116.i_crit_edge

for.inc114.i.for.end116.i_crit_edge:              ; preds = %for.inc114.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end116.i

for.inc114.i.for.body107.i_crit_edge:             ; preds = %for.inc114.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body107.i

for.end116.i:                                     ; preds = %for.inc114.i.for.end116.i_crit_edge, %for.end100.i.for.end116.i_crit_edge
  %vblank_disable_immediate.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2, i32 22
  %252 = ptrtoint ptr %vblank_disable_immediate.i to i32
  call void @__asan_store1_noabort(i32 %252)
  store i8 1, ptr %vblank_disable_immediate.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %138)
  %cmp119372.not.i = icmp eq i32 %138, 0
  br i1 %cmp119372.not.i, label %for.end116.i.for.end171.i_crit_edge, label %for.body121.lr.ph.i

for.end116.i.for.end171.i_crit_edge:              ; preds = %for.end116.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end171.i

for.body121.lr.ph.i:                              ; preds = %for.end116.i
  %num_of_edps.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 31
  %253 = getelementptr inbounds i8, ptr %props.i.i, i32 8
  %max_brightness.i.i = getelementptr inbounds %struct.backlight_properties, ptr %props.i.i, i32 0, i32 1
  %type.i.i114 = getelementptr inbounds %struct.backlight_properties, ptr %props.i.i, i32 0, i32 4
  br label %for.body121.i

for.body121.i:                                    ; preds = %for.inc169.i.for.body121.i_crit_edge, %for.body121.lr.ph.i
  %aencoder.0376.i = phi ptr [ null, %for.body121.lr.ph.i ], [ %aencoder.1.ph.i, %for.inc169.i.for.body121.i_crit_edge ]
  %aconnector.0375.i = phi ptr [ null, %for.body121.lr.ph.i ], [ %aconnector.1.ph.i, %for.inc169.i.for.body121.i_crit_edge ]
  %i.3373.i = phi i32 [ 0, %for.body121.lr.ph.i ], [ %inc170.i, %for.inc169.i.for.body121.i_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 31, i32 %i.3373.i)
  %cmp122.i = icmp sgt i32 %i.3373.i, 31
  br i1 %cmp122.i, label %if.then124.i, label %if.end125.i

if.then124.i:                                     ; preds = %for.body121.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.266, i32 noundef 31) #20
  br label %for.inc169.i

if.end125.i:                                      ; preds = %for.body121.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 13) to i32))
  %254 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 13), align 4
  %call7.i.i.i11 = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %254, i32 noundef 3520, i32 noundef 4880) #26
  %tobool127.not.i = icmp eq ptr %call7.i.i.i11, null
  br i1 %tobool127.not.i, label %if.end125.i.fail.i_crit_edge, label %if.end129.i

if.end125.i.fail.i_crit_edge:                     ; preds = %if.end125.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i

if.end129.i:                                      ; preds = %if.end125.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8) to i32))
  %255 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8), align 4
  %call7.i.i290.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %255, i32 noundef 3520, i32 noundef 236) #26
  %tobool131.not.i = icmp eq ptr %call7.i.i290.i, null
  br i1 %tobool131.not.i, label %if.end129.i.fail.i_crit_edge, label %if.end133.i

if.end129.i.fail.i_crit_edge:                     ; preds = %if.end129.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i

if.end133.i:                                      ; preds = %if.end129.i
  %256 = ptrtoint ptr %ddev.i to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %ddev.i, align 8
  %call1.i291.i = call i32 (ptr, ptr, ptr, i32, ptr, ...) @drm_encoder_init(ptr noundef %257, ptr noundef nonnull %call7.i.i290.i, ptr noundef nonnull @amdgpu_dm_encoder_funcs, i32 noundef 2, ptr noundef null) #20
  %num_crtc.i.i.i = getelementptr i8, ptr %257, i32 22400
  %258 = ptrtoint ptr %num_crtc.i.i.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %num_crtc.i.i.i, align 8
  %switch.tableidx = add i32 %259, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %260 = icmp ult i32 %switch.tableidx, 5
  br i1 %260, label %switch.lookup, label %if.end133.i.amdgpu_dm_encoder_init.exit.i_crit_edge

if.end133.i.amdgpu_dm_encoder_init.exit.i_crit_edge: ; preds = %if.end133.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_encoder_init.exit.i

switch.lookup:                                    ; preds = %if.end133.i
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.dm_hw_init, i32 0, i32 %switch.tableidx
  %261 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %261)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %amdgpu_dm_encoder_init.exit.i

amdgpu_dm_encoder_init.exit.i:                    ; preds = %switch.lookup, %if.end133.i.amdgpu_dm_encoder_init.exit.i_crit_edge
  %retval.0.i.i.i = phi i32 [ %switch.load, %switch.lookup ], [ 63, %if.end133.i.amdgpu_dm_encoder_init.exit.i_crit_edge ]
  %possible_crtcs.i.i = getelementptr inbounds %struct.drm_encoder, ptr %call7.i.i290.i, i32 0, i32 6
  %262 = ptrtoint ptr %possible_crtcs.i.i to i32
  call void @__asan_store4_noabort(i32 %262)
  store i32 %retval.0.i.i.i, ptr %possible_crtcs.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1.i291.i)
  %tobool.not.i292.i = icmp eq i32 %call1.i291.i, 0
  %spec.select.i293.i = select i1 %tobool.not.i292.i, i32 %i.3373.i, i32 -1
  %263 = getelementptr inbounds %struct.amdgpu_encoder, ptr %call7.i.i290.i, i32 0, i32 2
  %264 = ptrtoint ptr %263 to i32
  call void @__asan_store4_noabort(i32 %264)
  store i32 %spec.select.i293.i, ptr %263, align 4
  %helper_private.i.i294.i = getelementptr inbounds %struct.drm_encoder, ptr %call7.i.i290.i, i32 0, i32 11
  %265 = ptrtoint ptr %helper_private.i.i294.i to i32
  call void @__asan_store4_noabort(i32 %265)
  store ptr @amdgpu_dm_encoder_helper_funcs, ptr %helper_private.i.i294.i, align 4
  br i1 %tobool.not.i292.i, label %if.end137.i, label %amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge

amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge: ; preds = %amdgpu_dm_encoder_init.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i.sink.split

if.end137.i:                                      ; preds = %amdgpu_dm_encoder_init.exit.i
  %266 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %dm.i, align 8
  %arrayidx.i.i295.i = getelementptr %struct.dc, ptr %267, i32 0, i32 10, i32 %i.3373.i
  %268 = ptrtoint ptr %arrayidx.i.i295.i to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %arrayidx.i.i295.i, align 4
  %priv.i.i = getelementptr inbounds %struct.dc_link, ptr %269, i32 0, i32 32
  %270 = ptrtoint ptr %priv.i.i to i32
  call void @__asan_store4_noabort(i32 %270)
  store ptr %call7.i.i.i11, ptr %priv.i.i, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.361, ptr noundef nonnull @__func__.amdgpu_dm_connector_init) #20
  %ddc.i.i = getelementptr inbounds %struct.dc_link, ptr %269, i32 0, i32 33
  %271 = ptrtoint ptr %ddc.i.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %ddc.i.i, align 4
  %link_index2.i.i = getelementptr inbounds %struct.dc_link, ptr %269, i32 0, i32 3
  %273 = ptrtoint ptr %link_index2.i.i to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load i32, ptr %link_index2.i.i, align 8
  %ctx.i.i.i = getelementptr inbounds %struct.ddc_service, ptr %272, i32 0, i32 5
  %275 = ptrtoint ptr %ctx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load ptr, ptr %ctx.i.i.i, align 4
  %driver_context.i.i.i = getelementptr inbounds %struct.dc_context, ptr %276, i32 0, i32 1
  %277 = ptrtoint ptr %driver_context.i.i.i to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load ptr, ptr %driver_context.i.i.i, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11) to i32))
  %279 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11), align 4
  %call7.i.i.i.i.i = call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %279, i32 noundef 3520, i32 noundef 1368) #26
  %tobool.not.i.i296.i = icmp eq ptr %call7.i.i.i.i.i, null
  br i1 %tobool.not.i.i296.i, label %if.then.i298.i, label %if.end.i.i297.i

if.end.i.i297.i:                                  ; preds = %if.end137.i
  %280 = ptrtoint ptr %call7.i.i.i.i.i to i32
  call void @__asan_store4_noabort(i32 %280)
  store ptr null, ptr %call7.i.i.i.i.i, align 8
  %class.i.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 1
  %281 = ptrtoint ptr %class.i.i.i to i32
  call void @__asan_store4_noabort(i32 %281)
  store i32 8, ptr %class.i.i.i, align 4
  %pdev.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %278, i32 0, i32 1
  %282 = ptrtoint ptr %pdev.i.i.i to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %pdev.i.i.i, align 4
  %dev.i.i.i = getelementptr inbounds %struct.pci_dev, ptr %283, i32 0, i32 44
  %parent.i.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 9, i32 1
  %284 = ptrtoint ptr %parent.i.i.i to i32
  call void @__asan_store4_noabort(i32 %284)
  store ptr %dev.i.i.i, ptr %parent.i.i.i, align 8
  %algo.i.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 2
  %285 = ptrtoint ptr %algo.i.i.i to i32
  call void @__asan_store4_noabort(i32 %285)
  store ptr @amdgpu_dm_i2c_algo, ptr %algo.i.i.i, align 8
  %name.i.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 12
  %call6.i.i.i = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef %name.i.i.i, i32 noundef 48, ptr noundef nonnull @.str.365, i32 noundef %274) #20
  %driver_data.i.i.i.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 9, i32 8
  %286 = ptrtoint ptr %driver_data.i.i.i.i.i to i32
  call void @__asan_store4_noabort(i32 %286)
  store ptr %call7.i.i.i.i.i, ptr %driver_data.i.i.i.i.i, align 4
  %ddc_service8.i.i.i = getelementptr inbounds %struct.amdgpu_i2c_adapter, ptr %call7.i.i.i.i.i, i32 0, i32 1
  %287 = ptrtoint ptr %ddc_service8.i.i.i to i32
  call void @__asan_store4_noabort(i32 %287)
  store ptr %272, ptr %ddc_service8.i.i.i, align 8
  %288 = ptrtoint ptr %272 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %272, align 4
  %tobool10.not.i.i.i = icmp eq ptr %289, null
  br i1 %tobool10.not.i.i.i, label %if.end.i.i297.i.if.end.i299.i_crit_edge, label %if.then11.i.i.i

if.end.i.i297.i.if.end.i299.i_crit_edge:          ; preds = %if.end.i.i297.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i299.i

if.then11.i.i.i:                                  ; preds = %if.end.i.i297.i
  call void @__sanitizer_cov_trace_pc() #22
  %ddc_channel.i.i.i = getelementptr inbounds %struct.ddc, ptr %289, i32 0, i32 2, i32 1
  %290 = ptrtoint ptr %ddc_channel.i.i.i to i32
  call void @__asan_store4_noabort(i32 %290)
  store i32 %274, ptr %ddc_channel.i.i.i, align 4
  br label %if.end.i299.i

if.then.i298.i:                                   ; preds = %if.end137.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.362) #20
  br label %fail.i.sink.split

if.end.i299.i:                                    ; preds = %if.then11.i.i.i, %if.end.i.i297.i.if.end.i299.i_crit_edge
  %i2c4.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call7.i.i.i11, i32 0, i32 13
  %291 = ptrtoint ptr %i2c4.i.i to i32
  call void @__asan_store4_noabort(i32 %291)
  store ptr %call7.i.i.i.i.i, ptr %i2c4.i.i, align 4
  %call5.i.i = call i32 @i2c_add_adapter(ptr noundef nonnull %call7.i.i.i.i.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5.i.i)
  %tobool6.not.i.i = icmp eq i32 %call5.i.i, 0
  br i1 %tobool6.not.i.i, label %if.end9.i300.i, label %if.then7.i.i

if.then7.i.i:                                     ; preds = %if.end.i299.i
  call void @__sanitizer_cov_trace_pc() #22
  %292 = ptrtoint ptr %link_index2.i.i to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load i32, ptr %link_index2.i.i, align 8
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.363, i32 noundef %293) #20
  br label %if.then26.i.i

if.end9.i300.i:                                   ; preds = %if.end.i299.i
  %connector_signal.i.i = getelementptr inbounds %struct.dc_link, ptr %269, i32 0, i32 5
  %294 = ptrtoint ptr %connector_signal.i.i to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %connector_signal.i.i, align 8
  %296 = zext i32 %295 to i64
  call void @__sanitizer_cov_trace_switch(i64 %296, ptr @__sancov_gen_cov_switch_values.441)
  switch i32 %295, label %sw.default.i.i305.i [
    i32 4, label %if.end9.i300.i.to_drm_connector_type.exit.i.i_crit_edge
    i32 128, label %sw.bb1.i.i301.i
    i32 8, label %sw.bb2.i.i302.i
    i32 16, label %sw.bb3.i.i303.i
    i32 32, label %if.end9.i300.i.sw.bb4.i.i304.i_crit_edge
    i32 64, label %if.end9.i300.i.sw.bb4.i.i304.i_crit_edge275
    i32 2, label %if.end9.i300.i.sw.bb5.i.i.i_crit_edge
    i32 1, label %if.end9.i300.i.sw.bb5.i.i.i_crit_edge276
    i32 512, label %sw.bb6.i.i.i
  ]

if.end9.i300.i.sw.bb5.i.i.i_crit_edge276:         ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb5.i.i.i

if.end9.i300.i.sw.bb5.i.i.i_crit_edge:            ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb5.i.i.i

if.end9.i300.i.sw.bb4.i.i304.i_crit_edge275:      ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i.i304.i

if.end9.i300.i.sw.bb4.i.i304.i_crit_edge:         ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i.i304.i

if.end9.i300.i.to_drm_connector_type.exit.i.i_crit_edge: ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

sw.bb1.i.i301.i:                                  ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

sw.bb2.i.i302.i:                                  ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

sw.bb3.i.i303.i:                                  ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

sw.bb4.i.i304.i:                                  ; preds = %if.end9.i300.i.sw.bb4.i.i304.i_crit_edge, %if.end9.i300.i.sw.bb4.i.i304.i_crit_edge275
  br label %to_drm_connector_type.exit.i.i

sw.bb5.i.i.i:                                     ; preds = %if.end9.i300.i.sw.bb5.i.i.i_crit_edge, %if.end9.i300.i.sw.bb5.i.i.i_crit_edge276
  br label %to_drm_connector_type.exit.i.i

sw.bb6.i.i.i:                                     ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

sw.default.i.i305.i:                              ; preds = %if.end9.i300.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %to_drm_connector_type.exit.i.i

to_drm_connector_type.exit.i.i:                   ; preds = %sw.default.i.i305.i, %sw.bb6.i.i.i, %sw.bb5.i.i.i, %sw.bb4.i.i304.i, %sw.bb3.i.i303.i, %sw.bb2.i.i302.i, %sw.bb1.i.i301.i, %if.end9.i300.i.to_drm_connector_type.exit.i.i_crit_edge
  %retval.0.i.i306.i = phi i32 [ 0, %sw.default.i.i305.i ], [ 15, %sw.bb6.i.i.i ], [ 3, %sw.bb5.i.i.i ], [ 10, %sw.bb4.i.i304.i ], [ 1, %sw.bb3.i.i303.i ], [ 7, %sw.bb2.i.i302.i ], [ 14, %sw.bb1.i.i301.i ], [ 11, %if.end9.i300.i.to_drm_connector_type.exit.i.i_crit_edge ]
  %297 = ptrtoint ptr %ddev.i to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load ptr, ptr %ddev.i, align 8
  %call13.i.i = call i32 @drm_connector_init_with_ddc(ptr noundef %298, ptr noundef nonnull %call7.i.i.i11, ptr noundef nonnull @amdgpu_dm_connector_funcs, i32 noundef %retval.0.i.i306.i, ptr noundef nonnull %call7.i.i.i.i.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13.i.i)
  %tobool14.not.i.i = icmp eq i32 %call13.i.i, 0
  br i1 %tobool14.not.i.i, label %if.end16.i.i, label %if.then15.i.i

if.then15.i.i:                                    ; preds = %to_drm_connector_type.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.364) #20
  %connector_id.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call7.i.i.i11, i32 0, i32 1
  %299 = ptrtoint ptr %connector_id.i.i to i32
  call void @__asan_store4_noabort(i32 %299)
  store i32 -1, ptr %connector_id.i.i, align 8
  br label %if.then26.i.i

if.end16.i.i:                                     ; preds = %to_drm_connector_type.exit.i.i
  %helper_private.i.i308.i = getelementptr inbounds %struct.drm_connector, ptr %call7.i.i.i11, i32 0, i32 35
  %300 = ptrtoint ptr %helper_private.i.i308.i to i32
  call void @__asan_store4_noabort(i32 %300)
  store ptr @amdgpu_dm_connector_helper_funcs, ptr %helper_private.i.i308.i, align 4
  call void @amdgpu_dm_connector_init_helper(ptr noundef %dm.i, ptr noundef nonnull %call7.i.i.i11, i32 noundef %retval.0.i.i306.i, ptr noundef %269, i32 noundef %i.3373.i) #20
  %call20.i.i = call i32 @drm_connector_attach_encoder(ptr noundef nonnull %call7.i.i.i11, ptr noundef nonnull %call7.i.i290.i) #20
  %301 = zext i32 %retval.0.i.i306.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %301, ptr @__sancov_gen_cov_switch_values.442)
  switch i32 %retval.0.i.i306.i, label %if.end16.i.i.if.end141.i12_crit_edge [
    i32 10, label %if.end16.i.i.if.then22.i.i_crit_edge
    i32 14, label %if.end16.i.i.if.then22.i.i_crit_edge277
  ]

if.end16.i.i.if.then22.i.i_crit_edge277:          ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then22.i.i

if.end16.i.i.if.then22.i.i_crit_edge:             ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then22.i.i

if.end16.i.i.if.end141.i12_crit_edge:             ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end141.i12

if.then22.i.i:                                    ; preds = %if.end16.i.i.if.then22.i.i_crit_edge, %if.end16.i.i.if.then22.i.i_crit_edge277
  %302 = ptrtoint ptr %link_index2.i.i to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %link_index2.i.i, align 8
  call void @amdgpu_dm_initialize_dp_connector(ptr noundef %dm.i, ptr noundef nonnull %call7.i.i.i11, i32 noundef %303) #20
  br label %if.end141.i12

if.then26.i.i:                                    ; preds = %if.then15.i.i, %if.then7.i.i
  call void @kfree(ptr noundef nonnull %call7.i.i.i.i.i) #20
  %304 = ptrtoint ptr %i2c4.i.i to i32
  call void @__asan_store4_noabort(i32 %304)
  store ptr null, ptr %i2c4.i.i, align 4
  br label %fail.i.sink.split

if.end141.i12:                                    ; preds = %if.then22.i.i, %if.end16.i.i.if.end141.i12_crit_edge
  %305 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load ptr, ptr %dm.i, align 8
  %arrayidx.i311.i = getelementptr %struct.dc, ptr %306, i32 0, i32 10, i32 %i.3373.i
  %307 = ptrtoint ptr %arrayidx.i311.i to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load ptr, ptr %arrayidx.i311.i, align 4
  %call144.i = call zeroext i1 @dc_link_detect_sink(ptr noundef %308, ptr noundef nonnull %new_connection_type.i) #20
  br i1 %call144.i, label %if.end141.i12.if.end146.i_crit_edge, label %if.then145.i

if.end141.i12.if.end146.i_crit_edge:              ; preds = %if.end141.i12
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end146.i

if.then145.i:                                     ; preds = %if.end141.i12
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.269) #20
  br label %if.end146.i

if.end146.i:                                      ; preds = %if.then145.i, %if.end141.i12.if.end146.i_crit_edge
  %force.i = getelementptr inbounds %struct.drm_connector, ptr %call7.i.i.i11, i32 0, i32 37
  %309 = ptrtoint ptr %force.i to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load i32, ptr %force.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %310)
  %tobool147.not.i = icmp eq i32 %310, 0
  br i1 %tobool147.not.i, label %if.end146.i.if.else.i_crit_edge, label %land.lhs.true.i

if.end146.i.if.else.i_crit_edge:                  ; preds = %if.end146.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

land.lhs.true.i:                                  ; preds = %if.end146.i
  %311 = ptrtoint ptr %new_connection_type.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %new_connection_type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %312)
  %cmp148.i = icmp eq i32 %312, 0
  br i1 %cmp148.i, label %if.then150.i, label %land.lhs.true.i.if.else.i_crit_edge

land.lhs.true.i.if.else.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

if.then150.i:                                     ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  call fastcc void @emulated_link_detect(ptr noundef %308) #20
  call void @amdgpu_dm_update_connector_after_detect(ptr noundef nonnull %call7.i.i.i11) #20
  br label %for.inc169.i

if.else.i:                                        ; preds = %land.lhs.true.i.if.else.i_crit_edge, %if.end146.i.if.else.i_crit_edge
  %call151.i = call zeroext i1 @dc_link_detect(ptr noundef %308, i32 noundef 0) #20
  br i1 %call151.i, label %if.then152.i, label %if.else.i.for.inc169.i_crit_edge

if.else.i.for.inc169.i_crit_edge:                 ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc169.i

if.then152.i:                                     ; preds = %if.else.i
  call void @amdgpu_dm_update_connector_after_detect(ptr noundef nonnull %call7.i.i.i11) #20
  %connector_signal.i102 = getelementptr inbounds %struct.dc_link, ptr %308, i32 0, i32 5
  %313 = ptrtoint ptr %connector_signal.i102 to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load i32, ptr %connector_signal.i102, align 8
  %and.i103 = and i32 %314, 136
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i103)
  %tobool.not.i104 = icmp eq i32 %and.i103, 0
  br i1 %tobool.not.i104, label %if.then152.i.register_backlight_device.exitthread-pre-split_crit_edge, label %land.lhs.true.i106

if.then152.i.register_backlight_device.exitthread-pre-split_crit_edge: ; preds = %if.then152.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %register_backlight_device.exitthread-pre-split

land.lhs.true.i106:                               ; preds = %if.then152.i
  %type.i = getelementptr inbounds %struct.dc_link, ptr %308, i32 0, i32 4
  %315 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %316)
  %cmp.not.i105 = icmp eq i32 %316, 0
  br i1 %cmp.not.i105, label %land.lhs.true.i106.register_backlight_device.exitthread-pre-split_crit_edge, label %if.then.i110

land.lhs.true.i106.register_backlight_device.exitthread-pre-split_crit_edge: ; preds = %land.lhs.true.i106
  call void @__sanitizer_cov_trace_pc() #22
  br label %register_backlight_device.exitthread-pre-split

if.then.i110:                                     ; preds = %land.lhs.true.i106
  %317 = ptrtoint ptr %num_of_edps.i to i32
  call void @__asan_load1_noabort(i32 %317)
  %318 = load i8, ptr %num_of_edps.i, align 4
  %idxprom.i = zext i8 %318 to i32
  %arrayidx.i108 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 29, i32 %idxprom.i
  %319 = ptrtoint ptr %arrayidx.i108 to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %arrayidx.i108, align 4
  %tobool1.not.i109 = icmp eq ptr %320, null
  br i1 %tobool1.not.i109, label %if.then2.i, label %if.then.i110.if.end.i119_crit_edge

if.then.i110.if.end.i119_crit_edge:               ; preds = %if.then.i110
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i119

if.then2.i:                                       ; preds = %if.then.i110
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %bl_name.i.i) #20
  %321 = call ptr @memset(ptr %bl_name.i.i, i32 255, i32 16)
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %props.i.i) #20
  %322 = call ptr @memset(ptr %253, i32 0, i32 20)
  %aux_support.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 32, i32 %idxprom.i, i32 6
  %323 = ptrtoint ptr %aux_support.i.i.i to i32
  call void @__asan_load1_noabort(i32 %323)
  %324 = load i8, ptr %aux_support.i.i.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %324)
  %tobool.not.i.i.i111 = icmp eq i8 %324, 0
  br i1 %tobool.not.i.i.i111, label %if.end.i.i.i112, label %if.then2.i.amdgpu_dm_update_backlight_caps.exit.i.i_crit_edge

if.then2.i.amdgpu_dm_update_backlight_caps.exit.i.i_crit_edge: ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_backlight_caps.exit.i.i

if.end.i.i.i112:                                  ; preds = %if.then2.i
  call void @__sanitizer_cov_trace_pc() #22
  %min_input_signal.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 32, i32 %idxprom.i, i32 3
  %325 = ptrtoint ptr %min_input_signal.i.i.i to i32
  call void @__asan_store4_noabort(i32 %325)
  store i32 12, ptr %min_input_signal.i.i.i, align 4
  %max_input_signal.i.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 32, i32 %idxprom.i, i32 4
  %326 = ptrtoint ptr %max_input_signal.i.i.i to i32
  call void @__asan_store4_noabort(i32 %326)
  store i32 255, ptr %max_input_signal.i.i.i, align 8
  br label %amdgpu_dm_update_backlight_caps.exit.i.i

amdgpu_dm_update_backlight_caps.exit.i.i:         ; preds = %if.end.i.i.i112, %if.then2.i.amdgpu_dm_update_backlight_caps.exit.i.i_crit_edge
  %arrayidx.i.i113 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 49, i32 %idxprom.i
  %327 = ptrtoint ptr %arrayidx.i.i113 to i32
  call void @__asan_store4_noabort(i32 %327)
  store i32 255, ptr %arrayidx.i.i113, align 4
  %328 = ptrtoint ptr %max_brightness.i.i to i32
  call void @__asan_store4_noabort(i32 %328)
  store i32 255, ptr %max_brightness.i.i, align 4
  %329 = ptrtoint ptr %props.i.i to i32
  call void @__asan_store4_noabort(i32 %329)
  store i32 255, ptr %props.i.i, align 4
  %330 = ptrtoint ptr %type.i.i114 to i32
  call void @__asan_store4_noabort(i32 %330)
  store i32 1, ptr %type.i.i114, align 4
  %331 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load ptr, ptr %adev2.i, align 4
  %primary.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %332, i32 0, i32 2, i32 6
  %333 = ptrtoint ptr %primary.i.i to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load ptr, ptr %primary.i.i, align 4
  %335 = ptrtoint ptr %334 to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load i32, ptr %334, align 4
  %add.i.i = add i32 %336, %idxprom.i
  %call5.i.i115 = call i32 (ptr, i32, ptr, ...) @snprintf(ptr noundef nonnull %bl_name.i.i, i32 noundef 16, ptr noundef nonnull @.str.372, i32 noundef %add.i.i) #20
  %337 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load ptr, ptr %adev2.i, align 4
  %dev.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %338, i32 0, i32 2, i32 2
  %339 = ptrtoint ptr %dev.i.i to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load ptr, ptr %dev.i.i, align 4
  %call9.i.i116 = call ptr @backlight_device_register(ptr noundef nonnull %bl_name.i.i, ptr noundef %340, ptr noundef %dm.i, ptr noundef nonnull @amdgpu_dm_backlight_ops, ptr noundef nonnull %props.i.i) #20
  %341 = ptrtoint ptr %num_of_edps.i to i32
  call void @__asan_load1_noabort(i32 %341)
  %342 = load i8, ptr %num_of_edps.i, align 4
  %idxprom11.i.i = zext i8 %342 to i32
  %arrayidx12.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 29, i32 %idxprom11.i.i
  %343 = ptrtoint ptr %arrayidx12.i.i to i32
  call void @__asan_store4_noabort(i32 %343)
  store ptr %call9.i.i116, ptr %arrayidx12.i.i, align 4
  %344 = load i8, ptr %num_of_edps.i, align 4
  %idxprom15.i.i = zext i8 %344 to i32
  %arrayidx16.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 29, i32 %idxprom15.i.i
  %345 = ptrtoint ptr %arrayidx16.i.i to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load ptr, ptr %arrayidx16.i.i, align 4
  %cmp.i.i.i117 = icmp ugt ptr %346, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i.i117, label %if.then.i.i118, label %if.else.i.i

if.then.i.i118:                                   ; preds = %amdgpu_dm_update_backlight_caps.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.373) #20
  br label %amdgpu_dm_register_backlight_device.exit.i

if.else.i.i:                                      ; preds = %amdgpu_dm_update_backlight_caps.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.374, ptr noundef nonnull %bl_name.i.i) #20
  br label %amdgpu_dm_register_backlight_device.exit.i

amdgpu_dm_register_backlight_device.exit.i:       ; preds = %if.else.i.i, %if.then.i.i118
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %props.i.i) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %bl_name.i.i) #20
  br label %if.end.i119

if.end.i119:                                      ; preds = %amdgpu_dm_register_backlight_device.exit.i, %if.then.i110.if.end.i119_crit_edge
  %347 = ptrtoint ptr %num_of_edps.i to i32
  call void @__asan_load1_noabort(i32 %347)
  %348 = load i8, ptr %num_of_edps.i, align 4
  %idxprom5.i = zext i8 %348 to i32
  %arrayidx6.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 29, i32 %idxprom5.i
  %349 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %arrayidx6.i, align 4
  %tobool7.not.i = icmp eq ptr %350, null
  br i1 %tobool7.not.i, label %if.end.i119.register_backlight_device.exit_crit_edge, label %if.then8.i

if.end.i119.register_backlight_device.exit_crit_edge: ; preds = %if.end.i119
  call void @__sanitizer_cov_trace_pc() #22
  br label %register_backlight_device.exit

if.then8.i:                                       ; preds = %if.end.i119
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx11.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 30, i32 %idxprom5.i
  %351 = ptrtoint ptr %arrayidx11.i to i32
  call void @__asan_store4_noabort(i32 %351)
  store ptr %308, ptr %arrayidx11.i, align 4
  %352 = ptrtoint ptr %num_of_edps.i to i32
  call void @__asan_load1_noabort(i32 %352)
  %353 = load i8, ptr %num_of_edps.i, align 4
  %inc.i120 = add i8 %353, 1
  store i8 %inc.i120, ptr %num_of_edps.i, align 4
  br label %register_backlight_device.exit

register_backlight_device.exitthread-pre-split:   ; preds = %land.lhs.true.i106.register_backlight_device.exitthread-pre-split_crit_edge, %if.then152.i.register_backlight_device.exitthread-pre-split_crit_edge
  %354 = ptrtoint ptr %num_of_edps.i to i32
  call void @__asan_load1_noabort(i32 %354)
  %.pr = load i8, ptr %num_of_edps.i, align 4
  br label %register_backlight_device.exit

register_backlight_device.exit:                   ; preds = %register_backlight_device.exitthread-pre-split, %if.then8.i, %if.end.i119.register_backlight_device.exit_crit_edge
  %355 = phi i8 [ %.pr, %register_backlight_device.exitthread-pre-split ], [ %348, %if.end.i119.register_backlight_device.exit_crit_edge ], [ %inc.i120, %if.then8.i ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %355)
  %tobool153.not.i = icmp eq i8 %355, 0
  br i1 %tobool153.not.i, label %register_backlight_device.exit.if.end158.i_crit_edge, label %lor.lhs.false.i

register_backlight_device.exit.if.end158.i_crit_edge: ; preds = %register_backlight_device.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end158.i

lor.lhs.false.i:                                  ; preds = %register_backlight_device.exit
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call7.i.i.i11, i32 0, i32 6
  %356 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %dc_link.i, align 8
  %tobool1.not.i = icmp eq ptr %357, null
  br i1 %tobool1.not.i, label %lor.lhs.false.i.if.end158.i_crit_edge, label %if.end.i90

lor.lhs.false.i.if.end158.i_crit_edge:            ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end158.i

if.end.i90:                                       ; preds = %lor.lhs.false.i
  %connector_signal.i = getelementptr inbounds %struct.dc_link, ptr %357, i32 0, i32 5
  %358 = ptrtoint ptr %connector_signal.i to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load i32, ptr %connector_signal.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %359)
  %cmp.not.i = icmp eq i32 %359, 128
  br i1 %cmp.not.i, label %if.end4.i93, label %if.end.i90.if.end158.i_crit_edge

if.end.i90.if.end158.i_crit_edge:                 ; preds = %if.end.i90
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end158.i

if.end4.i93:                                      ; preds = %if.end.i90
  %360 = ptrtoint ptr %call7.i.i.i11 to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load ptr, ptr %call7.i.i.i11, align 8
  %add.ptr.i.i = getelementptr i8, ptr %361, i32 -8
  %num_of_edps.i91 = getelementptr i8, ptr %361, i32 85324
  %362 = ptrtoint ptr %num_of_edps.i91 to i32
  call void @__asan_load1_noabort(i32 %362)
  %363 = load i8, ptr %num_of_edps.i91, align 4
  %conv.i92 = zext i8 %363 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %363)
  %cmp693.not.i = icmp eq i8 %363, 0
  br i1 %cmp693.not.i, label %if.end4.i93.if.end158.i_crit_edge, label %if.end4.i93.for.body.i95_crit_edge

if.end4.i93.for.body.i95_crit_edge:               ; preds = %if.end4.i93
  br label %for.body.i95

if.end4.i93.if.end158.i_crit_edge:                ; preds = %if.end4.i93
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end158.i

for.body.i95:                                     ; preds = %for.inc.i.for.body.i95_crit_edge, %if.end4.i93.for.body.i95_crit_edge
  %i.094.i = phi i32 [ %inc.i96, %for.inc.i.for.body.i95_crit_edge ], [ 0, %if.end4.i93.for.body.i95_crit_edge ]
  %arrayidx.i94 = getelementptr %struct.amdgpu_device, ptr %add.ptr.i.i, i32 0, i32 117, i32 30, i32 %i.094.i
  %364 = ptrtoint ptr %arrayidx.i94 to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %arrayidx.i94, align 4
  %cmp8.i = icmp eq ptr %357, %365
  br i1 %cmp8.i, label %if.end17.i99, label %for.inc.i

for.inc.i:                                        ; preds = %for.body.i95
  %inc.i96 = add nuw nsw i32 %i.094.i, 1
  %exitcond.not.i97 = icmp eq i32 %inc.i96, %conv.i92
  br i1 %exitcond.not.i97, label %for.inc.i.if.end158.i_crit_edge, label %for.inc.i.for.body.i95_crit_edge

for.inc.i.for.body.i95_crit_edge:                 ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i95

for.inc.i.if.end158.i_crit_edge:                  ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end158.i

if.end17.i99:                                     ; preds = %for.body.i95
  %arrayidx18.i = getelementptr %struct.amdgpu_device, ptr %add.ptr.i.i, i32 0, i32 117, i32 32, i32 %i.094.i
  %dpcd_sink_ext_caps.i = getelementptr inbounds %struct.dc_link, ptr %357, i32 0, i32 49
  %366 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_store4_noabort(i32 %366)
  store ptr %dpcd_sink_ext_caps.i, ptr %arrayidx18.i, align 4
  %aux_support.i = getelementptr %struct.amdgpu_device, ptr %add.ptr.i.i, i32 0, i32 117, i32 32, i32 %i.094.i, i32 6
  %367 = ptrtoint ptr %aux_support.i to i32
  call void @__asan_store1_noabort(i32 %367)
  store i8 0, ptr %aux_support.i, align 1
  %max_cll20.i = getelementptr inbounds %struct.drm_connector, ptr %call7.i.i.i11, i32 0, i32 64, i32 1, i32 0, i32 2
  %368 = ptrtoint ptr %max_cll20.i to i32
  call void @__asan_load2_noabort(i32 %368)
  %369 = load i16, ptr %max_cll20.i, align 2
  %conv21.i = zext i16 %369 to i32
  %min_cll23.i = getelementptr inbounds %struct.drm_connector, ptr %call7.i.i.i11, i32 0, i32 64, i32 1, i32 0, i32 4
  %370 = ptrtoint ptr %min_cll23.i to i32
  call void @__asan_load2_noabort(i32 %370)
  %371 = load i16, ptr %min_cll23.i, align 2
  %conv24.i = zext i16 %371 to i32
  %372 = ptrtoint ptr %dpcd_sink_ext_caps.i to i32
  call void @__asan_load1_noabort(i32 %372)
  %bf.load.i98 = load i8, ptr %dpcd_sink_ext_caps.i, align 1
  %373 = and i8 %bf.load.i98, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %373)
  %cmp27.not.i = icmp eq i8 %373, 0
  br i1 %cmp27.not.i, label %if.end17.i99.if.end31.i_crit_edge, label %if.then29.i

if.end17.i99.if.end31.i_crit_edge:                ; preds = %if.end17.i99
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31.i

if.then29.i:                                      ; preds = %if.end17.i99
  call void @__sanitizer_cov_trace_pc() #22
  %374 = ptrtoint ptr %aux_support.i to i32
  call void @__asan_store1_noabort(i32 %374)
  store i8 1, ptr %aux_support.i, align 1
  br label %if.end31.i

if.end31.i:                                       ; preds = %if.then29.i, %if.end17.i99.if.end31.i_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_backlight to i32))
  %375 = load i32, ptr @amdgpu_backlight, align 4
  %376 = zext i32 %375 to i64
  call void @__sanitizer_cov_trace_switch(i64 %376, ptr @__sancov_gen_cov_switch_values.443)
  switch i32 %375, label %if.end31.i.if.end41.i_crit_edge [
    i32 0, label %if.end31.i.if.end41.sink.split.i_crit_edge
    i32 1, label %if.then38.i
  ]

if.end31.i.if.end41.sink.split.i_crit_edge:       ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41.sink.split.i

if.end31.i.if.end41.i_crit_edge:                  ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41.i

if.then38.i:                                      ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end41.sink.split.i

if.end41.sink.split.i:                            ; preds = %if.then38.i, %if.end31.i.if.end41.sink.split.i_crit_edge
  %.sink.i = phi i8 [ 1, %if.then38.i ], [ 0, %if.end31.i.if.end41.sink.split.i_crit_edge ]
  %377 = ptrtoint ptr %aux_support.i to i32
  call void @__asan_store1_noabort(i32 %377)
  store i8 %.sink.i, ptr %aux_support.i, align 1
  br label %if.end41.i

if.end41.i:                                       ; preds = %if.end41.sink.split.i, %if.end31.i.if.end41.i_crit_edge
  %shr.i = lshr i32 %conv21.i, 5
  %rem.i = and i32 %conv21.i, 31
  %arrayidx42.i = getelementptr [32 x i8], ptr @update_connector_ext_caps.pre_computed_values, i32 0, i32 %rem.i
  %378 = ptrtoint ptr %arrayidx42.i to i32
  call void @__asan_load1_noabort(i32 %378)
  %379 = load i8, ptr %arrayidx42.i, align 1
  %conv43.i = zext i8 %379 to i32
  %mul.i = shl i32 %conv43.i, %shr.i
  %add.i100 = add nuw nsw i32 %conv24.i, 127
  %div44.i = udiv i32 %add.i100, 255
  %mul46.i = mul nuw nsw i32 %div44.i, %div44.i
  %add50.i = add nuw nsw i32 %mul46.i, 50
  %div51.i = udiv i32 %add50.i, 100
  %mul52.i = mul i32 %mul.i, %div51.i
  %aux_max_input_signal.i = getelementptr %struct.amdgpu_device, ptr %add.ptr.i.i, i32 0, i32 117, i32 32, i32 %i.094.i, i32 2
  %380 = ptrtoint ptr %aux_max_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %380)
  store i32 %mul.i, ptr %aux_max_input_signal.i, align 4
  %aux_min_input_signal.i = getelementptr %struct.amdgpu_device, ptr %add.ptr.i.i, i32 0, i32 117, i32 32, i32 %i.094.i, i32 1
  %381 = ptrtoint ptr %aux_min_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %381)
  store i32 %mul52.i, ptr %aux_min_input_signal.i, align 4
  br label %if.end158.i

if.end158.i:                                      ; preds = %if.end41.i, %for.inc.i.if.end158.i_crit_edge, %if.end4.i93.if.end158.i_crit_edge, %if.end.i90.if.end158.i_crit_edge, %lor.lhs.false.i.if.end158.i_crit_edge, %register_backlight_device.exit.if.end158.i_crit_edge
  %psr_settings.i = getelementptr inbounds %struct.dc_link, ptr %308, i32 0, i32 50
  %382 = ptrtoint ptr %psr_settings.i to i32
  call void @__asan_load1_noabort(i32 %382)
  %383 = load i8, ptr %psr_settings.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %383)
  %tobool160.not.i = icmp eq i8 %383, 0
  br i1 %tobool160.not.i, label %if.end158.i.for.inc169.i_crit_edge, label %if.then161.i

if.end158.i.for.inc169.i_crit_edge:               ; preds = %if.end158.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc169.i

if.then161.i:                                     ; preds = %if.end158.i
  call void @__sanitizer_cov_trace_pc() #22
  %384 = ptrtoint ptr %vblank_disable_immediate.i to i32
  call void @__asan_store1_noabort(i32 %384)
  store i8 0, ptr %vblank_disable_immediate.i, align 4
  br label %for.inc169.i

for.inc169.i:                                     ; preds = %if.then161.i, %if.end158.i.for.inc169.i_crit_edge, %if.else.i.for.inc169.i_crit_edge, %if.then150.i, %if.then124.i
  %aconnector.1.ph.i = phi ptr [ %call7.i.i.i11, %if.then150.i ], [ %call7.i.i.i11, %if.end158.i.for.inc169.i_crit_edge ], [ %call7.i.i.i11, %if.then161.i ], [ %call7.i.i.i11, %if.else.i.for.inc169.i_crit_edge ], [ %aconnector.0375.i, %if.then124.i ]
  %aencoder.1.ph.i = phi ptr [ %call7.i.i290.i, %if.then150.i ], [ %call7.i.i290.i, %if.end158.i.for.inc169.i_crit_edge ], [ %call7.i.i290.i, %if.then161.i ], [ %call7.i.i290.i, %if.else.i.for.inc169.i_crit_edge ], [ %aencoder.0376.i, %if.then124.i ]
  %inc170.i = add nuw i32 %i.3373.i, 1
  %exitcond400.not.i = icmp eq i32 %inc170.i, %138
  br i1 %exitcond400.not.i, label %for.inc169.i.for.end171.i_crit_edge, label %for.inc169.i.for.body121.i_crit_edge

for.inc169.i.for.body121.i_crit_edge:             ; preds = %for.inc169.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body121.i

for.inc169.i.for.end171.i_crit_edge:              ; preds = %for.inc169.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end171.i

for.end171.i:                                     ; preds = %for.inc169.i.for.end171.i_crit_edge, %for.end116.i.for.end171.i_crit_edge
  %aconnector.0.lcssa.i = phi ptr [ null, %for.end116.i.for.end171.i_crit_edge ], [ %aconnector.1.ph.i, %for.inc169.i.for.end171.i_crit_edge ]
  %aencoder.0.lcssa.i = phi ptr [ null, %for.end116.i.for.end171.i_crit_edge ], [ %aencoder.1.ph.i, %for.inc169.i.for.end171.i_crit_edge ]
  %385 = ptrtoint ptr %asic_type.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load i32, ptr %asic_type.i, align 8
  %387 = zext i32 %386 to i64
  call void @__sanitizer_cov_trace_switch(i64 %387, ptr @__sancov_gen_cov_switch_values.444)
  switch i32 %386, label %for.end171.i.if.end228.i_crit_edge [
    i32 0, label %for.end171.i.sw.bb.i14_crit_edge
    i32 1, label %for.end171.i.sw.bb.i14_crit_edge278
    i32 2, label %for.end171.i.sw.bb.i14_crit_edge279
    i32 3, label %for.end171.i.sw.bb.i14_crit_edge280
    i32 5, label %for.end171.i.sw.bb177.i_crit_edge
    i32 8, label %for.end171.i.sw.bb177.i_crit_edge281
    i32 6, label %for.end171.i.sw.bb177.i_crit_edge282
    i32 7, label %for.end171.i.sw.bb177.i_crit_edge283
    i32 9, label %for.end171.i.sw.bb177.i_crit_edge284
    i32 11, label %for.end171.i.sw.bb177.i_crit_edge285
    i32 12, label %for.end171.i.sw.bb177.i_crit_edge286
    i32 13, label %for.end171.i.sw.bb177.i_crit_edge287
    i32 14, label %for.end171.i.sw.bb177.i_crit_edge288
    i32 16, label %for.end171.i.sw.bb177.i_crit_edge289
    i32 15, label %for.end171.i.sw.bb177.i_crit_edge290
    i32 17, label %for.end171.i.sw.bb177.i_crit_edge291
    i32 18, label %for.end171.i.sw.bb177.i_crit_edge292
    i32 19, label %for.end171.i.sw.bb177.i_crit_edge293
    i32 20, label %for.end171.i.sw.bb177.i_crit_edge294
    i32 21, label %for.end171.i.sw.bb177.i_crit_edge295
  ]

for.end171.i.sw.bb177.i_crit_edge295:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge294:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge293:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge292:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge291:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge290:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge289:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge288:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge287:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge286:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge285:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge284:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge283:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge282:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge281:             ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb177.i_crit_edge:                ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb177.i

for.end171.i.sw.bb.i14_crit_edge280:              ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i14

for.end171.i.sw.bb.i14_crit_edge279:              ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i14

for.end171.i.sw.bb.i14_crit_edge278:              ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i14

for.end171.i.sw.bb.i14_crit_edge:                 ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i14

for.end171.i.if.end228.i_crit_edge:               ; preds = %for.end171.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end228.i

sw.bb.i14:                                        ; preds = %for.end171.i.sw.bb.i14_crit_edge, %for.end171.i.sw.bb.i14_crit_edge278, %for.end171.i.sw.bb.i14_crit_edge279, %for.end171.i.sw.bb.i14_crit_edge280
  %388 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load ptr, ptr %adev2.i, align 4
  %dm.i39 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 117
  %390 = ptrtoint ptr %dm.i39 to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %dm.i39, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %int_params.i38) #20
  %num_crtc.i40 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 79, i32 20
  %392 = call ptr @memset(ptr %int_params.i38, i32 0, i32 16)
  %393 = ptrtoint ptr %num_crtc.i40 to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load i32, ptr %num_crtc.i40, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %394)
  %cmp73.i = icmp sgt i32 %394, 0
  br i1 %cmp73.i, label %for.body.lr.ph.i44, label %sw.bb.i14.for.cond9.preheader.i_crit_edge

sw.bb.i14.for.cond9.preheader.i_crit_edge:        ; preds = %sw.bb.i14
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond9.preheader.i

for.body.lr.ph.i44:                               ; preds = %sw.bb.i14
  %crtc_irq.i41 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 81
  %int_context.i42 = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i38, i32 0, i32 3
  %irq_source.i43 = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i38, i32 0, i32 2
  br label %for.body.i49

for.cond9.preheader.i:                            ; preds = %if.end.i56.for.cond9.preheader.i_crit_edge, %sw.bb.i14.for.cond9.preheader.i_crit_edge
  %pageflip_irq.i45 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 84
  %int_context16.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i38, i32 0, i32 3
  %irq_source18.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i38, i32 0, i32 2
  %call12.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 8, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.i)
  %tobool13.not.i = icmp eq i32 %call12.i, 0
  br i1 %tobool13.not.i, label %if.end15.i, label %for.cond9.preheader.i.if.then175.i_crit_edge

for.cond9.preheader.i.if.then175.i_crit_edge:     ; preds = %for.cond9.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

for.body.i49:                                     ; preds = %if.end.i56.for.body.i49_crit_edge, %for.body.lr.ph.i44
  %i.074.i = phi i32 [ 0, %for.body.lr.ph.i44 ], [ %add.i46, %if.end.i56.for.body.i49_crit_edge ]
  %add.i46 = add nuw nsw i32 %i.074.i, 1
  %call.i47 = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef %add.i46, ptr noundef %crtc_irq.i41) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i47)
  %tobool.not.i48 = icmp eq i32 %call.i47, 0
  br i1 %tobool.not.i48, label %if.end.i56, label %for.body.i49.if.then175.i_crit_edge

for.body.i49.if.then175.i_crit_edge:              ; preds = %for.body.i49
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end.i56:                                       ; preds = %for.body.i49
  %395 = ptrtoint ptr %int_context.i42 to i32
  call void @__asan_store4_noabort(i32 %395)
  store i32 1, ptr %int_context.i42, align 4
  %call3.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef %add.i46, i32 noundef 0) #20
  %396 = ptrtoint ptr %irq_source.i43 to i32
  call void @__asan_store4_noabort(i32 %396)
  store i32 %call3.i, ptr %irq_source.i43, align 4
  %sub.i51 = add i32 %call3.i, -78
  %arrayidx.i52 = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 23, i32 %sub.i51
  %397 = ptrtoint ptr %arrayidx.i52 to i32
  call void @__asan_store4_noabort(i32 %397)
  store ptr %389, ptr %arrayidx.i52, align 8
  %irq_src.i53 = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 23, i32 %sub.i51, i32 1
  %398 = ptrtoint ptr %irq_src.i53 to i32
  call void @__asan_store4_noabort(i32 %398)
  store i32 %call3.i, ptr %irq_src.i53, align 4
  %call8.i54 = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.i52) #20
  %399 = ptrtoint ptr %num_crtc.i40 to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load i32, ptr %num_crtc.i40, align 8
  %cmp.i55 = icmp slt i32 %add.i46, %400
  br i1 %cmp.i55, label %if.end.i56.for.body.i49_crit_edge, label %if.end.i56.for.cond9.preheader.i_crit_edge

if.end.i56.for.cond9.preheader.i_crit_edge:       ; preds = %if.end.i56
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond9.preheader.i

if.end.i56.for.body.i49_crit_edge:                ; preds = %if.end.i56
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i49

if.end15.i:                                       ; preds = %for.cond9.preheader.i
  %401 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %401)
  store i32 1, ptr %int_context16.i, align 4
  %call17.i57 = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 8, i32 noundef 0) #20
  %402 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %402)
  store i32 %call17.i57, ptr %irq_source18.i, align 4
  %sub21.i = add i32 %call17.i57, -26
  %arrayidx22.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.i
  %403 = ptrtoint ptr %arrayidx22.i to i32
  call void @__asan_store4_noabort(i32 %403)
  store ptr %389, ptr %arrayidx22.i, align 8
  %irq_src25.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.i, i32 1
  %404 = ptrtoint ptr %irq_src25.i to i32
  call void @__asan_store4_noabort(i32 %404)
  store i32 %call17.i57, ptr %irq_src25.i, align 4
  %call26.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.i) #20
  %call12.1.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 10, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.1.i)
  %tobool13.not.1.i = icmp eq i32 %call12.1.i, 0
  br i1 %tobool13.not.1.i, label %if.end15.1.i, label %if.end15.i.if.then175.i_crit_edge

if.end15.i.if.then175.i_crit_edge:                ; preds = %if.end15.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end15.1.i:                                     ; preds = %if.end15.i
  %405 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %405)
  store i32 1, ptr %int_context16.i, align 4
  %call17.1.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 10, i32 noundef 0) #20
  %406 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %406)
  store i32 %call17.1.i, ptr %irq_source18.i, align 4
  %sub21.1.i = add i32 %call17.1.i, -26
  %arrayidx22.1.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.1.i
  %407 = ptrtoint ptr %arrayidx22.1.i to i32
  call void @__asan_store4_noabort(i32 %407)
  store ptr %389, ptr %arrayidx22.1.i, align 8
  %irq_src25.1.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.1.i, i32 1
  %408 = ptrtoint ptr %irq_src25.1.i to i32
  call void @__asan_store4_noabort(i32 %408)
  store i32 %call17.1.i, ptr %irq_src25.1.i, align 4
  %call26.1.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.1.i) #20
  %call12.2.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 12, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.2.i)
  %tobool13.not.2.i = icmp eq i32 %call12.2.i, 0
  br i1 %tobool13.not.2.i, label %if.end15.2.i, label %if.end15.1.i.if.then175.i_crit_edge

if.end15.1.i.if.then175.i_crit_edge:              ; preds = %if.end15.1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end15.2.i:                                     ; preds = %if.end15.1.i
  %409 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %409)
  store i32 1, ptr %int_context16.i, align 4
  %call17.2.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 12, i32 noundef 0) #20
  %410 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %410)
  store i32 %call17.2.i, ptr %irq_source18.i, align 4
  %sub21.2.i = add i32 %call17.2.i, -26
  %arrayidx22.2.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.2.i
  %411 = ptrtoint ptr %arrayidx22.2.i to i32
  call void @__asan_store4_noabort(i32 %411)
  store ptr %389, ptr %arrayidx22.2.i, align 8
  %irq_src25.2.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.2.i, i32 1
  %412 = ptrtoint ptr %irq_src25.2.i to i32
  call void @__asan_store4_noabort(i32 %412)
  store i32 %call17.2.i, ptr %irq_src25.2.i, align 4
  %call26.2.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.2.i) #20
  %call12.3.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 14, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.3.i)
  %tobool13.not.3.i = icmp eq i32 %call12.3.i, 0
  br i1 %tobool13.not.3.i, label %if.end15.3.i, label %if.end15.2.i.if.then175.i_crit_edge

if.end15.2.i.if.then175.i_crit_edge:              ; preds = %if.end15.2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end15.3.i:                                     ; preds = %if.end15.2.i
  %413 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %413)
  store i32 1, ptr %int_context16.i, align 4
  %call17.3.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 14, i32 noundef 0) #20
  %414 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %414)
  store i32 %call17.3.i, ptr %irq_source18.i, align 4
  %sub21.3.i = add i32 %call17.3.i, -26
  %arrayidx22.3.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.3.i
  %415 = ptrtoint ptr %arrayidx22.3.i to i32
  call void @__asan_store4_noabort(i32 %415)
  store ptr %389, ptr %arrayidx22.3.i, align 8
  %irq_src25.3.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.3.i, i32 1
  %416 = ptrtoint ptr %irq_src25.3.i to i32
  call void @__asan_store4_noabort(i32 %416)
  store i32 %call17.3.i, ptr %irq_src25.3.i, align 4
  %call26.3.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.3.i) #20
  %call12.4.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 16, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.4.i)
  %tobool13.not.4.i = icmp eq i32 %call12.4.i, 0
  br i1 %tobool13.not.4.i, label %if.end15.4.i, label %if.end15.3.i.if.then175.i_crit_edge

if.end15.3.i.if.then175.i_crit_edge:              ; preds = %if.end15.3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end15.4.i:                                     ; preds = %if.end15.3.i
  %417 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %417)
  store i32 1, ptr %int_context16.i, align 4
  %call17.4.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 16, i32 noundef 0) #20
  %418 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %418)
  store i32 %call17.4.i, ptr %irq_source18.i, align 4
  %sub21.4.i = add i32 %call17.4.i, -26
  %arrayidx22.4.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.4.i
  %419 = ptrtoint ptr %arrayidx22.4.i to i32
  call void @__asan_store4_noabort(i32 %419)
  store ptr %389, ptr %arrayidx22.4.i, align 8
  %irq_src25.4.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.4.i, i32 1
  %420 = ptrtoint ptr %irq_src25.4.i to i32
  call void @__asan_store4_noabort(i32 %420)
  store i32 %call17.4.i, ptr %irq_src25.4.i, align 4
  %call26.4.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.4.i) #20
  %call12.5.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 18, ptr noundef %pageflip_irq.i45) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call12.5.i)
  %tobool13.not.5.i = icmp eq i32 %call12.5.i, 0
  br i1 %tobool13.not.5.i, label %if.end15.5.i, label %if.end15.4.i.if.then175.i_crit_edge

if.end15.4.i.if.then175.i_crit_edge:              ; preds = %if.end15.4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end15.5.i:                                     ; preds = %if.end15.4.i
  %421 = ptrtoint ptr %int_context16.i to i32
  call void @__asan_store4_noabort(i32 %421)
  store i32 1, ptr %int_context16.i, align 4
  %call17.5.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %391, i32 noundef 18, i32 noundef 0) #20
  %422 = ptrtoint ptr %irq_source18.i to i32
  call void @__asan_store4_noabort(i32 %422)
  store i32 %call17.5.i, ptr %irq_source18.i, align 4
  %sub21.5.i = add i32 %call17.5.i, -26
  %arrayidx22.5.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.5.i
  %423 = ptrtoint ptr %arrayidx22.5.i to i32
  call void @__asan_store4_noabort(i32 %423)
  store ptr %389, ptr %arrayidx22.5.i, align 8
  %irq_src25.5.i = getelementptr %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 22, i32 %sub21.5.i, i32 1
  %424 = ptrtoint ptr %irq_src25.5.i to i32
  call void @__asan_store4_noabort(i32 %424)
  store i32 %call17.5.i, ptr %irq_src25.5.i, align 4
  %call26.5.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i38, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx22.5.i) #20
  %hpd_irq.i58 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 85
  %call30.i = call i32 @amdgpu_irq_add_id(ptr noundef %389, i32 noundef 0, i32 noundef 42, ptr noundef %hpd_irq.i58) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call30.i)
  %tobool31.not.i = icmp eq i32 %call30.i, 0
  br i1 %tobool31.not.i, label %if.end33.i, label %if.end15.5.i.if.then175.i_crit_edge

if.end15.5.i.if.then175.i_crit_edge:              ; preds = %if.end15.5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then175.i

if.end33.i:                                       ; preds = %if.end15.5.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %int_params.i.i37) #20
  %connector_list.i.i59 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 2, i32 30, i32 12
  %425 = call ptr @memset(ptr %int_params.i.i37, i32 0, i32 16)
  %426 = ptrtoint ptr %connector_list.i.i59 to i32
  call void @__asan_load4_noabort(i32 %426)
  %.pn41.i.i60 = load ptr, ptr %connector_list.i.i59, align 4
  %cmp.not43.i.i61 = icmp eq ptr %.pn41.i.i60, %connector_list.i.i59
  br i1 %cmp.not43.i.i61, label %if.end33.i.dce60_register_irq_handlers.exit_crit_edge, label %for.body.lr.ph.i.i65

if.end33.i.dce60_register_irq_handlers.exit_crit_edge: ; preds = %if.end33.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dce60_register_irq_handlers.exit

for.body.lr.ph.i.i65:                             ; preds = %if.end33.i
  %int_context.i.i62 = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i.i37, i32 0, i32 3
  %irq_source.i.i63 = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i.i37, i32 0, i32 2
  %hpd_rx_offload_wq.i.i64 = getelementptr inbounds %struct.amdgpu_device, ptr %389, i32 0, i32 117, i32 41
  br label %for.body.i.i71

for.body.i.i71:                                   ; preds = %for.inc.i.i85.for.body.i.i71_crit_edge, %for.body.lr.ph.i.i65
  %.pn44.i.i66 = phi ptr [ %.pn41.i.i60, %for.body.lr.ph.i.i65 ], [ %.pn.i.i83, %for.inc.i.i85.for.body.i.i71_crit_edge ]
  %connector.045.i.i67 = getelementptr i8, ptr %.pn44.i.i66, i32 -16
  %dc_link6.i.i68 = getelementptr i8, ptr %.pn44.i.i66, i32 1064
  %427 = ptrtoint ptr %dc_link6.i.i68 to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load ptr, ptr %dc_link6.i.i68, align 8
  %irq_source_hpd.i.i69 = getelementptr inbounds %struct.dc_link, ptr %428, i32 0, i32 6
  %429 = ptrtoint ptr %irq_source_hpd.i.i69 to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load i32, ptr %irq_source_hpd.i.i69, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %430)
  %cmp7.not.i.i70 = icmp eq i32 %430, 0
  br i1 %cmp7.not.i.i70, label %for.body.i.i71.if.end.i.i76_crit_edge, label %if.then.i.i73

for.body.i.i71.if.end.i.i76_crit_edge:            ; preds = %for.body.i.i71
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i.i76

if.then.i.i73:                                    ; preds = %for.body.i.i71
  call void @__sanitizer_cov_trace_pc() #22
  %431 = ptrtoint ptr %int_context.i.i62 to i32
  call void @__asan_store4_noabort(i32 %431)
  store i32 0, ptr %int_context.i.i62, align 4
  %432 = ptrtoint ptr %irq_source.i.i63 to i32
  call void @__asan_store4_noabort(i32 %432)
  store i32 %430, ptr %irq_source.i.i63, align 4
  %call9.i.i72 = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i.i37, ptr noundef nonnull @handle_hpd_irq, ptr noundef %connector.045.i.i67) #20
  br label %if.end.i.i76

if.end.i.i76:                                     ; preds = %if.then.i.i73, %for.body.i.i71.if.end.i.i76_crit_edge
  %irq_source_hpd_rx.i.i74 = getelementptr inbounds %struct.dc_link, ptr %428, i32 0, i32 7
  %433 = ptrtoint ptr %irq_source_hpd_rx.i.i74 to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load i32, ptr %irq_source_hpd_rx.i.i74, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %434)
  %cmp10.not.i.i75 = icmp eq i32 %434, 0
  br i1 %cmp10.not.i.i75, label %if.end.i.i76.for.inc.i.i85_crit_edge, label %if.then11.i.i79

if.end.i.i76.for.inc.i.i85_crit_edge:             ; preds = %if.end.i.i76
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i85

if.then11.i.i79:                                  ; preds = %if.end.i.i76
  %435 = ptrtoint ptr %int_context.i.i62 to i32
  call void @__asan_store4_noabort(i32 %435)
  store i32 0, ptr %int_context.i.i62, align 4
  %436 = ptrtoint ptr %irq_source.i.i63 to i32
  call void @__asan_store4_noabort(i32 %436)
  store i32 %434, ptr %irq_source.i.i63, align 4
  %call15.i.i77 = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %389, ptr noundef nonnull %int_params.i.i37, ptr noundef nonnull @handle_hpd_rx_irq, ptr noundef %connector.045.i.i67) #20
  %437 = ptrtoint ptr %hpd_rx_offload_wq.i.i64 to i32
  call void @__asan_load4_noabort(i32 %437)
  %438 = load ptr, ptr %hpd_rx_offload_wq.i.i64, align 4
  %tobool.not.i.i78 = icmp eq ptr %438, null
  br i1 %tobool.not.i.i78, label %if.then11.i.i79.for.inc.i.i85_crit_edge, label %if.then16.i.i82

if.then11.i.i79.for.inc.i.i85_crit_edge:          ; preds = %if.then11.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i85

if.then16.i.i82:                                  ; preds = %if.then11.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  %index.i.i80 = getelementptr i8, ptr %.pn44.i.i66, i32 132
  %439 = ptrtoint ptr %index.i.i80 to i32
  call void @__asan_load4_noabort(i32 %439)
  %440 = load i32, ptr %index.i.i80, align 4
  %aconnector19.i.i81 = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %438, i32 %440, i32 3
  %441 = ptrtoint ptr %aconnector19.i.i81 to i32
  call void @__asan_store4_noabort(i32 %441)
  store ptr %connector.045.i.i67, ptr %aconnector19.i.i81, align 4
  br label %for.inc.i.i85

for.inc.i.i85:                                    ; preds = %if.then16.i.i82, %if.then11.i.i79.for.inc.i.i85_crit_edge, %if.end.i.i76.for.inc.i.i85_crit_edge
  %442 = ptrtoint ptr %.pn44.i.i66 to i32
  call void @__asan_load4_noabort(i32 %442)
  %.pn.i.i83 = load ptr, ptr %.pn44.i.i66, align 4
  %cmp.not.i.i84 = icmp eq ptr %.pn.i.i83, %connector_list.i.i59
  br i1 %cmp.not.i.i84, label %for.inc.i.i85.dce60_register_irq_handlers.exit_crit_edge, label %for.inc.i.i85.for.body.i.i71_crit_edge

for.inc.i.i85.for.body.i.i71_crit_edge:           ; preds = %for.inc.i.i85
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i71

for.inc.i.i85.dce60_register_irq_handlers.exit_crit_edge: ; preds = %for.inc.i.i85
  call void @__sanitizer_cov_trace_pc() #22
  br label %dce60_register_irq_handlers.exit

dce60_register_irq_handlers.exit:                 ; preds = %for.inc.i.i85.dce60_register_irq_handlers.exit_crit_edge, %if.end33.i.dce60_register_irq_handlers.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i.i37) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i38) #20
  br label %if.end228.i

if.then175.i:                                     ; preds = %if.end15.5.i.if.then175.i_crit_edge, %if.end15.4.i.if.then175.i_crit_edge, %if.end15.3.i.if.then175.i_crit_edge, %if.end15.2.i.if.then175.i_crit_edge, %if.end15.1.i.if.then175.i_crit_edge, %if.end15.i.if.then175.i_crit_edge, %for.body.i49.if.then175.i_crit_edge, %for.cond9.preheader.i.if.then175.i_crit_edge
  %.str.375.sink = phi ptr [ @.str.376, %if.end15.4.i.if.then175.i_crit_edge ], [ @.str.376, %if.end15.3.i.if.then175.i_crit_edge ], [ @.str.376, %if.end15.2.i.if.then175.i_crit_edge ], [ @.str.376, %if.end15.1.i.if.then175.i_crit_edge ], [ @.str.376, %if.end15.i.if.then175.i_crit_edge ], [ @.str.376, %for.cond9.preheader.i.if.then175.i_crit_edge ], [ @.str.377, %if.end15.5.i.if.then175.i_crit_edge ], [ @.str.375, %for.body.i49.if.then175.i_crit_edge ]
  call void (ptr, ...) @__drm_err(ptr noundef nonnull %.str.375.sink) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i38) #20
  br label %fail.i.sink.split

sw.bb177.i:                                       ; preds = %for.end171.i.sw.bb177.i_crit_edge, %for.end171.i.sw.bb177.i_crit_edge281, %for.end171.i.sw.bb177.i_crit_edge282, %for.end171.i.sw.bb177.i_crit_edge283, %for.end171.i.sw.bb177.i_crit_edge284, %for.end171.i.sw.bb177.i_crit_edge285, %for.end171.i.sw.bb177.i_crit_edge286, %for.end171.i.sw.bb177.i_crit_edge287, %for.end171.i.sw.bb177.i_crit_edge288, %for.end171.i.sw.bb177.i_crit_edge289, %for.end171.i.sw.bb177.i_crit_edge290, %for.end171.i.sw.bb177.i_crit_edge291, %for.end171.i.sw.bb177.i_crit_edge292, %for.end171.i.sw.bb177.i_crit_edge293, %for.end171.i.sw.bb177.i_crit_edge294, %for.end171.i.sw.bb177.i_crit_edge295
  %443 = ptrtoint ptr %adev2.i to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load ptr, ptr %adev2.i, align 4
  %dm.i26 = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 117
  %445 = ptrtoint ptr %dm.i26 to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %dm.i26, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %int_params.i) #20
  %447 = getelementptr inbounds i8, ptr %int_params.i, i32 8
  %448 = ptrtoint ptr %447 to i32
  call void @__asan_storeN_noabort(i32 %448, i32 8)
  store i64 0, ptr %447, align 4
  %family.i27 = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 6
  %449 = ptrtoint ptr %family.i27 to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %family.i27, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 140, i32 %450)
  %cmp.i28 = icmp ugt i32 %450, 140
  %spec.store.select.i = select i1 %cmp.i28, i32 4, i32 0
  %451 = ptrtoint ptr %int_params.i to i32
  call void @__asan_store4_noabort(i32 %451)
  store i32 0, ptr %int_params.i, align 4
  %current_polarity.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i, i32 0, i32 1
  %452 = ptrtoint ptr %current_polarity.i to i32
  call void @__asan_store4_noabort(i32 %452)
  store i32 0, ptr %current_polarity.i, align 4
  %crtc_irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 81
  %int_context.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i, i32 0, i32 3
  %call.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 19, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i29 = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i29, label %if.end4.i, label %sw.bb177.i.if.then181.i_crit_edge

sw.bb177.i.if.then181.i_crit_edge:                ; preds = %sw.bb177.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.i:                                        ; preds = %sw.bb177.i
  %453 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %453)
  store i32 1, ptr %int_context.i, align 4
  %call5.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 19, i32 noundef 0) #20
  %454 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %454)
  store i32 %call5.i, ptr %447, align 4
  %sub.i = add i32 %call5.i, -78
  %arrayidx.i30 = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.i
  %455 = ptrtoint ptr %arrayidx.i30 to i32
  call void @__asan_store4_noabort(i32 %455)
  store ptr %444, ptr %arrayidx.i30, align 8
  %irq_src.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.i, i32 1
  %456 = ptrtoint ptr %irq_src.i to i32
  call void @__asan_store4_noabort(i32 %456)
  store i32 %call5.i, ptr %irq_src.i, align 4
  %call10.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.i30) #20
  %call.1.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 20, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.1.i)
  %tobool.not.1.i = icmp eq i32 %call.1.i, 0
  br i1 %tobool.not.1.i, label %if.end4.1.i, label %if.end4.i.if.then181.i_crit_edge

if.end4.i.if.then181.i_crit_edge:                 ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.1.i:                                      ; preds = %if.end4.i
  %457 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %457)
  store i32 1, ptr %int_context.i, align 4
  %call5.1.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 20, i32 noundef 0) #20
  %458 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %458)
  store i32 %call5.1.i, ptr %447, align 4
  %sub.1.i = add i32 %call5.1.i, -78
  %arrayidx.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.1.i
  %459 = ptrtoint ptr %arrayidx.1.i to i32
  call void @__asan_store4_noabort(i32 %459)
  store ptr %444, ptr %arrayidx.1.i, align 8
  %irq_src.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.1.i, i32 1
  %460 = ptrtoint ptr %irq_src.1.i to i32
  call void @__asan_store4_noabort(i32 %460)
  store i32 %call5.1.i, ptr %irq_src.1.i, align 4
  %call10.1.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.1.i) #20
  %call.2.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 21, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.2.i)
  %tobool.not.2.i = icmp eq i32 %call.2.i, 0
  br i1 %tobool.not.2.i, label %if.end4.2.i, label %if.end4.1.i.if.then181.i_crit_edge

if.end4.1.i.if.then181.i_crit_edge:               ; preds = %if.end4.1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.2.i:                                      ; preds = %if.end4.1.i
  %461 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %461)
  store i32 1, ptr %int_context.i, align 4
  %call5.2.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 21, i32 noundef 0) #20
  %462 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %462)
  store i32 %call5.2.i, ptr %447, align 4
  %sub.2.i = add i32 %call5.2.i, -78
  %arrayidx.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.2.i
  %463 = ptrtoint ptr %arrayidx.2.i to i32
  call void @__asan_store4_noabort(i32 %463)
  store ptr %444, ptr %arrayidx.2.i, align 8
  %irq_src.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.2.i, i32 1
  %464 = ptrtoint ptr %irq_src.2.i to i32
  call void @__asan_store4_noabort(i32 %464)
  store i32 %call5.2.i, ptr %irq_src.2.i, align 4
  %call10.2.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.2.i) #20
  %call.3.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 22, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.3.i)
  %tobool.not.3.i = icmp eq i32 %call.3.i, 0
  br i1 %tobool.not.3.i, label %if.end4.3.i, label %if.end4.2.i.if.then181.i_crit_edge

if.end4.2.i.if.then181.i_crit_edge:               ; preds = %if.end4.2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.3.i:                                      ; preds = %if.end4.2.i
  %465 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %465)
  store i32 1, ptr %int_context.i, align 4
  %call5.3.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 22, i32 noundef 0) #20
  %466 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %466)
  store i32 %call5.3.i, ptr %447, align 4
  %sub.3.i = add i32 %call5.3.i, -78
  %arrayidx.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.3.i
  %467 = ptrtoint ptr %arrayidx.3.i to i32
  call void @__asan_store4_noabort(i32 %467)
  store ptr %444, ptr %arrayidx.3.i, align 8
  %irq_src.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.3.i, i32 1
  %468 = ptrtoint ptr %irq_src.3.i to i32
  call void @__asan_store4_noabort(i32 %468)
  store i32 %call5.3.i, ptr %irq_src.3.i, align 4
  %call10.3.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.3.i) #20
  %call.4.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 23, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.4.i)
  %tobool.not.4.i = icmp eq i32 %call.4.i, 0
  br i1 %tobool.not.4.i, label %if.end4.4.i, label %if.end4.3.i.if.then181.i_crit_edge

if.end4.3.i.if.then181.i_crit_edge:               ; preds = %if.end4.3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.4.i:                                      ; preds = %if.end4.3.i
  %469 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %469)
  store i32 1, ptr %int_context.i, align 4
  %call5.4.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 23, i32 noundef 0) #20
  %470 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %470)
  store i32 %call5.4.i, ptr %447, align 4
  %sub.4.i = add i32 %call5.4.i, -78
  %arrayidx.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.4.i
  %471 = ptrtoint ptr %arrayidx.4.i to i32
  call void @__asan_store4_noabort(i32 %471)
  store ptr %444, ptr %arrayidx.4.i, align 8
  %irq_src.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.4.i, i32 1
  %472 = ptrtoint ptr %irq_src.4.i to i32
  call void @__asan_store4_noabort(i32 %472)
  store i32 %call5.4.i, ptr %irq_src.4.i, align 4
  %call10.4.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.4.i) #20
  %call.5.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 24, ptr noundef %crtc_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.5.i)
  %tobool.not.5.i = icmp eq i32 %call.5.i, 0
  br i1 %tobool.not.5.i, label %if.end4.5.i, label %if.end4.4.i.if.then181.i_crit_edge

if.end4.4.i.if.then181.i_crit_edge:               ; preds = %if.end4.4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end4.5.i:                                      ; preds = %if.end4.4.i
  %473 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %473)
  store i32 1, ptr %int_context.i, align 4
  %call5.5.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 24, i32 noundef 0) #20
  %474 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %474)
  store i32 %call5.5.i, ptr %447, align 4
  %sub.5.i = add i32 %call5.5.i, -78
  %arrayidx.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.5.i
  %475 = ptrtoint ptr %arrayidx.5.i to i32
  call void @__asan_store4_noabort(i32 %475)
  store ptr %444, ptr %arrayidx.5.i, align 8
  %irq_src.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 23, i32 %sub.5.i, i32 1
  %476 = ptrtoint ptr %irq_src.5.i to i32
  call void @__asan_store4_noabort(i32 %476)
  store i32 %call5.5.i, ptr %irq_src.5.i, align 4
  %call10.5.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_crtc_high_irq, ptr noundef %arrayidx.5.i) #20
  %vupdate_irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 83
  %call14.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 7, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.i)
  %tobool15.not.i = icmp eq i32 %call14.i, 0
  br i1 %tobool15.not.i, label %if.end17.i, label %if.end4.5.i.if.then181.i_crit_edge

if.end4.5.i.if.then181.i_crit_edge:               ; preds = %if.end4.5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.i:                                       ; preds = %if.end4.5.i
  %477 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %477)
  store i32 1, ptr %int_context.i, align 4
  %call19.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 7, i32 noundef 0) #20
  %478 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %478)
  store i32 %call19.i, ptr %447, align 4
  %sub23.i = add i32 %call19.i, -72
  %arrayidx24.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.i
  %479 = ptrtoint ptr %arrayidx24.i to i32
  call void @__asan_store4_noabort(i32 %479)
  store ptr %444, ptr %arrayidx24.i, align 8
  %irq_src27.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.i, i32 1
  %480 = ptrtoint ptr %irq_src27.i to i32
  call void @__asan_store4_noabort(i32 %480)
  store i32 %call19.i, ptr %irq_src27.i, align 4
  %call28.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.i) #20
  %call14.1.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 9, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.1.i)
  %tobool15.not.1.i = icmp eq i32 %call14.1.i, 0
  br i1 %tobool15.not.1.i, label %if.end17.1.i, label %if.end17.i.if.then181.i_crit_edge

if.end17.i.if.then181.i_crit_edge:                ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.1.i:                                     ; preds = %if.end17.i
  %481 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %481)
  store i32 1, ptr %int_context.i, align 4
  %call19.1.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 9, i32 noundef 0) #20
  %482 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %482)
  store i32 %call19.1.i, ptr %447, align 4
  %sub23.1.i = add i32 %call19.1.i, -72
  %arrayidx24.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.1.i
  %483 = ptrtoint ptr %arrayidx24.1.i to i32
  call void @__asan_store4_noabort(i32 %483)
  store ptr %444, ptr %arrayidx24.1.i, align 8
  %irq_src27.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.1.i, i32 1
  %484 = ptrtoint ptr %irq_src27.1.i to i32
  call void @__asan_store4_noabort(i32 %484)
  store i32 %call19.1.i, ptr %irq_src27.1.i, align 4
  %call28.1.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.1.i) #20
  %call14.2.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 11, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.2.i)
  %tobool15.not.2.i = icmp eq i32 %call14.2.i, 0
  br i1 %tobool15.not.2.i, label %if.end17.2.i, label %if.end17.1.i.if.then181.i_crit_edge

if.end17.1.i.if.then181.i_crit_edge:              ; preds = %if.end17.1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.2.i:                                     ; preds = %if.end17.1.i
  %485 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %485)
  store i32 1, ptr %int_context.i, align 4
  %call19.2.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 11, i32 noundef 0) #20
  %486 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %486)
  store i32 %call19.2.i, ptr %447, align 4
  %sub23.2.i = add i32 %call19.2.i, -72
  %arrayidx24.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.2.i
  %487 = ptrtoint ptr %arrayidx24.2.i to i32
  call void @__asan_store4_noabort(i32 %487)
  store ptr %444, ptr %arrayidx24.2.i, align 8
  %irq_src27.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.2.i, i32 1
  %488 = ptrtoint ptr %irq_src27.2.i to i32
  call void @__asan_store4_noabort(i32 %488)
  store i32 %call19.2.i, ptr %irq_src27.2.i, align 4
  %call28.2.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.2.i) #20
  %call14.3.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 13, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.3.i)
  %tobool15.not.3.i = icmp eq i32 %call14.3.i, 0
  br i1 %tobool15.not.3.i, label %if.end17.3.i, label %if.end17.2.i.if.then181.i_crit_edge

if.end17.2.i.if.then181.i_crit_edge:              ; preds = %if.end17.2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.3.i:                                     ; preds = %if.end17.2.i
  %489 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %489)
  store i32 1, ptr %int_context.i, align 4
  %call19.3.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 13, i32 noundef 0) #20
  %490 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %490)
  store i32 %call19.3.i, ptr %447, align 4
  %sub23.3.i = add i32 %call19.3.i, -72
  %arrayidx24.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.3.i
  %491 = ptrtoint ptr %arrayidx24.3.i to i32
  call void @__asan_store4_noabort(i32 %491)
  store ptr %444, ptr %arrayidx24.3.i, align 8
  %irq_src27.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.3.i, i32 1
  %492 = ptrtoint ptr %irq_src27.3.i to i32
  call void @__asan_store4_noabort(i32 %492)
  store i32 %call19.3.i, ptr %irq_src27.3.i, align 4
  %call28.3.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.3.i) #20
  %call14.4.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 15, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.4.i)
  %tobool15.not.4.i = icmp eq i32 %call14.4.i, 0
  br i1 %tobool15.not.4.i, label %if.end17.4.i, label %if.end17.3.i.if.then181.i_crit_edge

if.end17.3.i.if.then181.i_crit_edge:              ; preds = %if.end17.3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.4.i:                                     ; preds = %if.end17.3.i
  %493 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %493)
  store i32 1, ptr %int_context.i, align 4
  %call19.4.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 15, i32 noundef 0) #20
  %494 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %494)
  store i32 %call19.4.i, ptr %447, align 4
  %sub23.4.i = add i32 %call19.4.i, -72
  %arrayidx24.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.4.i
  %495 = ptrtoint ptr %arrayidx24.4.i to i32
  call void @__asan_store4_noabort(i32 %495)
  store ptr %444, ptr %arrayidx24.4.i, align 8
  %irq_src27.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.4.i, i32 1
  %496 = ptrtoint ptr %irq_src27.4.i to i32
  call void @__asan_store4_noabort(i32 %496)
  store i32 %call19.4.i, ptr %irq_src27.4.i, align 4
  %call28.4.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.4.i) #20
  %call14.5.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 17, ptr noundef %vupdate_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call14.5.i)
  %tobool15.not.5.i = icmp eq i32 %call14.5.i, 0
  br i1 %tobool15.not.5.i, label %if.end17.5.i, label %if.end17.4.i.if.then181.i_crit_edge

if.end17.4.i.if.then181.i_crit_edge:              ; preds = %if.end17.4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end17.5.i:                                     ; preds = %if.end17.4.i
  %497 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %497)
  store i32 1, ptr %int_context.i, align 4
  %call19.5.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 17, i32 noundef 0) #20
  %498 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %498)
  store i32 %call19.5.i, ptr %447, align 4
  %sub23.5.i = add i32 %call19.5.i, -72
  %arrayidx24.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.5.i
  %499 = ptrtoint ptr %arrayidx24.5.i to i32
  call void @__asan_store4_noabort(i32 %499)
  store ptr %444, ptr %arrayidx24.5.i, align 8
  %irq_src27.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 25, i32 %sub23.5.i, i32 1
  %500 = ptrtoint ptr %irq_src27.5.i to i32
  call void @__asan_store4_noabort(i32 %500)
  store i32 %call19.5.i, ptr %irq_src27.5.i, align 4
  %call28.5.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_vupdate_high_irq, ptr noundef %arrayidx24.5.i) #20
  %pageflip_irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 84
  %call34.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 8, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.i)
  %tobool35.not.i = icmp eq i32 %call34.i, 0
  br i1 %tobool35.not.i, label %if.end37.i, label %if.end17.5.i.if.then181.i_crit_edge

if.end17.5.i.if.then181.i_crit_edge:              ; preds = %if.end17.5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.i:                                       ; preds = %if.end17.5.i
  %501 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %501)
  store i32 1, ptr %int_context.i, align 4
  %call39.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 8, i32 noundef 0) #20
  %502 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %502)
  store i32 %call39.i, ptr %447, align 4
  %sub43.i = add i32 %call39.i, -26
  %arrayidx44.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.i
  %503 = ptrtoint ptr %arrayidx44.i to i32
  call void @__asan_store4_noabort(i32 %503)
  store ptr %444, ptr %arrayidx44.i, align 8
  %irq_src47.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.i, i32 1
  %504 = ptrtoint ptr %irq_src47.i to i32
  call void @__asan_store4_noabort(i32 %504)
  store i32 %call39.i, ptr %irq_src47.i, align 4
  %call48.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.i) #20
  %call34.1.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 10, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.1.i)
  %tobool35.not.1.i = icmp eq i32 %call34.1.i, 0
  br i1 %tobool35.not.1.i, label %if.end37.1.i, label %if.end37.i.if.then181.i_crit_edge

if.end37.i.if.then181.i_crit_edge:                ; preds = %if.end37.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.1.i:                                     ; preds = %if.end37.i
  %505 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %505)
  store i32 1, ptr %int_context.i, align 4
  %call39.1.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 10, i32 noundef 0) #20
  %506 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %506)
  store i32 %call39.1.i, ptr %447, align 4
  %sub43.1.i = add i32 %call39.1.i, -26
  %arrayidx44.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.1.i
  %507 = ptrtoint ptr %arrayidx44.1.i to i32
  call void @__asan_store4_noabort(i32 %507)
  store ptr %444, ptr %arrayidx44.1.i, align 8
  %irq_src47.1.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.1.i, i32 1
  %508 = ptrtoint ptr %irq_src47.1.i to i32
  call void @__asan_store4_noabort(i32 %508)
  store i32 %call39.1.i, ptr %irq_src47.1.i, align 4
  %call48.1.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.1.i) #20
  %call34.2.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 12, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.2.i)
  %tobool35.not.2.i = icmp eq i32 %call34.2.i, 0
  br i1 %tobool35.not.2.i, label %if.end37.2.i, label %if.end37.1.i.if.then181.i_crit_edge

if.end37.1.i.if.then181.i_crit_edge:              ; preds = %if.end37.1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.2.i:                                     ; preds = %if.end37.1.i
  %509 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %509)
  store i32 1, ptr %int_context.i, align 4
  %call39.2.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 12, i32 noundef 0) #20
  %510 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %510)
  store i32 %call39.2.i, ptr %447, align 4
  %sub43.2.i = add i32 %call39.2.i, -26
  %arrayidx44.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.2.i
  %511 = ptrtoint ptr %arrayidx44.2.i to i32
  call void @__asan_store4_noabort(i32 %511)
  store ptr %444, ptr %arrayidx44.2.i, align 8
  %irq_src47.2.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.2.i, i32 1
  %512 = ptrtoint ptr %irq_src47.2.i to i32
  call void @__asan_store4_noabort(i32 %512)
  store i32 %call39.2.i, ptr %irq_src47.2.i, align 4
  %call48.2.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.2.i) #20
  %call34.3.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 14, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.3.i)
  %tobool35.not.3.i = icmp eq i32 %call34.3.i, 0
  br i1 %tobool35.not.3.i, label %if.end37.3.i, label %if.end37.2.i.if.then181.i_crit_edge

if.end37.2.i.if.then181.i_crit_edge:              ; preds = %if.end37.2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.3.i:                                     ; preds = %if.end37.2.i
  %513 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %513)
  store i32 1, ptr %int_context.i, align 4
  %call39.3.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 14, i32 noundef 0) #20
  %514 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %514)
  store i32 %call39.3.i, ptr %447, align 4
  %sub43.3.i = add i32 %call39.3.i, -26
  %arrayidx44.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.3.i
  %515 = ptrtoint ptr %arrayidx44.3.i to i32
  call void @__asan_store4_noabort(i32 %515)
  store ptr %444, ptr %arrayidx44.3.i, align 8
  %irq_src47.3.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.3.i, i32 1
  %516 = ptrtoint ptr %irq_src47.3.i to i32
  call void @__asan_store4_noabort(i32 %516)
  store i32 %call39.3.i, ptr %irq_src47.3.i, align 4
  %call48.3.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.3.i) #20
  %call34.4.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 16, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.4.i)
  %tobool35.not.4.i = icmp eq i32 %call34.4.i, 0
  br i1 %tobool35.not.4.i, label %if.end37.4.i, label %if.end37.3.i.if.then181.i_crit_edge

if.end37.3.i.if.then181.i_crit_edge:              ; preds = %if.end37.3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.4.i:                                     ; preds = %if.end37.3.i
  %517 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %517)
  store i32 1, ptr %int_context.i, align 4
  %call39.4.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 16, i32 noundef 0) #20
  %518 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %518)
  store i32 %call39.4.i, ptr %447, align 4
  %sub43.4.i = add i32 %call39.4.i, -26
  %arrayidx44.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.4.i
  %519 = ptrtoint ptr %arrayidx44.4.i to i32
  call void @__asan_store4_noabort(i32 %519)
  store ptr %444, ptr %arrayidx44.4.i, align 8
  %irq_src47.4.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.4.i, i32 1
  %520 = ptrtoint ptr %irq_src47.4.i to i32
  call void @__asan_store4_noabort(i32 %520)
  store i32 %call39.4.i, ptr %irq_src47.4.i, align 4
  %call48.4.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.4.i) #20
  %call34.5.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 18, ptr noundef %pageflip_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call34.5.i)
  %tobool35.not.5.i = icmp eq i32 %call34.5.i, 0
  br i1 %tobool35.not.5.i, label %if.end37.5.i, label %if.end37.4.i.if.then181.i_crit_edge

if.end37.4.i.if.then181.i_crit_edge:              ; preds = %if.end37.4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end37.5.i:                                     ; preds = %if.end37.4.i
  %521 = ptrtoint ptr %int_context.i to i32
  call void @__asan_store4_noabort(i32 %521)
  store i32 1, ptr %int_context.i, align 4
  %call39.5.i = call i32 @dc_interrupt_to_irq_source(ptr noundef %446, i32 noundef 18, i32 noundef 0) #20
  %522 = ptrtoint ptr %447 to i32
  call void @__asan_store4_noabort(i32 %522)
  store i32 %call39.5.i, ptr %447, align 4
  %sub43.5.i = add i32 %call39.5.i, -26
  %arrayidx44.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.5.i
  %523 = ptrtoint ptr %arrayidx44.5.i to i32
  call void @__asan_store4_noabort(i32 %523)
  store ptr %444, ptr %arrayidx44.5.i, align 8
  %irq_src47.5.i = getelementptr %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 22, i32 %sub43.5.i, i32 1
  %524 = ptrtoint ptr %irq_src47.5.i to i32
  call void @__asan_store4_noabort(i32 %524)
  store i32 %call39.5.i, ptr %irq_src47.5.i, align 4
  %call48.5.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i, ptr noundef nonnull @dm_pflip_high_irq, ptr noundef %arrayidx44.5.i) #20
  %hpd_irq.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 85
  %call52.i = call i32 @amdgpu_irq_add_id(ptr noundef %444, i32 noundef %spec.store.select.i, i32 noundef 42, ptr noundef %hpd_irq.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call52.i)
  %tobool53.not.i = icmp eq i32 %call52.i, 0
  br i1 %tobool53.not.i, label %if.end55.i, label %if.end37.5.i.if.then181.i_crit_edge

if.end37.5.i.if.then181.i_crit_edge:              ; preds = %if.end37.5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then181.i

if.end55.i:                                       ; preds = %if.end37.5.i
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %int_params.i.i) #20
  %connector_list.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 2, i32 30, i32 12
  %525 = call ptr @memset(ptr %int_params.i.i, i32 0, i32 16)
  %526 = ptrtoint ptr %connector_list.i.i to i32
  call void @__asan_load4_noabort(i32 %526)
  %.pn41.i.i = load ptr, ptr %connector_list.i.i, align 4
  %cmp.not43.i.i = icmp eq ptr %.pn41.i.i, %connector_list.i.i
  br i1 %cmp.not43.i.i, label %if.end55.i.dce110_register_irq_handlers.exit_crit_edge, label %for.body.lr.ph.i.i

if.end55.i.dce110_register_irq_handlers.exit_crit_edge: ; preds = %if.end55.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dce110_register_irq_handlers.exit

for.body.lr.ph.i.i:                               ; preds = %if.end55.i
  %int_context.i.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i.i, i32 0, i32 3
  %irq_source.i.i = getelementptr inbounds %struct.dc_interrupt_params, ptr %int_params.i.i, i32 0, i32 2
  %hpd_rx_offload_wq.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %444, i32 0, i32 117, i32 41
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.body.lr.ph.i.i
  %.pn44.i.i = phi ptr [ %.pn41.i.i, %for.body.lr.ph.i.i ], [ %.pn.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %connector.045.i.i = getelementptr i8, ptr %.pn44.i.i, i32 -16
  %dc_link6.i.i = getelementptr i8, ptr %.pn44.i.i, i32 1064
  %527 = ptrtoint ptr %dc_link6.i.i to i32
  call void @__asan_load4_noabort(i32 %527)
  %528 = load ptr, ptr %dc_link6.i.i, align 8
  %irq_source_hpd.i.i = getelementptr inbounds %struct.dc_link, ptr %528, i32 0, i32 6
  %529 = ptrtoint ptr %irq_source_hpd.i.i to i32
  call void @__asan_load4_noabort(i32 %529)
  %530 = load i32, ptr %irq_source_hpd.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %530)
  %cmp7.not.i.i = icmp eq i32 %530, 0
  br i1 %cmp7.not.i.i, label %for.body.i.i.if.end.i.i32_crit_edge, label %if.then.i.i31

for.body.i.i.if.end.i.i32_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i.i32

if.then.i.i31:                                    ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %531 = ptrtoint ptr %int_context.i.i to i32
  call void @__asan_store4_noabort(i32 %531)
  store i32 0, ptr %int_context.i.i, align 4
  %532 = ptrtoint ptr %irq_source.i.i to i32
  call void @__asan_store4_noabort(i32 %532)
  store i32 %530, ptr %irq_source.i.i, align 4
  %call9.i.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i.i, ptr noundef nonnull @handle_hpd_irq, ptr noundef %connector.045.i.i) #20
  br label %if.end.i.i32

if.end.i.i32:                                     ; preds = %if.then.i.i31, %for.body.i.i.if.end.i.i32_crit_edge
  %irq_source_hpd_rx.i.i = getelementptr inbounds %struct.dc_link, ptr %528, i32 0, i32 7
  %533 = ptrtoint ptr %irq_source_hpd_rx.i.i to i32
  call void @__asan_load4_noabort(i32 %533)
  %534 = load i32, ptr %irq_source_hpd_rx.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %534)
  %cmp10.not.i.i = icmp eq i32 %534, 0
  br i1 %cmp10.not.i.i, label %if.end.i.i32.for.inc.i.i_crit_edge, label %if.then11.i.i

if.end.i.i32.for.inc.i.i_crit_edge:               ; preds = %if.end.i.i32
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.then11.i.i:                                    ; preds = %if.end.i.i32
  %535 = ptrtoint ptr %int_context.i.i to i32
  call void @__asan_store4_noabort(i32 %535)
  store i32 0, ptr %int_context.i.i, align 4
  %536 = ptrtoint ptr %irq_source.i.i to i32
  call void @__asan_store4_noabort(i32 %536)
  store i32 %534, ptr %irq_source.i.i, align 4
  %call15.i.i = call ptr @amdgpu_dm_irq_register_interrupt(ptr noundef %444, ptr noundef nonnull %int_params.i.i, ptr noundef nonnull @handle_hpd_rx_irq, ptr noundef %connector.045.i.i) #20
  %537 = ptrtoint ptr %hpd_rx_offload_wq.i.i to i32
  call void @__asan_load4_noabort(i32 %537)
  %538 = load ptr, ptr %hpd_rx_offload_wq.i.i, align 4
  %tobool.not.i.i33 = icmp eq ptr %538, null
  br i1 %tobool.not.i.i33, label %if.then11.i.i.for.inc.i.i_crit_edge, label %if.then16.i.i

if.then11.i.i.for.inc.i.i_crit_edge:              ; preds = %if.then11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.then16.i.i:                                    ; preds = %if.then11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %index.i.i = getelementptr i8, ptr %.pn44.i.i, i32 132
  %539 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %539)
  %540 = load i32, ptr %index.i.i, align 4
  %aconnector19.i.i = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %538, i32 %540, i32 3
  %541 = ptrtoint ptr %aconnector19.i.i to i32
  call void @__asan_store4_noabort(i32 %541)
  store ptr %connector.045.i.i, ptr %aconnector19.i.i, align 4
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.then16.i.i, %if.then11.i.i.for.inc.i.i_crit_edge, %if.end.i.i32.for.inc.i.i_crit_edge
  %542 = ptrtoint ptr %.pn44.i.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %.pn.i.i = load ptr, ptr %.pn44.i.i, align 4
  %cmp.not.i.i34 = icmp eq ptr %.pn.i.i, %connector_list.i.i
  br i1 %cmp.not.i.i34, label %for.inc.i.i.dce110_register_irq_handlers.exit_crit_edge, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i

for.inc.i.i.dce110_register_irq_handlers.exit_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dce110_register_irq_handlers.exit

dce110_register_irq_handlers.exit:                ; preds = %for.inc.i.i.dce110_register_irq_handlers.exit_crit_edge, %if.end55.i.dce110_register_irq_handlers.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i.i) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i) #20
  br label %if.end228.i

if.then181.i:                                     ; preds = %if.end37.5.i.if.then181.i_crit_edge, %if.end37.4.i.if.then181.i_crit_edge, %if.end37.3.i.if.then181.i_crit_edge, %if.end37.2.i.if.then181.i_crit_edge, %if.end37.1.i.if.then181.i_crit_edge, %if.end37.i.if.then181.i_crit_edge, %if.end17.5.i.if.then181.i_crit_edge, %if.end17.4.i.if.then181.i_crit_edge, %if.end17.3.i.if.then181.i_crit_edge, %if.end17.2.i.if.then181.i_crit_edge, %if.end17.1.i.if.then181.i_crit_edge, %if.end17.i.if.then181.i_crit_edge, %if.end4.5.i.if.then181.i_crit_edge, %if.end4.4.i.if.then181.i_crit_edge, %if.end4.3.i.if.then181.i_crit_edge, %if.end4.2.i.if.then181.i_crit_edge, %if.end4.1.i.if.then181.i_crit_edge, %if.end4.i.if.then181.i_crit_edge, %sw.bb177.i.if.then181.i_crit_edge
  %.str.375.sink199 = phi ptr [ @.str.375, %if.end4.4.i.if.then181.i_crit_edge ], [ @.str.375, %if.end4.3.i.if.then181.i_crit_edge ], [ @.str.375, %if.end4.2.i.if.then181.i_crit_edge ], [ @.str.375, %if.end4.1.i.if.then181.i_crit_edge ], [ @.str.375, %if.end4.i.if.then181.i_crit_edge ], [ @.str.375, %sw.bb177.i.if.then181.i_crit_edge ], [ @.str.395, %if.end17.4.i.if.then181.i_crit_edge ], [ @.str.395, %if.end17.3.i.if.then181.i_crit_edge ], [ @.str.395, %if.end17.2.i.if.then181.i_crit_edge ], [ @.str.395, %if.end17.1.i.if.then181.i_crit_edge ], [ @.str.395, %if.end17.i.if.then181.i_crit_edge ], [ @.str.395, %if.end4.5.i.if.then181.i_crit_edge ], [ @.str.376, %if.end37.4.i.if.then181.i_crit_edge ], [ @.str.376, %if.end37.3.i.if.then181.i_crit_edge ], [ @.str.376, %if.end37.2.i.if.then181.i_crit_edge ], [ @.str.376, %if.end37.1.i.if.then181.i_crit_edge ], [ @.str.376, %if.end37.i.if.then181.i_crit_edge ], [ @.str.376, %if.end17.5.i.if.then181.i_crit_edge ], [ @.str.377, %if.end37.5.i.if.then181.i_crit_edge ]
  call void (ptr, ...) @__drm_err(ptr noundef nonnull %.str.375.sink199) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %int_params.i) #20
  br label %fail.i.sink.split

fail.i.sink.split:                                ; preds = %if.then181.i, %if.then175.i, %if.then26.i.i, %if.then.i298.i, %amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge, %amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge, %if.then5.i275.i, %if.then.i266.i, %if.then5.i.i, %if.then.i.i
  %.str.270.sink = phi ptr [ @.str.270, %if.then181.i ], [ @.str.270, %if.then175.i ], [ @.str.263, %if.then5.i.i ], [ @.str.263, %if.then.i.i ], [ @.str.264, %if.then5.i275.i ], [ @.str.264, %if.then.i266.i ], [ @.str.268, %if.then26.i.i ], [ @.str.268, %if.then.i298.i ], [ @.str.267, %amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge ], [ @.str.265, %amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge ]
  %aconnector.2.i.ph = phi ptr [ %aconnector.0.lcssa.i, %if.then181.i ], [ %aconnector.0.lcssa.i, %if.then175.i ], [ null, %if.then5.i.i ], [ null, %if.then.i.i ], [ null, %if.then5.i275.i ], [ null, %if.then.i266.i ], [ %call7.i.i.i11, %if.then26.i.i ], [ %call7.i.i.i11, %if.then.i298.i ], [ %call7.i.i.i11, %amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge ], [ null, %amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge ]
  %aencoder.2.i.ph = phi ptr [ %aencoder.0.lcssa.i, %if.then181.i ], [ %aencoder.0.lcssa.i, %if.then175.i ], [ null, %if.then5.i.i ], [ null, %if.then.i.i ], [ null, %if.then5.i275.i ], [ null, %if.then.i266.i ], [ %call7.i.i290.i, %if.then26.i.i ], [ %call7.i.i290.i, %if.then.i298.i ], [ %call7.i.i290.i, %amdgpu_dm_encoder_init.exit.i.fail.i.sink.split_crit_edge ], [ null, %amdgpu_dm_crtc_init.exit.i.fail.i.sink.split_crit_edge ]
  call void (ptr, ...) @__drm_err(ptr noundef nonnull %.str.270.sink) #20
  br label %fail.i

fail.i:                                           ; preds = %fail.i.sink.split, %if.end129.i.fail.i_crit_edge, %if.end125.i.fail.i_crit_edge
  %aconnector.2.i = phi ptr [ %aconnector.2.i.ph, %fail.i.sink.split ], [ null, %if.end125.i.fail.i_crit_edge ], [ %call7.i.i.i11, %if.end129.i.fail.i_crit_edge ]
  %aencoder.2.i = phi ptr [ %aencoder.2.i.ph, %fail.i.sink.split ], [ %aencoder.0376.i, %if.end125.i.fail.i_crit_edge ], [ null, %if.end129.i.fail.i_crit_edge ]
  call void @kfree(ptr noundef %aencoder.2.i) #20
  call void @kfree(ptr noundef %aconnector.2.i) #20
  br label %if.then227.i

if.then227.i:                                     ; preds = %fail.i, %if.then.i6
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type.i) #20
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.240) #20
  br label %error.i

if.end228.i:                                      ; preds = %dce110_register_irq_handlers.exit, %dce60_register_irq_handlers.exit, %for.end171.i.if.end228.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type.i) #20
  call void @dm_dp_create_fake_mst_encoders(ptr noundef %handle) #20
  %543 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %543)
  %544 = load ptr, ptr %dm.i, align 8
  %max_cursor_size.i = getelementptr inbounds %struct.dc, ptr %544, i32 0, i32 2, i32 11
  %545 = ptrtoint ptr %max_cursor_size.i to i32
  call void @__asan_load4_noabort(i32 %545)
  %546 = load i32, ptr %max_cursor_size.i, align 4
  %cursor_width.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2, i32 30, i32 100
  %547 = ptrtoint ptr %cursor_width.i to i32
  call void @__asan_store4_noabort(i32 %547)
  store i32 %546, ptr %cursor_width.i, align 4
  %548 = load i32, ptr %max_cursor_size.i, align 4
  %cursor_height.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2, i32 30, i32 101
  %549 = ptrtoint ptr %cursor_height.i to i32
  call void @__asan_store4_noabort(i32 %549)
  store i32 %548, ptr %cursor_height.i, align 4
  %550 = ptrtoint ptr %display_indexes_num.i3 to i32
  call void @__asan_load2_noabort(i32 %550)
  %551 = load i16, ptr %display_indexes_num.i3, align 4
  %conv241.i = zext i16 %551 to i32
  %call242.i = call i32 @drm_vblank_init(ptr noundef %ddev.i.i, i32 noundef %conv241.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call242.i)
  %tobool243.not.i = icmp eq i32 %call242.i, 0
  br i1 %tobool243.not.i, label %if.end245.i, label %if.then244.i

if.then244.i:                                     ; preds = %if.end228.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.240) #20
  br label %error.i

if.end245.i:                                      ; preds = %if.end228.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.241) #20
  br label %amdgpu_dm_init.exit

error.i:                                          ; preds = %if.then244.i, %if.then227.i, %if.then222.i, %do.end213.i, %hpd_rx_irq_create_workqueue.exit.thread, %if.then151.i, %do.end90.i, %if.then22.i, %if.then.i
  call fastcc void @amdgpu_dm_fini(ptr noundef %handle) #20
  br label %amdgpu_dm_init.exit

amdgpu_dm_init.exit:                              ; preds = %error.i, %if.end245.i
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %init_params.i) #20
  call void @llvm.lifetime.end.p0(i64 152, ptr nonnull %init_data.i) #20
  call void @amdgpu_dm_hpd_init(ptr noundef %handle) #20
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_hw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @amdgpu_dm_hpd_fini(ptr noundef %handle) #20
  tail call void @amdgpu_dm_irq_fini(ptr noundef %handle) #20
  tail call fastcc void @amdgpu_dm_fini(ptr noundef %handle)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_suspend(ptr noundef %handle) #0 align 64 {
entry:
  %del_streams.i = alloca [6 x ptr], align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117
  %in_gpu_reset.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 141
  %call.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i, i32 noundef 4) #20
  %0 = ptrtoint ptr %in_gpu_reset.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load volatile i32, ptr %in_gpu_reset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %tobool.not = icmp eq i32 %1, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %dc_lock = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 16
  tail call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %2 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dm1, align 8
  %current_state = getelementptr inbounds %struct.dc, ptr %3, i32 0, i32 11
  %4 = ptrtoint ptr %current_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %current_state, align 4
  %call2 = tail call ptr @dc_copy_state(ptr noundef %5) #20
  %cached_dc_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 36
  %6 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %call2, ptr %cached_dc_state, align 4
  tail call fastcc void @dm_gpureset_toggle_interrupts(ptr noundef %handle, ptr noundef %call2, i1 noundef zeroext false)
  %7 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %dm1, align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %del_streams.i) #20
  %9 = call ptr @memset(ptr %del_streams.i, i32 0, i32 24)
  %call.i = tail call ptr @dc_create_state(ptr noundef %8) #20
  %cmp.i = icmp eq ptr %call.i, null
  br i1 %cmp.i, label %if.then.amdgpu_dm_commit_zero_streams.exit_crit_edge, label %if.end.i

if.then.amdgpu_dm_commit_zero_streams.exit_crit_edge: ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_commit_zero_streams.exit

if.end.i:                                         ; preds = %if.then
  tail call void @dc_resource_state_copy_construct_current(ptr noundef %8, ptr noundef nonnull %call.i) #20
  %stream_count.i = getelementptr inbounds %struct.dc_state, ptr %call.i, i32 0, i32 2
  %10 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %stream_count.i, align 8
  %conv.i = zext i8 %11 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %cmp11.not.i = icmp eq i8 %11, 0
  br i1 %cmp11.not.i, label %if.end.i.for.end21.i_crit_edge, label %for.body8.preheader.i

if.end.i.for.end21.i_crit_edge:                   ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end21.i

for.body8.preheader.i:                            ; preds = %if.end.i
  %12 = shl nuw nsw i32 %conv.i, 2
  %13 = call ptr @memcpy(ptr %del_streams.i, ptr %call.i, i32 %12)
  br label %for.body8.i

for.cond5.i:                                      ; preds = %if.end12.i
  %inc20.i = add nuw nsw i32 %i.15.i, 1
  %exitcond.not.i = icmp eq i32 %inc20.i, %conv.i
  br i1 %exitcond.not.i, label %for.cond5.i.for.end21.i_crit_edge, label %for.cond5.i.for.body8.i_crit_edge

for.cond5.i.for.body8.i_crit_edge:                ; preds = %for.cond5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body8.i

for.cond5.i.for.end21.i_crit_edge:                ; preds = %for.cond5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end21.i

for.body8.i:                                      ; preds = %for.cond5.i.for.body8.i_crit_edge, %for.body8.preheader.i
  %i.15.i = phi i32 [ %inc20.i, %for.cond5.i.for.body8.i_crit_edge ], [ 0, %for.body8.preheader.i ]
  %arrayidx9.i = getelementptr [6 x ptr], ptr %del_streams.i, i32 0, i32 %i.15.i
  %14 = ptrtoint ptr %arrayidx9.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx9.i, align 4
  %call10.i = tail call zeroext i1 @dc_rem_all_planes_for_stream(ptr noundef %8, ptr noundef %15, ptr noundef nonnull %call.i) #20
  br i1 %call10.i, label %if.end12.i, label %for.body8.i.fail.i_crit_edge

for.body8.i.fail.i_crit_edge:                     ; preds = %for.body8.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i

if.end12.i:                                       ; preds = %for.body8.i
  %call14.i = tail call i32 @dc_remove_stream_from_ctx(ptr noundef %8, ptr noundef nonnull %call.i, ptr noundef %15) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call14.i)
  %cmp15.not.i = icmp eq i32 %call14.i, 1
  br i1 %cmp15.not.i, label %for.cond5.i, label %if.end12.i.fail.i_crit_edge

if.end12.i.fail.i_crit_edge:                      ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail.i

for.end21.i:                                      ; preds = %for.cond5.i.for.end21.i_crit_edge, %if.end.i.for.end21.i_crit_edge
  %call22.i = tail call zeroext i1 @dc_commit_state(ptr noundef %8, ptr noundef nonnull %call.i) #20
  br label %fail.i

fail.i:                                           ; preds = %for.end21.i, %if.end12.i.fail.i_crit_edge, %for.body8.i.fail.i_crit_edge
  tail call void @dc_release_state(ptr noundef nonnull %call.i) #20
  br label %amdgpu_dm_commit_zero_streams.exit

amdgpu_dm_commit_zero_streams.exit:               ; preds = %fail.i, %if.then.amdgpu_dm_commit_zero_streams.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %del_streams.i) #20
  %call6 = tail call i32 @amdgpu_dm_irq_suspend(ptr noundef %handle) #20
  %hpd_rx_offload_wq.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 41
  %16 = ptrtoint ptr %hpd_rx_offload_wq.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %hpd_rx_offload_wq.i, align 4
  %tobool.not.i = icmp eq ptr %17, null
  br i1 %tobool.not.i, label %amdgpu_dm_commit_zero_streams.exit.cleanup_crit_edge, label %for.cond.preheader.i

amdgpu_dm_commit_zero_streams.exit.cleanup_crit_edge: ; preds = %amdgpu_dm_commit_zero_streams.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.cond.preheader.i:                             ; preds = %amdgpu_dm_commit_zero_streams.exit
  %18 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dm1, align 8
  %max_links6.i = getelementptr inbounds %struct.dc, ptr %19, i32 0, i32 2, i32 1
  %20 = ptrtoint ptr %max_links6.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %max_links6.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp7.not.i = icmp eq i32 %21, 0
  br i1 %cmp7.not.i, label %for.cond.preheader.i.cleanup_crit_edge, label %for.cond.preheader.i.for.body.i_crit_edge

for.cond.preheader.i.for.body.i_crit_edge:        ; preds = %for.cond.preheader.i
  br label %for.body.i

for.cond.preheader.i.cleanup_crit_edge:           ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %for.cond.preheader.i.for.body.i_crit_edge
  %i.08.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %for.cond.preheader.i.for.body.i_crit_edge ]
  %22 = ptrtoint ptr %hpd_rx_offload_wq.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %hpd_rx_offload_wq.i, align 4
  %arrayidx.i = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %23, i32 %i.08.i
  %24 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx.i, align 4
  tail call void @flush_workqueue(ptr noundef %25) #20
  %inc.i = add nuw i32 %i.08.i, 1
  %26 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %dm1, align 8
  %max_links.i = getelementptr inbounds %struct.dc, ptr %27, i32 0, i32 2, i32 1
  %28 = ptrtoint ptr %max_links.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %max_links.i, align 4
  %cmp.i55 = icmp ult i32 %inc.i, %29
  br i1 %cmp.i55, label %for.body.i.for.body.i_crit_edge, label %for.body.i.cleanup_crit_edge

for.body.i.cleanup_crit_edge:                     ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

if.end:                                           ; preds = %entry
  %cached_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 35
  %30 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %cached_state, align 8
  %tobool8.not = icmp eq ptr %31, null
  br i1 %tobool8.not, label %if.end.if.end23_crit_edge, label %do.end, !prof !974

if.end.if.end23_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end23

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 2402, i32 noundef 9, ptr noundef null) #20
  br label %if.end23

if.end23:                                         ; preds = %do.end, %if.end.if.end23_crit_edge
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %call31 = tail call ptr @drm_atomic_helper_suspend(ptr noundef %ddev.i) #20
  %32 = ptrtoint ptr %cached_state to i32
  call void @__asan_store4_noabort(i32 %32)
  store ptr %call31, ptr %cached_state, align 8
  tail call fastcc void @s3_handle_mst(ptr noundef %ddev.i, i1 noundef zeroext true)
  %call35 = tail call i32 @amdgpu_dm_irq_suspend(ptr noundef %handle) #20
  %hpd_rx_offload_wq.i58 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 41
  %33 = ptrtoint ptr %hpd_rx_offload_wq.i58 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %hpd_rx_offload_wq.i58, align 4
  %tobool.not.i59 = icmp eq ptr %34, null
  br i1 %tobool.not.i59, label %if.end23.hpd_rx_irq_work_suspend.exit70_crit_edge, label %for.cond.preheader.i62

if.end23.hpd_rx_irq_work_suspend.exit70_crit_edge: ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_work_suspend.exit70

for.cond.preheader.i62:                           ; preds = %if.end23
  %35 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dm1, align 8
  %max_links6.i60 = getelementptr inbounds %struct.dc, ptr %36, i32 0, i32 2, i32 1
  %37 = ptrtoint ptr %max_links6.i60 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %max_links6.i60, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %38)
  %cmp7.not.i61 = icmp eq i32 %38, 0
  br i1 %cmp7.not.i61, label %for.cond.preheader.i62.hpd_rx_irq_work_suspend.exit70_crit_edge, label %for.cond.preheader.i62.for.body.i68_crit_edge

for.cond.preheader.i62.for.body.i68_crit_edge:    ; preds = %for.cond.preheader.i62
  br label %for.body.i68

for.cond.preheader.i62.hpd_rx_irq_work_suspend.exit70_crit_edge: ; preds = %for.cond.preheader.i62
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_work_suspend.exit70

for.body.i68:                                     ; preds = %for.body.i68.for.body.i68_crit_edge, %for.cond.preheader.i62.for.body.i68_crit_edge
  %i.08.i63 = phi i32 [ %inc.i65, %for.body.i68.for.body.i68_crit_edge ], [ 0, %for.cond.preheader.i62.for.body.i68_crit_edge ]
  %39 = ptrtoint ptr %hpd_rx_offload_wq.i58 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %hpd_rx_offload_wq.i58, align 4
  %arrayidx.i64 = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %40, i32 %i.08.i63
  %41 = ptrtoint ptr %arrayidx.i64 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %arrayidx.i64, align 4
  tail call void @flush_workqueue(ptr noundef %42) #20
  %inc.i65 = add nuw i32 %i.08.i63, 1
  %43 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %dm1, align 8
  %max_links.i66 = getelementptr inbounds %struct.dc, ptr %44, i32 0, i32 2, i32 1
  %45 = ptrtoint ptr %max_links.i66 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %max_links.i66, align 4
  %cmp.i67 = icmp ult i32 %inc.i65, %46
  br i1 %cmp.i67, label %for.body.i68.for.body.i68_crit_edge, label %for.body.i68.hpd_rx_irq_work_suspend.exit70_crit_edge

for.body.i68.hpd_rx_irq_work_suspend.exit70_crit_edge: ; preds = %for.body.i68
  call void @__sanitizer_cov_trace_pc() #22
  br label %hpd_rx_irq_work_suspend.exit70

for.body.i68.for.body.i68_crit_edge:              ; preds = %for.body.i68
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i68

hpd_rx_irq_work_suspend.exit70:                   ; preds = %for.body.i68.hpd_rx_irq_work_suspend.exit70_crit_edge, %for.cond.preheader.i62.hpd_rx_irq_work_suspend.exit70_crit_edge, %if.end23.hpd_rx_irq_work_suspend.exit70_crit_edge
  %47 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %dm1, align 8
  tail call void @dc_set_power_state(ptr noundef %48, i32 noundef 8) #20
  br label %cleanup

cleanup:                                          ; preds = %hpd_rx_irq_work_suspend.exit70, %for.body.i.cleanup_crit_edge, %for.cond.preheader.i.cleanup_crit_edge, %amdgpu_dm_commit_zero_streams.exit.cleanup_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_resume(ptr noundef %handle) #0 align 64 {
entry:
  %init.i = alloca i8, align 1
  %iter = alloca %struct.drm_connector_list_iter, align 4
  %new_connection_type = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %dm1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %iter) #20
  %0 = ptrtoint ptr %iter to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %iter, align 4, !annotation !976
  %1 = getelementptr inbounds %struct.drm_connector_list_iter, ptr %iter, i32 0, i32 1
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr inttoptr (i32 -1 to ptr), ptr %1, align 4, !annotation !976
  %state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 15, i32 2
  %3 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %new_connection_type) #20
  %5 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %new_connection_type, align 4
  %in_gpu_reset.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 141
  %call.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i, i32 noundef 4) #20
  %6 = ptrtoint ptr %in_gpu_reset.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %in_gpu_reset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool.not = icmp eq i32 %7, 0
  br i1 %tobool.not, label %if.end56, label %if.then

if.then:                                          ; preds = %entry
  %cached_dc_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 36
  %8 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %cached_dc_state, align 4
  %10 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dm1, align 8
  tail call void @link_enc_cfg_init(ptr noundef %11, ptr noundef %9) #20
  %12 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dm1, align 8
  %call5 = tail call zeroext i1 @dc_enable_dmub_notifications(ptr noundef %13) #20
  br i1 %call5, label %if.then6, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then6:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @amdgpu_dm_outbox_init(ptr noundef %handle) #20
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then.if.end_crit_edge
  %call7 = tail call fastcc i32 @dm_dmub_hw_init(ptr noundef %handle)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.end.if.end10_crit_edge, label %if.then9

if.end.if.end10_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end10

if.then9:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.228, i32 noundef %call7) #20
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end.if.end10_crit_edge
  %14 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %dm1, align 8
  tail call void @dc_set_power_state(ptr noundef %15, i32 noundef 1) #20
  %16 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %dm1, align 8
  tail call void @dc_resume(ptr noundef %17) #20
  %call13 = tail call i32 @amdgpu_dm_irq_resume_early(ptr noundef %handle) #20
  %stream_count = getelementptr inbounds %struct.dc_state, ptr %9, i32 0, i32 2
  %18 = ptrtoint ptr %stream_count to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %stream_count, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %cmp403.not = icmp eq i8 %19, 0
  br i1 %cmp403.not, label %if.end10.for.end25_crit_edge, label %if.end10.for.body_crit_edge

if.end10.for.body_crit_edge:                      ; preds = %if.end10
  br label %for.body

if.end10.for.end25_crit_edge:                     ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end25

for.body:                                         ; preds = %for.inc23.for.body_crit_edge, %if.end10.for.body_crit_edge
  %i.0404 = phi i32 [ %inc24, %for.inc23.for.body_crit_edge ], [ 0, %if.end10.for.body_crit_edge ]
  %arrayidx = getelementptr [6 x ptr], ptr %9, i32 0, i32 %i.0404
  %20 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx, align 4
  %mode_changed = getelementptr inbounds %struct.dc_stream_state, ptr %21, i32 0, i32 48
  %22 = ptrtoint ptr %mode_changed to i32
  call void @__asan_load1_noabort(i32 %22)
  %bf.load = load i8, ptr %mode_changed, align 8
  %bf.set = or i8 %bf.load, -128
  store i8 %bf.set, ptr %mode_changed, align 8
  %plane_count = getelementptr %struct.dc_state, ptr %9, i32 0, i32 1, i32 %i.0404, i32 2
  %23 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %plane_count, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %24)
  %cmp17400 = icmp sgt i32 %24, 0
  br i1 %cmp17400, label %for.body.for.body19_crit_edge, label %for.body.for.inc23_crit_edge

for.body.for.inc23_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc23

for.body.for.body19_crit_edge:                    ; preds = %for.body
  br label %for.body19

for.body19:                                       ; preds = %for.body19.for.body19_crit_edge, %for.body.for.body19_crit_edge
  %j.0401 = phi i32 [ %inc, %for.body19.for.body19_crit_edge ], [ 0, %for.body.for.body19_crit_edge ]
  %arrayidx22 = getelementptr %struct.dc_state, ptr %9, i32 0, i32 1, i32 %i.0404, i32 5, i32 %j.0401
  %25 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %arrayidx22, align 4
  %update_flags = getelementptr inbounds %struct.dc_plane_state, ptr %26, i32 0, i32 33
  %27 = ptrtoint ptr %update_flags to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 -1, ptr %update_flags, align 4
  %inc = add nuw nsw i32 %j.0401, 1
  %28 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %plane_count, align 8
  %cmp17 = icmp slt i32 %inc, %29
  br i1 %cmp17, label %for.body19.for.body19_crit_edge, label %for.body19.for.inc23_crit_edge

for.body19.for.inc23_crit_edge:                   ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc23

for.body19.for.body19_crit_edge:                  ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body19

for.inc23:                                        ; preds = %for.body19.for.inc23_crit_edge, %for.body.for.inc23_crit_edge
  %inc24 = add nuw nsw i32 %i.0404, 1
  %30 = ptrtoint ptr %stream_count to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %stream_count, align 8
  %conv = zext i8 %31 to i32
  %cmp = icmp ult i32 %inc24, %conv
  br i1 %cmp, label %for.inc23.for.body_crit_edge, label %for.inc23.for.end25_crit_edge

for.inc23.for.end25_crit_edge:                    ; preds = %for.inc23
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end25

for.inc23.for.body_crit_edge:                     ; preds = %for.inc23
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end25:                                        ; preds = %for.inc23.for.end25_crit_edge, %if.end10.for.end25_crit_edge
  %32 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %dm1, align 8
  %call27 = tail call zeroext i1 @dc_commit_state(ptr noundef %33, ptr noundef %9) #20
  br i1 %call27, label %for.end25.if.end43_crit_edge, label %do.end, !prof !974

for.end25.if.end43_crit_edge:                     ; preds = %for.end25
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end43

do.end:                                           ; preds = %for.end25
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 2641, i32 noundef 9, ptr noundef null) #20
  br label %if.end43

if.end43:                                         ; preds = %do.end, %for.end25.if.end43_crit_edge
  %34 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %cached_dc_state, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11) to i32))
  %36 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11), align 4
  %call7.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %36, i32 noundef 3520, i32 noundef 1304) #26
  %tobool.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool.not.i, label %if.then.i, label %for.cond.preheader.i

for.cond.preheader.i:                             ; preds = %if.end43
  %stream_count.i = getelementptr inbounds %struct.dc_state, ptr %35, i32 0, i32 2
  %37 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %stream_count.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %38)
  %cmp49.not.i = icmp eq i8 %38, 0
  br i1 %cmp49.not.i, label %for.cond.preheader.i.dm_gpureset_commit_state.exit_crit_edge, label %for.body.lr.ph.i

for.cond.preheader.i.dm_gpureset_commit_state.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_gpureset_commit_state.exit

for.body.lr.ph.i:                                 ; preds = %for.cond.preheader.i
  %stream_update.i = getelementptr inbounds %struct.anon.249, ptr %call7.i.i.i, i32 0, i32 4
  %plane_count.i = getelementptr inbounds %struct.dc_state, ptr %35, i32 0, i32 1, i32 0, i32 2
  br label %for.body.i

if.then.i:                                        ; preds = %if.end43
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.328) #20
  br label %dm_gpureset_commit_state.exit

for.body.i:                                       ; preds = %for.end.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %k.050.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc22.i, %for.end.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr [6 x ptr], ptr %35, i32 0, i32 %k.050.i
  %39 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %arrayidx.i, align 4
  %41 = ptrtoint ptr %stream_update.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store ptr %40, ptr %stream_update.i, align 8
  %42 = ptrtoint ptr %plane_count.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %plane_count.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %43)
  %cmp346.i = icmp sgt i32 %43, 0
  br i1 %cmp346.i, label %for.body.i.for.body5.i_crit_edge, label %for.body.i.for.end.i_crit_edge

for.body.i.for.end.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.i

for.body.i.for.body5.i_crit_edge:                 ; preds = %for.body.i
  br label %for.body5.i

for.body5.i:                                      ; preds = %for.body5.i.for.body5.i_crit_edge, %for.body.i.for.body5.i_crit_edge
  %m.047.i = phi i32 [ %inc.i, %for.body5.i.for.body5.i_crit_edge ], [ 0, %for.body.i.for.body5.i_crit_edge ]
  %arrayidx8.i = getelementptr %struct.dc_state, ptr %35, i32 0, i32 1, i32 0, i32 5, i32 %m.047.i
  %44 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %arrayidx8.i, align 4
  %arrayidx9.i = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i.i, i32 0, i32 %m.047.i
  %46 = ptrtoint ptr %arrayidx9.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr %45, ptr %arrayidx9.i, align 8
  %force_full_update.i = getelementptr inbounds %struct.dc_plane_state, ptr %45, i32 0, i32 38
  %47 = ptrtoint ptr %force_full_update.i to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 1, ptr %force_full_update.i, align 4
  %inc.i = add nuw nsw i32 %m.047.i, 1
  %48 = ptrtoint ptr %plane_count.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %plane_count.i, align 8
  %cmp3.i = icmp slt i32 %inc.i, %49
  br i1 %cmp3.i, label %for.body5.i.for.body5.i_crit_edge, label %for.body5.i.for.end.i_crit_edge

for.body5.i.for.end.i_crit_edge:                  ; preds = %for.body5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.i

for.body5.i.for.body5.i_crit_edge:                ; preds = %for.body5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body5.i

for.end.i:                                        ; preds = %for.body5.i.for.end.i_crit_edge, %for.body.i.for.end.i_crit_edge
  %.lcssa.i = phi i32 [ %43, %for.body.i.for.end.i_crit_edge ], [ %49, %for.body5.i.for.end.i_crit_edge ]
  %50 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %dm1, align 8
  %52 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %arrayidx.i, align 4
  tail call void @dc_commit_updates_for_stream(ptr noundef %51, ptr noundef nonnull %call7.i.i.i, i32 noundef %.lcssa.i, ptr noundef %53, ptr noundef %stream_update.i, ptr noundef %35) #20
  %inc22.i = add nuw nsw i32 %k.050.i, 1
  %54 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %54)
  %55 = load i8, ptr %stream_count.i, align 8
  %conv.i = zext i8 %55 to i32
  %cmp.i = icmp ult i32 %inc22.i, %conv.i
  br i1 %cmp.i, label %for.end.i.for.body.i_crit_edge, label %for.end.i.dm_gpureset_commit_state.exit_crit_edge

for.end.i.dm_gpureset_commit_state.exit_crit_edge: ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_gpureset_commit_state.exit

for.end.i.for.body.i_crit_edge:                   ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

dm_gpureset_commit_state.exit:                    ; preds = %for.end.i.dm_gpureset_commit_state.exit_crit_edge, %if.then.i, %for.cond.preheader.i.dm_gpureset_commit_state.exit_crit_edge
  tail call void @kfree(ptr noundef %call7.i.i.i) #20
  %56 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %cached_dc_state, align 4
  tail call fastcc void @dm_gpureset_toggle_interrupts(ptr noundef %handle, ptr noundef %57, i1 noundef zeroext true)
  %58 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %cached_dc_state, align 4
  tail call void @dc_release_state(ptr noundef %59) #20
  %60 = ptrtoint ptr %cached_dc_state to i32
  call void @__asan_store4_noabort(i32 %60)
  store ptr null, ptr %cached_dc_state, align 4
  %call55 = tail call i32 @amdgpu_dm_irq_resume_late(ptr noundef %handle) #20
  %dc_lock = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 16
  tail call void @mutex_unlock(ptr noundef %dc_lock) #20
  br label %cleanup

if.end56:                                         ; preds = %entry
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %4, i32 0, i32 1
  %61 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %context, align 4
  tail call void @dc_release_state(ptr noundef %62) #20
  %63 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %dm1, align 8
  %call58 = tail call ptr @dc_create_state(ptr noundef %64) #20
  %65 = ptrtoint ptr %context to i32
  call void @__asan_store4_noabort(i32 %65)
  store ptr %call58, ptr %context, align 4
  %66 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %dm1, align 8
  tail call void @dc_resource_state_construct(ptr noundef %67, ptr noundef %call58) #20
  %68 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %dm1, align 8
  %call64 = tail call zeroext i1 @dc_enable_dmub_notifications(ptr noundef %69) #20
  br i1 %call64, label %if.then65, label %if.end56.if.end66_crit_edge

if.end56.if.end66_crit_edge:                      ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end66

if.then65:                                        ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @amdgpu_dm_outbox_init(ptr noundef %handle) #20
  br label %if.end66

if.end66:                                         ; preds = %if.then65, %if.end56.if.end66_crit_edge
  %dmub_srv1.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 1
  %70 = ptrtoint ptr %dmub_srv1.i to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %dmub_srv1.i, align 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %init.i) #20
  %72 = ptrtoint ptr %init.i to i32
  call void @__asan_store1_noabort(i32 %72)
  store i8 -1, ptr %init.i, align 1, !annotation !976
  %tobool.not.i392 = icmp eq ptr %71, null
  br i1 %tobool.not.i392, label %if.end66.dm_dmub_hw_resume.exit_crit_edge, label %if.end.i

if.end66.dm_dmub_hw_resume.exit_crit_edge:        ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_dmub_hw_resume.exit

if.end.i:                                         ; preds = %if.end66
  %call.i = call i32 @dmub_srv_is_hw_init(ptr noundef nonnull %71, ptr noundef nonnull %init.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %cond.i = icmp eq i32 %call.i, 0
  br i1 %cond.i, label %land.lhs.true.i, label %do.end.i

do.end.i:                                         ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %call3.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.405, i32 noundef %call.i) #25
  br label %if.else.i

land.lhs.true.i:                                  ; preds = %if.end.i
  %73 = ptrtoint ptr %init.i to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %init.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %74)
  %tobool6.not.i = icmp eq i8 %74, 0
  br i1 %tobool6.not.i, label %land.lhs.true.i.if.else.i_crit_edge, label %if.then7.i

land.lhs.true.i.if.else.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

if.then7.i:                                       ; preds = %land.lhs.true.i
  %call8.i = call i32 @dmub_srv_wait_for_auto_load(ptr noundef nonnull %71, i32 noundef 100000) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i)
  %cmp9.not.i = icmp eq i32 %call8.i, 0
  br i1 %cmp9.not.i, label %if.then7.i.dm_dmub_hw_resume.exit_crit_edge, label %do.end13.i

if.then7.i.dm_dmub_hw_resume.exit_crit_edge:      ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_dmub_hw_resume.exit

do.end13.i:                                       ; preds = %if.then7.i
  call void @__sanitizer_cov_trace_pc() #22
  %call15.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.252, i32 noundef %call8.i) #25
  br label %dm_dmub_hw_resume.exit

if.else.i:                                        ; preds = %land.lhs.true.i.if.else.i_crit_edge, %do.end.i
  %call17.i = call fastcc i32 @dm_dmub_hw_init(ptr noundef %handle) #20
  br label %dm_dmub_hw_resume.exit

dm_dmub_hw_resume.exit:                           ; preds = %if.else.i, %do.end13.i, %if.then7.i.dm_dmub_hw_resume.exit_crit_edge, %if.end66.dm_dmub_hw_resume.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %init.i) #20
  %75 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %dm1, align 8
  call void @dc_set_power_state(ptr noundef %76, i32 noundef 1) #20
  %77 = ptrtoint ptr %dm1 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %dm1, align 8
  call void @dc_resume(ptr noundef %78) #20
  %call69 = call i32 @amdgpu_dm_irq_resume_early(ptr noundef %handle) #20
  call fastcc void @s3_handle_mst(ptr noundef %ddev.i, i1 noundef zeroext false)
  call void @drm_connector_list_iter_begin(ptr noundef %ddev.i, ptr noundef nonnull %iter) #20
  %call70406 = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter) #20
  %tobool71.not407 = icmp eq ptr %call70406, null
  br i1 %tobool71.not407, label %dm_dmub_hw_resume.exit.while.end_crit_edge, label %dm_dmub_hw_resume.exit.while.body_crit_edge

dm_dmub_hw_resume.exit.while.body_crit_edge:      ; preds = %dm_dmub_hw_resume.exit
  br label %while.body

dm_dmub_hw_resume.exit.while.end_crit_edge:       ; preds = %dm_dmub_hw_resume.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.body:                                       ; preds = %while.cond.backedge.while.body_crit_edge, %dm_dmub_hw_resume.exit.while.body_crit_edge
  %call70408 = phi ptr [ %call70, %while.cond.backedge.while.body_crit_edge ], [ %call70406, %dm_dmub_hw_resume.exit.while.body_crit_edge ]
  %mst_port = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call70408, i32 0, i32 11
  %79 = ptrtoint ptr %mst_port to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %mst_port, align 4
  %tobool75.not = icmp eq ptr %80, null
  br i1 %tobool75.not, label %if.end77, label %while.body.while.cond.backedge_crit_edge

while.body.while.cond.backedge_crit_edge:         ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.cond.backedge

if.end77:                                         ; preds = %while.body
  %hpd_lock = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call70408, i32 0, i32 18
  call void @mutex_lock_nested(ptr noundef %hpd_lock, i32 noundef 0) #20
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call70408, i32 0, i32 6
  %81 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %dc_link, align 8
  %call78 = call zeroext i1 @dc_link_detect_sink(ptr noundef %82, ptr noundef nonnull %new_connection_type) #20
  br i1 %call78, label %if.end77.if.end80_crit_edge, label %if.then79

if.end77.if.end80_crit_edge:                      ; preds = %if.end77
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end80

if.then79:                                        ; preds = %if.end77
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.269) #20
  br label %if.end80

if.end80:                                         ; preds = %if.then79, %if.end77.if.end80_crit_edge
  %force = getelementptr inbounds %struct.drm_connector, ptr %call70408, i32 0, i32 37
  %83 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %force, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %84)
  %tobool81.not = icmp eq i32 %84, 0
  br i1 %tobool81.not, label %if.end80.if.else_crit_edge, label %land.lhs.true

if.end80.if.else_crit_edge:                       ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true:                                    ; preds = %if.end80
  %85 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %new_connection_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %86)
  %cmp82 = icmp eq i32 %86, 0
  br i1 %cmp82, label %if.then84, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.then84:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %87 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %dc_link, align 8
  call fastcc void @emulated_link_detect(ptr noundef %88)
  br label %if.end88

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %if.end80.if.else_crit_edge
  %89 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %dc_link, align 8
  %call87 = call zeroext i1 @dc_link_detect(ptr noundef %90, i32 noundef 1) #20
  br label %if.end88

if.end88:                                         ; preds = %if.else, %if.then84
  %fake_enable = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call70408, i32 0, i32 19
  %91 = ptrtoint ptr %fake_enable to i32
  call void @__asan_load1_noabort(i32 %91)
  %92 = load i8, ptr %fake_enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %92)
  %tobool89.not = icmp eq i8 %92, 0
  br i1 %tobool89.not, label %if.end88.if.end96_crit_edge, label %land.lhs.true91

if.end88.if.end96_crit_edge:                      ; preds = %if.end88
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end96

land.lhs.true91:                                  ; preds = %if.end88
  %93 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %dc_link, align 8
  %local_sink = getelementptr inbounds %struct.dc_link, ptr %94, i32 0, i32 2
  %95 = ptrtoint ptr %local_sink to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %local_sink, align 4
  %tobool93.not = icmp eq ptr %96, null
  br i1 %tobool93.not, label %land.lhs.true91.if.end96_crit_edge, label %if.then94

land.lhs.true91.if.end96_crit_edge:               ; preds = %land.lhs.true91
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end96

if.then94:                                        ; preds = %land.lhs.true91
  call void @__sanitizer_cov_trace_pc() #22
  %97 = ptrtoint ptr %fake_enable to i32
  call void @__asan_store1_noabort(i32 %97)
  store i8 0, ptr %fake_enable, align 4
  br label %if.end96

if.end96:                                         ; preds = %if.then94, %land.lhs.true91.if.end96_crit_edge, %if.end88.if.end96_crit_edge
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call70408, i32 0, i32 5
  %98 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %dc_sink, align 4
  %tobool97.not = icmp eq ptr %99, null
  br i1 %tobool97.not, label %if.end96.if.end100_crit_edge, label %if.then98

if.end96.if.end100_crit_edge:                     ; preds = %if.end96
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end100

if.then98:                                        ; preds = %if.end96
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_sink_release(ptr noundef nonnull %99) #20
  br label %if.end100

if.end100:                                        ; preds = %if.then98, %if.end96.if.end100_crit_edge
  %100 = ptrtoint ptr %dc_sink to i32
  call void @__asan_store4_noabort(i32 %100)
  store ptr null, ptr %dc_sink, align 4
  call void @amdgpu_dm_update_connector_after_detect(ptr noundef nonnull %call70408)
  call void @mutex_unlock(ptr noundef %hpd_lock) #20
  br label %while.cond.backedge

while.cond.backedge:                              ; preds = %if.end100, %while.body.while.cond.backedge_crit_edge
  %call70 = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter) #20
  %tobool71.not = icmp eq ptr %call70, null
  br i1 %tobool71.not, label %while.cond.backedge.while.end_crit_edge, label %while.cond.backedge.while.body_crit_edge

while.cond.backedge.while.body_crit_edge:         ; preds = %while.cond.backedge
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.body

while.cond.backedge.while.end_crit_edge:          ; preds = %while.cond.backedge
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.end:                                        ; preds = %while.cond.backedge.while.end_crit_edge, %dm_dmub_hw_resume.exit.while.end_crit_edge
  call void @drm_connector_list_iter_end(ptr noundef nonnull %iter) #20
  %cached_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 117, i32 35
  %101 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %cached_state, align 8
  %dev409 = getelementptr inbounds %struct.drm_atomic_state, ptr %102, i32 0, i32 1
  %103 = ptrtoint ptr %dev409 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %dev409, align 4
  %num_crtc410 = getelementptr inbounds %struct.drm_device, ptr %104, i32 0, i32 30, i32 19
  %105 = ptrtoint ptr %num_crtc410 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %num_crtc410, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %106)
  %cmp104411 = icmp sgt i32 %106, 0
  br i1 %cmp104411, label %while.end.for.body106_crit_edge, label %while.end.for.cond127.preheader_crit_edge

while.end.for.cond127.preheader_crit_edge:        ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond127.preheader

while.end.for.body106_crit_edge:                  ; preds = %while.end
  br label %for.body106

for.cond127.preheader:                            ; preds = %for.inc124.for.cond127.preheader_crit_edge, %while.end.for.cond127.preheader_crit_edge
  %107 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %cached_state, align 8
  %dev129414 = getelementptr inbounds %struct.drm_atomic_state, ptr %108, i32 0, i32 1
  %109 = ptrtoint ptr %dev129414 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %dev129414, align 4
  %num_crtc131415 = getelementptr inbounds %struct.drm_device, ptr %110, i32 0, i32 30, i32 19
  %111 = ptrtoint ptr %num_crtc131415 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %num_crtc131415, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %112)
  %cmp132416 = icmp sgt i32 %112, 0
  br i1 %cmp132416, label %for.cond127.preheader.for.body134_crit_edge, label %for.cond127.preheader.for.cond197.preheader_crit_edge

for.cond127.preheader.for.cond197.preheader_crit_edge: ; preds = %for.cond127.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond197.preheader

for.cond127.preheader.for.body134_crit_edge:      ; preds = %for.cond127.preheader
  br label %for.body134

for.body106:                                      ; preds = %for.inc124.for.body106_crit_edge, %while.end.for.body106_crit_edge
  %113 = phi ptr [ %122, %for.inc124.for.body106_crit_edge ], [ %102, %while.end.for.body106_crit_edge ]
  %i.1412 = phi i32 [ %inc125, %for.inc124.for.body106_crit_edge ], [ 0, %while.end.for.body106_crit_edge ]
  %crtcs = getelementptr inbounds %struct.drm_atomic_state, ptr %113, i32 0, i32 4
  %114 = ptrtoint ptr %crtcs to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %crtcs, align 4
  %arrayidx108 = getelementptr %struct.__drm_crtcs_state, ptr %115, i32 %i.1412
  %116 = ptrtoint ptr %arrayidx108 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %arrayidx108, align 8
  %tobool109.not = icmp eq ptr %117, null
  br i1 %tobool109.not, label %for.body106.for.inc124_crit_edge, label %land.lhs.true110

for.body106.for.inc124_crit_edge:                 ; preds = %for.body106
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc124

land.lhs.true110:                                 ; preds = %for.body106
  call void @__sanitizer_cov_trace_pc() #22
  %new_state = getelementptr %struct.__drm_crtcs_state, ptr %115, i32 %i.1412, i32 3
  %118 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %new_state, align 4
  %active_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %119, i32 0, i32 3
  %120 = ptrtoint ptr %active_changed to i32
  call void @__asan_load1_noabort(i32 %120)
  %bf.load120 = load i8, ptr %active_changed, align 2
  %bf.set122 = or i8 %bf.load120, 32
  store i8 %bf.set122, ptr %active_changed, align 2
  br label %for.inc124

for.inc124:                                       ; preds = %land.lhs.true110, %for.body106.for.inc124_crit_edge
  %inc125 = add nuw nsw i32 %i.1412, 1
  %121 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %cached_state, align 8
  %dev = getelementptr inbounds %struct.drm_atomic_state, ptr %122, i32 0, i32 1
  %123 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %dev, align 4
  %num_crtc = getelementptr inbounds %struct.drm_device, ptr %124, i32 0, i32 30, i32 19
  %125 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %num_crtc, align 4
  %cmp104 = icmp slt i32 %inc125, %126
  br i1 %cmp104, label %for.inc124.for.body106_crit_edge, label %for.inc124.for.cond127.preheader_crit_edge

for.inc124.for.cond127.preheader_crit_edge:       ; preds = %for.inc124
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond127.preheader

for.inc124.for.body106_crit_edge:                 ; preds = %for.inc124
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body106

for.cond197.preheader:                            ; preds = %for.inc194.for.cond197.preheader_crit_edge, %for.cond127.preheader.for.cond197.preheader_crit_edge
  %127 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %cached_state, align 8
  %dev199419 = getelementptr inbounds %struct.drm_atomic_state, ptr %128, i32 0, i32 1
  %129 = ptrtoint ptr %dev199419 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %dev199419, align 4
  %num_total_plane420 = getelementptr inbounds %struct.drm_device, ptr %130, i32 0, i32 30, i32 17
  %131 = ptrtoint ptr %num_total_plane420 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %num_total_plane420, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %132)
  %cmp201421 = icmp sgt i32 %132, 0
  br i1 %cmp201421, label %for.cond197.preheader.for.body203_crit_edge, label %for.cond197.preheader.for.end266_crit_edge

for.cond197.preheader.for.end266_crit_edge:       ; preds = %for.cond197.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end266

for.cond197.preheader.for.body203_crit_edge:      ; preds = %for.cond197.preheader
  br label %for.body203

for.body134:                                      ; preds = %for.inc194.for.body134_crit_edge, %for.cond127.preheader.for.body134_crit_edge
  %133 = phi ptr [ %148, %for.inc194.for.body134_crit_edge ], [ %108, %for.cond127.preheader.for.body134_crit_edge ]
  %i.2417 = phi i32 [ %inc195, %for.inc194.for.body134_crit_edge ], [ 0, %for.cond127.preheader.for.body134_crit_edge ]
  %crtcs136 = getelementptr inbounds %struct.drm_atomic_state, ptr %133, i32 0, i32 4
  %134 = ptrtoint ptr %crtcs136 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %crtcs136, align 4
  %arrayidx137 = getelementptr %struct.__drm_crtcs_state, ptr %135, i32 %i.2417
  %136 = ptrtoint ptr %arrayidx137 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %arrayidx137, align 8
  %tobool139.not = icmp eq ptr %137, null
  br i1 %tobool139.not, label %for.body134.for.inc194_crit_edge, label %land.lhs.true140

for.body134.for.inc194_crit_edge:                 ; preds = %for.body134
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc194

land.lhs.true140:                                 ; preds = %for.body134
  %new_state148 = getelementptr %struct.__drm_crtcs_state, ptr %135, i32 %i.2417, i32 3
  %138 = ptrtoint ptr %new_state148 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %new_state148, align 4
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %139, i32 0, i32 1
  %140 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %stream, align 4
  %tobool154.not = icmp eq ptr %141, null
  br i1 %tobool154.not, label %land.lhs.true140.for.inc194_crit_edge, label %if.then155

land.lhs.true140.for.inc194_crit_edge:            ; preds = %land.lhs.true140
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc194

if.then155:                                       ; preds = %land.lhs.true140
  %refcount = getelementptr inbounds %struct.dc_stream_state, ptr %141, i32 0, i32 42
  %call.i.i.i.i = call zeroext i1 @__kasan_check_read(ptr noundef %refcount, i32 noundef 4) #20
  %142 = ptrtoint ptr %refcount to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load volatile i32, ptr %refcount, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %143)
  %cmp159 = icmp ugt i32 %143, 1
  br i1 %cmp159, label %do.end176, label %if.then155.if.end182_crit_edge, !prof !975

if.then155.if.end182_crit_edge:                   ; preds = %if.then155
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end182

do.end176:                                        ; preds = %if.then155
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 2728, i32 noundef 9, ptr noundef null) #20
  br label %if.end182

if.end182:                                        ; preds = %do.end176, %if.then155.if.end182_crit_edge
  %144 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %stream, align 4
  call void @dc_stream_release(ptr noundef %145) #20
  %146 = ptrtoint ptr %stream to i32
  call void @__asan_store4_noabort(i32 %146)
  store ptr null, ptr %stream, align 4
  br label %for.inc194

for.inc194:                                       ; preds = %if.end182, %land.lhs.true140.for.inc194_crit_edge, %for.body134.for.inc194_crit_edge
  %inc195 = add nuw nsw i32 %i.2417, 1
  %147 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %cached_state, align 8
  %dev129 = getelementptr inbounds %struct.drm_atomic_state, ptr %148, i32 0, i32 1
  %149 = ptrtoint ptr %dev129 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %dev129, align 4
  %num_crtc131 = getelementptr inbounds %struct.drm_device, ptr %150, i32 0, i32 30, i32 19
  %151 = ptrtoint ptr %num_crtc131 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %num_crtc131, align 4
  %cmp132 = icmp slt i32 %inc195, %152
  br i1 %cmp132, label %for.inc194.for.body134_crit_edge, label %for.inc194.for.cond197.preheader_crit_edge

for.inc194.for.cond197.preheader_crit_edge:       ; preds = %for.inc194
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond197.preheader

for.inc194.for.body134_crit_edge:                 ; preds = %for.inc194
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body134

for.body203:                                      ; preds = %for.inc264.for.body203_crit_edge, %for.cond197.preheader.for.body203_crit_edge
  %153 = phi ptr [ %168, %for.inc264.for.body203_crit_edge ], [ %128, %for.cond197.preheader.for.body203_crit_edge ]
  %i.3422 = phi i32 [ %inc265, %for.inc264.for.body203_crit_edge ], [ 0, %for.cond197.preheader.for.body203_crit_edge ]
  %planes = getelementptr inbounds %struct.drm_atomic_state, ptr %153, i32 0, i32 3
  %154 = ptrtoint ptr %planes to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %planes, align 4
  %arrayidx205 = getelementptr %struct.__drm_planes_state, ptr %155, i32 %i.3422
  %156 = ptrtoint ptr %arrayidx205 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %arrayidx205, align 4
  %tobool207.not = icmp eq ptr %157, null
  br i1 %tobool207.not, label %for.body203.for.inc264_crit_edge, label %land.lhs.true208

for.body203.for.inc264_crit_edge:                 ; preds = %for.body203
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc264

land.lhs.true208:                                 ; preds = %for.body203
  %new_state216 = getelementptr %struct.__drm_planes_state, ptr %155, i32 %i.3422, i32 3
  %158 = ptrtoint ptr %new_state216 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %new_state216, align 4
  %dc_state222 = getelementptr inbounds %struct.dm_plane_state, ptr %159, i32 0, i32 1
  %160 = ptrtoint ptr %dc_state222 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %dc_state222, align 4
  %tobool223.not = icmp eq ptr %161, null
  br i1 %tobool223.not, label %land.lhs.true208.for.inc264_crit_edge, label %if.then224

land.lhs.true208.for.inc264_crit_edge:            ; preds = %land.lhs.true208
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc264

if.then224:                                       ; preds = %land.lhs.true208
  %refcount227 = getelementptr inbounds %struct.dc_plane_state, ptr %161, i32 0, i32 40
  %call.i.i.i.i393 = call zeroext i1 @__kasan_check_read(ptr noundef %refcount227, i32 noundef 4) #20
  %162 = ptrtoint ptr %refcount227 to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load volatile i32, ptr %refcount227, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %163)
  %cmp229 = icmp ugt i32 %163, 1
  br i1 %cmp229, label %do.end246, label %if.then224.if.end252_crit_edge, !prof !975

if.then224.if.end252_crit_edge:                   ; preds = %if.then224
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end252

do.end246:                                        ; preds = %if.then224
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 2737, i32 noundef 9, ptr noundef null) #20
  br label %if.end252

if.end252:                                        ; preds = %do.end246, %if.then224.if.end252_crit_edge
  %164 = ptrtoint ptr %dc_state222 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %dc_state222, align 4
  call void @dc_plane_state_release(ptr noundef %165) #20
  %166 = ptrtoint ptr %dc_state222 to i32
  call void @__asan_store4_noabort(i32 %166)
  store ptr null, ptr %dc_state222, align 4
  br label %for.inc264

for.inc264:                                       ; preds = %if.end252, %land.lhs.true208.for.inc264_crit_edge, %for.body203.for.inc264_crit_edge
  %inc265 = add nuw nsw i32 %i.3422, 1
  %167 = ptrtoint ptr %cached_state to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %cached_state, align 8
  %dev199 = getelementptr inbounds %struct.drm_atomic_state, ptr %168, i32 0, i32 1
  %169 = ptrtoint ptr %dev199 to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %dev199, align 4
  %num_total_plane = getelementptr inbounds %struct.drm_device, ptr %170, i32 0, i32 30, i32 17
  %171 = ptrtoint ptr %num_total_plane to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %num_total_plane, align 4
  %cmp201 = icmp slt i32 %inc265, %172
  br i1 %cmp201, label %for.inc264.for.body203_crit_edge, label %for.inc264.for.end266_crit_edge

for.inc264.for.end266_crit_edge:                  ; preds = %for.inc264
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end266

for.inc264.for.body203_crit_edge:                 ; preds = %for.inc264
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body203

for.end266:                                       ; preds = %for.inc264.for.end266_crit_edge, %for.cond197.preheader.for.end266_crit_edge
  %.lcssa = phi ptr [ %128, %for.cond197.preheader.for.end266_crit_edge ], [ %168, %for.inc264.for.end266_crit_edge ]
  %call268 = call i32 @drm_atomic_helper_resume(ptr noundef %ddev.i, ptr noundef %.lcssa) #20
  %173 = ptrtoint ptr %cached_state to i32
  call void @__asan_store4_noabort(i32 %173)
  store ptr null, ptr %cached_state, align 8
  %call270 = call i32 @amdgpu_dm_irq_resume_late(ptr noundef %handle) #20
  %smu1.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 97
  %call.i394 = call zeroext i1 @is_support_sw_smu(ptr noundef %handle) #20
  br i1 %call.i394, label %if.end.i396, label %for.end266.cleanup_crit_edge

for.end266.cleanup_crit_edge:                     ; preds = %for.end266
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i396:                                      ; preds = %for.end266
  %arrayidx.i395 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 20
  %174 = ptrtoint ptr %arrayidx.i395 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %arrayidx.i395, align 4
  %176 = zext i32 %175 to i64
  call void @__sanitizer_cov_trace_switch(i64 %176, ptr @__sancov_gen_cov_switch_values.445)
  switch i32 %175, label %if.end.i396.cleanup_crit_edge [
    i32 131074, label %if.end.i396.sw.epilog.i_crit_edge
    i32 131072, label %if.end.i396.sw.epilog.i_crit_edge435
  ]

if.end.i396.sw.epilog.i_crit_edge435:             ; preds = %if.end.i396
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i

if.end.i396.sw.epilog.i_crit_edge:                ; preds = %if.end.i396
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.i

if.end.i396.cleanup_crit_edge:                    ; preds = %if.end.i396
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.epilog.i:                                      ; preds = %if.end.i396.sw.epilog.i_crit_edge, %if.end.i396.sw.epilog.i_crit_edge435
  %call3.i397 = call i32 @smu_write_watermarks_table(ptr noundef %smu1.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3.i397)
  %tobool.not.i398 = icmp eq i32 %call3.i397, 0
  br i1 %tobool.not.i398, label %sw.epilog.i.cleanup_crit_edge, label %if.then4.i

sw.epilog.i.cleanup_crit_edge:                    ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then4.i:                                       ; preds = %sw.epilog.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.409) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then4.i, %sw.epilog.i.cleanup_crit_edge, %if.end.i396.cleanup_crit_edge, %for.end266.cleanup_crit_edge, %dm_gpureset_commit_state.exit
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type) #20
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %iter) #20
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @dm_is_idle(ptr nocapture noundef readnone %handle) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i1 true
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dm_wait_for_idle(ptr nocapture noundef readnone %handle) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @dm_check_soft_reset(ptr nocapture noundef readnone %handle) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i1 false
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dm_soft_reset(ptr nocapture noundef readnone %handle) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dm_set_clockgating_state(ptr nocapture noundef readnone %handle, i32 noundef %state) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dm_set_powergating_state(ptr nocapture noundef readnone %handle, i32 noundef %state) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_set_irq_funcs(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @device_create_file(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal void @dm_bandwidth_update(ptr nocapture noundef %adev) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_vblank_get_counter(ptr nocapture noundef readonly %adev, i32 noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %num_crtc = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 20
  %0 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_crtc, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %crtc)
  %cmp.not = icmp sgt i32 %1, %crtc
  br i1 %cmp.not, label %if.else, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

if.else:                                          ; preds = %entry
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 3, i32 %crtc
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx, align 4
  %stream = getelementptr inbounds %struct.amdgpu_crtc, ptr %3, i32 0, i32 25, i32 2
  %4 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %stream, align 4
  %cmp2 = icmp eq ptr %5, null
  br i1 %cmp2, label %if.then3, label %if.end

if.then3:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.180, i32 noundef %crtc) #20
  br label %return

if.end:                                           ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %call = tail call i32 @dc_stream_get_vblank_counter(ptr noundef nonnull %5) #20
  br label %return

return:                                           ; preds = %if.end, %if.then3, %entry.return_crit_edge
  %retval.1 = phi i32 [ 0, %entry.return_crit_edge ], [ 0, %if.then3 ], [ %call, %if.end ]
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_crtc_get_scanoutpos(ptr nocapture noundef readonly %adev, i32 noundef %crtc, ptr nocapture noundef writeonly %vbl, ptr nocapture noundef writeonly %position) #0 align 64 {
entry:
  %v_blank_start = alloca i32, align 4
  %v_blank_end = alloca i32, align 4
  %h_position = alloca i32, align 4
  %v_position = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v_blank_start) #20
  %0 = ptrtoint ptr %v_blank_start to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %v_blank_start, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v_blank_end) #20
  %1 = ptrtoint ptr %v_blank_end to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %v_blank_end, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %h_position) #20
  %2 = ptrtoint ptr %h_position to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %h_position, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v_position) #20
  %3 = ptrtoint ptr %v_position to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %v_position, align 4, !annotation !976
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %crtc)
  %cmp = icmp slt i32 %crtc, 0
  br i1 %cmp, label %entry.cleanup10_crit_edge, label %lor.lhs.false

entry.cleanup10_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup10

lor.lhs.false:                                    ; preds = %entry
  %num_crtc = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 20
  %4 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %num_crtc, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %5, i32 %crtc)
  %cmp1.not = icmp sgt i32 %5, %crtc
  br i1 %cmp1.not, label %if.else, label %lor.lhs.false.cleanup10_crit_edge

lor.lhs.false.cleanup10_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup10

if.else:                                          ; preds = %lor.lhs.false
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 3, i32 %crtc
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 4
  %stream = getelementptr inbounds %struct.amdgpu_crtc, ptr %7, i32 0, i32 25, i32 2
  %8 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %stream, align 4
  %cmp3 = icmp eq ptr %9, null
  br i1 %cmp3, label %if.then4, label %if.end

if.then4:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.180, i32 noundef %crtc) #20
  br label %cleanup10

if.end:                                           ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %call = call zeroext i1 @dc_stream_get_scanoutpos(ptr noundef nonnull %9, ptr noundef nonnull %v_blank_start, ptr noundef nonnull %v_blank_end, ptr noundef nonnull %h_position, ptr noundef nonnull %v_position) #20
  %10 = ptrtoint ptr %v_position to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %v_position, align 4
  %12 = ptrtoint ptr %h_position to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %h_position, align 4
  %shl = shl i32 %13, 16
  %or = or i32 %shl, %11
  %14 = ptrtoint ptr %position to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %or, ptr %position, align 4
  %15 = ptrtoint ptr %v_blank_start to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %v_blank_start, align 4
  %17 = ptrtoint ptr %v_blank_end to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %v_blank_end, align 4
  %shl7 = shl i32 %18, 16
  %or8 = or i32 %shl7, %16
  %19 = ptrtoint ptr %vbl to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %or8, ptr %vbl, align 4
  br label %cleanup10

cleanup10:                                        ; preds = %if.end, %if.then4, %lor.lhs.false.cleanup10_crit_edge, %entry.cleanup10_crit_edge
  %retval.1 = phi i32 [ 0, %if.end ], [ -22, %lor.lhs.false.cleanup10_crit_edge ], [ -22, %entry.cleanup10_crit_edge ], [ 0, %if.then4 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v_position) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %h_position) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v_blank_end) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v_blank_start) #20
  ret i32 %retval.1
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_stream_get_vblank_counter(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_stream_get_scanoutpos(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dmcu_load_iram(ptr noundef, [7 x i32]) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dmub_init_abm_config(ptr noundef, [7 x i32], i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_connector_list_iter_begin(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_connector_list_iter_next(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_mst_topology_mgr_set_mst(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_connector_list_iter_end(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @request_firmware_direct(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ucode_validate(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #12

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #13

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_dmub_reg_read(ptr nocapture noundef readonly %ctx, i32 noundef %address) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %ctx, i32 0, i32 117
  %0 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dm, align 8
  %ctx1 = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 7
  %2 = ptrtoint ptr %ctx1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ctx1, align 8
  %dmub_srv.i = getelementptr inbounds %struct.dc_context, ptr %3, i32 0, i32 14
  %4 = ptrtoint ptr %dmub_srv.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dmub_srv.i, align 8
  %tobool.not.i = icmp eq ptr %5, null
  br i1 %tobool.not.i, label %entry.if.end47.i_crit_edge, label %land.lhs.true.i

entry.if.end47.i_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.lhs.true.i:                                  ; preds = %entry
  %reg_helper_offload.i = getelementptr inbounds %struct.dc_dmub_srv, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %reg_helper_offload.i to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %reg_helper_offload.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool2.not.i = icmp eq i8 %7, 0
  br i1 %tobool2.not.i, label %land.lhs.true.i.if.end47.i_crit_edge, label %land.lhs.true3.i

land.lhs.true.i.if.end47.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.lhs.true3.i:                                 ; preds = %land.lhs.true.i
  %should_burst_write.i = getelementptr inbounds %struct.dc_dmub_srv, ptr %5, i32 0, i32 1, i32 3
  %8 = ptrtoint ptr %should_burst_write.i to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %should_burst_write.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool6.not.i = icmp eq i8 %9, 0
  br i1 %tobool6.not.i, label %land.end.i, label %land.lhs.true3.i.if.end47.i_crit_edge

land.lhs.true3.i.if.end47.i_crit_edge:            ; preds = %land.lhs.true3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.end.i:                                       ; preds = %land.lhs.true3.i
  %.b58.i = load i1, ptr @dm_read_reg_func.__already_done, align 1
  br i1 %.b58.i, label %land.end.i.if.then43.i_crit_edge, label %if.then12.i, !prof !974

land.end.i.if.then43.i_crit_edge:                 ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then43.i

if.then12.i:                                      ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @dm_read_reg_func.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 11657, i32 noundef 9, ptr noundef null) #20
  br label %if.then43.i

if.then43.i:                                      ; preds = %if.then12.i, %land.end.i.if.then43.i_crit_edge
  tail call void @kgdb_breakpoint() #20
  br label %dm_read_reg_func.exit

if.end47.i:                                       ; preds = %land.lhs.true3.i.if.end47.i_crit_edge, %land.lhs.true.i.if.end47.i_crit_edge, %entry.if.end47.i_crit_edge
  %cgs_device.i = getelementptr inbounds %struct.dc_context, ptr %3, i32 0, i32 3
  %10 = ptrtoint ptr %cgs_device.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %cgs_device.i, align 4
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 4
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %13, align 4
  %call.i = tail call i32 %15(ptr noundef %11, i32 noundef %address) #20
  %perf_trace.i = getelementptr inbounds %struct.dc_context, ptr %3, i32 0, i32 2
  %16 = ptrtoint ptr %perf_trace.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %perf_trace.i, align 8
  tail call fastcc void @trace_amdgpu_dc_rreg(ptr noundef %17, i32 noundef %address, i32 noundef %call.i) #20
  br label %dm_read_reg_func.exit

dm_read_reg_func.exit:                            ; preds = %if.end47.i, %if.then43.i
  %retval.0.i = phi i32 [ %call.i, %if.end47.i ], [ 0, %if.then43.i ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_dmub_reg_write(ptr nocapture noundef readonly %ctx, i32 noundef %address, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %ctx, i32 0, i32 117
  %0 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dm, align 8
  %ctx1 = getelementptr inbounds %struct.dc, ptr %1, i32 0, i32 7
  %2 = ptrtoint ptr %ctx1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ctx1, align 8
  %cgs_device.i = getelementptr inbounds %struct.dc_context, ptr %3, i32 0, i32 3
  %4 = ptrtoint ptr %cgs_device.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %cgs_device.i, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %5, align 4
  %write_register.i = getelementptr inbounds %struct.cgs_ops, ptr %7, i32 0, i32 1
  %8 = ptrtoint ptr %write_register.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %write_register.i, align 4
  tail call void %9(ptr noundef %5, i32 noundef %address, i32 noundef %value) #20
  %perf_trace.i = getelementptr inbounds %struct.dc_context, ptr %3, i32 0, i32 2
  %10 = ptrtoint ptr %perf_trace.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %perf_trace.i, align 8
  %write_count.i = getelementptr inbounds %struct.dc_perf_trace, ptr %11, i32 0, i32 1
  tail call fastcc void @trace_amdgpu_dc_wreg(ptr noundef %write_count.i, i32 noundef %address, i32 noundef %value) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_create(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_calc_region_info(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_bo_create_kernel(ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_calc_fb_info(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #13

; Function Attrs: null_pointer_is_valid
declare dso_local void @release_firmware(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dmub_srv_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @component_del(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @amdgpu_dm_audio_component_bind(ptr noundef %kdev, ptr nocapture noundef readnone %hda_kdev, ptr noundef %data) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %kdev, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  %ops = getelementptr inbounds %struct.drm_audio_component, ptr %data, i32 0, i32 1
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr @amdgpu_dm_audio_component_ops, ptr %ops, align 4
  %3 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %kdev, ptr %data, align 4
  %audio_component = getelementptr i8, ptr %1, i32 83236
  %4 = ptrtoint ptr %audio_component to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %data, ptr %audio_component, align 4
  ret i32 0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal void @amdgpu_dm_audio_component_unbind(ptr nocapture noundef readonly %kdev, ptr nocapture noundef readnone %hda_kdev, ptr nocapture noundef writeonly %data) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %kdev, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  %ops = getelementptr inbounds %struct.drm_audio_component, ptr %data, i32 0, i32 1
  %2 = ptrtoint ptr %ops to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %ops, align 4
  %3 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr null, ptr %data, align 4
  %audio_component = getelementptr i8, ptr %1, i32 83236
  %4 = ptrtoint ptr %audio_component to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr null, ptr %audio_component, align 4
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_audio_component_get_eld(ptr nocapture noundef readonly %kdev, i32 noundef %port, i32 noundef %pipe, ptr nocapture noundef %enabled, ptr nocapture noundef writeonly %buf, i32 noundef %max_bytes) #0 align 64 {
entry:
  %conn_iter = alloca %struct.drm_connector_list_iter, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %kdev, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %conn_iter) #20
  %2 = ptrtoint ptr %conn_iter to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr inttoptr (i32 -1 to ptr), ptr %conn_iter, align 4, !annotation !976
  %3 = getelementptr inbounds %struct.drm_connector_list_iter, ptr %conn_iter, i32 0, i32 1
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr inttoptr (i32 -1 to ptr), ptr %3, align 4, !annotation !976
  %5 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 0, ptr %enabled, align 1
  %audio_lock = getelementptr i8, ptr %1, i32 83144
  tail call void @mutex_lock_nested(ptr noundef %audio_lock, i32 noundef 0) #20
  call void @drm_connector_list_iter_begin(ptr noundef %1, ptr noundef nonnull %conn_iter) #20
  br label %while.cond

while.cond:                                       ; preds = %while.body.while.cond_crit_edge, %entry
  %call2 = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %conn_iter) #20
  %tobool.not = icmp eq ptr %call2, null
  br i1 %tobool.not, label %while.cond.while.end_crit_edge, label %while.body

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.body:                                       ; preds = %while.cond
  %audio_inst = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call2, i32 0, i32 17
  %6 = ptrtoint ptr %audio_inst to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %audio_inst, align 4
  %cmp.not = icmp eq i32 %7, %port
  br i1 %cmp.not, label %if.end, label %while.body.while.cond_crit_edge

while.body.while.cond_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.cond

if.end:                                           ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  %8 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 1, ptr %enabled, align 1
  %eld = getelementptr inbounds %struct.drm_connector, ptr %call2, i32 0, i32 42
  %arrayidx.i = getelementptr %struct.drm_connector, ptr %call2, i32 0, i32 42, i32 2
  %9 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %arrayidx.i, align 1
  %conv.i = zext i8 %10 to i32
  %mul.i = shl nuw nsw i32 %conv.i, 2
  %add.i = add nuw nsw i32 %mul.i, 4
  %11 = call i32 @llvm.smin.i32(i32 %add.i, i32 %max_bytes)
  %12 = call ptr @memcpy(ptr %buf, ptr %eld, i32 %11)
  br label %while.end

while.end:                                        ; preds = %if.end, %while.cond.while.end_crit_edge
  %ret.0 = phi i32 [ %add.i, %if.end ], [ 0, %while.cond.while.end_crit_edge ]
  call void @drm_connector_list_iter_end(ptr noundef nonnull %conn_iter) #20
  call void @mutex_unlock(ptr noundef %audio_lock) #20
  %13 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %enabled, align 1, !range !977
  %15 = zext i8 %14 to i32
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.213, i32 noundef %port, i32 noundef %ret.0, i32 noundef %15) #20
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %conn_iter) #20
  ret i32 %ret.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_hpd_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_irq_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_cgs_create_device(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_create(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dm_dmub_hw_init(ptr nocapture noundef readonly %adev) unnamed_addr #0 align 64 {
entry:
  %hw_params = alloca %struct.dmub_srv_hw_params, align 8
  %has_hw_support = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117
  %dmub_srv1 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 1
  %0 = ptrtoint ptr %dmub_srv1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dmub_srv1, align 4
  %dmub_fb_info = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 5
  %2 = ptrtoint ptr %dmub_fb_info to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dmub_fb_info, align 8
  %dmub_fw4 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 6
  %4 = ptrtoint ptr %dmub_fw4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dmub_fw4, align 4
  %6 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dm, align 8
  %res_pool = getelementptr inbounds %struct.dc, ptr %7, i32 0, i32 12
  %8 = ptrtoint ptr %res_pool to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %res_pool, align 8
  %dmcu6 = getelementptr inbounds %struct.resource_pool, ptr %9, i32 0, i32 38
  %10 = ptrtoint ptr %dmcu6 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dmcu6, align 4
  %abm10 = getelementptr inbounds %struct.resource_pool, ptr %9, i32 0, i32 37
  %12 = ptrtoint ptr %abm10 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %abm10, align 4
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %hw_params) #20
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %has_hw_support) #20
  %14 = ptrtoint ptr %has_hw_support to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 -1, ptr %has_hw_support, align 1, !annotation !976
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %tobool14.not = icmp eq ptr %3, null
  br i1 %tobool14.not, label %if.then15, label %if.end16

if.then15:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.242) #20
  br label %cleanup

if.end16:                                         ; preds = %if.end
  %tobool17.not = icmp eq ptr %5, null
  br i1 %tobool17.not, label %if.then18, label %if.end19

if.then18:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.243) #20
  br label %cleanup

if.end19:                                         ; preds = %if.end16
  %call = call i32 @dmub_srv_has_hw_support(ptr noundef nonnull %1, ptr noundef nonnull %has_hw_support) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %cmp.not = icmp eq i32 %call, 0
  br i1 %cmp.not, label %if.end21, label %if.then20

if.then20:                                        ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.244, i32 noundef %call) #20
  br label %cleanup

if.end21:                                         ; preds = %if.end19
  %15 = ptrtoint ptr %has_hw_support to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %has_hw_support, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool22.not = icmp eq i8 %16, 0
  br i1 %tobool22.not, label %do.end, label %if.end25

do.end:                                           ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #22
  %call24 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.245) #25
  br label %cleanup

if.end25:                                         ; preds = %if.end21
  %call26 = call i32 @dmub_srv_hw_reset(ptr noundef nonnull %1) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26)
  %cmp27.not = icmp eq i32 %call26, 0
  br i1 %cmp27.not, label %if.end25.if.end34_crit_edge, label %do.end31

if.end25.if.end34_crit_edge:                      ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end34

do.end31:                                         ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  %call33 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.248, i32 noundef %call26) #25
  br label %if.end34

if.end34:                                         ; preds = %do.end31, %if.end25.if.end34_crit_edge
  %data = getelementptr inbounds %struct.firmware, ptr %5, i32 0, i32 1
  %17 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %data, align 4
  %ucode_array_offset_bytes = getelementptr inbounds %struct.common_firmware_header, ptr %18, i32 0, i32 8
  %19 = ptrtoint ptr %ucode_array_offset_bytes to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %ucode_array_offset_bytes, align 4
  %21 = call i32 @llvm.bswap.i32(i32 %20)
  %add.ptr = getelementptr i8, ptr %18, i32 %21
  %inst_const_bytes = getelementptr inbounds %struct.dmcub_firmware_header_v1_0, ptr %18, i32 0, i32 1
  %22 = ptrtoint ptr %inst_const_bytes to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %inst_const_bytes, align 4
  %24 = call i32 @llvm.bswap.i32(i32 %23)
  %add.ptr41 = getelementptr i8, ptr %add.ptr, i32 %24
  %bss_data_bytes = getelementptr inbounds %struct.dmcub_firmware_header_v1_0, ptr %18, i32 0, i32 2
  %25 = ptrtoint ptr %bss_data_bytes to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %bss_data_bytes, align 4
  %27 = call i32 @llvm.bswap.i32(i32 %26)
  %load_type = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 1
  %28 = ptrtoint ptr %load_type to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %load_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %29)
  %cmp44.not = icmp eq i32 %29, 2
  br i1 %cmp44.not, label %if.end34.if.end46_crit_edge, label %if.then45

if.end34.if.end46_crit_edge:                      ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end46

if.then45:                                        ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #22
  %sub43 = add i32 %24, -512
  %add.ptr36 = getelementptr i8, ptr %add.ptr, i32 256
  %fb = getelementptr inbounds %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1
  %30 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %fb, align 8
  %32 = call ptr @memcpy(ptr %31, ptr %add.ptr36, i32 %sub43)
  br label %if.end46

if.end46:                                         ; preds = %if.then45, %if.end34.if.end46_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %tobool47.not = icmp eq i32 %26, 0
  br i1 %tobool47.not, label %if.end46.if.end52_crit_edge, label %if.then48

if.end46.if.end52_crit_edge:                      ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52

if.then48:                                        ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx50 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 2
  %33 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx50, align 8
  %35 = call ptr @memcpy(ptr %34, ptr %add.ptr41, i32 %27)
  br label %if.end52

if.end52:                                         ; preds = %if.then48, %if.end46.if.end52_crit_edge
  %arrayidx54 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 3
  %36 = ptrtoint ptr %arrayidx54 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx54, align 8
  %bios = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 26
  %38 = ptrtoint ptr %bios to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %bios, align 4
  %bios_size = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 27
  %40 = ptrtoint ptr %bios_size to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %bios_size, align 8
  %42 = call ptr @memcpy(ptr %37, ptr %39, i32 %41)
  %arrayidx57 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 4
  %43 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx57, align 8
  %size = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 4, i32 2
  %45 = ptrtoint ptr %size to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %size, align 8
  %47 = call ptr @memset(ptr %44, i32 0, i32 %46)
  %arrayidx62 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 5
  %48 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx62, align 8
  %size66 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 5, i32 2
  %50 = ptrtoint ptr %size66 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %size66, align 8
  %52 = call ptr @memset(ptr %49, i32 0, i32 %51)
  %arrayidx68 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 6
  %53 = ptrtoint ptr %arrayidx68 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %arrayidx68, align 8
  %size72 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 6, i32 2
  %55 = ptrtoint ptr %size72 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %size72, align 8
  %57 = call ptr @memset(ptr %54, i32 0, i32 %56)
  %58 = call ptr @memset(ptr %hw_params, i32 0, i32 64)
  %fb_start = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 62, i32 12
  %59 = ptrtoint ptr %fb_start to i32
  call void @__asan_load8_noabort(i32 %59)
  %60 = load i64, ptr %fb_start, align 8
  %fb_base = getelementptr inbounds %struct.dmub_srv_hw_params, ptr %hw_params, i32 0, i32 1
  %61 = ptrtoint ptr %fb_base to i32
  call void @__asan_store8_noabort(i32 %61)
  store i64 %60, ptr %fb_base, align 8
  %aper_base = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 62, i32 1
  %62 = ptrtoint ptr %aper_base to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %aper_base, align 4
  %conv = zext i32 %63 to i64
  %fb_offset = getelementptr inbounds %struct.dmub_srv_hw_params, ptr %hw_params, i32 0, i32 2
  %64 = ptrtoint ptr %fb_offset to i32
  call void @__asan_store8_noabort(i32 %64)
  store i64 %conv, ptr %fb_offset, align 8
  %65 = ptrtoint ptr %load_type to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %load_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %66)
  %cmp76.not = icmp eq i32 %66, 2
  br i1 %cmp76.not, label %if.end52.if.end79_crit_edge, label %if.then78

if.end52.if.end79_crit_edge:                      ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end79

if.then78:                                        ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #22
  %load_inst_const = getelementptr inbounds %struct.dmub_srv_hw_params, ptr %hw_params, i32 0, i32 4
  %67 = ptrtoint ptr %load_inst_const to i32
  call void @__asan_store1_noabort(i32 %67)
  store i8 1, ptr %load_inst_const, align 4
  br label %if.end79

if.end79:                                         ; preds = %if.then78, %if.end52.if.end79_crit_edge
  %tobool80.not = icmp eq ptr %11, null
  br i1 %tobool80.not, label %if.end79.if.end83_crit_edge, label %if.then81

if.end79.if.end83_crit_edge:                      ; preds = %if.end79
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end83

if.then81:                                        ; preds = %if.end79
  call void @__sanitizer_cov_trace_pc() #22
  %psp_version = getelementptr inbounds %struct.dmcu, ptr %11, i32 0, i32 5
  %68 = ptrtoint ptr %psp_version to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %psp_version, align 4
  %psp_version82 = getelementptr inbounds %struct.dmub_srv_hw_params, ptr %hw_params, i32 0, i32 3
  %70 = ptrtoint ptr %psp_version82 to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %69, ptr %psp_version82, align 8
  br label %if.end83

if.end83:                                         ; preds = %if.then81, %if.end79.if.end83_crit_edge
  %71 = ptrtoint ptr %3 to i32
  call void @__asan_load1_noabort(i32 %71)
  %72 = load i8, ptr %3, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %72)
  %cmp85222.not = icmp eq i8 %72, 0
  br i1 %cmp85222.not, label %if.end83.for.end_crit_edge, label %if.end83.for.body_crit_edge

if.end83.for.body_crit_edge:                      ; preds = %if.end83
  br label %for.body

if.end83.for.end_crit_edge:                       ; preds = %if.end83
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end83.for.body_crit_edge
  %i.0223 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end83.for.body_crit_edge ]
  %arrayidx88 = getelementptr %struct.dmub_srv_fb_info, ptr %3, i32 0, i32 1, i32 %i.0223
  %arrayidx90 = getelementptr [8 x ptr], ptr %hw_params, i32 0, i32 %i.0223
  %73 = ptrtoint ptr %arrayidx90 to i32
  call void @__asan_store4_noabort(i32 %73)
  store ptr %arrayidx88, ptr %arrayidx90, align 4
  %inc = add nuw nsw i32 %i.0223, 1
  %74 = ptrtoint ptr %3 to i32
  call void @__asan_load1_noabort(i32 %74)
  %75 = load i8, ptr %3, align 8
  %conv84 = zext i8 %75 to i32
  %cmp85 = icmp ult i32 %inc, %conv84
  br i1 %cmp85, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end83.for.end_crit_edge
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 5
  %76 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %asic_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 35, i32 %77)
  %cond = icmp eq i32 %77, 35
  br i1 %cond, label %sw.bb, label %for.end.sw.epilog_crit_edge

for.end.sw.epilog_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb:                                            ; preds = %for.end
  %ctx = getelementptr inbounds %struct.dc, ptr %7, i32 0, i32 7
  %78 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %ctx, align 8
  %hw_internal_rev = getelementptr inbounds %struct.dc_context, ptr %79, i32 0, i32 5, i32 3
  %80 = ptrtoint ptr %hw_internal_rev to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %hw_internal_rev, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %81)
  %cmp91.not = icmp eq i32 %81, 1
  br i1 %cmp91.not, label %sw.bb.sw.epilog_crit_edge, label %if.then93

sw.bb.sw.epilog_crit_edge:                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.then93:                                        ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #22
  %dpia_supported = getelementptr inbounds %struct.dmub_srv_hw_params, ptr %hw_params, i32 0, i32 8
  %82 = ptrtoint ptr %dpia_supported to i32
  call void @__asan_store1_noabort(i32 %82)
  store i8 1, ptr %dpia_supported, align 8
  br label %sw.epilog

sw.epilog:                                        ; preds = %if.then93, %sw.bb.sw.epilog_crit_edge, %for.end.sw.epilog_crit_edge
  %call95 = call i32 @dmub_srv_hw_init(ptr noundef nonnull %1, ptr noundef nonnull %hw_params) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call95)
  %cmp96.not = icmp eq i32 %call95, 0
  br i1 %cmp96.not, label %if.end99, label %if.then98

if.then98:                                        ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.250, i32 noundef %call95) #20
  br label %cleanup

if.end99:                                         ; preds = %sw.epilog
  %call100 = call i32 @dmub_srv_wait_for_auto_load(ptr noundef nonnull %1, i32 noundef 100000) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call100)
  %cmp101.not = icmp eq i32 %call100, 0
  br i1 %cmp101.not, label %if.end99.if.end109_crit_edge, label %do.end106

if.end99.if.end109_crit_edge:                     ; preds = %if.end99
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end109

do.end106:                                        ; preds = %if.end99
  call void @__sanitizer_cov_trace_pc() #22
  %call108 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.252, i32 noundef %call100) #25
  br label %if.end109

if.end109:                                        ; preds = %do.end106, %if.end99.if.end109_crit_edge
  %tobool111.not = icmp eq ptr %13, null
  %or.cond = select i1 %tobool80.not, i1 true, i1 %tobool111.not
  br i1 %or.cond, label %if.end109.if.end116_crit_edge, label %if.then112

if.end109.if.end116_crit_edge:                    ; preds = %if.end109
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end116

if.then112:                                       ; preds = %if.end109
  call void @__sanitizer_cov_trace_pc() #22
  %funcs = getelementptr inbounds %struct.dmcu, ptr %11, i32 0, i32 1
  %83 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %funcs, align 4
  %85 = ptrtoint ptr %84 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %84, align 4
  %call113 = call zeroext i1 %86(ptr noundef nonnull %11) #20
  %87 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %funcs, align 4
  %is_dmcu_initialized = getelementptr inbounds %struct.dmcu_funcs, ptr %88, i32 0, i32 7
  %89 = ptrtoint ptr %is_dmcu_initialized to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %is_dmcu_initialized, align 4
  %call115 = call zeroext i1 %90(ptr noundef nonnull %11) #20
  %dmcu_is_running = getelementptr inbounds %struct.abm, ptr %13, i32 0, i32 2
  %frombool = zext i1 %call115 to i8
  %91 = ptrtoint ptr %dmcu_is_running to i32
  call void @__asan_store1_noabort(i32 %91)
  store i8 %frombool, ptr %dmcu_is_running, align 4
  br label %if.end116

if.end116:                                        ; preds = %if.then112, %if.end109.if.end116_crit_edge
  %92 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %dm, align 8
  %ctx119 = getelementptr inbounds %struct.dc, ptr %93, i32 0, i32 7
  %94 = ptrtoint ptr %ctx119 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %ctx119, align 8
  %dmub_srv120 = getelementptr inbounds %struct.dc_context, ptr %95, i32 0, i32 14
  %96 = ptrtoint ptr %dmub_srv120 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %dmub_srv120, align 8
  %tobool121.not = icmp eq ptr %97, null
  br i1 %tobool121.not, label %if.then122, label %if.end116.if.end130_crit_edge

if.end116.if.end130_crit_edge:                    ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end130

if.then122:                                       ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #22
  %call125 = call ptr @dc_dmub_srv_create(ptr noundef %93, ptr noundef nonnull %1) #20
  %98 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %dm, align 8
  %ctx128 = getelementptr inbounds %struct.dc, ptr %99, i32 0, i32 7
  %100 = ptrtoint ptr %ctx128 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %ctx128, align 8
  %dmub_srv129 = getelementptr inbounds %struct.dc_context, ptr %101, i32 0, i32 14
  %102 = ptrtoint ptr %dmub_srv129 to i32
  call void @__asan_store4_noabort(i32 %102)
  store ptr %call125, ptr %dmub_srv129, align 8
  br label %if.end130

if.end130:                                        ; preds = %if.then122, %if.end116.if.end130_crit_edge
  %103 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %dm, align 8
  %ctx133 = getelementptr inbounds %struct.dc, ptr %104, i32 0, i32 7
  %105 = ptrtoint ptr %ctx133 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %ctx133, align 8
  %dmub_srv134 = getelementptr inbounds %struct.dc_context, ptr %106, i32 0, i32 14
  %107 = ptrtoint ptr %dmub_srv134 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %dmub_srv134, align 8
  %tobool135.not = icmp eq ptr %108, null
  br i1 %tobool135.not, label %if.then136, label %do.end140

if.then136:                                       ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.254) #20
  br label %cleanup

do.end140:                                        ; preds = %if.end130
  call void @__sanitizer_cov_trace_pc() #22
  %dmcub_fw_version = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 10
  %109 = ptrtoint ptr %dmcub_fw_version to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %dmcub_fw_version, align 4
  %call143 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.256, i32 noundef %110) #25
  br label %cleanup

cleanup:                                          ; preds = %do.end140, %if.then136, %if.then98, %do.end, %if.then20, %if.then18, %if.then15, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %if.then20 ], [ -22, %if.then98 ], [ 0, %do.end140 ], [ -12, %if.then136 ], [ 0, %do.end ], [ -22, %if.then18 ], [ -22, %if.then15 ], [ 0, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %has_hw_support) #20
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %hw_params) #20
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_hardware_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @mod_freesync_create(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_init_color_mod() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @hdcp_create_workqueue(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_init_callbacks(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_enable_dmub_notifications(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @alloc_workqueue(ptr noundef, i32 noundef, i32 noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_outbox_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dm_dp_create_fake_mst_encoders(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_vblank_init(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @amdgpu_dm_fini(ptr noundef %adev) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %display_indexes_num = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 14
  %0 = ptrtoint ptr %display_indexes_num to i32
  call void @__asan_load2_noabort(i32 %0)
  %1 = load i16, ptr %display_indexes_num, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %1)
  %cmp138.not = icmp eq i16 %1, 0
  br i1 %cmp138.not, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %entry.for.body_crit_edge
  %i.0139 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 42, i32 %i.0139
  tail call void @drm_encoder_cleanup(ptr noundef %arrayidx) #20
  %inc = add nuw nsw i32 %i.0139, 1
  %2 = ptrtoint ptr %display_indexes_num to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %display_indexes_num, align 4
  %conv = zext i16 %3 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %entry.for.end_crit_edge
  %dm.le = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117
  %atomic_obj.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 15
  tail call void @drm_atomic_private_obj_fini(ptr noundef %atomic_obj.i) #20
  %hdcp_workqueue = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 34
  %4 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %hdcp_workqueue, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %for.end.if.end_crit_edge, label %if.then

for.end.if.end_crit_edge:                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  %6 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %adev, align 8
  tail call void @hdcp_destroy(ptr noundef %7, ptr noundef nonnull %5) #20
  %8 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr null, ptr %hdcp_workqueue, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %for.end.if.end_crit_edge
  %9 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dm.le, align 8
  %tobool10.not = icmp eq ptr %10, null
  br i1 %tobool10.not, label %if.end.if.end14_crit_edge, label %if.then11

if.end.if.end14_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end14

if.then11:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_deinit_callbacks(ptr noundef nonnull %10) #20
  br label %if.end14

if.end14:                                         ; preds = %if.then11, %if.end.if.end14_crit_edge
  %11 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dm.le, align 8
  %ctx = getelementptr inbounds %struct.dc, ptr %12, i32 0, i32 7
  %13 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %ctx, align 8
  %dmub_srv = getelementptr inbounds %struct.dc_context, ptr %14, i32 0, i32 14
  tail call void @dc_dmub_srv_destroy(ptr noundef %dmub_srv) #20
  %15 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dm.le, align 8
  %call = tail call zeroext i1 @dc_enable_dmub_notifications(ptr noundef %16) #20
  br i1 %call, label %if.then19, label %if.end14.if.end26_crit_edge

if.end14.if.end26_crit_edge:                      ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end26

if.then19:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #22
  %dmub_notify = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 2
  %17 = ptrtoint ptr %dmub_notify to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dmub_notify, align 8
  tail call void @kfree(ptr noundef %18) #20
  %19 = ptrtoint ptr %dmub_notify to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr null, ptr %dmub_notify, align 8
  %delayed_hpd_wq = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 48
  %20 = ptrtoint ptr %delayed_hpd_wq to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %delayed_hpd_wq, align 4
  tail call void @destroy_workqueue(ptr noundef %21) #20
  %22 = ptrtoint ptr %delayed_hpd_wq to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr null, ptr %delayed_hpd_wq, align 4
  br label %if.end26

if.end26:                                         ; preds = %if.then19, %if.end14.if.end26_crit_edge
  %dmub_bo = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 7
  %23 = ptrtoint ptr %dmub_bo to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %dmub_bo, align 8
  %tobool28.not = icmp eq ptr %24, null
  br i1 %tobool28.not, label %if.end26.if.end34_crit_edge, label %if.then29

if.end26.if.end34_crit_edge:                      ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end34

if.then29:                                        ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #22
  %dmub_bo_gpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 8
  %dmub_bo_cpu_addr = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 9
  tail call void @amdgpu_bo_free_kernel(ptr noundef %dmub_bo, ptr noundef %dmub_bo_gpu_addr, ptr noundef %dmub_bo_cpu_addr) #20
  br label %if.end34

if.end34:                                         ; preds = %if.then29, %if.end26.if.end34_crit_edge
  %hpd_rx_offload_wq = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 41
  %25 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %hpd_rx_offload_wq, align 4
  %tobool36.not = icmp eq ptr %26, null
  br i1 %tobool36.not, label %if.end34.if.end65_crit_edge, label %for.cond38.preheader

if.end34.if.end65_crit_edge:                      ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end65

for.cond38.preheader:                             ; preds = %if.end34
  %27 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dm.le, align 8
  %max_links140 = getelementptr inbounds %struct.dc, ptr %28, i32 0, i32 2, i32 1
  %29 = ptrtoint ptr %max_links140 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %max_links140, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %cmp41141.not = icmp eq i32 %30, 0
  br i1 %cmp41141.not, label %for.cond38.preheader.for.end60_crit_edge, label %for.cond38.preheader.for.body43_crit_edge

for.cond38.preheader.for.body43_crit_edge:        ; preds = %for.cond38.preheader
  br label %for.body43

for.cond38.preheader.for.end60_crit_edge:         ; preds = %for.cond38.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end60

for.body43:                                       ; preds = %for.inc58.for.body43_crit_edge, %for.cond38.preheader.for.body43_crit_edge
  %i.1142 = phi i32 [ %inc59, %for.inc58.for.body43_crit_edge ], [ 0, %for.cond38.preheader.for.body43_crit_edge ]
  %31 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %hpd_rx_offload_wq, align 4
  %arrayidx46 = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %32, i32 %i.1142
  %33 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx46, align 4
  %tobool47.not = icmp eq ptr %34, null
  br i1 %tobool47.not, label %for.body43.for.inc58_crit_edge, label %if.then48

for.body43.for.inc58_crit_edge:                   ; preds = %for.body43
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc58

if.then48:                                        ; preds = %for.body43
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @destroy_workqueue(ptr noundef nonnull %34) #20
  %35 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %hpd_rx_offload_wq, align 4
  %arrayidx55 = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %36, i32 %i.1142
  %37 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_store4_noabort(i32 %37)
  store ptr null, ptr %arrayidx55, align 4
  br label %for.inc58

for.inc58:                                        ; preds = %if.then48, %for.body43.for.inc58_crit_edge
  %inc59 = add nuw i32 %i.1142, 1
  %38 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %dm.le, align 8
  %max_links = getelementptr inbounds %struct.dc, ptr %39, i32 0, i32 2, i32 1
  %40 = ptrtoint ptr %max_links to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %max_links, align 4
  %cmp41 = icmp ult i32 %inc59, %41
  br i1 %cmp41, label %for.inc58.for.body43_crit_edge, label %for.inc58.for.end60_crit_edge

for.inc58.for.end60_crit_edge:                    ; preds = %for.inc58
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end60

for.inc58.for.body43_crit_edge:                   ; preds = %for.inc58
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body43

for.end60:                                        ; preds = %for.inc58.for.end60_crit_edge, %for.cond38.preheader.for.end60_crit_edge
  %42 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %hpd_rx_offload_wq, align 4
  tail call void @kfree(ptr noundef %43) #20
  %44 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_store4_noabort(i32 %44)
  store ptr null, ptr %hpd_rx_offload_wq, align 4
  br label %if.end65

if.end65:                                         ; preds = %for.end60, %if.end34.if.end65_crit_edge
  %45 = ptrtoint ptr %dm.le to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %dm.le, align 8
  %tobool68.not = icmp eq ptr %46, null
  br i1 %tobool68.not, label %if.end65.if.end72_crit_edge, label %if.then69

if.end65.if.end72_crit_edge:                      ; preds = %if.end65
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end72

if.then69:                                        ; preds = %if.end65
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_destroy(ptr noundef %dm.le) #20
  br label %if.end72

if.end72:                                         ; preds = %if.then69, %if.end65.if.end72_crit_edge
  %cgs_device = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 11
  %47 = ptrtoint ptr %cgs_device to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %cgs_device, align 8
  %tobool74.not = icmp eq ptr %48, null
  br i1 %tobool74.not, label %if.end72.if.end80_crit_edge, label %if.then75

if.end72.if.end80_crit_edge:                      ; preds = %if.end72
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end80

if.then75:                                        ; preds = %if.end72
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @amdgpu_cgs_destroy_device(ptr noundef nonnull %48) #20
  %49 = ptrtoint ptr %cgs_device to i32
  call void @__asan_store4_noabort(i32 %49)
  store ptr null, ptr %cgs_device, align 8
  br label %if.end80

if.end80:                                         ; preds = %if.then75, %if.end72.if.end80_crit_edge
  %freesync_module = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 33
  %50 = ptrtoint ptr %freesync_module to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %freesync_module, align 8
  %tobool82.not = icmp eq ptr %51, null
  br i1 %tobool82.not, label %if.end80.if.end88_crit_edge, label %if.then83

if.end80.if.end88_crit_edge:                      ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end88

if.then83:                                        ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @mod_freesync_destroy(ptr noundef nonnull %51) #20
  %52 = ptrtoint ptr %freesync_module to i32
  call void @__asan_store4_noabort(i32 %52)
  store ptr null, ptr %freesync_module, align 8
  br label %if.end88

if.end88:                                         ; preds = %if.then83, %if.end80.if.end88_crit_edge
  %audio_lock = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 17
  tail call void @mutex_destroy(ptr noundef %audio_lock) #20
  %dc_lock = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117, i32 16
  tail call void @mutex_destroy(ptr noundef %dc_lock) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_has_hw_support(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_hw_reset(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_hw_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_wait_for_auto_load(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_dmub_srv_create(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i32, i1 } @llvm.umul.with.overflow.i32(i32, i32) #12

; Function Attrs: null_pointer_is_valid allocsize(0)
declare dso_local noalias ptr @__kmalloc(i32 noundef, i32 noundef) local_unnamed_addr #14

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #15

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #12

; Function Attrs: null_pointer_is_valid
declare dso_local void @__init_swait_queue_head(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_detect_sink(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @emulated_link_detect(ptr noundef %link) unnamed_addr #0 align 64 {
entry:
  %sink_init_data = alloca %struct.dc_sink_init_data, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %sink_init_data) #20
  %0 = getelementptr inbounds i8, ptr %sink_init_data, i32 8
  %1 = ptrtoint ptr %0 to i32
  call void @__asan_storeN_noabort(i32 %1, i32 8)
  store i64 0, ptr %0, align 4
  %ctx = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 36
  %type = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 4
  %2 = ptrtoint ptr %type to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %type, align 4
  %local_sink = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 2
  %3 = ptrtoint ptr %local_sink to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %local_sink, align 4
  %tobool.not = icmp eq ptr %4, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_release(ptr noundef nonnull %4) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %connector_signal = getelementptr inbounds %struct.dc_link, ptr %link, i32 0, i32 5
  %5 = ptrtoint ptr %connector_signal to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %connector_signal, align 8
  %7 = zext i32 %6 to i64
  call void @__sanitizer_cov_trace_switch(i64 %7, ptr @__sancov_gen_cov_switch_values.446)
  switch i32 %6, label %do.body [
    i32 4, label %if.end.sw.epilog_crit_edge
    i32 1, label %if.end.sw.epilog_crit_edge51
    i32 2, label %if.end.sw.epilog_crit_edge52
    i32 8, label %if.end.sw.epilog_crit_edge53
    i32 128, label %if.end.sw.epilog_crit_edge54
    i32 32, label %sw.bb13
  ]

if.end.sw.epilog_crit_edge54:                     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end.sw.epilog_crit_edge53:                     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end.sw.epilog_crit_edge52:                     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end.sw.epilog_crit_edge51:                     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb13:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

do.body:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.369, i32 noundef %6) #20
  br label %cleanup

sw.epilog:                                        ; preds = %sw.bb13, %if.end.sw.epilog_crit_edge, %if.end.sw.epilog_crit_edge51, %if.end.sw.epilog_crit_edge52, %if.end.sw.epilog_crit_edge53, %if.end.sw.epilog_crit_edge54
  %sink_caps.sroa.9.0 = phi i32 [ 512, %sw.bb13 ], [ %6, %if.end.sw.epilog_crit_edge ], [ %6, %if.end.sw.epilog_crit_edge51 ], [ %6, %if.end.sw.epilog_crit_edge52 ], [ %6, %if.end.sw.epilog_crit_edge53 ], [ %6, %if.end.sw.epilog_crit_edge54 ]
  %link17 = getelementptr inbounds %struct.dc_sink_init_data, ptr %sink_init_data, i32 0, i32 1
  %8 = ptrtoint ptr %link17 to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %link, ptr %link17, align 4
  %9 = ptrtoint ptr %sink_init_data to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %sink_caps.sroa.9.0, ptr %sink_init_data, align 4
  %call = call ptr @dc_sink_create(ptr noundef nonnull %sink_init_data) #20
  %tobool19.not = icmp eq ptr %call, null
  br i1 %tobool19.not, label %do.body21, label %if.end24

do.body21:                                        ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.370) #20
  br label %cleanup

if.end24:                                         ; preds = %sw.epilog
  %10 = ptrtoint ptr %local_sink to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %call, ptr %local_sink, align 4
  %11 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %ctx, align 8
  %call27 = call i32 @dm_helpers_read_local_edid(ptr noundef %12, ptr noundef %link, ptr noundef nonnull %call) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27)
  %cmp.not = icmp eq i32 %call27, 0
  br i1 %cmp.not, label %if.end24.cleanup_crit_edge, label %do.body29

if.end24.cleanup_crit_edge:                       ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

do.body29:                                        ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.371) #20
  br label %cleanup

cleanup:                                          ; preds = %do.body29, %if.end24.cleanup_crit_edge, %do.body21, %do.body
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %sink_init_data) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_detect(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_create_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_resource_state_copy_construct_current(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_private_obj_init(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_display_modeset_create_props(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_release_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_display_user_framebuffer_create(ptr noundef, ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @amd_get_format_info(ptr nocapture noundef readonly %cmd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %pixel_format = getelementptr inbounds %struct.drm_mode_fb_cmd2, ptr %cmd, i32 0, i32 3
  %0 = ptrtoint ptr %pixel_format to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pixel_format, align 4
  %modifier = getelementptr inbounds %struct.drm_mode_fb_cmd2, ptr %cmd, i32 0, i32 8
  %2 = ptrtoint ptr %modifier to i32
  call void @__asan_load8_noabort(i32 %2)
  %3 = load i64, ptr %modifier, align 8
  %call = tail call ptr @amdgpu_lookup_format_info(i32 noundef %1, i64 noundef %3) #20
  ret ptr %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_fb_helper_output_poll_changed(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_atomic_check(ptr noundef %dev, ptr noundef %state) #0 align 64 {
entry:
  %lock_and_validation_needed = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm = getelementptr i8, ptr %dev, i32 82840
  %0 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dm, align 8
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %lock_and_validation_needed) #20
  %2 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 0, ptr %lock_and_validation_needed, align 1
  tail call fastcc void @trace_amdgpu_dm_atomic_check_begin(ptr noundef %state)
  %call2 = tail call i32 @drm_atomic_helper_check_modeset(ptr noundef %dev, ptr noundef %state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %for.cond.preheader, label %if.then

for.cond.preheader:                               ; preds = %entry
  %num_connector = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %3 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %num_connector, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %cmp945 = icmp sgt i32 %4, 0
  br i1 %cmp945, label %for.body.lr.ph, label %for.cond.preheader.for.cond40.preheader_crit_edge

for.cond.preheader.for.cond40.preheader_crit_edge: ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond40.preheader

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %connectors = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  br label %for.body

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.271) #20
  br label %fail

for.cond40.preheader:                             ; preds = %for.inc.for.cond40.preheader_crit_edge, %for.cond.preheader.for.cond40.preheader_crit_edge
  %dev41 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %5 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %dev41, align 4
  %num_crtc948 = getelementptr inbounds %struct.drm_device, ptr %6, i32 0, i32 30, i32 19
  %7 = ptrtoint ptr %num_crtc948 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %num_crtc948, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %cmp42949 = icmp sgt i32 %8, 0
  br i1 %cmp42949, label %for.body44.lr.ph, label %for.cond40.preheader.for.end107_crit_edge

for.cond40.preheader.for.end107_crit_edge:        ; preds = %for.cond40.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end107

for.body44.lr.ph:                                 ; preds = %for.cond40.preheader
  %crtcs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body44

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0946 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %9 = ptrtoint ptr %connectors to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %connectors, align 4
  %arrayidx = getelementptr %struct.__drm_connnectors_state, ptr %10, i32 %i.0946
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %arrayidx, align 4
  %tobool3.not = icmp eq ptr %12, null
  br i1 %tobool3.not, label %for.body.for.inc_crit_edge, label %land.lhs.true

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true:                                    ; preds = %for.body
  %old_state = getelementptr %struct.__drm_connnectors_state, ptr %10, i32 %i.0946, i32 2
  %13 = ptrtoint ptr %old_state to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %old_state, align 4
  %new_state = getelementptr %struct.__drm_connnectors_state, ptr %10, i32 %i.0946, i32 3
  %15 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %new_state, align 4
  %crtc15 = getelementptr inbounds %struct.drm_connector_state, ptr %14, i32 0, i32 1
  %17 = ptrtoint ptr %crtc15 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %crtc15, align 4
  %tobool16.not = icmp eq ptr %18, null
  br i1 %tobool16.not, label %land.lhs.true17, label %land.lhs.true.if.end21_crit_edge

land.lhs.true.if.end21_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end21

land.lhs.true17:                                  ; preds = %land.lhs.true
  %crtc18 = getelementptr inbounds %struct.drm_connector_state, ptr %16, i32 0, i32 1
  %19 = ptrtoint ptr %crtc18 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %crtc18, align 4
  %tobool19.not = icmp eq ptr %20, null
  br i1 %tobool19.not, label %land.lhs.true17.for.inc_crit_edge, label %land.lhs.true17.if.end21_crit_edge

land.lhs.true17.if.end21_crit_edge:               ; preds = %land.lhs.true17
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end21

land.lhs.true17.for.inc_crit_edge:                ; preds = %land.lhs.true17
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end21:                                         ; preds = %land.lhs.true17.if.end21_crit_edge, %land.lhs.true.if.end21_crit_edge
  %crtc22 = getelementptr inbounds %struct.drm_connector_state, ptr %16, i32 0, i32 1
  %21 = ptrtoint ptr %crtc22 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %crtc22, align 4
  %tobool23.not = icmp eq ptr %22, null
  br i1 %tobool23.not, label %if.end21.for.inc_crit_edge, label %if.end25

if.end21.for.inc_crit_edge:                       ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end25:                                         ; preds = %if.end21
  %call27 = tail call ptr @drm_atomic_get_crtc_state(ptr noundef %state, ptr noundef nonnull %22) #20
  %cmp.i = icmp ugt ptr %call27, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %cleanup, label %if.end31

if.end31:                                         ; preds = %if.end25
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %14, i32 0, i32 7
  %23 = ptrtoint ptr %abm_level to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %abm_level, align 1
  %abm_level32 = getelementptr inbounds %struct.dm_connector_state, ptr %16, i32 0, i32 7
  %25 = ptrtoint ptr %abm_level32 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %abm_level32, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %24, i8 %26)
  %cmp34.not = icmp eq i8 %24, %26
  br i1 %cmp34.not, label %if.end31.for.inc_crit_edge, label %if.then36

if.end31.for.inc_crit_edge:                       ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.then36:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  %connectors_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %call27, i32 0, i32 3
  %27 = ptrtoint ptr %connectors_changed to i32
  call void @__asan_load1_noabort(i32 %27)
  %bf.load = load i8, ptr %connectors_changed, align 2
  %bf.set = or i8 %bf.load, 16
  store i8 %bf.set, ptr %connectors_changed, align 2
  br label %for.inc

cleanup:                                          ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.272) #20
  %28 = ptrtoint ptr %call27 to i32
  br label %fail

for.inc:                                          ; preds = %if.then36, %if.end31.for.inc_crit_edge, %if.end21.for.inc_crit_edge, %land.lhs.true17.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0946, 1
  %29 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %num_connector, align 4
  %cmp = icmp slt i32 %inc, %30
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.cond40.preheader_crit_edge

for.inc.for.cond40.preheader_crit_edge:           ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond40.preheader

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.body44:                                       ; preds = %for.inc105.for.body44_crit_edge, %for.body44.lr.ph
  %i.1950 = phi i32 [ 0, %for.body44.lr.ph ], [ %inc106, %for.inc105.for.body44_crit_edge ]
  %31 = ptrtoint ptr %crtcs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %crtcs, align 4
  %arrayidx45 = getelementptr %struct.__drm_crtcs_state, ptr %32, i32 %i.1950
  %33 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %arrayidx45, align 8
  %tobool47.not = icmp eq ptr %34, null
  br i1 %tobool47.not, label %for.body44.for.inc105_crit_edge, label %land.lhs.true48

for.body44.for.inc105_crit_edge:                  ; preds = %for.body44
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc105

land.lhs.true48:                                  ; preds = %for.body44
  %old_state54 = getelementptr %struct.__drm_crtcs_state, ptr %32, i32 %i.1950, i32 2
  %35 = ptrtoint ptr %old_state54 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %old_state54, align 8
  %new_state57 = getelementptr %struct.__drm_crtcs_state, ptr %32, i32 %i.1950, i32 3
  %37 = ptrtoint ptr %new_state57 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %new_state57, align 4
  %mode_changed.i = getelementptr inbounds %struct.drm_crtc_state, ptr %38, i32 0, i32 3
  %39 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %39)
  %bf.load.i = load i8, ptr %mode_changed.i, align 2
  %40 = and i8 %bf.load.i, 116
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %40)
  %41 = icmp eq i8 %40, 0
  br i1 %41, label %land.lhs.true67, label %land.lhs.true48.if.end81_crit_edge

land.lhs.true48.if.end81_crit_edge:               ; preds = %land.lhs.true48
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end81

land.lhs.true67:                                  ; preds = %land.lhs.true48
  %vrr_enabled = getelementptr inbounds %struct.drm_crtc_state, ptr %36, i32 0, i32 15
  %42 = ptrtoint ptr %vrr_enabled to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %vrr_enabled, align 1, !range !977
  %vrr_enabled70 = getelementptr inbounds %struct.drm_crtc_state, ptr %38, i32 0, i32 15
  %44 = ptrtoint ptr %vrr_enabled70 to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %vrr_enabled70, align 1, !range !977
  call void @__sanitizer_cov_trace_cmp1(i8 %43, i8 %45)
  %cmp73 = icmp eq i8 %43, %45
  br i1 %cmp73, label %land.lhs.true75, label %land.lhs.true67.if.end81_crit_edge

land.lhs.true67.if.end81_crit_edge:               ; preds = %land.lhs.true67
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end81

land.lhs.true75:                                  ; preds = %land.lhs.true67
  %dsc_force_changed = getelementptr inbounds %struct.dm_crtc_state, ptr %36, i32 0, i32 10
  %46 = ptrtoint ptr %dsc_force_changed to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %dsc_force_changed, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %cmp78 = icmp eq i8 %47, 0
  br i1 %cmp78, label %land.lhs.true75.for.inc105_crit_edge, label %land.lhs.true75.if.end81_crit_edge

land.lhs.true75.if.end81_crit_edge:               ; preds = %land.lhs.true75
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end81

land.lhs.true75.for.inc105_crit_edge:             ; preds = %land.lhs.true75
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc105

if.end81:                                         ; preds = %land.lhs.true75.if.end81_crit_edge, %land.lhs.true67.if.end81_crit_edge, %land.lhs.true48.if.end81_crit_edge
  %call82 = tail call i32 @amdgpu_dm_verify_lut_sizes(ptr noundef %38) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call82)
  %tobool83.not = icmp eq i32 %call82, 0
  br i1 %tobool83.not, label %if.end85, label %if.then84

if.then84:                                        ; preds = %if.end81
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.273) #20
  br label %fail

if.end85:                                         ; preds = %if.end81
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %38, i32 0, i32 1
  %48 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %49)
  %tobool86.not = icmp eq i8 %49, 0
  br i1 %tobool86.not, label %if.end85.for.inc105_crit_edge, label %if.end88

if.end85.for.inc105_crit_edge:                    ; preds = %if.end85
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc105

if.end88:                                         ; preds = %if.end85
  %call89 = tail call i32 @drm_atomic_add_affected_connectors(ptr noundef %state, ptr noundef nonnull %34) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call89)
  %tobool90.not = icmp eq i32 %call89, 0
  br i1 %tobool90.not, label %if.end92, label %if.then91

if.then91:                                        ; preds = %if.end88
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.274) #20
  br label %fail

if.end92:                                         ; preds = %if.end88
  %call93 = tail call i32 @drm_atomic_add_affected_planes(ptr noundef %state, ptr noundef nonnull %34) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call93)
  %tobool94.not = icmp eq i32 %call93, 0
  br i1 %tobool94.not, label %if.end96, label %if.then95

if.then95:                                        ; preds = %if.end92
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.275) #20
  br label %fail

if.end96:                                         ; preds = %if.end92
  %dsc_force_changed97 = getelementptr inbounds %struct.dm_crtc_state, ptr %36, i32 0, i32 10
  %50 = ptrtoint ptr %dsc_force_changed97 to i32
  call void @__asan_load1_noabort(i32 %50)
  %51 = load i8, ptr %dsc_force_changed97, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %51)
  %tobool98.not = icmp eq i8 %51, 0
  br i1 %tobool98.not, label %if.end96.for.inc105_crit_edge, label %if.then99

if.end96.for.inc105_crit_edge:                    ; preds = %if.end96
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc105

if.then99:                                        ; preds = %if.end96
  call void @__sanitizer_cov_trace_pc() #22
  %52 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %52)
  %bf.load100 = load i8, ptr %mode_changed.i, align 2
  %bf.set102 = or i8 %bf.load100, 64
  store i8 %bf.set102, ptr %mode_changed.i, align 2
  br label %for.inc105

for.inc105:                                       ; preds = %if.then99, %if.end96.for.inc105_crit_edge, %if.end85.for.inc105_crit_edge, %land.lhs.true75.for.inc105_crit_edge, %for.body44.for.inc105_crit_edge
  %inc106 = add nuw nsw i32 %i.1950, 1
  %53 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %dev41, align 4
  %num_crtc = getelementptr inbounds %struct.drm_device, ptr %54, i32 0, i32 30, i32 19
  %55 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %num_crtc, align 4
  %cmp42 = icmp slt i32 %inc106, %56
  br i1 %cmp42, label %for.inc105.for.body44_crit_edge, label %for.inc105.for.end107_crit_edge

for.inc105.for.end107_crit_edge:                  ; preds = %for.inc105
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end107

for.inc105.for.body44_crit_edge:                  ; preds = %for.inc105
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body44

for.end107:                                       ; preds = %for.inc105.for.end107_crit_edge, %for.cond40.preheader.for.end107_crit_edge
  %crtc_list = getelementptr inbounds %struct.drm_device, ptr %dev, i32 0, i32 30, i32 20
  %57 = ptrtoint ptr %crtc_list to i32
  call void @__asan_load4_noabort(i32 %57)
  %.pn961 = load ptr, ptr %crtc_list, align 4
  %cmp115.not963 = icmp eq ptr %.pn961, %crtc_list
  br i1 %cmp115.not963, label %for.end107.for.end205_crit_edge, label %for.cond118.preheader.lr.ph

for.end107.for.end205_crit_edge:                  ; preds = %for.end107
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end205

for.cond118.preheader.lr.ph:                      ; preds = %for.end107
  %planes = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  br label %for.cond118.preheader

for.cond118.preheader:                            ; preds = %for.inc199.for.cond118.preheader_crit_edge, %for.cond118.preheader.lr.ph
  %.pn964 = phi ptr [ %.pn961, %for.cond118.preheader.lr.ph ], [ %.pn, %for.inc199.for.cond118.preheader_crit_edge ]
  %crtc.0965 = getelementptr i8, ptr %.pn964, i32 -8
  %58 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %dev41, align 4
  %num_total_plane = getelementptr inbounds %struct.drm_device, ptr %59, i32 0, i32 30, i32 17
  %60 = ptrtoint ptr %num_total_plane to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %num_total_plane, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %61)
  %cmp121952 = icmp sgt i32 %61, 0
  br i1 %cmp121952, label %for.body123.lr.ph, label %for.cond118.preheader.for.inc199_crit_edge

for.cond118.preheader.for.inc199_crit_edge:       ; preds = %for.cond118.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc199

for.body123.lr.ph:                                ; preds = %for.cond118.preheader
  %62 = ptrtoint ptr %planes to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %planes, align 4
  br label %for.body123

for.body123:                                      ; preds = %for.inc152.for.body123_crit_edge, %for.body123.lr.ph
  %i.2953 = phi i32 [ 0, %for.body123.lr.ph ], [ %inc153, %for.inc152.for.body123_crit_edge ]
  %arrayidx124 = getelementptr %struct.__drm_planes_state, ptr %63, i32 %i.2953
  %64 = ptrtoint ptr %arrayidx124 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx124, align 4
  %tobool126.not = icmp eq ptr %65, null
  br i1 %tobool126.not, label %for.body123.for.inc152_crit_edge, label %land.lhs.true127

for.body123.for.inc152_crit_edge:                 ; preds = %for.body123
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc152

land.lhs.true127:                                 ; preds = %for.body123
  %old_state133 = getelementptr %struct.__drm_planes_state, ptr %63, i32 %i.2953, i32 2
  %66 = ptrtoint ptr %old_state133 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %old_state133, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %65, i32 0, i32 16
  %68 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %69)
  %cmp139 = icmp eq i32 %69, 2
  br i1 %cmp139, label %land.lhs.true127.for.inc152_crit_edge, label %if.end142

land.lhs.true127.for.inc152_crit_edge:            ; preds = %land.lhs.true127
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc152

if.end142:                                        ; preds = %land.lhs.true127
  %new_state136 = getelementptr %struct.__drm_planes_state, ptr %63, i32 %i.2953, i32 3
  %70 = ptrtoint ptr %new_state136 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %new_state136, align 4
  %crtc143 = getelementptr inbounds %struct.drm_plane_state, ptr %71, i32 0, i32 1
  %72 = ptrtoint ptr %crtc143 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %crtc143, align 4
  %cmp144 = icmp eq ptr %73, %crtc.0965
  br i1 %cmp144, label %if.end142.if.end157_crit_edge, label %lor.lhs.false

if.end142.if.end157_crit_edge:                    ; preds = %if.end142
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end157

lor.lhs.false:                                    ; preds = %if.end142
  %crtc146 = getelementptr inbounds %struct.drm_plane_state, ptr %67, i32 0, i32 1
  %74 = ptrtoint ptr %crtc146 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %crtc146, align 4
  %cmp147 = icmp eq ptr %75, %crtc.0965
  br i1 %cmp147, label %lor.lhs.false.if.end157_crit_edge, label %lor.lhs.false.for.inc152_crit_edge

lor.lhs.false.for.inc152_crit_edge:               ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc152

lor.lhs.false.if.end157_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end157

for.inc152:                                       ; preds = %lor.lhs.false.for.inc152_crit_edge, %land.lhs.true127.for.inc152_crit_edge, %for.body123.for.inc152_crit_edge
  %inc153 = add nuw nsw i32 %i.2953, 1
  %exitcond.not = icmp eq i32 %inc153, %61
  br i1 %exitcond.not, label %for.inc152.for.inc199_crit_edge, label %for.inc152.for.body123_crit_edge

for.inc152.for.body123_crit_edge:                 ; preds = %for.inc152
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body123

for.inc152.for.inc199_crit_edge:                  ; preds = %for.inc152
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc199

if.end157:                                        ; preds = %lor.lhs.false.if.end157_crit_edge, %if.end142.if.end157_crit_edge
  %plane_list = getelementptr inbounds %struct.drm_device, ptr %59, i32 0, i32 30, i32 18
  %76 = ptrtoint ptr %plane_list to i32
  call void @__asan_load4_noabort(i32 %76)
  %.pn896955 = load ptr, ptr %plane_list, align 4
  %77 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %dev41, align 4
  %plane_list168957 = getelementptr inbounds %struct.drm_device, ptr %78, i32 0, i32 30, i32 18
  %cmp169.not958 = icmp eq ptr %.pn896955, %plane_list168957
  br i1 %cmp169.not958, label %if.end157.for.inc199_crit_edge, label %for.body172.lr.ph

if.end157.for.inc199_crit_edge:                   ; preds = %if.end157
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc199

for.body172.lr.ph:                                ; preds = %if.end157
  %state173 = getelementptr i8, ptr %.pn964, i32 716
  br label %for.body172

for.body172:                                      ; preds = %for.inc189.for.body172_crit_edge, %for.body172.lr.ph
  %.pn896959 = phi ptr [ %.pn896955, %for.body172.lr.ph ], [ %.pn896, %for.inc189.for.body172_crit_edge ]
  %plane.0960 = getelementptr i8, ptr %.pn896959, i32 -4
  %79 = ptrtoint ptr %state173 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %state173, align 4
  %plane_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %80, i32 0, i32 4
  %81 = ptrtoint ptr %plane_mask to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %plane_mask, align 4
  %index.i.i = getelementptr i8, ptr %.pn896959, i32 480
  %83 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %84
  %and = and i32 %shl.i, %82
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool175.not = icmp eq i32 %and, 0
  br i1 %tobool175.not, label %for.body172.for.inc189_crit_edge, label %if.else177

for.body172.for.inc189_crit_edge:                 ; preds = %for.body172
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc189

if.else177:                                       ; preds = %for.body172
  %type178 = getelementptr i8, ptr %.pn896959, i32 476
  %85 = ptrtoint ptr %type178 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %type178, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %86)
  %cmp179 = icmp eq i32 %86, 2
  br i1 %cmp179, label %if.else177.for.inc189_crit_edge, label %if.end182

if.else177.for.inc189_crit_edge:                  ; preds = %if.else177
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc189

if.end182:                                        ; preds = %if.else177
  %call183 = tail call ptr @drm_atomic_get_plane_state(ptr noundef %state, ptr noundef %plane.0960) #20
  %cmp.i898 = icmp ugt ptr %call183, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i898, label %cleanup196, label %if.end182.for.inc189_crit_edge

if.end182.for.inc189_crit_edge:                   ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc189

for.inc189:                                       ; preds = %if.end182.for.inc189_crit_edge, %if.else177.for.inc189_crit_edge, %for.body172.for.inc189_crit_edge
  %87 = ptrtoint ptr %.pn896959 to i32
  call void @__asan_load4_noabort(i32 %87)
  %.pn896 = load ptr, ptr %.pn896959, align 4
  %88 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %dev41, align 4
  %plane_list168 = getelementptr inbounds %struct.drm_device, ptr %89, i32 0, i32 30, i32 18
  %cmp169.not = icmp eq ptr %.pn896, %plane_list168
  br i1 %cmp169.not, label %for.inc189.for.inc199_crit_edge, label %for.inc189.for.body172_crit_edge

for.inc189.for.body172_crit_edge:                 ; preds = %for.inc189
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body172

for.inc189.for.inc199_crit_edge:                  ; preds = %for.inc189
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc199

cleanup196:                                       ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #22
  %90 = ptrtoint ptr %call183 to i32
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.276) #20
  br label %fail

for.inc199:                                       ; preds = %for.inc189.for.inc199_crit_edge, %if.end157.for.inc199_crit_edge, %for.inc152.for.inc199_crit_edge, %for.cond118.preheader.for.inc199_crit_edge
  %91 = ptrtoint ptr %.pn964 to i32
  call void @__asan_load4_noabort(i32 %91)
  %.pn = load ptr, ptr %.pn964, align 4
  %cmp115.not = icmp eq ptr %.pn, %crtc_list
  br i1 %cmp115.not, label %for.inc199.for.end205_crit_edge, label %for.inc199.for.cond118.preheader_crit_edge

for.inc199.for.cond118.preheader_crit_edge:       ; preds = %for.inc199
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond118.preheader

for.inc199.for.end205_crit_edge:                  ; preds = %for.inc199
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end205

for.end205:                                       ; preds = %for.inc199.for.end205_crit_edge, %for.end107.for.end205_crit_edge
  %92 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %dev41, align 4
  %num_total_plane208 = getelementptr inbounds %struct.drm_device, ptr %93, i32 0, i32 30, i32 17
  %94 = ptrtoint ptr %num_total_plane208 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %num_total_plane208, align 4
  %i.3966 = add i32 %95, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.3966)
  %cmp210967 = icmp sgt i32 %i.3966, -1
  br i1 %cmp210967, label %for.body212.lr.ph, label %for.end205.for.cond236.preheader_crit_edge

for.end205.for.cond236.preheader_crit_edge:       ; preds = %for.end205
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond236.preheader

for.body212.lr.ph:                                ; preds = %for.end205
  %planes213 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  br label %for.body212

for.cond236.preheader:                            ; preds = %for.inc234.for.cond236.preheader_crit_edge, %for.end205.for.cond236.preheader_crit_edge
  %96 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %dev41, align 4
  %num_crtc239969 = getelementptr inbounds %struct.drm_device, ptr %97, i32 0, i32 30, i32 19
  %98 = ptrtoint ptr %num_crtc239969 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %num_crtc239969, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %99)
  %cmp240970 = icmp sgt i32 %99, 0
  br i1 %cmp240970, label %for.body242.lr.ph, label %for.cond236.preheader.for.cond268.preheader_crit_edge

for.cond236.preheader.for.cond268.preheader_crit_edge: ; preds = %for.cond236.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond268.preheader

for.body242.lr.ph:                                ; preds = %for.cond236.preheader
  %crtcs243 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body242

for.body212:                                      ; preds = %for.inc234.for.body212_crit_edge, %for.body212.lr.ph
  %i.3968 = phi i32 [ %i.3966, %for.body212.lr.ph ], [ %i.3, %for.inc234.for.body212_crit_edge ]
  %100 = ptrtoint ptr %planes213 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %planes213, align 4
  %arrayidx214 = getelementptr %struct.__drm_planes_state, ptr %101, i32 %i.3968
  %102 = ptrtoint ptr %arrayidx214 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %arrayidx214, align 4
  %tobool216.not = icmp eq ptr %103, null
  br i1 %tobool216.not, label %for.body212.for.inc234_crit_edge, label %land.lhs.true217

for.body212.for.inc234_crit_edge:                 ; preds = %for.body212
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc234

land.lhs.true217:                                 ; preds = %for.body212
  %old_state223 = getelementptr %struct.__drm_planes_state, ptr %101, i32 %i.3968, i32 2
  %104 = ptrtoint ptr %old_state223 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %old_state223, align 4
  %new_state226 = getelementptr %struct.__drm_planes_state, ptr %101, i32 %i.3968, i32 3
  %106 = ptrtoint ptr %new_state226 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %new_state226, align 4
  %call229 = call fastcc i32 @dm_update_plane_state(ptr noundef %1, ptr noundef %state, ptr noundef nonnull %103, ptr noundef %105, ptr noundef %107, i1 noundef zeroext false, ptr noundef nonnull %lock_and_validation_needed)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call229)
  %tobool230.not = icmp eq i32 %call229, 0
  br i1 %tobool230.not, label %land.lhs.true217.for.inc234_crit_edge, label %if.then231

land.lhs.true217.for.inc234_crit_edge:            ; preds = %land.lhs.true217
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc234

if.then231:                                       ; preds = %land.lhs.true217
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.277) #20
  br label %fail

for.inc234:                                       ; preds = %land.lhs.true217.for.inc234_crit_edge, %for.body212.for.inc234_crit_edge
  %i.3 = add i32 %i.3968, -1
  %cmp210 = icmp sgt i32 %i.3, -1
  br i1 %cmp210, label %for.inc234.for.body212_crit_edge, label %for.inc234.for.cond236.preheader_crit_edge

for.inc234.for.cond236.preheader_crit_edge:       ; preds = %for.inc234
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond236.preheader

for.inc234.for.body212_crit_edge:                 ; preds = %for.inc234
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body212

for.cond268.preheader:                            ; preds = %for.inc265.for.cond268.preheader_crit_edge, %for.cond236.preheader.for.cond268.preheader_crit_edge
  %108 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %dev41, align 4
  %num_crtc271973 = getelementptr inbounds %struct.drm_device, ptr %109, i32 0, i32 30, i32 19
  %110 = ptrtoint ptr %num_crtc271973 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %num_crtc271973, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %111)
  %cmp272974 = icmp sgt i32 %111, 0
  br i1 %cmp272974, label %for.body274.lr.ph, label %for.cond268.preheader.for.end299_crit_edge

for.cond268.preheader.for.end299_crit_edge:       ; preds = %for.cond268.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end299

for.body274.lr.ph:                                ; preds = %for.cond268.preheader
  %crtcs275 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body274

for.body242:                                      ; preds = %for.inc265.for.body242_crit_edge, %for.body242.lr.ph
  %i.4971 = phi i32 [ 0, %for.body242.lr.ph ], [ %inc266, %for.inc265.for.body242_crit_edge ]
  %112 = ptrtoint ptr %crtcs243 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %crtcs243, align 4
  %arrayidx244 = getelementptr %struct.__drm_crtcs_state, ptr %113, i32 %i.4971
  %114 = ptrtoint ptr %arrayidx244 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %arrayidx244, align 8
  %tobool246.not = icmp eq ptr %115, null
  br i1 %tobool246.not, label %for.body242.for.inc265_crit_edge, label %land.lhs.true247

for.body242.for.inc265_crit_edge:                 ; preds = %for.body242
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc265

land.lhs.true247:                                 ; preds = %for.body242
  %old_state253 = getelementptr %struct.__drm_crtcs_state, ptr %113, i32 %i.4971, i32 2
  %116 = ptrtoint ptr %old_state253 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %old_state253, align 8
  %new_state256 = getelementptr %struct.__drm_crtcs_state, ptr %113, i32 %i.4971, i32 3
  %118 = ptrtoint ptr %new_state256 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %new_state256, align 4
  %call260 = call fastcc i32 @dm_update_crtc_state(ptr noundef %dm, ptr noundef %state, ptr noundef nonnull %115, ptr noundef %117, ptr noundef %119, i1 noundef zeroext false, ptr noundef nonnull %lock_and_validation_needed)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call260)
  %tobool261.not = icmp eq i32 %call260, 0
  br i1 %tobool261.not, label %land.lhs.true247.for.inc265_crit_edge, label %if.then262

land.lhs.true247.for.inc265_crit_edge:            ; preds = %land.lhs.true247
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc265

if.then262:                                       ; preds = %land.lhs.true247
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.278) #20
  br label %fail

for.inc265:                                       ; preds = %land.lhs.true247.for.inc265_crit_edge, %for.body242.for.inc265_crit_edge
  %inc266 = add nuw nsw i32 %i.4971, 1
  %120 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %dev41, align 4
  %num_crtc239 = getelementptr inbounds %struct.drm_device, ptr %121, i32 0, i32 30, i32 19
  %122 = ptrtoint ptr %num_crtc239 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %num_crtc239, align 4
  %cmp240 = icmp slt i32 %inc266, %123
  br i1 %cmp240, label %for.inc265.for.body242_crit_edge, label %for.inc265.for.cond268.preheader_crit_edge

for.inc265.for.cond268.preheader_crit_edge:       ; preds = %for.inc265
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond268.preheader

for.inc265.for.body242_crit_edge:                 ; preds = %for.inc265
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body242

for.body274:                                      ; preds = %for.inc297.for.body274_crit_edge, %for.body274.lr.ph
  %i.5975 = phi i32 [ 0, %for.body274.lr.ph ], [ %inc298, %for.inc297.for.body274_crit_edge ]
  %124 = ptrtoint ptr %crtcs275 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %crtcs275, align 4
  %arrayidx276 = getelementptr %struct.__drm_crtcs_state, ptr %125, i32 %i.5975
  %126 = ptrtoint ptr %arrayidx276 to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %arrayidx276, align 8
  %tobool278.not = icmp eq ptr %127, null
  br i1 %tobool278.not, label %for.body274.for.inc297_crit_edge, label %land.lhs.true279

for.body274.for.inc297_crit_edge:                 ; preds = %for.body274
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc297

land.lhs.true279:                                 ; preds = %for.body274
  %old_state285 = getelementptr %struct.__drm_crtcs_state, ptr %125, i32 %i.5975, i32 2
  %128 = ptrtoint ptr %old_state285 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %old_state285, align 8
  %new_state288 = getelementptr %struct.__drm_crtcs_state, ptr %125, i32 %i.5975, i32 3
  %130 = ptrtoint ptr %new_state288 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %new_state288, align 4
  %call292 = call fastcc i32 @dm_update_crtc_state(ptr noundef %dm, ptr noundef %state, ptr noundef nonnull %127, ptr noundef %129, ptr noundef %131, i1 noundef zeroext true, ptr noundef nonnull %lock_and_validation_needed)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call292)
  %tobool293.not = icmp eq i32 %call292, 0
  br i1 %tobool293.not, label %land.lhs.true279.for.inc297_crit_edge, label %if.then294

land.lhs.true279.for.inc297_crit_edge:            ; preds = %land.lhs.true279
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc297

if.then294:                                       ; preds = %land.lhs.true279
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.279) #20
  br label %fail

for.inc297:                                       ; preds = %land.lhs.true279.for.inc297_crit_edge, %for.body274.for.inc297_crit_edge
  %inc298 = add nuw nsw i32 %i.5975, 1
  %132 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %dev41, align 4
  %num_crtc271 = getelementptr inbounds %struct.drm_device, ptr %133, i32 0, i32 30, i32 19
  %134 = ptrtoint ptr %num_crtc271 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %num_crtc271, align 4
  %cmp272 = icmp slt i32 %inc298, %135
  br i1 %cmp272, label %for.inc297.for.body274_crit_edge, label %for.inc297.for.end299_crit_edge

for.inc297.for.end299_crit_edge:                  ; preds = %for.inc297
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end299

for.inc297.for.body274_crit_edge:                 ; preds = %for.inc297
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body274

for.end299:                                       ; preds = %for.inc297.for.end299_crit_edge, %for.cond268.preheader.for.end299_crit_edge
  %.lcssa933 = phi ptr [ %109, %for.cond268.preheader.for.end299_crit_edge ], [ %133, %for.inc297.for.end299_crit_edge ]
  %num_total_plane302 = getelementptr inbounds %struct.drm_device, ptr %.lcssa933, i32 0, i32 30, i32 17
  %136 = ptrtoint ptr %num_total_plane302 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load i32, ptr %num_total_plane302, align 4
  %i.6977 = add i32 %137, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.6977)
  %cmp305978 = icmp sgt i32 %i.6977, -1
  br i1 %cmp305978, label %for.body307.lr.ph, label %for.end299.for.end331_crit_edge

for.end299.for.end331_crit_edge:                  ; preds = %for.end299
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end331

for.body307.lr.ph:                                ; preds = %for.end299
  %planes308 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  br label %for.body307

for.body307:                                      ; preds = %for.inc329.for.body307_crit_edge, %for.body307.lr.ph
  %i.6979 = phi i32 [ %i.6977, %for.body307.lr.ph ], [ %i.6, %for.inc329.for.body307_crit_edge ]
  %138 = ptrtoint ptr %planes308 to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %planes308, align 4
  %arrayidx309 = getelementptr %struct.__drm_planes_state, ptr %139, i32 %i.6979
  %140 = ptrtoint ptr %arrayidx309 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %arrayidx309, align 4
  %tobool311.not = icmp eq ptr %141, null
  br i1 %tobool311.not, label %for.body307.for.inc329_crit_edge, label %land.lhs.true312

for.body307.for.inc329_crit_edge:                 ; preds = %for.body307
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc329

land.lhs.true312:                                 ; preds = %for.body307
  %old_state318 = getelementptr %struct.__drm_planes_state, ptr %139, i32 %i.6979, i32 2
  %142 = ptrtoint ptr %old_state318 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %old_state318, align 4
  %new_state321 = getelementptr %struct.__drm_planes_state, ptr %139, i32 %i.6979, i32 3
  %144 = ptrtoint ptr %new_state321 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %new_state321, align 4
  %call324 = call fastcc i32 @dm_update_plane_state(ptr noundef %1, ptr noundef %state, ptr noundef nonnull %141, ptr noundef %143, ptr noundef %145, i1 noundef zeroext true, ptr noundef nonnull %lock_and_validation_needed)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call324)
  %tobool325.not = icmp eq i32 %call324, 0
  br i1 %tobool325.not, label %land.lhs.true312.for.inc329_crit_edge, label %if.then326

land.lhs.true312.for.inc329_crit_edge:            ; preds = %land.lhs.true312
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc329

if.then326:                                       ; preds = %land.lhs.true312
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.277) #20
  br label %fail

for.inc329:                                       ; preds = %land.lhs.true312.for.inc329_crit_edge, %for.body307.for.inc329_crit_edge
  %i.6 = add i32 %i.6979, -1
  %cmp305 = icmp sgt i32 %i.6, -1
  br i1 %cmp305, label %for.inc329.for.body307_crit_edge, label %for.inc329.for.end331_crit_edge

for.inc329.for.end331_crit_edge:                  ; preds = %for.inc329
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end331

for.inc329.for.body307_crit_edge:                 ; preds = %for.inc329
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body307

for.end331:                                       ; preds = %for.inc329.for.end331_crit_edge, %for.end299.for.end331_crit_edge
  %call332 = tail call i32 @drm_atomic_helper_check_planes(ptr noundef %dev, ptr noundef %state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call332)
  %tobool333.not = icmp eq i32 %call332, 0
  br i1 %tobool333.not, label %for.cond336.preheader, label %if.then334

for.cond336.preheader:                            ; preds = %for.end331
  %146 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %dev41, align 4
  %num_crtc339980 = getelementptr inbounds %struct.drm_device, ptr %147, i32 0, i32 30, i32 19
  %148 = ptrtoint ptr %num_crtc339980 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %num_crtc339980, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %149)
  %cmp340981 = icmp sgt i32 %149, 0
  br i1 %cmp340981, label %for.body342.lr.ph, label %for.cond336.preheader.for.cond366.preheader_crit_edge

for.cond336.preheader.for.cond366.preheader_crit_edge: ; preds = %for.cond336.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond366.preheader

for.body342.lr.ph:                                ; preds = %for.cond336.preheader
  %crtcs343 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body342

if.then334:                                       ; preds = %for.end331
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.280) #20
  br label %fail

for.cond366.preheader:                            ; preds = %for.inc363.for.cond366.preheader_crit_edge, %for.cond336.preheader.for.cond366.preheader_crit_edge
  %150 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %dev41, align 4
  %num_crtc369 = getelementptr inbounds %struct.drm_device, ptr %151, i32 0, i32 30, i32 19
  %152 = ptrtoint ptr %num_crtc369 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %num_crtc369, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %153)
  %cmp370984 = icmp sgt i32 %153, 0
  br i1 %cmp370984, label %for.body372.lr.ph, label %for.cond366.preheader.for.end393_crit_edge

for.cond366.preheader.for.end393_crit_edge:       ; preds = %for.cond366.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end393

for.body372.lr.ph:                                ; preds = %for.cond366.preheader
  %crtcs373 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %154 = ptrtoint ptr %crtcs373 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %crtcs373, align 4
  %planes.i.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  %num_total_plane.i = getelementptr inbounds %struct.drm_device, ptr %151, i32 0, i32 30, i32 17
  br label %for.body372

for.body342:                                      ; preds = %for.inc363.for.body342_crit_edge, %for.body342.lr.ph
  %i.7982 = phi i32 [ 0, %for.body342.lr.ph ], [ %inc364, %for.inc363.for.body342_crit_edge ]
  %156 = ptrtoint ptr %crtcs343 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %crtcs343, align 4
  %arrayidx344 = getelementptr %struct.__drm_crtcs_state, ptr %157, i32 %i.7982
  %158 = ptrtoint ptr %arrayidx344 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %arrayidx344, align 8
  %tobool346.not = icmp eq ptr %159, null
  br i1 %tobool346.not, label %for.body342.for.inc363_crit_edge, label %land.lhs.true347

for.body342.for.inc363_crit_edge:                 ; preds = %for.body342
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc363

land.lhs.true347:                                 ; preds = %for.body342
  %new_state353 = getelementptr %struct.__drm_crtcs_state, ptr %157, i32 %i.7982, i32 3
  %160 = ptrtoint ptr %new_state353 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %new_state353, align 4
  %mpo_requested = getelementptr inbounds %struct.dm_crtc_state, ptr %161, i32 0, i32 4
  %162 = ptrtoint ptr %mpo_requested to i32
  call void @__asan_load1_noabort(i32 %162)
  %163 = load i8, ptr %mpo_requested, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %163)
  %tobool359.not = icmp eq i8 %163, 0
  br i1 %tobool359.not, label %land.lhs.true347.for.inc363_crit_edge, label %if.then360

land.lhs.true347.for.inc363_crit_edge:            ; preds = %land.lhs.true347
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc363

if.then360:                                       ; preds = %land.lhs.true347
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.281, ptr noundef nonnull %159) #20
  br label %for.inc363

for.inc363:                                       ; preds = %if.then360, %land.lhs.true347.for.inc363_crit_edge, %for.body342.for.inc363_crit_edge
  %inc364 = add nuw nsw i32 %i.7982, 1
  %164 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %dev41, align 4
  %num_crtc339 = getelementptr inbounds %struct.drm_device, ptr %165, i32 0, i32 30, i32 19
  %166 = ptrtoint ptr %num_crtc339 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load i32, ptr %num_crtc339, align 4
  %cmp340 = icmp slt i32 %inc364, %167
  br i1 %cmp340, label %for.inc363.for.body342_crit_edge, label %for.inc363.for.cond366.preheader_crit_edge

for.inc363.for.cond366.preheader_crit_edge:       ; preds = %for.inc363
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond366.preheader

for.inc363.for.body342_crit_edge:                 ; preds = %for.inc363
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body342

for.body372:                                      ; preds = %for.inc391.for.body372_crit_edge, %for.body372.lr.ph
  %i.8985 = phi i32 [ 0, %for.body372.lr.ph ], [ %inc392, %for.inc391.for.body372_crit_edge ]
  %arrayidx374 = getelementptr %struct.__drm_crtcs_state, ptr %155, i32 %i.8985
  %168 = ptrtoint ptr %arrayidx374 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx374, align 8
  %tobool376.not = icmp eq ptr %169, null
  br i1 %tobool376.not, label %for.body372.for.inc391_crit_edge, label %land.lhs.true377

for.body372.for.inc391_crit_edge:                 ; preds = %for.body372
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

land.lhs.true377:                                 ; preds = %for.body372
  %new_state383 = getelementptr %struct.__drm_crtcs_state, ptr %155, i32 %i.8985, i32 3
  %170 = ptrtoint ptr %new_state383 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %new_state383, align 4
  %cursor1.i = getelementptr inbounds %struct.drm_crtc, ptr %169, i32 0, i32 7
  %172 = ptrtoint ptr %cursor1.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %cursor1.i, align 8
  %174 = ptrtoint ptr %planes.i.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %planes.i.i, align 4
  %index.i.i.i = getelementptr inbounds %struct.drm_plane, ptr %173, i32 0, i32 17
  %176 = ptrtoint ptr %index.i.i.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %index.i.i.i, align 4
  %new_state.i.i = getelementptr %struct.__drm_planes_state, ptr %175, i32 %177, i32 3
  %178 = ptrtoint ptr %new_state.i.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %new_state.i.i, align 4
  %tobool.not.i = icmp eq ptr %179, null
  br i1 %tobool.not.i, label %land.lhs.true377.for.inc391_crit_edge, label %lor.lhs.false.i

land.lhs.true377.for.inc391_crit_edge:            ; preds = %land.lhs.true377
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

lor.lhs.false.i:                                  ; preds = %land.lhs.true377
  %fb.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 2
  %180 = ptrtoint ptr %fb.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %fb.i, align 4
  %tobool2.not.i = icmp eq ptr %181, null
  br i1 %tobool2.not.i, label %lor.lhs.false.i.for.inc391_crit_edge, label %if.end.i

lor.lhs.false.i.for.inc391_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

if.end.i:                                         ; preds = %lor.lhs.false.i
  %rotation.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 14
  %182 = ptrtoint ptr %rotation.i.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %rotation.i.i, align 4
  %and.i.i = and i32 %183, 15
  %184 = zext i32 %and.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %184, ptr @__sancov_gen_cov_switch_values.447)
  switch i32 %and.i.i, label %sw.default.i.i [
    i32 2, label %if.end.i.sw.bb.i.i_crit_edge
    i32 8, label %if.end.i.sw.bb.i.i_crit_edge1065
  ]

if.end.i.sw.bb.i.i_crit_edge1065:                 ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i.i

if.end.i.sw.bb.i.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i.i

sw.bb.i.i:                                        ; preds = %if.end.i.sw.bb.i.i_crit_edge, %if.end.i.sw.bb.i.i_crit_edge1065
  %src_h1.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 10
  %src_w2.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 11
  br label %dm_get_oriented_plane_size.exit.i

sw.default.i.i:                                   ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %src_w5.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 11
  %src_h7.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 10
  br label %dm_get_oriented_plane_size.exit.i

dm_get_oriented_plane_size.exit.i:                ; preds = %sw.default.i.i, %sw.bb.i.i
  %cursor_src_w.0.in.in.i = phi ptr [ %src_w5.i.i, %sw.default.i.i ], [ %src_h1.i.i, %sw.bb.i.i ]
  %storemerge.in.in.i.i = phi ptr [ %src_h7.i.i, %sw.default.i.i ], [ %src_w2.i.i, %sw.bb.i.i ]
  %185 = ptrtoint ptr %cursor_src_w.0.in.in.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %cursor_src_w.0.in.i = load i32, ptr %cursor_src_w.0.in.in.i, align 4
  %cursor_src_w.0.i = lshr i32 %cursor_src_w.0.in.i, 16
  %186 = ptrtoint ptr %storemerge.in.in.i.i to i32
  call void @__asan_load4_noabort(i32 %186)
  %storemerge.in.i.i = load i32, ptr %storemerge.in.in.i.i, align 4
  %storemerge.i.i = lshr i32 %storemerge.in.i.i, 16
  %crtc_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 6
  %187 = ptrtoint ptr %crtc_w.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %crtc_w.i, align 4
  %mul.i = mul i32 %188, 1000
  %div.i = udiv i32 %mul.i, %cursor_src_w.0.i
  %crtc_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %179, i32 0, i32 7
  %189 = ptrtoint ptr %crtc_h.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load i32, ptr %crtc_h.i, align 4
  %mul3.i = mul i32 %190, 1000
  %div4.i = udiv i32 %mul3.i, %storemerge.i.i
  %191 = ptrtoint ptr %num_total_plane.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %num_total_plane.i, align 4
  %i.0120.i = add i32 %192, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.0120.i)
  %cmp121.i = icmp sgt i32 %i.0120.i, -1
  br i1 %cmp121.i, label %for.body.lr.ph.i, label %dm_get_oriented_plane_size.exit.i.for.inc391_crit_edge

dm_get_oriented_plane_size.exit.i.for.inc391_crit_edge: ; preds = %dm_get_oriented_plane_size.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

for.body.lr.ph.i:                                 ; preds = %dm_get_oriented_plane_size.exit.i
  %hdisplay.i = getelementptr inbounds %struct.drm_crtc_state, ptr %171, i32 0, i32 8, i32 1
  %vdisplay.i = getelementptr inbounds %struct.drm_crtc_state, ptr %171, i32 0, i32 8, i32 6
  br label %for.body.i

for.body.i:                                       ; preds = %for.body.i.backedge, %for.body.lr.ph.i
  %i.0122.i = phi i32 [ %i.0120.i, %for.body.lr.ph.i ], [ %i.0122.i.be, %for.body.i.backedge ]
  %arrayidx.i = getelementptr %struct.__drm_planes_state, ptr %175, i32 %i.0122.i
  %193 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %arrayidx.i, align 4
  %tobool5.not.i = icmp eq ptr %194, null
  br i1 %tobool5.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %new_state.i = getelementptr %struct.__drm_planes_state, ptr %175, i32 %i.0122.i, i32 3
  %195 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %new_state.i, align 4
  %crtc12.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 1
  %197 = ptrtoint ptr %crtc12.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %crtc12.i, align 4
  %cmp13.not.i = icmp ne ptr %198, %169
  %cmp16.i = icmp eq ptr %194, %173
  %or.cond.i = select i1 %cmp13.not.i, i1 true, i1 %cmp16.i
  br i1 %or.cond.i, label %land.lhs.true.i.for.inc.i_crit_edge, label %if.end18.i

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.end18.i:                                       ; preds = %land.lhs.true.i
  %fb19.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 2
  %199 = ptrtoint ptr %fb19.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load ptr, ptr %fb19.i, align 4
  %tobool20.not.i = icmp eq ptr %200, null
  br i1 %tobool20.not.i, label %if.end18.i.for.inc.i_crit_edge, label %if.end22.i

if.end18.i.for.inc.i_crit_edge:                   ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.end22.i:                                       ; preds = %if.end18.i
  %rotation.i106.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 14
  %201 = ptrtoint ptr %rotation.i106.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load i32, ptr %rotation.i106.i, align 4
  %and.i107.i = and i32 %202, 15
  %203 = zext i32 %and.i107.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %203, ptr @__sancov_gen_cov_switch_values.448)
  switch i32 %and.i107.i, label %sw.default.i115.i [
    i32 2, label %if.end22.i.sw.bb.i111.i_crit_edge
    i32 8, label %if.end22.i.sw.bb.i111.i_crit_edge1066
  ]

if.end22.i.sw.bb.i111.i_crit_edge1066:            ; preds = %if.end22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i111.i

if.end22.i.sw.bb.i111.i_crit_edge:                ; preds = %if.end22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i111.i

sw.bb.i111.i:                                     ; preds = %if.end22.i.sw.bb.i111.i_crit_edge, %if.end22.i.sw.bb.i111.i_crit_edge1066
  %src_h1.i108.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 10
  %src_w2.i110.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 11
  br label %dm_get_oriented_plane_size.exit119.i

sw.default.i115.i:                                ; preds = %if.end22.i
  call void @__sanitizer_cov_trace_pc() #22
  %src_w5.i112.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 11
  %src_h7.i114.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 10
  br label %dm_get_oriented_plane_size.exit119.i

dm_get_oriented_plane_size.exit119.i:             ; preds = %sw.default.i115.i, %sw.bb.i111.i
  %underlying_src_w.0.in.in.i = phi ptr [ %src_w5.i112.i, %sw.default.i115.i ], [ %src_h1.i108.i, %sw.bb.i111.i ]
  %storemerge.in.in.i116.i = phi ptr [ %src_h7.i114.i, %sw.default.i115.i ], [ %src_w2.i110.i, %sw.bb.i111.i ]
  %204 = ptrtoint ptr %underlying_src_w.0.in.in.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %underlying_src_w.0.in.i = load i32, ptr %underlying_src_w.0.in.in.i, align 4
  %underlying_src_w.0.i = lshr i32 %underlying_src_w.0.in.i, 16
  %crtc_w23.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 6
  %205 = ptrtoint ptr %crtc_w23.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load i32, ptr %crtc_w23.i, align 4
  %mul24.i = mul i32 %206, 1000
  %div25.i = udiv i32 %mul24.i, %underlying_src_w.0.i
  %crtc_h26.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 7
  %207 = ptrtoint ptr %crtc_h26.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %crtc_h26.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %div.i, i32 %div25.i)
  %cmp29.not.i = icmp eq i32 %div.i, %div25.i
  br i1 %cmp29.not.i, label %lor.lhs.false30.i, label %dm_get_oriented_plane_size.exit119.i.if.then32.i_crit_edge

dm_get_oriented_plane_size.exit119.i.if.then32.i_crit_edge: ; preds = %dm_get_oriented_plane_size.exit119.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then32.i

lor.lhs.false30.i:                                ; preds = %dm_get_oriented_plane_size.exit119.i
  %209 = ptrtoint ptr %storemerge.in.in.i116.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %storemerge.in.i117.i = load i32, ptr %storemerge.in.in.i116.i, align 4
  %storemerge.i118.i = lshr i32 %storemerge.in.i117.i, 16
  %mul27.i = mul i32 %208, 1000
  %div28.i = udiv i32 %mul27.i, %storemerge.i118.i
  call void @__sanitizer_cov_trace_cmp4(i32 %div4.i, i32 %div28.i)
  %cmp31.not.i = icmp eq i32 %div4.i, %div28.i
  br i1 %cmp31.not.i, label %if.end40.i, label %lor.lhs.false30.i.if.then32.i_crit_edge

lor.lhs.false30.i.if.then32.i_crit_edge:          ; preds = %lor.lhs.false30.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then32.i

if.then32.i:                                      ; preds = %lor.lhs.false30.i.if.then32.i_crit_edge, %dm_get_oriented_plane_size.exit119.i.if.then32.i_crit_edge
  %210 = ptrtoint ptr %169 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %169, align 8
  %tobool34.not.i = icmp eq ptr %211, null
  br i1 %tobool34.not.i, label %if.then32.i.if.then388_crit_edge, label %cond.true.i

if.then32.i.if.then388_crit_edge:                 ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then388

cond.true.i:                                      ; preds = %if.then32.i
  call void @__sanitizer_cov_trace_pc() #22
  %dev36.i = getelementptr inbounds %struct.drm_device, ptr %211, i32 0, i32 2
  %212 = ptrtoint ptr %dev36.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %dev36.i, align 4
  br label %if.then388

if.end40.i:                                       ; preds = %lor.lhs.false30.i
  %crtc_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 4
  %214 = ptrtoint ptr %crtc_x.i to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %crtc_x.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %215)
  %cmp41.i = icmp slt i32 %215, 1
  br i1 %cmp41.i, label %land.lhs.true42.i, label %if.end40.i.for.inc.i_crit_edge

if.end40.i.for.inc.i_crit_edge:                   ; preds = %if.end40.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true42.i:                                ; preds = %if.end40.i
  %crtc_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %196, i32 0, i32 5
  %216 = ptrtoint ptr %crtc_y.i to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %crtc_y.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %217)
  %cmp43.i = icmp slt i32 %217, 1
  br i1 %cmp43.i, label %land.lhs.true44.i, label %land.lhs.true42.i.for.inc.i_crit_edge

land.lhs.true42.i.for.inc.i_crit_edge:            ; preds = %land.lhs.true42.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true44.i:                                ; preds = %land.lhs.true42.i
  %add.i = add i32 %215, %206
  %218 = ptrtoint ptr %hdisplay.i to i32
  call void @__asan_load2_noabort(i32 %218)
  %219 = load i16, ptr %hdisplay.i, align 4
  %conv.i = zext i16 %219 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i, i32 %conv.i)
  %cmp47.not.i = icmp ult i32 %add.i, %conv.i
  br i1 %cmp47.not.i, label %land.lhs.true44.i.for.inc.i_crit_edge, label %land.lhs.true49.i

land.lhs.true44.i.for.inc.i_crit_edge:            ; preds = %land.lhs.true44.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true49.i:                                ; preds = %land.lhs.true44.i
  %add52.i = add i32 %217, %208
  %220 = ptrtoint ptr %vdisplay.i to i32
  call void @__asan_load2_noabort(i32 %220)
  %221 = load i16, ptr %vdisplay.i, align 2
  %conv54.i = zext i16 %221 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %add52.i, i32 %conv54.i)
  %cmp55.not.i = icmp ult i32 %add52.i, %conv54.i
  %i.0.i = add i32 %i.0122.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.0.i)
  %cmp.i899 = icmp sgt i32 %i.0.i, -1
  %or.cond123.i = select i1 %cmp55.not.i, i1 %cmp.i899, i1 false
  br i1 %or.cond123.i, label %land.lhs.true49.i.for.body.i.backedge_crit_edge, label %land.lhs.true49.i.for.inc391_crit_edge

land.lhs.true49.i.for.inc391_crit_edge:           ; preds = %land.lhs.true49.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

land.lhs.true49.i.for.body.i.backedge_crit_edge:  ; preds = %land.lhs.true49.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.backedge

for.inc.i:                                        ; preds = %land.lhs.true44.i.for.inc.i_crit_edge, %land.lhs.true42.i.for.inc.i_crit_edge, %if.end40.i.for.inc.i_crit_edge, %if.end18.i.for.inc.i_crit_edge, %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %i.0.old.i = add i32 %i.0122.i, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %i.0.old.i)
  %cmp.old.i = icmp sgt i32 %i.0.old.i, -1
  br i1 %cmp.old.i, label %for.inc.i.for.body.i.backedge_crit_edge, label %for.inc.i.for.inc391_crit_edge

for.inc.i.for.inc391_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc391

for.inc.i.for.body.i.backedge_crit_edge:          ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.backedge

for.body.i.backedge:                              ; preds = %for.inc.i.for.body.i.backedge_crit_edge, %land.lhs.true49.i.for.body.i.backedge_crit_edge
  %i.0122.i.be = phi i32 [ %i.0.old.i, %for.inc.i.for.body.i.backedge_crit_edge ], [ %i.0.i, %land.lhs.true49.i.for.body.i.backedge_crit_edge ]
  br label %for.body.i

if.then388:                                       ; preds = %cond.true.i, %if.then32.i.if.then388_crit_edge
  %cond.i = phi ptr [ %213, %cond.true.i ], [ null, %if.then32.i.if.then388_crit_edge ]
  %base.i = getelementptr inbounds %struct.drm_plane, ptr %173, i32 0, i32 4
  %222 = ptrtoint ptr %base.i to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %base.i, align 4
  %name.i = getelementptr inbounds %struct.drm_plane, ptr %173, i32 0, i32 2
  %224 = ptrtoint ptr %name.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %name.i, align 4
  %base37.i = getelementptr inbounds %struct.drm_plane, ptr %194, i32 0, i32 4
  %226 = ptrtoint ptr %base37.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %base37.i, align 4
  %name39.i = getelementptr inbounds %struct.drm_plane, ptr %194, i32 0, i32 2
  %228 = ptrtoint ptr %name39.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %name39.i, align 4
  tail call void (ptr, i32, ptr, ...) @drm_dev_dbg(ptr noundef %cond.i, i32 noundef 16, ptr noundef nonnull @.str.316, i32 noundef %223, ptr noundef %225, i32 noundef %227, ptr noundef %229) #20
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.282) #20
  br label %if.else601

for.inc391:                                       ; preds = %for.inc.i.for.inc391_crit_edge, %land.lhs.true49.i.for.inc391_crit_edge, %dm_get_oriented_plane_size.exit.i.for.inc391_crit_edge, %lor.lhs.false.i.for.inc391_crit_edge, %land.lhs.true377.for.inc391_crit_edge, %for.body372.for.inc391_crit_edge
  %inc392 = add nuw nsw i32 %i.8985, 1
  %exitcond1011.not = icmp eq i32 %inc392, %153
  br i1 %exitcond1011.not, label %for.inc391.for.end393_crit_edge, label %for.inc391.for.body372_crit_edge

for.inc391.for.body372_crit_edge:                 ; preds = %for.inc391
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body372

for.inc391.for.end393_crit_edge:                  ; preds = %for.inc391
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end393

for.end393:                                       ; preds = %for.inc391.for.end393_crit_edge, %for.cond366.preheader.for.end393_crit_edge
  %legacy_cursor_update = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %230 = ptrtoint ptr %legacy_cursor_update to i32
  call void @__asan_load1_noabort(i32 %230)
  %bf.load394 = load i8, ptr %legacy_cursor_update, align 4
  %231 = and i8 %bf.load394, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %231)
  %bf.cast397.not = icmp eq i8 %231, 0
  br i1 %bf.cast397.not, label %for.end393.if.end413_crit_edge, label %if.then398

for.end393.if.end413_crit_edge:                   ; preds = %for.end393
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end413

if.then398:                                       ; preds = %for.end393
  %call399 = tail call i32 @drm_atomic_helper_async_check(ptr noundef %dev, ptr noundef %state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call399)
  %tobool400.not = icmp eq i32 %call399, 0
  %232 = ptrtoint ptr %legacy_cursor_update to i32
  call void @__asan_load1_noabort(i32 %232)
  %bf.load402 = load i8, ptr %legacy_cursor_update, align 4
  %bf.shl = select i1 %tobool400.not, i8 32, i8 0
  %bf.clear403 = and i8 %bf.load402, -33
  %bf.set404 = or i8 %bf.clear403, %bf.shl
  store i8 %bf.set404, ptr %legacy_cursor_update, align 4
  br i1 %tobool400.not, label %if.then398.cleanup604_crit_edge, label %if.then398.if.end413_crit_edge

if.then398.if.end413_crit_edge:                   ; preds = %if.then398
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end413

if.then398.cleanup604_crit_edge:                  ; preds = %if.then398
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup604

if.end413:                                        ; preds = %if.then398.if.end413_crit_edge, %for.end393.if.end413_crit_edge
  %233 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %num_connector, align 4
  %235 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_load1_noabort(i32 %235)
  %lock_and_validation_needed.promoted = load i8, ptr %lock_and_validation_needed, align 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %234)
  %cmp416988 = icmp sgt i32 %234, 0
  br i1 %cmp416988, label %for.body418.lr.ph, label %if.end413.for.end466_crit_edge

if.end413.for.end466_crit_edge:                   ; preds = %if.end413
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end466

for.body418.lr.ph:                                ; preds = %if.end413
  %connectors419 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %236 = ptrtoint ptr %connectors419 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %connectors419, align 4
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body418

for.body418:                                      ; preds = %for.inc464.for.body418_crit_edge, %for.body418.lr.ph
  %i.9989 = phi i32 [ 0, %for.body418.lr.ph ], [ %inc465, %for.inc464.for.body418_crit_edge ]
  %238 = phi i8 [ %lock_and_validation_needed.promoted, %for.body418.lr.ph ], [ %255, %for.inc464.for.body418_crit_edge ]
  %arrayidx420 = getelementptr %struct.__drm_connnectors_state, ptr %237, i32 %i.9989
  %239 = ptrtoint ptr %arrayidx420 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load ptr, ptr %arrayidx420, align 4
  %tobool422.not = icmp eq ptr %240, null
  br i1 %tobool422.not, label %for.body418.for.inc464_crit_edge, label %land.lhs.true423

for.body418.for.inc464_crit_edge:                 ; preds = %for.body418
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc464

land.lhs.true423:                                 ; preds = %for.body418
  %old_state429 = getelementptr %struct.__drm_connnectors_state, ptr %237, i32 %i.9989, i32 2
  %241 = ptrtoint ptr %old_state429 to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load ptr, ptr %old_state429, align 4
  %new_state432 = getelementptr %struct.__drm_connnectors_state, ptr %237, i32 %i.9989, i32 3
  %243 = ptrtoint ptr %new_state432 to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load ptr, ptr %new_state432, align 4
  %crtc444 = getelementptr inbounds %struct.drm_connector_state, ptr %244, i32 0, i32 1
  %245 = ptrtoint ptr %crtc444 to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %crtc444, align 4
  %tobool447.not = icmp eq ptr %246, null
  br i1 %tobool447.not, label %land.lhs.true423.for.inc464_crit_edge, label %lor.lhs.false448

land.lhs.true423.for.inc464_crit_edge:            ; preds = %land.lhs.true423
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc464

lor.lhs.false448:                                 ; preds = %land.lhs.true423
  %247 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %crtcs.i, align 4
  %index.i.i900 = getelementptr inbounds %struct.drm_crtc, ptr %246, i32 0, i32 8
  %249 = ptrtoint ptr %index.i.i900 to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %index.i.i900, align 4
  %new_state.i901 = getelementptr %struct.__drm_crtcs_state, ptr %248, i32 %250, i32 3
  %251 = ptrtoint ptr %new_state.i901 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load ptr, ptr %new_state.i901, align 4
  %mode_changed.i902 = getelementptr inbounds %struct.drm_crtc_state, ptr %252, i32 0, i32 3
  %253 = ptrtoint ptr %mode_changed.i902 to i32
  call void @__asan_load1_noabort(i32 %253)
  %bf.load.i903 = load i8, ptr %mode_changed.i902, align 2
  %254 = and i8 %bf.load.i903, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %254)
  %.not = icmp eq i8 %254, 0
  br i1 %.not, label %if.end454, label %lor.lhs.false448.for.inc464_crit_edge

lor.lhs.false448.for.inc464_crit_edge:            ; preds = %lor.lhs.false448
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc464

if.end454:                                        ; preds = %lor.lhs.false448
  call void @__sanitizer_cov_trace_pc() #22
  %call455 = tail call fastcc zeroext i1 @is_scaling_state_different(ptr noundef %244, ptr noundef %242)
  %spec.select = select i1 %call455, i8 1, i8 %238
  br label %for.inc464

for.inc464:                                       ; preds = %if.end454, %lor.lhs.false448.for.inc464_crit_edge, %land.lhs.true423.for.inc464_crit_edge, %for.body418.for.inc464_crit_edge
  %255 = phi i8 [ %238, %lor.lhs.false448.for.inc464_crit_edge ], [ %238, %land.lhs.true423.for.inc464_crit_edge ], [ %238, %for.body418.for.inc464_crit_edge ], [ %spec.select, %if.end454 ]
  %inc465 = add nuw nsw i32 %i.9989, 1
  %exitcond1012.not = icmp eq i32 %inc465, %234
  br i1 %exitcond1012.not, label %for.inc464.for.end466_crit_edge, label %for.inc464.for.body418_crit_edge

for.inc464.for.body418_crit_edge:                 ; preds = %for.inc464
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body418

for.inc464.for.end466_crit_edge:                  ; preds = %for.inc464
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end466

for.end466:                                       ; preds = %for.inc464.for.end466_crit_edge, %if.end413.for.end466_crit_edge
  %.lcssa987 = phi i8 [ %lock_and_validation_needed.promoted, %if.end413.for.end466_crit_edge ], [ %255, %for.inc464.for.end466_crit_edge ]
  %256 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %256)
  store i8 %.lcssa987, ptr %lock_and_validation_needed, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %.lcssa987)
  %tobool467.not = icmp eq i8 %.lcssa987, 0
  br i1 %tobool467.not, label %for.cond488.preheader, label %if.end.i905

for.cond488.preheader:                            ; preds = %for.end466
  %num_private_objs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 7
  %257 = ptrtoint ptr %num_private_objs to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load i32, ptr %num_private_objs, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %258)
  %cmp489992 = icmp sgt i32 %258, 0
  br i1 %cmp489992, label %for.body491.lr.ph, label %for.cond488.preheader.if.end533_crit_edge

for.cond488.preheader.if.end533_crit_edge:        ; preds = %for.cond488.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end533

for.body491.lr.ph:                                ; preds = %for.cond488.preheader
  %private_objs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 8
  %259 = ptrtoint ptr %private_objs to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load ptr, ptr %private_objs, align 4
  %funcs495 = getelementptr i8, ptr %dev, i32 83048
  %261 = ptrtoint ptr %funcs495 to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load ptr, ptr %funcs495, align 8
  br label %for.body491

if.end.i905:                                      ; preds = %for.end466
  %263 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load ptr, ptr %dev41, align 4
  %atomic_obj.i = getelementptr i8, ptr %264, i32 82928
  %call3.i = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %state, ptr noundef %atomic_obj.i) #20
  %cmp.i.i = icmp ugt ptr %call3.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %if.then471, label %if.end472

if.then471:                                       ; preds = %if.end.i905
  call void @__sanitizer_cov_trace_pc() #22
  %265 = ptrtoint ptr %call3.i to i32
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.283) #20
  br label %fail

if.end472:                                        ; preds = %if.end.i905
  %call473 = tail call fastcc i32 @do_aquire_global_lock(ptr noundef %dev, ptr noundef %state)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call473)
  %tobool474.not = icmp eq i32 %call473, 0
  br i1 %tobool474.not, label %if.end476, label %if.then475

if.then475:                                       ; preds = %if.end472
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.284) #20
  br label %fail

if.end476:                                        ; preds = %if.end472
  %call477 = tail call i32 @drm_dp_mst_atomic_check(ptr noundef %state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call477)
  %tobool478.not = icmp eq i32 %call477, 0
  br i1 %tobool478.not, label %if.end480, label %if.then479

if.then479:                                       ; preds = %if.end476
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.285) #20
  br label %fail

if.end480:                                        ; preds = %if.end476
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %call3.i, i32 0, i32 1
  %266 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %context, align 4
  %call481 = tail call i32 @dc_validate_global_state(ptr noundef %1, ptr noundef %267, i1 noundef zeroext true) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call481)
  %cmp482.not = icmp eq i32 %call481, 1
  br i1 %cmp482.not, label %if.end480.if.end533_crit_edge, label %if.then484

if.end480.if.end533_crit_edge:                    ; preds = %if.end480
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end533

if.then484:                                       ; preds = %if.end480
  call void @__sanitizer_cov_trace_pc() #22
  %call485 = tail call ptr @dc_status_to_str(i32 noundef %call481) #20
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.286, ptr noundef %call485, i32 noundef %call481) #20
  br label %if.else601

for.body491:                                      ; preds = %for.inc530.for.body491_crit_edge, %for.body491.lr.ph
  %i.10993 = phi i32 [ 0, %for.body491.lr.ph ], [ %inc531, %for.inc530.for.body491_crit_edge ]
  %arrayidx492 = getelementptr %struct.__drm_private_objs_state, ptr %260, i32 %i.10993
  %268 = ptrtoint ptr %arrayidx492 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %arrayidx492, align 4
  %funcs = getelementptr inbounds %struct.drm_private_obj, ptr %269, i32 0, i32 3
  %270 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %funcs, align 4
  %cmp496 = icmp eq ptr %271, %262
  br i1 %cmp496, label %if.then498, label %for.inc530

if.then498:                                       ; preds = %for.body491
  %sub500 = add nsw i32 %258, -1
  %state503 = getelementptr %struct.__drm_private_objs_state, ptr %260, i32 %i.10993, i32 1
  %272 = ptrtoint ptr %state503 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %state503, align 4
  tail call void @dm_atomic_destroy_state(ptr noundef %269, ptr noundef %273)
  call void @__sanitizer_cov_trace_cmp4(i32 %i.10993, i32 %sub500)
  %cmp504.not = icmp eq i32 %i.10993, %sub500
  br i1 %cmp504.not, label %if.then498.cleanup527_crit_edge, label %if.then506

if.then498.cleanup527_crit_edge:                  ; preds = %if.then498
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup527

if.then506:                                       ; preds = %if.then498
  call void @__sanitizer_cov_trace_pc() #22
  %274 = ptrtoint ptr %private_objs to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %private_objs, align 4
  %arrayidx508 = getelementptr %struct.__drm_private_objs_state, ptr %275, i32 %i.10993
  %arrayidx510 = getelementptr %struct.__drm_private_objs_state, ptr %275, i32 %sub500
  %276 = call ptr @memcpy(ptr %arrayidx508, ptr %arrayidx510, i32 16)
  br label %cleanup527

cleanup527:                                       ; preds = %if.then506, %if.then498.cleanup527_crit_edge
  %277 = ptrtoint ptr %private_objs to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load ptr, ptr %private_objs, align 4
  %arrayidx513 = getelementptr %struct.__drm_private_objs_state, ptr %278, i32 %sub500
  %279 = ptrtoint ptr %arrayidx513 to i32
  call void @__asan_store4_noabort(i32 %279)
  store ptr null, ptr %arrayidx513, align 4
  %280 = load ptr, ptr %private_objs, align 4
  %state517 = getelementptr %struct.__drm_private_objs_state, ptr %280, i32 %sub500, i32 1
  %281 = ptrtoint ptr %state517 to i32
  call void @__asan_store4_noabort(i32 %281)
  store ptr null, ptr %state517, align 4
  %282 = load ptr, ptr %private_objs, align 4
  %old_state520 = getelementptr %struct.__drm_private_objs_state, ptr %282, i32 %sub500, i32 2
  %283 = ptrtoint ptr %old_state520 to i32
  call void @__asan_store4_noabort(i32 %283)
  store ptr null, ptr %old_state520, align 4
  %284 = load ptr, ptr %private_objs, align 4
  %new_state523 = getelementptr %struct.__drm_private_objs_state, ptr %284, i32 %sub500, i32 3
  %285 = ptrtoint ptr %new_state523 to i32
  call void @__asan_store4_noabort(i32 %285)
  store ptr null, ptr %new_state523, align 4
  %286 = ptrtoint ptr %num_private_objs to i32
  call void @__asan_store4_noabort(i32 %286)
  store i32 %sub500, ptr %num_private_objs, align 4
  br label %if.end533

for.inc530:                                       ; preds = %for.body491
  %inc531 = add nuw nsw i32 %i.10993, 1
  %exitcond1013.not = icmp eq i32 %inc531, %258
  br i1 %exitcond1013.not, label %for.inc530.if.end533_crit_edge, label %for.inc530.for.body491_crit_edge

for.inc530.for.body491_crit_edge:                 ; preds = %for.inc530
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body491

for.inc530.if.end533_crit_edge:                   ; preds = %for.inc530
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end533

if.end533:                                        ; preds = %for.inc530.if.end533_crit_edge, %cleanup527, %if.end480.if.end533_crit_edge, %for.cond488.preheader.if.end533_crit_edge
  %287 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %dev41, align 4
  %num_crtc537994 = getelementptr inbounds %struct.drm_device, ptr %288, i32 0, i32 30, i32 19
  %289 = ptrtoint ptr %num_crtc537994 to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load i32, ptr %num_crtc537994, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %290)
  %cmp538995 = icmp sgt i32 %290, 0
  br i1 %cmp538995, label %for.body540.lr.ph, label %if.end533.cleanup604.sink.split_crit_edge

if.end533.cleanup604.sink.split_crit_edge:        ; preds = %if.end533
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup604.sink.split

for.body540.lr.ph:                                ; preds = %if.end533
  %crtcs541 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %cond = select i1 %tobool467.not, i32 0, i32 2
  br label %for.body540

for.body540:                                      ; preds = %for.inc561.for.body540_crit_edge, %for.body540.lr.ph
  %i.11996 = phi i32 [ 0, %for.body540.lr.ph ], [ %inc562, %for.inc561.for.body540_crit_edge ]
  %291 = ptrtoint ptr %crtcs541 to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %crtcs541, align 4
  %arrayidx542 = getelementptr %struct.__drm_crtcs_state, ptr %292, i32 %i.11996
  %293 = ptrtoint ptr %arrayidx542 to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load ptr, ptr %arrayidx542, align 8
  %tobool544.not = icmp eq ptr %294, null
  br i1 %tobool544.not, label %for.body540.for.inc561_crit_edge, label %land.lhs.true545

for.body540.for.inc561_crit_edge:                 ; preds = %for.body540
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc561

land.lhs.true545:                                 ; preds = %for.body540
  call void @__sanitizer_cov_trace_pc() #22
  %new_state551 = getelementptr %struct.__drm_crtcs_state, ptr %292, i32 %i.11996, i32 3
  %295 = ptrtoint ptr %new_state551 to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %new_state551, align 4
  %update_type = getelementptr inbounds %struct.dm_crtc_state, ptr %296, i32 0, i32 5
  %297 = ptrtoint ptr %update_type to i32
  call void @__asan_store4_noabort(i32 %297)
  store i32 %cond, ptr %update_type, align 4
  br label %for.inc561

for.inc561:                                       ; preds = %land.lhs.true545, %for.body540.for.inc561_crit_edge
  %inc562 = add nuw nsw i32 %i.11996, 1
  %298 = ptrtoint ptr %dev41 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %dev41, align 4
  %num_crtc537 = getelementptr inbounds %struct.drm_device, ptr %299, i32 0, i32 30, i32 19
  %300 = ptrtoint ptr %num_crtc537 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %num_crtc537, align 4
  %cmp538 = icmp slt i32 %inc562, %301
  br i1 %cmp538, label %for.inc561.for.body540_crit_edge, label %for.inc561.cleanup604.sink.split_crit_edge

for.inc561.cleanup604.sink.split_crit_edge:       ; preds = %for.inc561
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup604.sink.split

for.inc561.for.body540_crit_edge:                 ; preds = %for.inc561
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body540

fail:                                             ; preds = %if.then479, %if.then475, %if.then471, %if.then334, %if.then326, %if.then294, %if.then262, %if.then231, %cleanup196, %if.then95, %if.then91, %if.then84, %cleanup, %if.then
  %ret.10 = phi i32 [ %call2, %if.then ], [ %28, %cleanup ], [ %call82, %if.then84 ], [ %call89, %if.then91 ], [ %call93, %if.then95 ], [ %90, %cleanup196 ], [ %call229, %if.then231 ], [ %call260, %if.then262 ], [ %call292, %if.then294 ], [ %call324, %if.then326 ], [ %call332, %if.then334 ], [ %265, %if.then471 ], [ %call473, %if.then475 ], [ %call477, %if.then479 ]
  %302 = zext i32 %ret.10 to i64
  call void @__sanitizer_cov_trace_switch(i64 %302, ptr @__sancov_gen_cov_switch_values.449)
  switch i32 %ret.10, label %fail.if.else601_crit_edge [
    i32 -35, label %if.then590
    i32 -4, label %fail.if.then600_crit_edge
    i32 -11, label %fail.if.then600_crit_edge1067
    i32 -512, label %fail.if.then600_crit_edge1068
  ]

fail.if.then600_crit_edge1068:                    ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then600

fail.if.then600_crit_edge1067:                    ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then600

fail.if.then600_crit_edge:                        ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then600

fail.if.else601_crit_edge:                        ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else601

if.then590:                                       ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.287) #20
  br label %cleanup604.sink.split

if.then600:                                       ; preds = %fail.if.then600_crit_edge, %fail.if.then600_crit_edge1067, %fail.if.then600_crit_edge1068
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.288) #20
  br label %cleanup604.sink.split

if.else601:                                       ; preds = %fail.if.else601_crit_edge, %if.then484, %if.then388
  %ret.10923 = phi i32 [ %ret.10, %fail.if.else601_crit_edge ], [ -22, %if.then388 ], [ -22, %if.then484 ]
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.289, i32 noundef %ret.10923) #20
  br label %cleanup604.sink.split

cleanup604.sink.split:                            ; preds = %if.else601, %if.then600, %if.then590, %for.inc561.cleanup604.sink.split_crit_edge, %if.end533.cleanup604.sink.split_crit_edge
  %ret.10922.sink = phi i32 [ 0, %if.end533.cleanup604.sink.split_crit_edge ], [ %ret.10, %if.then600 ], [ %ret.10923, %if.else601 ], [ -35, %if.then590 ], [ 0, %for.inc561.cleanup604.sink.split_crit_edge ]
  tail call fastcc void @trace_amdgpu_dm_atomic_check_finish(ptr noundef %state, i32 noundef %ret.10922.sink)
  br label %cleanup604

cleanup604:                                       ; preds = %cleanup604.sink.split, %if.then398.cleanup604_crit_edge
  %retval.0 = phi i32 [ 0, %if.then398.cleanup604_crit_edge ], [ %ret.10922.sink, %cleanup604.sink.split ]
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %lock_and_validation_needed) #20
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_commit(ptr noundef, ptr noundef, i1 noundef zeroext) #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_lookup_format_info(i32 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_atomic_check_begin(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_begin, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_atomic_check_begin, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !989
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_begin, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !990
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !990
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_begin, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_atomic_check_begin.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_atomic_check_begin.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 356, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_check_modeset(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_get_crtc_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_verify_lut_sizes(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_add_affected_connectors(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_add_affected_planes(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_get_plane_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dm_update_plane_state(ptr noundef %dc, ptr noundef %state, ptr nocapture noundef readonly %plane, ptr nocapture noundef readonly %old_plane_state, ptr noundef %new_plane_state, i1 noundef zeroext %enable, ptr nocapture noundef writeonly %lock_and_validation_needed) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %crtc = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 1
  %0 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtc, align 4
  %crtc1 = getelementptr inbounds %struct.drm_plane_state, ptr %old_plane_state, i32 0, i32 1
  %2 = ptrtoint ptr %crtc1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %crtc1, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 16
  %4 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %5)
  %cmp = icmp eq i32 %5, 2
  br i1 %cmp, label %if.then, label %if.end25

if.then:                                          ; preds = %entry
  %enable.not = xor i1 %enable, true
  %tobool5.not = icmp eq ptr %1, null
  %or.cond = select i1 %enable.not, i1 true, i1 %tobool5.not
  br i1 %or.cond, label %if.then.cleanup132_crit_edge, label %land.rhs.i

if.then.cleanup132_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

land.rhs.i:                                       ; preds = %if.then
  %state7 = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %6 = ptrtoint ptr %state7 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %state7, align 4
  %fb.i = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 2
  %8 = ptrtoint ptr %fb.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %fb.i, align 4
  %cmp1.not.i = icmp eq ptr %9, null
  br i1 %cmp1.not.i, label %do.end.i, label %land.rhs.i.if.end.i_crit_edge, !prof !975

land.rhs.i.if.end.i_crit_edge:                    ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

do.end.i:                                         ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.296, i32 noundef 221, i32 noundef 9, ptr noundef null) #20
  br label %if.end.i

if.end.i:                                         ; preds = %do.end.i, %land.rhs.i.if.end.i_crit_edge
  %crtc24.i = getelementptr inbounds %struct.drm_plane_state, ptr %7, i32 0, i32 1
  %10 = ptrtoint ptr %crtc24.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %crtc24.i, align 4
  %tobool25.not.i = icmp eq ptr %11, null
  br i1 %tobool25.not.i, label %if.end.i.if.end_crit_edge, label %drm_atomic_plane_disabling.exit

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

drm_atomic_plane_disabling.exit:                  ; preds = %if.end.i
  %12 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %crtc, align 4
  %tobool28.not.i = icmp eq ptr %13, null
  br i1 %tobool28.not.i, label %drm_atomic_plane_disabling.exit.cleanup132_crit_edge, label %drm_atomic_plane_disabling.exit.if.end_crit_edge

drm_atomic_plane_disabling.exit.if.end_crit_edge: ; preds = %drm_atomic_plane_disabling.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

drm_atomic_plane_disabling.exit.cleanup132_crit_edge: ; preds = %drm_atomic_plane_disabling.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end:                                           ; preds = %drm_atomic_plane_disabling.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 8
  %14 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %src_x, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %15)
  %cmp12.not = icmp eq i32 %15, 0
  br i1 %cmp12.not, label %lor.lhs.false13, label %if.end.if.then15_crit_edge

if.end.if.then15_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then15

lor.lhs.false13:                                  ; preds = %if.end
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 9
  %16 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %src_y, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp14.not = icmp eq i32 %17, 0
  br i1 %cmp14.not, label %if.end16, label %lor.lhs.false13.if.then15_crit_edge

lor.lhs.false13.if.then15_crit_edge:              ; preds = %lor.lhs.false13
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then15

if.then15:                                        ; preds = %lor.lhs.false13.if.then15_crit_edge, %if.end.if.then15_crit_edge
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.293) #20
  br label %cleanup132

if.end16:                                         ; preds = %lor.lhs.false13
  %18 = ptrtoint ptr %fb.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %fb.i, align 4
  %tobool17.not = icmp eq ptr %19, null
  br i1 %tobool17.not, label %if.end16.if.end24_crit_edge, label %if.then18

if.end16.if.end24_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

if.then18:                                        ; preds = %if.end16
  %call20 = tail call fastcc i32 @dm_check_cursor_fb(ptr noundef nonnull %1, ptr noundef %new_plane_state, ptr noundef nonnull %19)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.then18.if.end24_crit_edge, label %if.then18.cleanup132_crit_edge

if.then18.cleanup132_crit_edge:                   ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.then18.if.end24_crit_edge:                     ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24

if.end24:                                         ; preds = %if.then18.if.end24_crit_edge, %if.end16.if.end24_crit_edge
  br label %cleanup132

if.end25:                                         ; preds = %entry
  %allow_modeset.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 2
  %20 = ptrtoint ptr %allow_modeset.i to i32
  call void @__asan_load1_noabort(i32 %20)
  %bf.load.i = load i8, ptr %allow_modeset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load.i)
  %bf.cast.not.i = icmp sgt i8 %bf.load.i, -1
  %cmp.not.i = icmp eq ptr %3, %1
  %or.cond257 = select i1 %bf.cast.not.i, i1 %cmp.not.i, i1 false
  br i1 %or.cond257, label %if.end3.i, label %if.end25.should_reset_plane.exit_crit_edge

if.end25.should_reset_plane.exit_crit_edge:       ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end3.i:                                        ; preds = %if.end25
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %should_reset_plane.exit.thread, label %if.end6.i

if.end6.i:                                        ; preds = %if.end3.i
  %crtcs.i.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %21 = ptrtoint ptr %crtcs.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %crtcs.i.i, align 4
  %index.i.i.i = getelementptr inbounds %struct.drm_crtc, ptr %1, i32 0, i32 8
  %23 = ptrtoint ptr %index.i.i.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %index.i.i.i, align 4
  %new_state.i.i = getelementptr %struct.__drm_crtcs_state, ptr %22, i32 %24, i32 3
  %25 = ptrtoint ptr %new_state.i.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %new_state.i.i, align 4
  %tobool8.not.i = icmp eq ptr %26, null
  br i1 %tobool8.not.i, label %if.end6.i.should_reset_plane.exit_crit_edge, label %if.end10.i

if.end6.i.should_reset_plane.exit_crit_edge:      ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end10.i:                                       ; preds = %if.end6.i
  %color_mgmt_changed.i = getelementptr inbounds %struct.drm_crtc_state, ptr %26, i32 0, i32 3
  %27 = ptrtoint ptr %color_mgmt_changed.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %bf.load11.i = load i8, ptr %color_mgmt_changed.i, align 2
  %28 = and i8 %bf.load11.i, 116
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %28)
  %.not.i = icmp eq i8 %28, 0
  br i1 %.not.i, label %for.cond.preheader.i, label %if.end10.i.should_reset_plane.exit_crit_edge

if.end10.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end10.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

for.cond.preheader.i:                             ; preds = %if.end10.i
  %dev.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %29 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %dev.i, align 4
  %num_total_plane.i = getelementptr inbounds %struct.drm_device, ptr %30, i32 0, i32 30, i32 17
  %31 = ptrtoint ptr %num_total_plane.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %num_total_plane.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %cmp193.i = icmp sgt i32 %32, 0
  br i1 %cmp193.i, label %for.body.lr.ph.i, label %for.cond.preheader.i.should_reset_plane.exit_crit_edge

for.cond.preheader.i.should_reset_plane.exit_crit_edge: ; preds = %for.cond.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

for.body.lr.ph.i:                                 ; preds = %for.cond.preheader.i
  %planes.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  %33 = ptrtoint ptr %planes.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %planes.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.04.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.__drm_planes_state, ptr %34, i32 %i.04.i
  %35 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %arrayidx.i, align 4
  %tobool20.not.i = icmp eq ptr %36, null
  br i1 %tobool20.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i212

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true.i212:                               ; preds = %for.body.i
  %old_state.i = getelementptr %struct.__drm_planes_state, ptr %34, i32 %i.04.i, i32 2
  %37 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %old_state.i, align 4
  %new_state.i = getelementptr %struct.__drm_planes_state, ptr %34, i32 %i.04.i, i32 3
  %39 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %new_state.i, align 4
  %type.i = getelementptr inbounds %struct.drm_plane, ptr %36, i32 0, i32 16
  %41 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %42)
  %cmp29.i = icmp eq i32 %42, 2
  br i1 %cmp29.i, label %land.lhs.true.i212.for.inc.i_crit_edge, label %if.end31.i

land.lhs.true.i212.for.inc.i_crit_edge:           ; preds = %land.lhs.true.i212
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.end31.i:                                       ; preds = %land.lhs.true.i212
  %crtc32.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 1
  %43 = ptrtoint ptr %crtc32.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %crtc32.i, align 4
  %cmp34.not.i = icmp eq ptr %44, %1
  br i1 %cmp34.not.i, label %if.end31.i.if.end40.i_crit_edge, label %land.lhs.true35.i

if.end31.i.if.end40.i_crit_edge:                  ; preds = %if.end31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end40.i

land.lhs.true35.i:                                ; preds = %if.end31.i
  %crtc36.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 1
  %45 = ptrtoint ptr %crtc36.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %crtc36.i, align 4
  %cmp38.not.i = icmp eq ptr %46, %1
  br i1 %cmp38.not.i, label %land.lhs.true35.i.if.end40.i_crit_edge, label %land.lhs.true35.i.for.inc.i_crit_edge

land.lhs.true35.i.for.inc.i_crit_edge:            ; preds = %land.lhs.true35.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true35.i.if.end40.i_crit_edge:           ; preds = %land.lhs.true35.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end40.i

if.end40.i:                                       ; preds = %land.lhs.true35.i.if.end40.i_crit_edge, %if.end31.i.if.end40.i_crit_edge
  %crtc42.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 1
  %47 = ptrtoint ptr %crtc42.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %crtc42.i, align 4
  %cmp43.not.i = icmp eq ptr %44, %48
  br i1 %cmp43.not.i, label %if.end45.i, label %if.end40.i.should_reset_plane.exit_crit_edge

if.end40.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end40.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end45.i:                                       ; preds = %if.end40.i
  %src_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 11
  %49 = ptrtoint ptr %src_w.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %src_w.i, align 4
  %src_w46.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 11
  %51 = ptrtoint ptr %src_w46.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %src_w46.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %50, i32 %52)
  %cmp47.not.i = icmp eq i32 %50, %52
  br i1 %cmp47.not.i, label %lor.lhs.false.i, label %if.end45.i.should_reset_plane.exit_crit_edge

if.end45.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end45.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false.i:                                  ; preds = %if.end45.i
  %src_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 10
  %53 = ptrtoint ptr %src_h.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %src_h.i, align 4
  %src_h48.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 10
  %55 = ptrtoint ptr %src_h48.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %src_h48.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %54, i32 %56)
  %cmp49.not.i = icmp eq i32 %54, %56
  br i1 %cmp49.not.i, label %lor.lhs.false50.i, label %lor.lhs.false.i.should_reset_plane.exit_crit_edge

lor.lhs.false.i.should_reset_plane.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false50.i:                                ; preds = %lor.lhs.false.i
  %crtc_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 6
  %57 = ptrtoint ptr %crtc_w.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %crtc_w.i, align 4
  %crtc_w51.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 6
  %59 = ptrtoint ptr %crtc_w51.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %crtc_w51.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %58, i32 %60)
  %cmp52.not.i = icmp eq i32 %58, %60
  br i1 %cmp52.not.i, label %lor.lhs.false53.i, label %lor.lhs.false50.i.should_reset_plane.exit_crit_edge

lor.lhs.false50.i.should_reset_plane.exit_crit_edge: ; preds = %lor.lhs.false50.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false53.i:                                ; preds = %lor.lhs.false50.i
  %crtc_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 7
  %61 = ptrtoint ptr %crtc_h.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %crtc_h.i, align 4
  %crtc_h54.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 7
  %63 = ptrtoint ptr %crtc_h54.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %crtc_h54.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %62, i32 %64)
  %cmp55.not.i = icmp eq i32 %62, %64
  br i1 %cmp55.not.i, label %if.end57.i, label %lor.lhs.false53.i.should_reset_plane.exit_crit_edge

lor.lhs.false53.i.should_reset_plane.exit_crit_edge: ; preds = %lor.lhs.false53.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end57.i:                                       ; preds = %lor.lhs.false53.i
  %rotation.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 14
  %65 = ptrtoint ptr %rotation.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %rotation.i, align 4
  %rotation58.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 14
  %67 = ptrtoint ptr %rotation58.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %rotation58.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %66, i32 %68)
  %cmp59.not.i = icmp eq i32 %66, %68
  br i1 %cmp59.not.i, label %if.end61.i, label %if.end57.i.should_reset_plane.exit_crit_edge

if.end57.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end57.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end61.i:                                       ; preds = %if.end57.i
  %pixel_blend_mode.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 13
  %69 = ptrtoint ptr %pixel_blend_mode.i to i32
  call void @__asan_load2_noabort(i32 %69)
  %70 = load i16, ptr %pixel_blend_mode.i, align 2
  %pixel_blend_mode62.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 13
  %71 = ptrtoint ptr %pixel_blend_mode62.i to i32
  call void @__asan_load2_noabort(i32 %71)
  %72 = load i16, ptr %pixel_blend_mode62.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %70, i16 %72)
  %cmp64.not.i = icmp eq i16 %70, %72
  br i1 %cmp64.not.i, label %if.end67.i, label %if.end61.i.should_reset_plane.exit_crit_edge

if.end61.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end61.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end67.i:                                       ; preds = %if.end61.i
  %alpha.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 12
  %73 = ptrtoint ptr %alpha.i to i32
  call void @__asan_load2_noabort(i32 %73)
  %74 = load i16, ptr %alpha.i, align 4
  %alpha69.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 12
  %75 = ptrtoint ptr %alpha69.i to i32
  call void @__asan_load2_noabort(i32 %75)
  %76 = load i16, ptr %alpha69.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %74, i16 %76)
  %cmp71.not.i = icmp eq i16 %74, %76
  br i1 %cmp71.not.i, label %if.end74.i, label %if.end67.i.should_reset_plane.exit_crit_edge

if.end67.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end67.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end74.i:                                       ; preds = %if.end67.i
  %color_range.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 18
  %77 = ptrtoint ptr %color_range.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %color_range.i, align 4
  %color_range75.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 18
  %79 = ptrtoint ptr %color_range75.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %color_range75.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %78, i32 %80)
  %cmp76.not.i = icmp eq i32 %78, %80
  br i1 %cmp76.not.i, label %lor.lhs.false78.i, label %if.end74.i.should_reset_plane.exit_crit_edge

if.end74.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end74.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false78.i:                                ; preds = %if.end74.i
  %color_encoding.i = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 17
  %81 = ptrtoint ptr %color_encoding.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %color_encoding.i, align 4
  %color_encoding79.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 17
  %83 = ptrtoint ptr %color_encoding79.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %color_encoding79.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %82, i32 %84)
  %cmp80.not.i = icmp eq i32 %82, %84
  br i1 %cmp80.not.i, label %if.end83.i, label %lor.lhs.false78.i.should_reset_plane.exit_crit_edge

lor.lhs.false78.i.should_reset_plane.exit_crit_edge: ; preds = %lor.lhs.false78.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end83.i:                                       ; preds = %lor.lhs.false78.i
  %fb.i213 = getelementptr inbounds %struct.drm_plane_state, ptr %38, i32 0, i32 2
  %85 = ptrtoint ptr %fb.i213 to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %fb.i213, align 4
  %tobool84.not.i = icmp eq ptr %86, null
  br i1 %tobool84.not.i, label %if.end83.i.for.inc.i_crit_edge, label %lor.lhs.false85.i

if.end83.i.for.inc.i_crit_edge:                   ; preds = %if.end83.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

lor.lhs.false85.i:                                ; preds = %if.end83.i
  %fb86.i = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 2
  %87 = ptrtoint ptr %fb86.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %fb86.i, align 4
  %tobool87.not.i = icmp eq ptr %88, null
  br i1 %tobool87.not.i, label %lor.lhs.false85.i.for.inc.i_crit_edge, label %if.end89.i

lor.lhs.false85.i.for.inc.i_crit_edge:            ; preds = %lor.lhs.false85.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.end89.i:                                       ; preds = %lor.lhs.false85.i
  %format.i = getelementptr inbounds %struct.drm_framebuffer, ptr %86, i32 0, i32 4
  %89 = ptrtoint ptr %format.i to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %format.i, align 8
  %format92.i = getelementptr inbounds %struct.drm_framebuffer, ptr %88, i32 0, i32 4
  %91 = ptrtoint ptr %format92.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %format92.i, align 8
  %cmp93.not.i = icmp eq ptr %90, %92
  br i1 %cmp93.not.i, label %if.end96.i, label %if.end89.i.should_reset_plane.exit_crit_edge

if.end89.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end89.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

if.end96.i:                                       ; preds = %if.end89.i
  %tiling_flags.i = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %86, i32 0, i32 1
  %93 = ptrtoint ptr %tiling_flags.i to i32
  call void @__asan_load8_noabort(i32 %93)
  %94 = load i64, ptr %tiling_flags.i, align 8
  %tiling_flags99.i = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %88, i32 0, i32 1
  %95 = ptrtoint ptr %tiling_flags99.i to i32
  call void @__asan_load8_noabort(i32 %95)
  %96 = load i64, ptr %tiling_flags99.i, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %94, i64 %96)
  %cmp100.not.i = icmp eq i64 %94, %96
  br i1 %cmp100.not.i, label %lor.lhs.false102.i, label %if.end96.i.should_reset_plane.exit_crit_edge

if.end96.i.should_reset_plane.exit_crit_edge:     ; preds = %if.end96.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false102.i:                               ; preds = %if.end96.i
  %modifier.i = getelementptr inbounds %struct.drm_framebuffer, ptr %86, i32 0, i32 8
  %97 = ptrtoint ptr %modifier.i to i32
  call void @__asan_load8_noabort(i32 %97)
  %98 = load i64, ptr %modifier.i, align 8
  %modifier104.i = getelementptr inbounds %struct.drm_framebuffer, ptr %88, i32 0, i32 8
  %99 = ptrtoint ptr %modifier104.i to i32
  call void @__asan_load8_noabort(i32 %99)
  %100 = load i64, ptr %modifier104.i, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %98, i64 %100)
  %cmp105.not.i = icmp eq i64 %98, %100
  br i1 %cmp105.not.i, label %lor.lhs.false102.i.for.inc.i_crit_edge, label %lor.lhs.false102.i.should_reset_plane.exit_crit_edge

lor.lhs.false102.i.should_reset_plane.exit_crit_edge: ; preds = %lor.lhs.false102.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

lor.lhs.false102.i.for.inc.i_crit_edge:           ; preds = %lor.lhs.false102.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

for.inc.i:                                        ; preds = %lor.lhs.false102.i.for.inc.i_crit_edge, %lor.lhs.false85.i.for.inc.i_crit_edge, %if.end83.i.for.inc.i_crit_edge, %land.lhs.true35.i.for.inc.i_crit_edge, %land.lhs.true.i212.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.04.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %32
  br i1 %exitcond.not.i, label %for.inc.i.should_reset_plane.exit_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

for.inc.i.should_reset_plane.exit_crit_edge:      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %should_reset_plane.exit

should_reset_plane.exit:                          ; preds = %for.inc.i.should_reset_plane.exit_crit_edge, %lor.lhs.false102.i.should_reset_plane.exit_crit_edge, %if.end96.i.should_reset_plane.exit_crit_edge, %if.end89.i.should_reset_plane.exit_crit_edge, %lor.lhs.false78.i.should_reset_plane.exit_crit_edge, %if.end74.i.should_reset_plane.exit_crit_edge, %if.end67.i.should_reset_plane.exit_crit_edge, %if.end61.i.should_reset_plane.exit_crit_edge, %if.end57.i.should_reset_plane.exit_crit_edge, %lor.lhs.false53.i.should_reset_plane.exit_crit_edge, %lor.lhs.false50.i.should_reset_plane.exit_crit_edge, %lor.lhs.false.i.should_reset_plane.exit_crit_edge, %if.end45.i.should_reset_plane.exit_crit_edge, %if.end40.i.should_reset_plane.exit_crit_edge, %for.cond.preheader.i.should_reset_plane.exit_crit_edge, %if.end10.i.should_reset_plane.exit_crit_edge, %if.end6.i.should_reset_plane.exit_crit_edge, %if.end25.should_reset_plane.exit_crit_edge
  %retval.3.i = phi i1 [ false, %if.end25.should_reset_plane.exit_crit_edge ], [ false, %if.end6.i.should_reset_plane.exit_crit_edge ], [ false, %if.end10.i.should_reset_plane.exit_crit_edge ], [ true, %for.cond.preheader.i.should_reset_plane.exit_crit_edge ], [ false, %lor.lhs.false102.i.should_reset_plane.exit_crit_edge ], [ false, %if.end96.i.should_reset_plane.exit_crit_edge ], [ false, %if.end89.i.should_reset_plane.exit_crit_edge ], [ false, %if.end74.i.should_reset_plane.exit_crit_edge ], [ false, %lor.lhs.false78.i.should_reset_plane.exit_crit_edge ], [ false, %if.end67.i.should_reset_plane.exit_crit_edge ], [ false, %if.end61.i.should_reset_plane.exit_crit_edge ], [ false, %if.end57.i.should_reset_plane.exit_crit_edge ], [ false, %if.end45.i.should_reset_plane.exit_crit_edge ], [ false, %lor.lhs.false.i.should_reset_plane.exit_crit_edge ], [ false, %lor.lhs.false50.i.should_reset_plane.exit_crit_edge ], [ false, %lor.lhs.false53.i.should_reset_plane.exit_crit_edge ], [ false, %if.end40.i.should_reset_plane.exit_crit_edge ], [ true, %for.inc.i.should_reset_plane.exit_crit_edge ]
  br i1 %enable, label %if.else, label %if.then29

should_reset_plane.exit.thread:                   ; preds = %if.end3.i
  br i1 %enable, label %if.else.thread, label %should_reset_plane.exit.thread.cleanup132_crit_edge

should_reset_plane.exit.thread.cleanup132_crit_edge: ; preds = %should_reset_plane.exit.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.else.thread:                                   ; preds = %should_reset_plane.exit.thread
  %state55262 = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %101 = ptrtoint ptr %state55262 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %state55262, align 4
  %fb.i219264 = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 2
  %103 = ptrtoint ptr %fb.i219264 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %fb.i219264, align 4
  %cmp1.not.i220265 = icmp eq ptr %104, null
  br i1 %cmp1.not.i220265, label %if.else.thread.if.end.i226_crit_edge, label %if.else.thread.do.end.i223_crit_edge

if.else.thread.do.end.i223_crit_edge:             ; preds = %if.else.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end.i223

if.else.thread.if.end.i226_crit_edge:             ; preds = %if.else.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i226

if.then29:                                        ; preds = %should_reset_plane.exit
  %tobool33.not = icmp eq ptr %3, null
  %or.cond207 = select i1 %retval.3.i, i1 true, i1 %tobool33.not
  br i1 %or.cond207, label %if.then29.cleanup132_crit_edge, label %if.end35

if.then29.cleanup132_crit_edge:                   ; preds = %if.then29
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end35:                                         ; preds = %if.then29
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %105 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %crtcs.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_crtc, ptr %3, i32 0, i32 8
  %107 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %index.i.i, align 4
  %old_state.i214 = getelementptr %struct.__drm_crtcs_state, ptr %106, i32 %108, i32 2
  %109 = ptrtoint ptr %old_state.i214 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %old_state.i214, align 8
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %110, i32 0, i32 1
  %111 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %stream, align 4
  %tobool40.not = icmp eq ptr %112, null
  br i1 %tobool40.not, label %if.end35.cleanup132_crit_edge, label %if.end.i216

if.end35.cleanup132_crit_edge:                    ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end.i216:                                      ; preds = %if.end35
  %base = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 4
  %113 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %base, align 4
  %base43 = getelementptr inbounds %struct.drm_crtc, ptr %3, i32 0, i32 5
  %115 = ptrtoint ptr %base43 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %base43, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.294, i32 noundef %114, i32 noundef %116) #20
  %dev1.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %117 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %dev1.i, align 4
  %atomic_obj.i = getelementptr i8, ptr %118, i32 82928
  %call3.i = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %state, ptr noundef %atomic_obj.i) #20
  %cmp.i.i = icmp ugt ptr %call3.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i, label %dm_atomic_get_state.exit, label %if.end48

dm_atomic_get_state.exit:                         ; preds = %if.end.i216
  call void @__sanitizer_cov_trace_pc() #22
  %119 = ptrtoint ptr %call3.i to i32
  br label %cleanup132

if.end48:                                         ; preds = %if.end.i216
  %120 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %stream, align 4
  %dc_state = getelementptr inbounds %struct.dm_plane_state, ptr %old_plane_state, i32 0, i32 1
  %122 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %dc_state, align 4
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %call3.i, i32 0, i32 1
  %124 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %context, align 4
  %call50 = tail call zeroext i1 @dc_remove_plane_from_context(ptr noundef %dc, ptr noundef %121, ptr noundef %123, ptr noundef %125) #20
  br i1 %call50, label %if.end52, label %if.end48.cleanup132_crit_edge

if.end48.cleanup132_crit_edge:                    ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end52:                                         ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  %126 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %dc_state, align 4
  tail call void @dc_plane_state_release(ptr noundef %127) #20
  %dc_state54 = getelementptr inbounds %struct.dm_plane_state, ptr %new_plane_state, i32 0, i32 1
  %128 = ptrtoint ptr %dc_state54 to i32
  call void @__asan_store4_noabort(i32 %128)
  store ptr null, ptr %dc_state54, align 4
  %129 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %129)
  store i8 1, ptr %lock_and_validation_needed, align 1
  br label %cleanup132

if.else:                                          ; preds = %should_reset_plane.exit
  %state55 = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %130 = ptrtoint ptr %state55 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %state55, align 4
  %cmp.i218 = icmp eq ptr %1, null
  %fb.i219 = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 2
  %132 = ptrtoint ptr %fb.i219 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %fb.i219, align 4
  %cmp1.not.i220 = icmp eq ptr %133, null
  br i1 %cmp.i218, label %land.lhs.true.i221, label %land.rhs.i222

land.lhs.true.i221:                               ; preds = %if.else
  br i1 %cmp1.not.i220, label %land.lhs.true.i221.if.end.i226_crit_edge, label %land.lhs.true.i221.do.end.i223_crit_edge

land.lhs.true.i221.do.end.i223_crit_edge:         ; preds = %land.lhs.true.i221
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end.i223

land.lhs.true.i221.if.end.i226_crit_edge:         ; preds = %land.lhs.true.i221
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i226

land.rhs.i222:                                    ; preds = %if.else
  br i1 %cmp1.not.i220, label %land.rhs.i222.do.end.i223_crit_edge, label %land.rhs.i222.if.end.i226_crit_edge, !prof !975

land.rhs.i222.if.end.i226_crit_edge:              ; preds = %land.rhs.i222
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i226

land.rhs.i222.do.end.i223_crit_edge:              ; preds = %land.rhs.i222
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end.i223

do.end.i223:                                      ; preds = %land.rhs.i222.do.end.i223_crit_edge, %land.lhs.true.i221.do.end.i223_crit_edge, %if.else.thread.do.end.i223_crit_edge
  %cmp.i218269 = phi i1 [ false, %land.rhs.i222.do.end.i223_crit_edge ], [ true, %land.lhs.true.i221.do.end.i223_crit_edge ], [ true, %if.else.thread.do.end.i223_crit_edge ]
  %134 = phi ptr [ %131, %land.rhs.i222.do.end.i223_crit_edge ], [ %131, %land.lhs.true.i221.do.end.i223_crit_edge ], [ %102, %if.else.thread.do.end.i223_crit_edge ]
  %retval.3.i260266 = phi i1 [ %retval.3.i, %land.rhs.i222.do.end.i223_crit_edge ], [ %retval.3.i, %land.lhs.true.i221.do.end.i223_crit_edge ], [ true, %if.else.thread.do.end.i223_crit_edge ]
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.296, i32 noundef 221, i32 noundef 9, ptr noundef null) #20
  br label %if.end.i226

if.end.i226:                                      ; preds = %do.end.i223, %land.rhs.i222.if.end.i226_crit_edge, %land.lhs.true.i221.if.end.i226_crit_edge, %if.else.thread.if.end.i226_crit_edge
  %cmp.i218270 = phi i1 [ %cmp.i218269, %do.end.i223 ], [ false, %land.rhs.i222.if.end.i226_crit_edge ], [ true, %land.lhs.true.i221.if.end.i226_crit_edge ], [ true, %if.else.thread.if.end.i226_crit_edge ]
  %135 = phi ptr [ %134, %do.end.i223 ], [ %131, %land.rhs.i222.if.end.i226_crit_edge ], [ %131, %land.lhs.true.i221.if.end.i226_crit_edge ], [ %102, %if.else.thread.if.end.i226_crit_edge ]
  %retval.3.i260267 = phi i1 [ %retval.3.i260266, %do.end.i223 ], [ %retval.3.i, %land.rhs.i222.if.end.i226_crit_edge ], [ %retval.3.i, %land.lhs.true.i221.if.end.i226_crit_edge ], [ true, %if.else.thread.if.end.i226_crit_edge ]
  %crtc24.i224 = getelementptr inbounds %struct.drm_plane_state, ptr %135, i32 0, i32 1
  %136 = ptrtoint ptr %crtc24.i224 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %crtc24.i224, align 4
  %tobool25.not.i225 = icmp eq ptr %137, null
  br i1 %tobool25.not.i225, label %drm_atomic_plane_disabling.exit229, label %land.rhs26.i228

land.rhs26.i228:                                  ; preds = %if.end.i226
  %138 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %crtc, align 4
  %tobool28.not.i227 = icmp eq ptr %139, null
  %phi.sel = or i1 %tobool28.not.i227, %cmp.i218270
  br i1 %phi.sel, label %land.rhs26.i228.cleanup132_crit_edge, label %land.rhs26.i228.if.end61_crit_edge

land.rhs26.i228.if.end61_crit_edge:               ; preds = %land.rhs26.i228
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

land.rhs26.i228.cleanup132_crit_edge:             ; preds = %land.rhs26.i228
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

drm_atomic_plane_disabling.exit229:               ; preds = %if.end.i226
  br i1 %cmp.i218270, label %drm_atomic_plane_disabling.exit229.cleanup132_crit_edge, label %drm_atomic_plane_disabling.exit229.if.end61_crit_edge

drm_atomic_plane_disabling.exit229.if.end61_crit_edge: ; preds = %drm_atomic_plane_disabling.exit229
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

drm_atomic_plane_disabling.exit229.cleanup132_crit_edge: ; preds = %drm_atomic_plane_disabling.exit229
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end61:                                         ; preds = %drm_atomic_plane_disabling.exit229.if.end61_crit_edge, %land.rhs26.i228.if.end61_crit_edge
  %crtcs.i230 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %140 = ptrtoint ptr %crtcs.i230 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %crtcs.i230, align 4
  %index.i.i231 = getelementptr inbounds %struct.drm_crtc, ptr %1, i32 0, i32 8
  %142 = ptrtoint ptr %index.i.i231 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %index.i.i231, align 4
  %new_state.i232 = getelementptr %struct.__drm_crtcs_state, ptr %141, i32 %143, i32 3
  %144 = ptrtoint ptr %new_state.i232 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %new_state.i232, align 4
  %stream66 = getelementptr inbounds %struct.dm_crtc_state, ptr %145, i32 0, i32 1
  %146 = ptrtoint ptr %stream66 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %stream66, align 4
  %tobool67.not = icmp eq ptr %147, null
  %brmerge = or i1 %retval.3.i260267, %tobool67.not
  br i1 %brmerge, label %if.end61.cleanup132_crit_edge, label %if.end72

if.end61.cleanup132_crit_edge:                    ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end72:                                         ; preds = %if.end61
  %call73 = tail call fastcc i32 @dm_plane_helper_check_state(ptr noundef %new_plane_state, ptr noundef %145)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call73)
  %tobool74.not = icmp eq i32 %call73, 0
  br i1 %tobool74.not, label %if.end76, label %if.end72.cleanup132_crit_edge

if.end72.cleanup132_crit_edge:                    ; preds = %if.end72
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end76:                                         ; preds = %if.end72
  %dc_state77 = getelementptr inbounds %struct.dm_plane_state, ptr %new_plane_state, i32 0, i32 1
  %148 = ptrtoint ptr %dc_state77 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %dc_state77, align 4
  %tobool78.not = icmp eq ptr %149, null
  br i1 %tobool78.not, label %if.end76.if.end93_crit_edge, label %do.end, !prof !974

if.end76.if.end93_crit_edge:                      ; preds = %if.end76
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end93

do.end:                                           ; preds = %if.end76
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 10723, i32 noundef 9, ptr noundef null) #20
  br label %if.end93

if.end93:                                         ; preds = %do.end, %if.end76.if.end93_crit_edge
  %call101 = tail call ptr @dc_create_plane_state(ptr noundef %dc) #20
  %tobool102.not = icmp eq ptr %call101, null
  br i1 %tobool102.not, label %if.end93.cleanup132_crit_edge, label %if.end104

if.end93.cleanup132_crit_edge:                    ; preds = %if.end93
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup132

if.end104:                                        ; preds = %if.end93
  %base105 = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 4
  %150 = ptrtoint ptr %base105 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load i32, ptr %base105, align 4
  %base107 = getelementptr inbounds %struct.drm_crtc, ptr %1, i32 0, i32 5
  %152 = ptrtoint ptr %base107 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %base107, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.295, i32 noundef %151, i32 noundef %153) #20
  %154 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %1, align 8
  %add.ptr.i = getelementptr i8, ptr %155, i32 -8
  %call110 = tail call fastcc i32 @fill_dc_plane_attributes(ptr noundef %add.ptr.i, ptr noundef nonnull %call101, ptr noundef %new_plane_state, ptr noundef %145)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call110)
  %tobool111.not = icmp eq i32 %call110, 0
  br i1 %tobool111.not, label %if.end.i238, label %if.then112

if.then112:                                       ; preds = %if.end104
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_plane_state_release(ptr noundef nonnull %call101) #20
  br label %cleanup132

if.end.i238:                                      ; preds = %if.end104
  %dev1.i234 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %156 = ptrtoint ptr %dev1.i234 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %dev1.i234, align 4
  %atomic_obj.i235 = getelementptr i8, ptr %157, i32 82928
  %call3.i236 = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %state, ptr noundef %atomic_obj.i235) #20
  %cmp.i.i237 = icmp ugt ptr %call3.i236, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i237, label %if.then116, label %if.end117

if.then116:                                       ; preds = %if.end.i238
  call void @__sanitizer_cov_trace_pc() #22
  %158 = ptrtoint ptr %call3.i236 to i32
  tail call void @dc_plane_state_release(ptr noundef nonnull %call101) #20
  br label %cleanup132

if.end117:                                        ; preds = %if.end.i238
  %159 = ptrtoint ptr %stream66 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %stream66, align 4
  %context119 = getelementptr inbounds %struct.dm_atomic_state, ptr %call3.i236, i32 0, i32 1
  %161 = ptrtoint ptr %context119 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %context119, align 4
  %call120 = tail call zeroext i1 @dc_add_plane_to_context(ptr noundef %dc, ptr noundef %160, ptr noundef nonnull %call101, ptr noundef %162) #20
  br i1 %call120, label %cleanup, label %if.then121

if.then121:                                       ; preds = %if.end117
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_plane_state_release(ptr noundef nonnull %call101) #20
  br label %cleanup132

cleanup:                                          ; preds = %if.end117
  call void @__sanitizer_cov_trace_pc() #22
  %163 = ptrtoint ptr %dc_state77 to i32
  call void @__asan_store4_noabort(i32 %163)
  store ptr %call101, ptr %dc_state77, align 4
  %164 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %165)
  %cmp125 = icmp eq i32 %165, 0
  %conv = zext i1 %cmp125 to i8
  %mpo_requested = getelementptr inbounds %struct.dm_crtc_state, ptr %145, i32 0, i32 4
  %166 = ptrtoint ptr %mpo_requested to i32
  call void @__asan_load1_noabort(i32 %166)
  %167 = load i8, ptr %mpo_requested, align 2, !range !977
  %or = or i8 %167, %conv
  store i8 %or, ptr %mpo_requested, align 2
  %168 = ptrtoint ptr %dc_state77 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %dc_state77, align 4
  %update_flags = getelementptr inbounds %struct.dc_plane_state, ptr %169, i32 0, i32 33
  %170 = ptrtoint ptr %update_flags to i32
  call void @__asan_load4_noabort(i32 %170)
  %bf.load = load i32, ptr %update_flags, align 4
  %bf.set = or i32 %bf.load, 64
  store i32 %bf.set, ptr %update_flags, align 4
  %171 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %171)
  store i8 1, ptr %lock_and_validation_needed, align 1
  br label %cleanup132

cleanup132:                                       ; preds = %cleanup, %if.then121, %if.then116, %if.then112, %if.end93.cleanup132_crit_edge, %if.end72.cleanup132_crit_edge, %if.end61.cleanup132_crit_edge, %drm_atomic_plane_disabling.exit229.cleanup132_crit_edge, %land.rhs26.i228.cleanup132_crit_edge, %if.end52, %if.end48.cleanup132_crit_edge, %dm_atomic_get_state.exit, %if.end35.cleanup132_crit_edge, %if.then29.cleanup132_crit_edge, %should_reset_plane.exit.thread.cleanup132_crit_edge, %if.end24, %if.then18.cleanup132_crit_edge, %if.then15, %drm_atomic_plane_disabling.exit.cleanup132_crit_edge, %if.then.cleanup132_crit_edge
  %retval.1 = phi i32 [ -22, %if.then15 ], [ 0, %if.end24 ], [ 0, %drm_atomic_plane_disabling.exit.cleanup132_crit_edge ], [ 0, %if.then.cleanup132_crit_edge ], [ %call20, %if.then18.cleanup132_crit_edge ], [ 0, %if.then29.cleanup132_crit_edge ], [ 0, %if.end35.cleanup132_crit_edge ], [ %119, %dm_atomic_get_state.exit ], [ -22, %if.end48.cleanup132_crit_edge ], [ 0, %cleanup ], [ 0, %if.end52 ], [ -12, %if.end93.cleanup132_crit_edge ], [ %call73, %if.end72.cleanup132_crit_edge ], [ 0, %if.end61.cleanup132_crit_edge ], [ 0, %drm_atomic_plane_disabling.exit229.cleanup132_crit_edge ], [ -22, %if.then121 ], [ %158, %if.then116 ], [ %call110, %if.then112 ], [ 0, %land.rhs26.i228.cleanup132_crit_edge ], [ 0, %should_reset_plane.exit.thread.cleanup132_crit_edge ]
  ret i32 %retval.1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dm_update_crtc_state(ptr nocapture noundef readonly %dm, ptr noundef %state, ptr noundef readonly %crtc, ptr noundef %old_crtc_state, ptr noundef %new_crtc_state, i1 noundef zeroext %enable, ptr nocapture noundef writeonly %lock_and_validation_needed) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %num_connector.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %0 = ptrtoint ptr %num_connector.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %num_connector.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp22.not.i = icmp eq i32 %1, 0
  br i1 %cmp22.not.i, label %entry.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge, label %for.body.lr.ph.i

entry.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_find_first_crtc_matching_connector.exit.thread

for.body.lr.ph.i:                                 ; preds = %entry
  %connectors.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %2 = ptrtoint ptr %connectors.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %connectors.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.023.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.__drm_connnectors_state, ptr %3, i32 %i.023.i
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx.i, align 4
  %tobool.not.i = icmp eq ptr %5, null
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %new_state.i = getelementptr %struct.__drm_connnectors_state, ptr %3, i32 %i.023.i, i32 3
  %6 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %new_state.i, align 4
  %crtc6.i = getelementptr inbounds %struct.drm_connector_state, ptr %7, i32 0, i32 1
  %8 = ptrtoint ptr %crtc6.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %crtc6.i, align 4
  %cmp7.i = icmp eq ptr %9, %crtc
  br i1 %cmp7.i, label %amdgpu_dm_find_first_crtc_matching_connector.exit, label %land.lhs.true.i.for.inc.i_crit_edge

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

for.inc.i:                                        ; preds = %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw i32 %i.023.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %1
  br i1 %exitcond.not.i, label %for.inc.i.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

for.inc.i.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge: ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_find_first_crtc_matching_connector.exit.thread

amdgpu_dm_find_first_crtc_matching_connector.exit.thread: ; preds = %for.inc.i.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge, %entry.amdgpu_dm_find_first_crtc_matching_connector.exit.thread_crit_edge
  %enable.not570 = xor i1 %enable, true
  br label %if.end61

amdgpu_dm_find_first_crtc_matching_connector.exit: ; preds = %land.lhs.true.i
  br i1 %enable, label %if.then, label %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge

amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge: ; preds = %amdgpu_dm_find_first_crtc_matching_connector.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

if.then:                                          ; preds = %amdgpu_dm_find_first_crtc_matching_connector.exit
  %index.i.i = getelementptr inbounds %struct.drm_connector, ptr %5, i32 0, i32 9
  %10 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %index.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %11, i32 %1)
  %cmp.not.i = icmp slt i32 %11, %1
  br i1 %cmp.not.i, label %drm_atomic_get_old_connector_state.exit, label %if.then.if.end_crit_edge

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

drm_atomic_get_old_connector_state.exit:          ; preds = %if.then
  %12 = ptrtoint ptr %connectors.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %connectors.i, align 4
  %new_state.i371 = getelementptr %struct.__drm_connnectors_state, ptr %13, i32 %11, i32 3
  %14 = ptrtoint ptr %new_state.i371 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %new_state.i371, align 4
  %old_state.i = getelementptr %struct.__drm_connnectors_state, ptr %13, i32 %11, i32 2
  %16 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %old_state.i, align 4
  %cmp.i = icmp ugt ptr %15, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then12, label %drm_atomic_get_old_connector_state.exit.if.end_crit_edge

drm_atomic_get_old_connector_state.exit.if.end_crit_edge: ; preds = %drm_atomic_get_old_connector_state.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then12:                                        ; preds = %drm_atomic_get_old_connector_state.exit
  call void @__sanitizer_cov_trace_pc() #22
  %18 = ptrtoint ptr %15 to i32
  br label %cleanup

if.end:                                           ; preds = %drm_atomic_get_old_connector_state.exit.if.end_crit_edge, %if.then.if.end_crit_edge
  %retval.0.i378585 = phi ptr [ %17, %drm_atomic_get_old_connector_state.exit.if.end_crit_edge ], [ null, %if.then.if.end_crit_edge ]
  %retval.0.i372578584 = phi ptr [ %15, %drm_atomic_get_old_connector_state.exit.if.end_crit_edge ], [ null, %if.then.if.end_crit_edge ]
  %mode_changed.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 3
  %19 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %bf.load.i = load i8, ptr %mode_changed.i, align 2
  %20 = and i8 %bf.load.i, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %.not636 = icmp eq i8 %20, 0
  br i1 %.not636, label %if.end.if.end198_crit_edge, label %if.end22

if.end.if.end198_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end198

if.end22:                                         ; preds = %if.end
  %mode = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %old_crtc_state, i32 0, i32 1
  %21 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %stream, align 4
  %call23 = tail call fastcc ptr @create_validate_stream_for_sink(ptr noundef nonnull %5, ptr noundef %mode, ptr noundef %retval.0.i372578584, ptr noundef %22)
  %tobool24.not = icmp eq ptr %call23, null
  br i1 %tobool24.not, label %if.then25, label %if.end28

if.then25:                                        ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  %base27 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %23 = ptrtoint ptr %base27 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %base27, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.306, ptr noundef nonnull @__func__.dm_update_crtc_state, i32 noundef %24) #20
  br label %cleanup

if.end28:                                         ; preds = %if.end22
  %force_timing_sync = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 43
  %25 = ptrtoint ptr %force_timing_sync to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %force_timing_sync, align 8, !range !977
  %triggered_crtc_reset = getelementptr inbounds %struct.dc_stream_state, ptr %call23, i32 0, i32 43
  %27 = ptrtoint ptr %triggered_crtc_reset to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %26, ptr %triggered_crtc_reset, align 4
  %abm_level = getelementptr inbounds %struct.dm_connector_state, ptr %retval.0.i372578584, i32 0, i32 7
  %28 = ptrtoint ptr %abm_level to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %abm_level, align 1
  %conv = zext i8 %29 to i32
  %abm_level31 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 15
  %30 = ptrtoint ptr %abm_level31 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %conv, ptr %abm_level31, align 4
  %hdr_static_metadata = getelementptr inbounds %struct.dc_stream_state, ptr %call23, i32 0, i32 14
  %call32 = tail call fastcc i32 @fill_hdr_info_packet(ptr noundef %retval.0.i372578584, ptr noundef %hdr_static_metadata)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call32)
  %tobool33.not = icmp eq i32 %call32, 0
  br i1 %tobool33.not, label %if.end35, label %if.end28.if.then257_crit_edge

if.end28.if.then257_crit_edge:                    ; preds = %if.end28
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then257

if.end35:                                         ; preds = %if.end28
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_freesync_vid_mode to i32))
  %31 = load i32, ptr @amdgpu_freesync_vid_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %31)
  %tobool36.not = icmp eq i32 %31, 0
  br i1 %tobool36.not, label %if.end35.if.end44_crit_edge, label %land.lhs.true37

if.end35.if.end44_crit_edge:                      ; preds = %if.end35
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end44

land.lhs.true37:                                  ; preds = %if.end35
  %stream38 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %32 = ptrtoint ptr %stream38 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %stream38, align 4
  %tobool39.not = icmp eq ptr %33, null
  br i1 %tobool39.not, label %land.lhs.true37.if.end44_crit_edge, label %land.lhs.true40

land.lhs.true37.if.end44_crit_edge:               ; preds = %land.lhs.true37
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end44

land.lhs.true40:                                  ; preds = %land.lhs.true37
  %call41 = tail call fastcc zeroext i1 @is_timing_unchanged_for_freesync(ptr noundef %new_crtc_state, ptr noundef %old_crtc_state)
  br i1 %call41, label %land.lhs.true40.if.then197_crit_edge, label %land.lhs.true40.if.end44_crit_edge

land.lhs.true40.if.end44_crit_edge:               ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end44

land.lhs.true40.if.then197_crit_edge:             ; preds = %land.lhs.true40
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then197

if.end44:                                         ; preds = %land.lhs.true40.if.end44_crit_edge, %land.lhs.true37.if.end44_crit_edge, %if.end35.if.end44_crit_edge
  %stream45 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %34 = ptrtoint ptr %stream45 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %stream45, align 4
  %tobool46.not = icmp eq ptr %35, null
  br i1 %tobool46.not, label %if.end44.if.end61_crit_edge, label %land.lhs.true47

if.end44.if.end61_crit_edge:                      ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

land.lhs.true47:                                  ; preds = %if.end44
  %36 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %stream, align 4
  %call49 = tail call zeroext i1 @dc_is_stream_unchanged(ptr noundef nonnull %call23, ptr noundef %37) #20
  br i1 %call49, label %land.lhs.true51, label %land.lhs.true47.if.end61_crit_edge

land.lhs.true47.if.end61_crit_edge:               ; preds = %land.lhs.true47
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

land.lhs.true51:                                  ; preds = %land.lhs.true47
  %38 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %stream, align 4
  %call53 = tail call zeroext i1 @dc_is_stream_scaling_unchanged(ptr noundef nonnull %call23, ptr noundef %39) #20
  br i1 %call53, label %if.then55, label %land.lhs.true51.if.end61_crit_edge

land.lhs.true51.if.end61_crit_edge:               ; preds = %land.lhs.true51
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

if.then55:                                        ; preds = %land.lhs.true51
  call void @__sanitizer_cov_trace_pc() #22
  %40 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %40)
  %bf.load = load i8, ptr %mode_changed.i, align 2
  %bf.clear = and i8 %bf.load, -65
  store i8 %bf.clear, ptr %mode_changed.i, align 2
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.307, i32 noundef 0) #20
  br label %if.end61

if.end61:                                         ; preds = %if.then55, %land.lhs.true51.if.end61_crit_edge, %land.lhs.true47.if.end61_crit_edge, %if.end44.if.end61_crit_edge, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread
  %enable.not576 = phi i1 [ false, %if.then55 ], [ false, %land.lhs.true51.if.end61_crit_edge ], [ false, %land.lhs.true47.if.end61_crit_edge ], [ false, %if.end44.if.end61_crit_edge ], [ true, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ %enable.not570, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %tobool.not573 = phi i1 [ false, %if.then55 ], [ false, %land.lhs.true51.if.end61_crit_edge ], [ false, %land.lhs.true47.if.end61_crit_edge ], [ false, %if.end44.if.end61_crit_edge ], [ false, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ true, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %retval.0.i572 = phi ptr [ %5, %if.then55 ], [ %5, %land.lhs.true51.if.end61_crit_edge ], [ %5, %land.lhs.true47.if.end61_crit_edge ], [ %5, %if.end44.if.end61_crit_edge ], [ %5, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %dm_old_conn_state.0 = phi ptr [ %retval.0.i378585, %if.then55 ], [ %retval.0.i378585, %land.lhs.true51.if.end61_crit_edge ], [ %retval.0.i378585, %land.lhs.true47.if.end61_crit_edge ], [ %retval.0.i378585, %if.end44.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %dm_new_conn_state.0 = phi ptr [ %retval.0.i372578584, %if.then55 ], [ %retval.0.i372578584, %land.lhs.true51.if.end61_crit_edge ], [ %retval.0.i372578584, %land.lhs.true47.if.end61_crit_edge ], [ %retval.0.i372578584, %if.end44.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %new_stream.0 = phi ptr [ %call23, %if.then55 ], [ %call23, %land.lhs.true51.if.end61_crit_edge ], [ %call23, %land.lhs.true47.if.end61_crit_edge ], [ %call23, %if.end44.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.if.end61_crit_edge ], [ null, %amdgpu_dm_find_first_crtc_matching_connector.exit.thread ]
  %mode_changed.i379 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 3
  %41 = ptrtoint ptr %mode_changed.i379 to i32
  call void @__asan_load1_noabort(i32 %41)
  %bf.load.i380 = load i8, ptr %mode_changed.i379, align 2
  %42 = and i8 %bf.load.i380, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %42)
  %.not = icmp eq i8 %42, 0
  br i1 %.not, label %if.end61.skip_modeset_crit_edge, label %if.end64

if.end61.skip_modeset_crit_edge:                  ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

if.end64:                                         ; preds = %if.end61
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 1
  %43 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %crtc_id, align 8
  %enable65 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %45 = ptrtoint ptr %enable65 to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %enable65, align 4, !range !977
  %47 = zext i8 %46 to i32
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 2
  %48 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %48)
  %49 = load i8, ptr %active, align 1, !range !977
  %50 = zext i8 %49 to i32
  %bf.load70.lobit = lshr i8 %bf.load.i380, 7
  %51 = zext i8 %bf.load70.lobit to i32
  %52 = lshr i8 %bf.load.i380, 6
  %.lobit = and i8 %52, 1
  %53 = zext i8 %.lobit to i32
  %54 = lshr i8 %bf.load.i380, 5
  %.lobit364 = and i8 %54, 1
  %55 = zext i8 %.lobit364 to i32
  %56 = lshr i8 %bf.load.i380, 4
  %.lobit365 = and i8 %56, 1
  %57 = zext i8 %.lobit365 to i32
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.308, i32 noundef %44, i32 noundef %47, i32 noundef %50, i32 noundef %51, i32 noundef %53, i32 noundef %55, i32 noundef %57) #20
  br i1 %enable, label %if.else142, label %if.then91

if.then91:                                        ; preds = %if.end64
  %stream92 = getelementptr inbounds %struct.dm_crtc_state, ptr %old_crtc_state, i32 0, i32 1
  %58 = ptrtoint ptr %stream92 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %stream92, align 4
  %tobool93.not = icmp eq ptr %59, null
  br i1 %tobool93.not, label %if.then91.skip_modeset_crit_edge, label %if.end95

if.then91.skip_modeset_crit_edge:                 ; preds = %if.then91
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

if.end95:                                         ; preds = %if.then91
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_freesync_vid_mode to i32))
  %60 = load i32, ptr @amdgpu_freesync_vid_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %60)
  %tobool96.not = icmp eq i32 %60, 0
  br i1 %tobool96.not, label %if.end95.if.end.i526_crit_edge, label %land.lhs.true97

if.end95.if.end.i526_crit_edge:                   ; preds = %if.end95
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

land.lhs.true97:                                  ; preds = %if.end95
  %stream98 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %61 = ptrtoint ptr %stream98 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %stream98, align 4
  %tobool99.not = icmp eq ptr %62, null
  br i1 %tobool99.not, label %land.lhs.true97.if.else_crit_edge, label %land.lhs.true100

land.lhs.true97.if.else_crit_edge:                ; preds = %land.lhs.true97
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true100:                                 ; preds = %land.lhs.true97
  %tobool.not.i381 = icmp eq ptr %new_crtc_state, null
  %tobool1.not.i = icmp eq ptr %old_crtc_state, null
  %or.cond.i = or i1 %tobool1.not.i, %tobool.not.i381
  br i1 %or.cond.i, label %land.lhs.true100.if.else_crit_edge, label %if.end.i383

land.lhs.true100.if.else_crit_edge:               ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.end.i383:                                      ; preds = %land.lhs.true100
  %mode.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  %63 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %old_mode.sroa.0.0.copyload.i = load i32, ptr %mode.i, align 4
  %old_mode.sroa.7.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 3
  %64 = ptrtoint ptr %old_mode.sroa.7.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %64)
  %old_mode.sroa.7.0.copyload.i = load i16, ptr %old_mode.sroa.7.0.mode.sroa_idx.i, align 4
  %old_mode.sroa.9.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 5
  %65 = ptrtoint ptr %old_mode.sroa.9.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %65)
  %old_mode.sroa.9.0.copyload.i = load i16, ptr %old_mode.sroa.9.0.mode.sroa_idx.i, align 4
  %old_mode.sroa.11.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 7
  %66 = ptrtoint ptr %old_mode.sroa.11.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %66)
  %old_mode.sroa.11.0.copyload.i = load i16, ptr %old_mode.sroa.11.0.mode.sroa_idx.i, align 4
  %old_mode.sroa.13.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 8
  %67 = ptrtoint ptr %old_mode.sroa.13.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %67)
  %old_mode.sroa.13.0.copyload.i = load i16, ptr %old_mode.sroa.13.0.mode.sroa_idx.i, align 2
  %old_mode.sroa.16.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 10
  %68 = ptrtoint ptr %old_mode.sroa.16.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %68)
  %old_mode.sroa.16.0.copyload.i = load i16, ptr %old_mode.sroa.16.0.mode.sroa_idx.i, align 2
  %mode2.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8
  %69 = ptrtoint ptr %mode2.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %new_mode.sroa.0.0.copyload.i = load i32, ptr %mode2.i, align 4
  %new_mode.sroa.7.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 3
  %70 = ptrtoint ptr %new_mode.sroa.7.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %70)
  %new_mode.sroa.7.0.copyload.i = load i16, ptr %new_mode.sroa.7.0.mode2.sroa_idx.i, align 4
  %new_mode.sroa.9.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 5
  %71 = ptrtoint ptr %new_mode.sroa.9.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %71)
  %new_mode.sroa.9.0.copyload.i = load i16, ptr %new_mode.sroa.9.0.mode2.sroa_idx.i, align 4
  %new_mode.sroa.11.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 7
  %72 = ptrtoint ptr %new_mode.sroa.11.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %72)
  %new_mode.sroa.11.0.copyload.i = load i16, ptr %new_mode.sroa.11.0.mode2.sroa_idx.i, align 4
  %new_mode.sroa.13.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 8
  %73 = ptrtoint ptr %new_mode.sroa.13.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %73)
  %new_mode.sroa.13.0.copyload.i = load i16, ptr %new_mode.sroa.13.0.mode2.sroa_idx.i, align 2
  %new_mode.sroa.16.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 10
  %74 = ptrtoint ptr %new_mode.sroa.16.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %74)
  %new_mode.sroa.16.0.copyload.i = load i16, ptr %new_mode.sroa.16.0.mode2.sroa_idx.i, align 2
  call void @__sanitizer_cov_trace_cmp4(i32 %old_mode.sroa.0.0.copyload.i, i32 %new_mode.sroa.0.0.copyload.i)
  %cmp.i382 = icmp eq i32 %old_mode.sroa.0.0.copyload.i, %new_mode.sroa.0.0.copyload.i
  br i1 %cmp.i382, label %land.lhs.true.i384, label %if.end.i383.if.else_crit_edge

if.end.i383.if.else_crit_edge:                    ; preds = %if.end.i383
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true.i384:                               ; preds = %if.end.i383
  %new_mode.sroa.15.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 9
  %75 = ptrtoint ptr %new_mode.sroa.15.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %75)
  %new_mode.sroa.15.0.copyload.i = load i16, ptr %new_mode.sroa.15.0.mode2.sroa_idx.i, align 4
  %new_mode.sroa.10.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 6
  %76 = ptrtoint ptr %new_mode.sroa.10.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %76)
  %new_mode.sroa.10.0.copyload.i = load i16, ptr %new_mode.sroa.10.0.mode2.sroa_idx.i, align 2
  %new_mode.sroa.8.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 4
  %77 = ptrtoint ptr %new_mode.sroa.8.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %77)
  %new_mode.sroa.8.0.copyload.i = load i16, ptr %new_mode.sroa.8.0.mode2.sroa_idx.i, align 2
  %new_mode.sroa.6.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 2
  %78 = ptrtoint ptr %new_mode.sroa.6.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %78)
  %new_mode.sroa.6.0.copyload.i = load i16, ptr %new_mode.sroa.6.0.mode2.sroa_idx.i, align 2
  %old_mode.sroa.15.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 9
  %79 = ptrtoint ptr %old_mode.sroa.15.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %79)
  %old_mode.sroa.15.0.copyload.i = load i16, ptr %old_mode.sroa.15.0.mode.sroa_idx.i, align 4
  %old_mode.sroa.10.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 6
  %80 = ptrtoint ptr %old_mode.sroa.10.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %80)
  %old_mode.sroa.10.0.copyload.i = load i16, ptr %old_mode.sroa.10.0.mode.sroa_idx.i, align 2
  %old_mode.sroa.8.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 4
  %81 = ptrtoint ptr %old_mode.sroa.8.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %81)
  %old_mode.sroa.8.0.copyload.i = load i16, ptr %old_mode.sroa.8.0.mode.sroa_idx.i, align 2
  %old_mode.sroa.6.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 2
  %82 = ptrtoint ptr %old_mode.sroa.6.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %82)
  %old_mode.sroa.6.0.copyload.i = load i16, ptr %old_mode.sroa.6.0.mode.sroa_idx.i, align 2
  %new_mode.sroa.5.0.mode2.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 1
  %83 = ptrtoint ptr %new_mode.sroa.5.0.mode2.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %83)
  %new_mode.sroa.5.0.copyload.i = load i16, ptr %new_mode.sroa.5.0.mode2.sroa_idx.i, align 4
  %old_mode.sroa.5.0.mode.sroa_idx.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 1
  %84 = ptrtoint ptr %old_mode.sroa.5.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %84)
  %old_mode.sroa.5.0.copyload.i = load i16, ptr %old_mode.sroa.5.0.mode.sroa_idx.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.5.0.copyload.i, i16 %new_mode.sroa.5.0.copyload.i)
  %cmp6.i = icmp eq i16 %old_mode.sroa.5.0.copyload.i, %new_mode.sroa.5.0.copyload.i
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.10.0.copyload.i, i16 %new_mode.sroa.10.0.copyload.i)
  %cmp12.i = icmp eq i16 %old_mode.sroa.10.0.copyload.i, %new_mode.sroa.10.0.copyload.i
  %or.cond87.i = select i1 %cmp6.i, i1 %cmp12.i, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.8.0.copyload.i, i16 %new_mode.sroa.8.0.copyload.i)
  %cmp18.i = icmp eq i16 %old_mode.sroa.8.0.copyload.i, %new_mode.sroa.8.0.copyload.i
  %or.cond88.i = select i1 %or.cond87.i, i1 %cmp18.i, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.15.0.copyload.i, i16 %new_mode.sroa.15.0.copyload.i)
  %cmp24.not.i = icmp ne i16 %old_mode.sroa.15.0.copyload.i, %new_mode.sroa.15.0.copyload.i
  %or.cond89.i = select i1 %or.cond88.i, i1 %cmp24.not.i, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.6.0.copyload.i, i16 %new_mode.sroa.6.0.copyload.i)
  %cmp30.i = icmp eq i16 %old_mode.sroa.6.0.copyload.i, %new_mode.sroa.6.0.copyload.i
  %or.cond90.i = select i1 %or.cond89.i, i1 %cmp30.i, i1 false
  br i1 %or.cond90.i, label %land.lhs.true32.i, label %land.lhs.true.i384.if.else_crit_edge

land.lhs.true.i384.if.else_crit_edge:             ; preds = %land.lhs.true.i384
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true32.i:                                ; preds = %land.lhs.true.i384
  %conv33.i = zext i16 %old_mode.sroa.11.0.copyload.i to i32
  %conv35.i = zext i16 %new_mode.sroa.11.0.copyload.i to i32
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.11.0.copyload.i, i16 %new_mode.sroa.11.0.copyload.i)
  %cmp36.not.i = icmp ne i16 %old_mode.sroa.11.0.copyload.i, %new_mode.sroa.11.0.copyload.i
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.7.0.copyload.i, i16 %new_mode.sroa.7.0.copyload.i)
  %cmp42.i = icmp eq i16 %old_mode.sroa.7.0.copyload.i, %new_mode.sroa.7.0.copyload.i
  %or.cond91.i = select i1 %cmp36.not.i, i1 %cmp42.i, i1 false
  br i1 %or.cond91.i, label %land.lhs.true44.i, label %land.lhs.true32.i.if.else_crit_edge

land.lhs.true32.i.if.else_crit_edge:              ; preds = %land.lhs.true32.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true44.i:                                ; preds = %land.lhs.true32.i
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.13.0.copyload.i, i16 %new_mode.sroa.13.0.copyload.i)
  %cmp48.not.i = icmp ne i16 %old_mode.sroa.13.0.copyload.i, %new_mode.sroa.13.0.copyload.i
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.9.0.copyload.i, i16 %new_mode.sroa.9.0.copyload.i)
  %cmp54.i = icmp eq i16 %old_mode.sroa.9.0.copyload.i, %new_mode.sroa.9.0.copyload.i
  %or.cond92.i = select i1 %cmp48.not.i, i1 %cmp54.i, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.16.0.copyload.i, i16 %new_mode.sroa.16.0.copyload.i)
  %cmp60.i = icmp eq i16 %old_mode.sroa.16.0.copyload.i, %new_mode.sroa.16.0.copyload.i
  %or.cond93.i = select i1 %or.cond92.i, i1 %cmp60.i, i1 false
  br i1 %or.cond93.i, label %land.lhs.true62.i, label %land.lhs.true44.i.if.else_crit_edge

land.lhs.true44.i.if.else_crit_edge:              ; preds = %land.lhs.true44.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true62.i:                                ; preds = %land.lhs.true44.i
  %conv47.i = zext i16 %new_mode.sroa.13.0.copyload.i to i32
  %conv45.i = zext i16 %old_mode.sroa.13.0.copyload.i to i32
  %sub.i = sub nsw i32 %conv45.i, %conv33.i
  %sub71.i = sub nsw i32 %conv47.i, %conv35.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i, i32 %sub71.i)
  %cmp72.i = icmp eq i32 %sub.i, %sub71.i
  br i1 %cmp72.i, label %if.then103, label %land.lhs.true62.i.if.else_crit_edge

land.lhs.true62.i.if.else_crit_edge:              ; preds = %land.lhs.true62.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.then103:                                       ; preds = %land.lhs.true62.i
  %85 = ptrtoint ptr %mode_changed.i379 to i32
  call void @__asan_load1_noabort(i32 %85)
  %bf.load105 = load i8, ptr %mode_changed.i379, align 2
  %bf.clear106 = and i8 %bf.load105, -65
  store i8 %bf.clear106, ptr %mode_changed.i379, align 2
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.309, i32 noundef 0) #20
  %freesync_config.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13
  %86 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 4, ptr %freesync_config.i, align 4
  %87 = ptrtoint ptr %mode.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %mode.i, align 4
  %conv.i = sext i32 %88 to i64
  %mul1.i = mul nsw i64 %conv.i, 1000000000
  %89 = ptrtoint ptr %old_mode.sroa.8.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %89)
  %90 = load i16, ptr %old_mode.sroa.8.0.mode.sroa_idx.i, align 2
  %conv3.i = zext i16 %90 to i32
  %91 = ptrtoint ptr %old_mode.sroa.15.0.mode.sroa_idx.i to i32
  call void @__asan_load2_noabort(i32 %91)
  %92 = load i16, ptr %old_mode.sroa.15.0.mode.sroa_idx.i, align 4
  %conv5.i = zext i16 %92 to i32
  %mul6.i = mul nuw i32 %conv5.i, %conv3.i
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul1.i)
  %cmp164.i.i.i = icmp ult i64 %mul1.i, 4294967296
  br i1 %cmp164.i.i.i, label %if.then168.i.i.i, label %if.else174.i.i.i, !prof !974

if.then168.i.i.i:                                 ; preds = %if.then103
  call void @__sanitizer_cov_trace_pc() #22
  %conv169.i.i.i = trunc i64 %mul1.i to i32
  %div172.i.i.i = udiv i32 %conv169.i.i.i, %mul6.i
  br label %set_freesync_fixed_config.exit

if.else174.i.i.i:                                 ; preds = %if.then103
  call void @__sanitizer_cov_trace_pc() #22
  %93 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %mul6.i, i64 %mul1.i) #28, !srcloc !991
  %asmresult1.i.i.i.i = extractvalue { i64, i64 } %93, 1
  %extract.t15.i = trunc i64 %asmresult1.i.i.i.i to i32
  br label %set_freesync_fixed_config.exit

set_freesync_fixed_config.exit:                   ; preds = %if.else174.i.i.i, %if.then168.i.i.i
  %dividend.addr.0.i.i.off0.i = phi i32 [ %div172.i.i.i, %if.then168.i.i.i ], [ %extract.t15.i, %if.else174.i.i.i ]
  %fixed_refresh_in_uhz.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 6
  %94 = ptrtoint ptr %fixed_refresh_in_uhz.i to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 %dividend.addr.0.i.i.off0.i, ptr %fixed_refresh_in_uhz.i, align 4
  br label %skip_modeset

if.else:                                          ; preds = %land.lhs.true62.i.if.else_crit_edge, %land.lhs.true44.i.if.else_crit_edge, %land.lhs.true32.i.if.else_crit_edge, %land.lhs.true.i384.if.else_crit_edge, %if.end.i383.if.else_crit_edge, %land.lhs.true100.if.else_crit_edge, %land.lhs.true97.if.else_crit_edge
  br i1 %tobool.not573, label %if.else.if.end.i526_crit_edge, label %land.lhs.true117

if.else.if.end.i526_crit_edge:                    ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

land.lhs.true117:                                 ; preds = %if.else
  %mode118 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  %call.i = tail call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef %retval.0.i572, i1 noundef zeroext false) #20
  %tobool.not.i387 = icmp eq ptr %call.i, null
  %tobool1.not.i388 = icmp eq ptr %mode118, null
  %or.cond.i389 = or i1 %tobool1.not.i388, %tobool.not.i387
  br i1 %or.cond.i389, label %land.lhs.true117.if.end.i526_crit_edge, label %if.end.i395

land.lhs.true117.if.end.i526_crit_edge:           ; preds = %land.lhs.true117
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

if.end.i395:                                      ; preds = %land.lhs.true117
  %vtotal.i390 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 9
  %95 = ptrtoint ptr %vtotal.i390 to i32
  call void @__asan_load2_noabort(i32 %95)
  %96 = load i16, ptr %vtotal.i390, align 4
  %conv.i391 = zext i16 %96 to i32
  %vtotal2.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 9
  %97 = ptrtoint ptr %vtotal2.i to i32
  call void @__asan_load2_noabort(i32 %97)
  %98 = load i16, ptr %vtotal2.i, align 4
  %conv3.i392 = zext i16 %98 to i32
  %sub.i393 = sub nsw i32 %conv.i391, %conv3.i392
  %99 = ptrtoint ptr %call.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %call.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %100)
  %cmp.i394 = icmp eq i32 %100, 0
  br i1 %cmp.i394, label %if.end.i395.if.end.i526_crit_edge, label %lor.lhs.false5.i

if.end.i395.if.end.i526_crit_edge:                ; preds = %if.end.i395
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false5.i:                                 ; preds = %if.end.i395
  %101 = ptrtoint ptr %mode118 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %mode118, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %100, i32 %102)
  %cmp8.not.i = icmp eq i32 %100, %102
  br i1 %cmp8.not.i, label %lor.lhs.false10.i, label %lor.lhs.false5.i.if.end.i526_crit_edge

lor.lhs.false5.i.if.end.i526_crit_edge:           ; preds = %lor.lhs.false5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false10.i:                                ; preds = %lor.lhs.false5.i
  %hdisplay.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 1
  %103 = ptrtoint ptr %hdisplay.i to i32
  call void @__asan_load2_noabort(i32 %103)
  %104 = load i16, ptr %hdisplay.i, align 4
  %hdisplay12.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 1
  %105 = ptrtoint ptr %hdisplay12.i to i32
  call void @__asan_load2_noabort(i32 %105)
  %106 = load i16, ptr %hdisplay12.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %104, i16 %106)
  %cmp14.not.i = icmp eq i16 %104, %106
  br i1 %cmp14.not.i, label %lor.lhs.false16.i, label %lor.lhs.false10.i.if.end.i526_crit_edge

lor.lhs.false10.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false10.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false16.i:                                ; preds = %lor.lhs.false10.i
  %vdisplay.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 6
  %107 = ptrtoint ptr %vdisplay.i to i32
  call void @__asan_load2_noabort(i32 %107)
  %108 = load i16, ptr %vdisplay.i, align 2
  %vdisplay18.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 6
  %109 = ptrtoint ptr %vdisplay18.i to i32
  call void @__asan_load2_noabort(i32 %109)
  %110 = load i16, ptr %vdisplay18.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %108, i16 %110)
  %cmp20.not.i = icmp eq i16 %108, %110
  br i1 %cmp20.not.i, label %lor.lhs.false22.i, label %lor.lhs.false16.i.if.end.i526_crit_edge

lor.lhs.false16.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false22.i:                                ; preds = %lor.lhs.false16.i
  %hsync_start.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 2
  %111 = ptrtoint ptr %hsync_start.i to i32
  call void @__asan_load2_noabort(i32 %111)
  %112 = load i16, ptr %hsync_start.i, align 2
  %hsync_start24.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 2
  %113 = ptrtoint ptr %hsync_start24.i to i32
  call void @__asan_load2_noabort(i32 %113)
  %114 = load i16, ptr %hsync_start24.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %112, i16 %114)
  %cmp26.not.i = icmp eq i16 %112, %114
  br i1 %cmp26.not.i, label %lor.lhs.false28.i, label %lor.lhs.false22.i.if.end.i526_crit_edge

lor.lhs.false22.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false28.i:                                ; preds = %lor.lhs.false22.i
  %hsync_end.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 3
  %115 = ptrtoint ptr %hsync_end.i to i32
  call void @__asan_load2_noabort(i32 %115)
  %116 = load i16, ptr %hsync_end.i, align 4
  %hsync_end30.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 3
  %117 = ptrtoint ptr %hsync_end30.i to i32
  call void @__asan_load2_noabort(i32 %117)
  %118 = load i16, ptr %hsync_end30.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %116, i16 %118)
  %cmp32.not.i = icmp eq i16 %116, %118
  br i1 %cmp32.not.i, label %lor.lhs.false34.i, label %lor.lhs.false28.i.if.end.i526_crit_edge

lor.lhs.false28.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false28.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false34.i:                                ; preds = %lor.lhs.false28.i
  %htotal.i396 = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 4
  %119 = ptrtoint ptr %htotal.i396 to i32
  call void @__asan_load2_noabort(i32 %119)
  %120 = load i16, ptr %htotal.i396, align 2
  %htotal36.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 4
  %121 = ptrtoint ptr %htotal36.i to i32
  call void @__asan_load2_noabort(i32 %121)
  %122 = load i16, ptr %htotal36.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %120, i16 %122)
  %cmp38.not.i = icmp eq i16 %120, %122
  br i1 %cmp38.not.i, label %lor.lhs.false40.i, label %lor.lhs.false34.i.if.end.i526_crit_edge

lor.lhs.false34.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false34.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false40.i:                                ; preds = %lor.lhs.false34.i
  %hskew.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 5
  %123 = ptrtoint ptr %hskew.i to i32
  call void @__asan_load2_noabort(i32 %123)
  %124 = load i16, ptr %hskew.i, align 4
  %hskew42.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 5
  %125 = ptrtoint ptr %hskew42.i to i32
  call void @__asan_load2_noabort(i32 %125)
  %126 = load i16, ptr %hskew42.i, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %124, i16 %126)
  %cmp44.not.i = icmp eq i16 %124, %126
  br i1 %cmp44.not.i, label %lor.lhs.false46.i, label %lor.lhs.false40.i.if.end.i526_crit_edge

lor.lhs.false40.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false40.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false46.i:                                ; preds = %lor.lhs.false40.i
  %vscan.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 10
  %127 = ptrtoint ptr %vscan.i to i32
  call void @__asan_load2_noabort(i32 %127)
  %128 = load i16, ptr %vscan.i, align 2
  %vscan48.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 10
  %129 = ptrtoint ptr %vscan48.i to i32
  call void @__asan_load2_noabort(i32 %129)
  %130 = load i16, ptr %vscan48.i, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %128, i16 %130)
  %cmp50.not.i = icmp eq i16 %128, %130
  br i1 %cmp50.not.i, label %lor.lhs.false52.i, label %lor.lhs.false46.i.if.end.i526_crit_edge

lor.lhs.false46.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false46.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

lor.lhs.false52.i:                                ; preds = %lor.lhs.false46.i
  %vsync_start.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 7
  %131 = ptrtoint ptr %vsync_start.i to i32
  call void @__asan_load2_noabort(i32 %131)
  %132 = load i16, ptr %vsync_start.i, align 4
  %conv53.i = zext i16 %132 to i32
  %vsync_start54.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 7
  %133 = ptrtoint ptr %vsync_start54.i to i32
  call void @__asan_load2_noabort(i32 %133)
  %134 = load i16, ptr %vsync_start54.i, align 4
  %conv55.i = zext i16 %134 to i32
  %sub56.i = sub nsw i32 %conv53.i, %conv55.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub56.i, i32 %sub.i393)
  %cmp57.not.i = icmp eq i32 %sub56.i, %sub.i393
  br i1 %cmp57.not.i, label %is_freesync_video_mode.exit, label %lor.lhs.false52.i.if.end.i526_crit_edge

lor.lhs.false52.i.if.end.i526_crit_edge:          ; preds = %lor.lhs.false52.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

is_freesync_video_mode.exit:                      ; preds = %lor.lhs.false52.i
  %vsync_end.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i, i32 0, i32 8
  %135 = ptrtoint ptr %vsync_end.i to i32
  call void @__asan_load2_noabort(i32 %135)
  %136 = load i16, ptr %vsync_end.i, align 2
  %conv60.i = zext i16 %136 to i32
  %vsync_end61.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 8
  %137 = ptrtoint ptr %vsync_end61.i to i32
  call void @__asan_load2_noabort(i32 %137)
  %138 = load i16, ptr %vsync_end61.i, align 2
  %conv62.i = zext i16 %138 to i32
  %sub63.i = sub nsw i32 %conv60.i, %conv62.i
  call void @__sanitizer_cov_trace_cmp4(i32 %sub63.i, i32 %sub.i393)
  %cmp64.not.i = icmp eq i32 %sub63.i, %sub.i393
  br i1 %cmp64.not.i, label %if.then121, label %is_freesync_video_mode.exit.if.end.i526_crit_edge

is_freesync_video_mode.exit.if.end.i526_crit_edge: ; preds = %is_freesync_video_mode.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

if.then121:                                       ; preds = %is_freesync_video_mode.exit
  %call122 = tail call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef nonnull %retval.0.i572, i1 noundef zeroext false)
  %call124 = tail call zeroext i1 @drm_mode_equal(ptr noundef nonnull %mode118, ptr noundef %call122) #20
  br i1 %call124, label %if.then121.if.end.i526_crit_edge, label %if.then125

if.then121.if.end.i526_crit_edge:                 ; preds = %if.then121
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i526

if.then125:                                       ; preds = %if.then121
  %freesync_config.i398 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13
  %139 = ptrtoint ptr %freesync_config.i398 to i32
  call void @__asan_store4_noabort(i32 %139)
  store i32 4, ptr %freesync_config.i398, align 4
  %140 = ptrtoint ptr %mode118 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load i32, ptr %mode118, align 4
  %conv.i400 = sext i32 %141 to i64
  %mul1.i401 = mul nsw i64 %conv.i400, 1000000000
  %142 = ptrtoint ptr %htotal36.i to i32
  call void @__asan_load2_noabort(i32 %142)
  %143 = load i16, ptr %htotal36.i, align 2
  %conv3.i403 = zext i16 %143 to i32
  %144 = ptrtoint ptr %vtotal2.i to i32
  call void @__asan_load2_noabort(i32 %144)
  %145 = load i16, ptr %vtotal2.i, align 4
  %conv5.i405 = zext i16 %145 to i32
  %mul6.i406 = mul nuw i32 %conv5.i405, %conv3.i403
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul1.i401)
  %cmp164.i.i.i513 = icmp ult i64 %mul1.i401, 4294967296
  br i1 %cmp164.i.i.i513, label %if.then168.i.i.i517, label %if.else174.i.i.i520, !prof !974

if.then168.i.i.i517:                              ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #22
  %conv169.i.i.i515 = trunc i64 %mul1.i401 to i32
  %div172.i.i.i516 = udiv i32 %conv169.i.i.i515, %mul6.i406
  br label %set_freesync_fixed_config.exit523

if.else174.i.i.i520:                              ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #22
  %146 = tail call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %mul6.i406, i64 %mul1.i401) #28, !srcloc !991
  %asmresult1.i.i.i.i518 = extractvalue { i64, i64 } %146, 1
  %extract.t15.i519 = trunc i64 %asmresult1.i.i.i.i518 to i32
  br label %set_freesync_fixed_config.exit523

set_freesync_fixed_config.exit523:                ; preds = %if.else174.i.i.i520, %if.then168.i.i.i517
  %dividend.addr.0.i.i.off0.i521 = phi i32 [ %div172.i.i.i516, %if.then168.i.i.i517 ], [ %extract.t15.i519, %if.else174.i.i.i520 ]
  %fixed_refresh_in_uhz.i522 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 6
  %147 = ptrtoint ptr %fixed_refresh_in_uhz.i522 to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 %dividend.addr.0.i.i.off0.i521, ptr %fixed_refresh_in_uhz.i522, align 4
  br label %if.end.i526

if.end.i526:                                      ; preds = %set_freesync_fixed_config.exit523, %if.then121.if.end.i526_crit_edge, %is_freesync_video_mode.exit.if.end.i526_crit_edge, %lor.lhs.false52.i.if.end.i526_crit_edge, %lor.lhs.false46.i.if.end.i526_crit_edge, %lor.lhs.false40.i.if.end.i526_crit_edge, %lor.lhs.false34.i.if.end.i526_crit_edge, %lor.lhs.false28.i.if.end.i526_crit_edge, %lor.lhs.false22.i.if.end.i526_crit_edge, %lor.lhs.false16.i.if.end.i526_crit_edge, %lor.lhs.false10.i.if.end.i526_crit_edge, %lor.lhs.false5.i.if.end.i526_crit_edge, %if.end.i395.if.end.i526_crit_edge, %land.lhs.true117.if.end.i526_crit_edge, %if.else.if.end.i526_crit_edge, %if.end95.if.end.i526_crit_edge
  %dev1.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %148 = ptrtoint ptr %dev1.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %dev1.i, align 4
  %atomic_obj.i = getelementptr i8, ptr %149, i32 82928
  %call3.i = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %state, ptr noundef %atomic_obj.i) #20
  %cmp.i.i525 = icmp ugt ptr %call3.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i525, label %dm_atomic_get_state.exit, label %if.end132

dm_atomic_get_state.exit:                         ; preds = %if.end.i526
  call void @__sanitizer_cov_trace_pc() #22
  %150 = ptrtoint ptr %call3.i to i32
  br label %fail

if.end132:                                        ; preds = %if.end.i526
  %base133 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %151 = ptrtoint ptr %base133 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %base133, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.310, i32 noundef %152) #20
  %153 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %dm, align 8
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %call3.i, i32 0, i32 1
  %155 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %context, align 4
  %157 = ptrtoint ptr %stream92 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %stream92, align 4
  %call136 = tail call i32 @dc_remove_stream_from_ctx(ptr noundef %154, ptr noundef %156, ptr noundef %158) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call136)
  %cmp.not = icmp eq i32 %call136, 1
  br i1 %cmp.not, label %if.end139, label %if.end132.fail_crit_edge

if.end132.fail_crit_edge:                         ; preds = %if.end132
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail

if.end139:                                        ; preds = %if.end132
  call void @__sanitizer_cov_trace_pc() #22
  %159 = ptrtoint ptr %stream92 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %stream92, align 4
  tail call void @dc_stream_release(ptr noundef %160) #20
  %stream141 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %161 = ptrtoint ptr %stream141 to i32
  call void @__asan_store4_noabort(i32 %161)
  store ptr null, ptr %stream141, align 4
  %vrr_supported.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 11
  %162 = ptrtoint ptr %vrr_supported.i to i32
  call void @__asan_store1_noabort(i32 %162)
  store i8 0, ptr %vrr_supported.i, align 1
  %vrr_infopacket.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 14
  %163 = call ptr @memset(ptr %vrr_infopacket.i, i32 0, i32 37)
  %164 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %164)
  store i8 1, ptr %lock_and_validation_needed, align 1
  br label %skip_modeset

if.else142:                                       ; preds = %if.end64
  br i1 %tobool.not573, label %if.else142.skip_modeset_crit_edge, label %lor.lhs.false

if.else142.skip_modeset_crit_edge:                ; preds = %if.else142
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

lor.lhs.false:                                    ; preds = %if.else142
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %retval.0.i572, i32 0, i32 5
  %165 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %dc_sink, align 4
  %tobool144.not = icmp eq ptr %166, null
  br i1 %tobool144.not, label %land.lhs.true145, label %lor.lhs.false.if.end148_crit_edge

lor.lhs.false.if.end148_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end148

land.lhs.true145:                                 ; preds = %lor.lhs.false
  %mst_port = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %retval.0.i572, i32 0, i32 11
  %167 = ptrtoint ptr %mst_port to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %mst_port, align 4
  %tobool146.not = icmp eq ptr %168, null
  br i1 %tobool146.not, label %land.lhs.true145.if.end148_crit_edge, label %land.lhs.true145.skip_modeset_crit_edge

land.lhs.true145.skip_modeset_crit_edge:          ; preds = %land.lhs.true145
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

land.lhs.true145.if.end148_crit_edge:             ; preds = %land.lhs.true145
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end148

if.end148:                                        ; preds = %land.lhs.true145.if.end148_crit_edge, %lor.lhs.false.if.end148_crit_edge
  %169 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %169)
  %170 = load i8, ptr %active, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %170)
  %tobool.not.i528 = icmp eq i8 %170, 0
  br i1 %tobool.not.i528, label %if.end148.skip_modeset_crit_edge, label %modeset_required.exit

if.end148.skip_modeset_crit_edge:                 ; preds = %if.end148
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

modeset_required.exit:                            ; preds = %if.end148
  %171 = ptrtoint ptr %mode_changed.i379 to i32
  call void @__asan_load1_noabort(i32 %171)
  %bf.load.i.i532 = load i8, ptr %mode_changed.i379, align 2
  %172 = and i8 %bf.load.i.i532, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %172)
  %.not635 = icmp eq i8 %172, 0
  br i1 %.not635, label %modeset_required.exit.skip_modeset_crit_edge, label %if.then154

modeset_required.exit.skip_modeset_crit_edge:     ; preds = %modeset_required.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip_modeset

if.then154:                                       ; preds = %modeset_required.exit
  %stream155 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %173 = ptrtoint ptr %stream155 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %stream155, align 4
  %tobool156.not = icmp eq ptr %174, null
  br i1 %tobool156.not, label %if.then154.if.end.i539_crit_edge, label %do.end, !prof !974

if.then154.if.end.i539_crit_edge:                 ; preds = %if.then154
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i539

do.end:                                           ; preds = %if.then154
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 10372, i32 noundef 9, ptr noundef null) #20
  br label %if.end.i539

if.end.i539:                                      ; preds = %do.end, %if.then154.if.end.i539_crit_edge
  %dev1.i535 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %175 = ptrtoint ptr %dev1.i535 to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %dev1.i535, align 4
  %atomic_obj.i536 = getelementptr i8, ptr %176, i32 82928
  %call3.i537 = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %state, ptr noundef %atomic_obj.i536) #20
  %cmp.i.i538 = icmp ugt ptr %call3.i537, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i538, label %dm_atomic_get_state.exit543, label %if.end182

dm_atomic_get_state.exit543:                      ; preds = %if.end.i539
  call void @__sanitizer_cov_trace_pc() #22
  %177 = ptrtoint ptr %call3.i537 to i32
  br label %fail

if.end182:                                        ; preds = %if.end.i539
  %178 = ptrtoint ptr %stream155 to i32
  call void @__asan_store4_noabort(i32 %178)
  store ptr %new_stream.0, ptr %stream155, align 4
  tail call void @dc_stream_retain(ptr noundef %new_stream.0) #20
  %base184 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %179 = ptrtoint ptr %base184 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load i32, ptr %base184, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.311, i32 noundef %180) #20
  %181 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load ptr, ptr %dm, align 8
  %context187 = getelementptr inbounds %struct.dm_atomic_state, ptr %call3.i537, i32 0, i32 1
  %183 = ptrtoint ptr %context187 to i32
  call void @__asan_load4_noabort(i32 %183)
  %184 = load ptr, ptr %context187, align 4
  %185 = ptrtoint ptr %stream155 to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %stream155, align 4
  %call189 = tail call i32 @dc_add_stream_to_ctx(ptr noundef %182, ptr noundef %184, ptr noundef %186) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call189)
  %cmp190.not = icmp eq i32 %call189, 1
  br i1 %cmp190.not, label %if.end193, label %if.end182.fail_crit_edge

if.end182.fail_crit_edge:                         ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail

if.end193:                                        ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #22
  %187 = ptrtoint ptr %lock_and_validation_needed to i32
  call void @__asan_store1_noabort(i32 %187)
  store i8 1, ptr %lock_and_validation_needed, align 1
  br label %skip_modeset

skip_modeset:                                     ; preds = %if.end193, %modeset_required.exit.skip_modeset_crit_edge, %if.end148.skip_modeset_crit_edge, %land.lhs.true145.skip_modeset_crit_edge, %if.else142.skip_modeset_crit_edge, %if.end139, %set_freesync_fixed_config.exit, %if.then91.skip_modeset_crit_edge, %if.end61.skip_modeset_crit_edge
  %tobool196.not = icmp eq ptr %new_stream.0, null
  br i1 %tobool196.not, label %skip_modeset.if.end198_crit_edge, label %skip_modeset.if.then197_crit_edge

skip_modeset.if.then197_crit_edge:                ; preds = %skip_modeset
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then197

skip_modeset.if.end198_crit_edge:                 ; preds = %skip_modeset
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end198

if.then197:                                       ; preds = %skip_modeset.if.then197_crit_edge, %land.lhs.true40.if.then197_crit_edge
  %new_stream.1621 = phi ptr [ %new_stream.0, %skip_modeset.if.then197_crit_edge ], [ %call23, %land.lhs.true40.if.then197_crit_edge ]
  %dm_new_conn_state.1620 = phi ptr [ %dm_new_conn_state.0, %skip_modeset.if.then197_crit_edge ], [ %retval.0.i372578584, %land.lhs.true40.if.then197_crit_edge ]
  %dm_old_conn_state.1619 = phi ptr [ %dm_old_conn_state.0, %skip_modeset.if.then197_crit_edge ], [ %retval.0.i378585, %land.lhs.true40.if.then197_crit_edge ]
  %tobool.not574618 = phi i1 [ %tobool.not573, %skip_modeset.if.then197_crit_edge ], [ false, %land.lhs.true40.if.then197_crit_edge ]
  %enable.not575617 = phi i1 [ %enable.not576, %skip_modeset.if.then197_crit_edge ], [ false, %land.lhs.true40.if.then197_crit_edge ]
  tail call void @dc_stream_release(ptr noundef nonnull %new_stream.1621) #20
  br label %if.end198

if.end198:                                        ; preds = %if.then197, %skip_modeset.if.end198_crit_edge, %if.end.if.end198_crit_edge
  %new_stream.1609 = phi ptr [ %new_stream.1621, %if.then197 ], [ null, %skip_modeset.if.end198_crit_edge ], [ null, %if.end.if.end198_crit_edge ]
  %dm_new_conn_state.1607 = phi ptr [ %dm_new_conn_state.1620, %if.then197 ], [ %dm_new_conn_state.0, %skip_modeset.if.end198_crit_edge ], [ %retval.0.i372578584, %if.end.if.end198_crit_edge ]
  %dm_old_conn_state.1606 = phi ptr [ %dm_old_conn_state.1619, %if.then197 ], [ %dm_old_conn_state.0, %skip_modeset.if.end198_crit_edge ], [ %retval.0.i378585, %if.end.if.end198_crit_edge ]
  %tobool.not574605 = phi i1 [ %tobool.not574618, %if.then197 ], [ %tobool.not573, %skip_modeset.if.end198_crit_edge ], [ false, %if.end.if.end198_crit_edge ]
  %enable.not575604 = phi i1 [ %enable.not575617, %if.then197 ], [ %enable.not576, %skip_modeset.if.end198_crit_edge ], [ false, %if.end.if.end198_crit_edge ]
  %brmerge368 = or i1 %tobool.not574605, %enable.not575604
  br i1 %brmerge368, label %if.end198.cleanup_crit_edge, label %land.lhs.true203

if.end198.cleanup_crit_edge:                      ; preds = %if.end198
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

land.lhs.true203:                                 ; preds = %if.end198
  %active204 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 2
  %188 = ptrtoint ptr %active204 to i32
  call void @__asan_load1_noabort(i32 %188)
  %189 = load i8, ptr %active204, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %189)
  %tobool205.not = icmp eq i8 %189, 0
  br i1 %tobool205.not, label %land.lhs.true203.cleanup_crit_edge, label %do.body209

land.lhs.true203.cleanup_crit_edge:               ; preds = %land.lhs.true203
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

do.body209:                                       ; preds = %land.lhs.true203
  %stream210 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 1
  %190 = ptrtoint ptr %stream210 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %stream210, align 4
  %cmp211 = icmp eq ptr %191, null
  br i1 %cmp211, label %do.body220, label %do.end228, !prof !975

do.body220:                                       ; preds = %do.body209
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 10416, 0\0A.popsection", ""() #20, !srcloc !992
  unreachable

do.end228:                                        ; preds = %do.body209
  %scaling.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 1
  %192 = ptrtoint ptr %scaling.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load i32, ptr %scaling.i, align 4
  %scaling1.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 1
  %194 = ptrtoint ptr %scaling1.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %scaling1.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %193, i32 %195)
  %cmp.not.i544 = icmp eq i32 %193, %195
  br i1 %cmp.not.i544, label %if.end.i546, label %do.end228.if.then234_crit_edge

do.end228.if.then234_crit_edge:                   ; preds = %do.end228
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

if.end.i546:                                      ; preds = %do.end228
  %underscan_enable.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 4
  %196 = ptrtoint ptr %underscan_enable.i to i32
  call void @__asan_load1_noabort(i32 %196)
  %197 = load i8, ptr %underscan_enable.i, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %197)
  %tobool.not.i545 = icmp eq i8 %197, 0
  %underscan_enable2.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 4
  %198 = ptrtoint ptr %underscan_enable2.i to i32
  call void @__asan_load1_noabort(i32 %198)
  %199 = load i8, ptr %underscan_enable2.i, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %199)
  %tobool3.not.i = icmp eq i8 %199, 0
  br i1 %tobool.not.i545, label %land.lhs.true.i547, label %land.lhs.true16.i

land.lhs.true.i547:                               ; preds = %if.end.i546
  br i1 %tobool3.not.i, label %land.lhs.true.i547.if.else31.i_crit_edge, label %if.then4.i

land.lhs.true.i547.if.else31.i_crit_edge:         ; preds = %land.lhs.true.i547
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31.i

if.then4.i:                                       ; preds = %land.lhs.true.i547
  %underscan_hborder.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 3
  %200 = ptrtoint ptr %underscan_hborder.i to i32
  call void @__asan_load1_noabort(i32 %200)
  %201 = load i8, ptr %underscan_hborder.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %201)
  %cmp5.not.i = icmp eq i8 %201, 0
  br i1 %cmp5.not.i, label %if.then4.i.lor.lhs.false231_crit_edge, label %land.lhs.true7.i

if.then4.i.lor.lhs.false231_crit_edge:            ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false231

land.lhs.true7.i:                                 ; preds = %if.then4.i
  %underscan_vborder.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 2
  %202 = ptrtoint ptr %underscan_vborder.i to i32
  call void @__asan_load1_noabort(i32 %202)
  %203 = load i8, ptr %underscan_vborder.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %203)
  %cmp9.not.i = icmp eq i8 %203, 0
  br i1 %cmp9.not.i, label %land.lhs.true7.i.lor.lhs.false231_crit_edge, label %land.lhs.true7.i.if.then234_crit_edge

land.lhs.true7.i.if.then234_crit_edge:            ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

land.lhs.true7.i.lor.lhs.false231_crit_edge:      ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false231

land.lhs.true16.i:                                ; preds = %if.end.i546
  br i1 %tobool3.not.i, label %if.then19.i, label %land.lhs.true16.i.if.else31.i_crit_edge

land.lhs.true16.i.if.else31.i_crit_edge:          ; preds = %land.lhs.true16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31.i

if.then19.i:                                      ; preds = %land.lhs.true16.i
  %underscan_hborder20.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 3
  %204 = ptrtoint ptr %underscan_hborder20.i to i32
  call void @__asan_load1_noabort(i32 %204)
  %205 = load i8, ptr %underscan_hborder20.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %205)
  %cmp22.not.i548 = icmp eq i8 %205, 0
  br i1 %cmp22.not.i548, label %if.then19.i.lor.lhs.false231_crit_edge, label %land.lhs.true24.i

if.then19.i.lor.lhs.false231_crit_edge:           ; preds = %if.then19.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false231

land.lhs.true24.i:                                ; preds = %if.then19.i
  %underscan_vborder25.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 2
  %206 = ptrtoint ptr %underscan_vborder25.i to i32
  call void @__asan_load1_noabort(i32 %206)
  %207 = load i8, ptr %underscan_vborder25.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %207)
  %cmp27.not.i = icmp eq i8 %207, 0
  br i1 %cmp27.not.i, label %land.lhs.true24.i.lor.lhs.false231_crit_edge, label %land.lhs.true24.i.if.then234_crit_edge

land.lhs.true24.i.if.then234_crit_edge:           ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

land.lhs.true24.i.lor.lhs.false231_crit_edge:     ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false231

if.else31.i:                                      ; preds = %land.lhs.true16.i.if.else31.i_crit_edge, %land.lhs.true.i547.if.else31.i_crit_edge
  %underscan_hborder32.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 3
  %208 = ptrtoint ptr %underscan_hborder32.i to i32
  call void @__asan_load1_noabort(i32 %208)
  %209 = load i8, ptr %underscan_hborder32.i, align 1
  %underscan_hborder34.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 3
  %210 = ptrtoint ptr %underscan_hborder34.i to i32
  call void @__asan_load1_noabort(i32 %210)
  %211 = load i8, ptr %underscan_hborder34.i, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %209, i8 %211)
  %cmp36.not.i549 = icmp eq i8 %209, %211
  br i1 %cmp36.not.i549, label %lor.lhs.false.i, label %if.else31.i.if.then234_crit_edge

if.else31.i.if.then234_crit_edge:                 ; preds = %if.else31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

lor.lhs.false.i:                                  ; preds = %if.else31.i
  %underscan_vborder38.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_old_conn_state.1606, i32 0, i32 2
  %212 = ptrtoint ptr %underscan_vborder38.i to i32
  call void @__asan_load1_noabort(i32 %212)
  %213 = load i8, ptr %underscan_vborder38.i, align 8
  %underscan_vborder40.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 2
  %214 = ptrtoint ptr %underscan_vborder40.i to i32
  call void @__asan_load1_noabort(i32 %214)
  %215 = load i8, ptr %underscan_vborder40.i, align 8
  call void @__sanitizer_cov_trace_cmp1(i8 %213, i8 %215)
  %cmp42.not.i = icmp eq i8 %213, %215
  br i1 %cmp42.not.i, label %lor.lhs.false.i.lor.lhs.false231_crit_edge, label %lor.lhs.false.i.if.then234_crit_edge

lor.lhs.false.i.if.then234_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

lor.lhs.false.i.lor.lhs.false231_crit_edge:       ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false231

lor.lhs.false231:                                 ; preds = %lor.lhs.false.i.lor.lhs.false231_crit_edge, %land.lhs.true24.i.lor.lhs.false231_crit_edge, %if.then19.i.lor.lhs.false231_crit_edge, %land.lhs.true7.i.lor.lhs.false231_crit_edge, %if.then4.i.lor.lhs.false231_crit_edge
  %mode_changed.i551 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 3
  %216 = ptrtoint ptr %mode_changed.i551 to i32
  call void @__asan_load1_noabort(i32 %216)
  %bf.load.i552 = load i8, ptr %mode_changed.i551, align 2
  %217 = and i8 %bf.load.i552, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %217)
  %.not634 = icmp eq i8 %217, 0
  br i1 %.not634, label %lor.lhs.false231.if.end237_crit_edge, label %lor.lhs.false231.if.then234_crit_edge

lor.lhs.false231.if.then234_crit_edge:            ; preds = %lor.lhs.false231
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then234

lor.lhs.false231.if.end237_crit_edge:             ; preds = %lor.lhs.false231
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end237

if.then234:                                       ; preds = %lor.lhs.false231.if.then234_crit_edge, %lor.lhs.false.i.if.then234_crit_edge, %if.else31.i.if.then234_crit_edge, %land.lhs.true24.i.if.then234_crit_edge, %land.lhs.true7.i.if.then234_crit_edge, %do.end228.if.then234_crit_edge
  %mode235 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  tail call fastcc void @update_stream_scaling_settings(ptr noundef %mode235, ptr noundef %dm_new_conn_state.1607, ptr noundef nonnull %191)
  br label %if.end237

if.end237:                                        ; preds = %if.then234, %lor.lhs.false231.if.end237_crit_edge
  %abm_level238 = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 7
  %218 = ptrtoint ptr %abm_level238 to i32
  call void @__asan_load1_noabort(i32 %218)
  %219 = load i8, ptr %abm_level238, align 1
  %conv239 = zext i8 %219 to i32
  %abm_level240 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 15
  %220 = ptrtoint ptr %abm_level240 to i32
  call void @__asan_store4_noabort(i32 %220)
  store i32 %conv239, ptr %abm_level240, align 4
  %color_mgmt_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 3
  %221 = ptrtoint ptr %color_mgmt_changed to i32
  call void @__asan_load1_noabort(i32 %221)
  %bf.load242 = load i8, ptr %color_mgmt_changed, align 2
  %222 = and i8 %bf.load242, 116
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %222)
  %.not633 = icmp eq i8 %222, 0
  br i1 %.not633, label %if.end237.if.end255_crit_edge, label %if.then250

if.end237.if.end255_crit_edge:                    ; preds = %if.end237
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end255

if.then250:                                       ; preds = %if.end237
  %call251 = tail call i32 @amdgpu_dm_update_crtc_color_mgmt(ptr noundef %new_crtc_state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call251)
  %tobool252.not = icmp eq i32 %call251, 0
  br i1 %tobool252.not, label %if.then250.if.end255_crit_edge, label %if.then250.fail_crit_edge

if.then250.fail_crit_edge:                        ; preds = %if.then250
  call void @__sanitizer_cov_trace_pc() #22
  br label %fail

if.then250.if.end255_crit_edge:                   ; preds = %if.then250
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end255

if.end255:                                        ; preds = %if.then250.if.end255_crit_edge, %if.end237.if.end255_crit_edge
  %223 = ptrtoint ptr %dm_new_conn_state.1607 to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %dm_new_conn_state.1607, align 8
  %mode2.i555 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  %call.i556 = tail call i32 @drm_mode_vrefresh(ptr noundef %mode2.i555) #20
  %freesync_capable.i = getelementptr inbounds %struct.dm_connector_state, ptr %dm_new_conn_state.1607, i32 0, i32 5
  %225 = ptrtoint ptr %freesync_capable.i to i32
  call void @__asan_load1_noabort(i32 %225)
  %226 = load i8, ptr %freesync_capable.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %226)
  %tobool.not.i557 = icmp eq i8 %226, 0
  br i1 %tobool.not.i557, label %out.critedge39.i, label %land.lhs.true.i559

land.lhs.true.i559:                               ; preds = %if.end255
  %min_vfreq.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %224, i32 0, i32 14
  %227 = ptrtoint ptr %min_vfreq.i to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load i32, ptr %min_vfreq.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i556, i32 %228)
  %cmp.not.i558 = icmp slt i32 %call.i556, %228
  br i1 %cmp.not.i558, label %out.critedge.i, label %land.rhs.i561

land.rhs.i561:                                    ; preds = %land.lhs.true.i559
  %max_vfreq.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %224, i32 0, i32 15
  %229 = ptrtoint ptr %max_vfreq.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load i32, ptr %max_vfreq.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call.i556, i32 %230)
  %cmp3.i = icmp sle i32 %call.i556, %230
  %vrr_supported.i560 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 11
  %frombool.i = zext i1 %cmp3.i to i8
  %231 = ptrtoint ptr %vrr_supported.i560 to i32
  call void @__asan_store1_noabort(i32 %231)
  store i8 %frombool.i, ptr %vrr_supported.i560, align 1
  br i1 %cmp3.i, label %if.then.i, label %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge

land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge: ; preds = %land.rhs.i561
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_freesync_config_for_crtc.exit

if.then.i:                                        ; preds = %land.rhs.i561
  %232 = ptrtoint ptr %stream210 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %stream210, align 4
  %ignore_msa_timing_param.i = getelementptr inbounds %struct.dc_stream_state, ptr %233, i32 0, i32 24
  %234 = ptrtoint ptr %ignore_msa_timing_param.i to i32
  call void @__asan_store1_noabort(i32 %234)
  store i8 1, ptr %ignore_msa_timing_param.i, align 1
  %freesync_config.i562 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13
  %235 = ptrtoint ptr %freesync_config.i562 to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %freesync_config.i562, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %236)
  %cmp6.i563 = icmp eq i32 %236, 4
  %237 = ptrtoint ptr %min_vfreq.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load i32, ptr %min_vfreq.i, align 8
  %mul.i = mul i32 %238, 1000000
  %239 = ptrtoint ptr %max_vfreq.i to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %max_vfreq.i, align 4
  %mul10.i = mul i32 %240, 1000000
  br i1 %cmp6.i563, label %if.then12.i, label %if.else.i

if.then12.i:                                      ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #22
  %fixed_refresh_in_uhz.i564 = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 6
  %241 = ptrtoint ptr %fixed_refresh_in_uhz.i564 to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %fixed_refresh_in_uhz.i564, align 4
  br label %get_freesync_config_for_crtc.exit

if.else.i:                                        ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #22
  %vrr_enabled.i = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 15
  %243 = ptrtoint ptr %vrr_enabled.i to i32
  call void @__asan_load1_noabort(i32 %243)
  %244 = load i8, ptr %vrr_enabled.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %244)
  %tobool17.not.i = icmp eq i8 %244, 0
  %..i = select i1 %tobool17.not.i, i32 2, i32 3
  br label %get_freesync_config_for_crtc.exit

out.critedge.i:                                   ; preds = %land.lhs.true.i559
  call void @__sanitizer_cov_trace_pc() #22
  %vrr_supported.c.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 11
  %245 = ptrtoint ptr %vrr_supported.c.i to i32
  call void @__asan_store1_noabort(i32 %245)
  store i8 0, ptr %vrr_supported.c.i, align 1
  br label %get_freesync_config_for_crtc.exit

out.critedge39.i:                                 ; preds = %if.end255
  call void @__sanitizer_cov_trace_pc() #22
  %vrr_supported.c40.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 11
  %246 = ptrtoint ptr %vrr_supported.c40.i to i32
  call void @__asan_store1_noabort(i32 %246)
  store i8 0, ptr %vrr_supported.c40.i, align 1
  br label %get_freesync_config_for_crtc.exit

get_freesync_config_for_crtc.exit:                ; preds = %out.critedge39.i, %out.critedge.i, %if.else.i, %if.then12.i, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge
  %config.sroa.930.0.i = phi i32 [ %mul.i, %if.then12.i ], [ 0, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge ], [ 0, %out.critedge.i ], [ 0, %out.critedge39.i ], [ %mul.i, %if.else.i ]
  %config.sroa.10.0.i = phi i32 [ %mul10.i, %if.then12.i ], [ 0, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge ], [ 0, %out.critedge.i ], [ 0, %out.critedge39.i ], [ %mul10.i, %if.else.i ]
  %config.sroa.11.0.i = phi i32 [ %242, %if.then12.i ], [ 0, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge ], [ 0, %out.critedge.i ], [ 0, %out.critedge39.i ], [ 0, %if.else.i ]
  %config.sroa.7.0.i = phi i8 [ 1, %if.then12.i ], [ 0, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge ], [ 0, %out.critedge.i ], [ 0, %out.critedge39.i ], [ 1, %if.else.i ]
  %config.sroa.0.0.i = phi i32 [ 4, %if.then12.i ], [ 0, %land.rhs.i561.get_freesync_config_for_crtc.exit_crit_edge ], [ 0, %out.critedge.i ], [ 0, %out.critedge39.i ], [ %..i, %if.else.i ]
  %freesync_config24.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13
  %247 = ptrtoint ptr %freesync_config24.i to i32
  call void @__asan_store4_noabort(i32 %247)
  store i32 %config.sroa.0.0.i, ptr %freesync_config24.i, align 4
  %config.sroa.7.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 1
  %248 = ptrtoint ptr %config.sroa.7.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store1_noabort(i32 %248)
  store i8 %config.sroa.7.0.i, ptr %config.sroa.7.0.freesync_config24.sroa_idx.i, align 4
  %config.sroa.8.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 2
  %249 = ptrtoint ptr %config.sroa.8.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store1_noabort(i32 %249)
  store i8 0, ptr %config.sroa.8.0.freesync_config24.sroa_idx.i, align 1
  %config.sroa.829.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 3
  %250 = ptrtoint ptr %config.sroa.829.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store1_noabort(i32 %250)
  store i8 %config.sroa.7.0.i, ptr %config.sroa.829.0.freesync_config24.sroa_idx.i, align 2
  %config.sroa.9.0.freesync_config24.sroa_idx.i = getelementptr inbounds i8, ptr %freesync_config24.i, i32 7
  %251 = ptrtoint ptr %config.sroa.9.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store1_noabort(i32 %251)
  store i8 0, ptr %config.sroa.9.0.freesync_config24.sroa_idx.i, align 1
  %config.sroa.930.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 4
  %252 = ptrtoint ptr %config.sroa.930.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store4_noabort(i32 %252)
  store i32 %config.sroa.930.0.i, ptr %config.sroa.930.0.freesync_config24.sroa_idx.i, align 4
  %config.sroa.10.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 5
  %253 = ptrtoint ptr %config.sroa.10.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store4_noabort(i32 %253)
  store i32 %config.sroa.10.0.i, ptr %config.sroa.10.0.freesync_config24.sroa_idx.i, align 4
  %config.sroa.11.0.freesync_config24.sroa_idx.i = getelementptr inbounds %struct.dm_crtc_state, ptr %new_crtc_state, i32 0, i32 13, i32 6
  %254 = ptrtoint ptr %config.sroa.11.0.freesync_config24.sroa_idx.i to i32
  call void @__asan_store4_noabort(i32 %254)
  store i32 %config.sroa.11.0.i, ptr %config.sroa.11.0.freesync_config24.sroa_idx.i, align 4
  br label %cleanup

fail:                                             ; preds = %if.then250.fail_crit_edge, %if.end182.fail_crit_edge, %dm_atomic_get_state.exit543, %if.end132.fail_crit_edge, %dm_atomic_get_state.exit
  %ret.3 = phi i32 [ %call251, %if.then250.fail_crit_edge ], [ %177, %dm_atomic_get_state.exit543 ], [ %150, %dm_atomic_get_state.exit ], [ -22, %if.end132.fail_crit_edge ], [ -22, %if.end182.fail_crit_edge ]
  %new_stream.2 = phi ptr [ %new_stream.1609, %if.then250.fail_crit_edge ], [ %new_stream.0, %dm_atomic_get_state.exit543 ], [ %new_stream.0, %dm_atomic_get_state.exit ], [ %new_stream.0, %if.end132.fail_crit_edge ], [ %new_stream.0, %if.end182.fail_crit_edge ]
  %tobool256.not = icmp eq ptr %new_stream.2, null
  br i1 %tobool256.not, label %fail.cleanup_crit_edge, label %fail.if.then257_crit_edge

fail.if.then257_crit_edge:                        ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then257

fail.cleanup_crit_edge:                           ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then257:                                       ; preds = %fail.if.then257_crit_edge, %if.end28.if.then257_crit_edge
  %new_stream.2631 = phi ptr [ %new_stream.2, %fail.if.then257_crit_edge ], [ %call23, %if.end28.if.then257_crit_edge ]
  %ret.3630 = phi i32 [ %ret.3, %fail.if.then257_crit_edge ], [ %call32, %if.end28.if.then257_crit_edge ]
  tail call void @dc_stream_release(ptr noundef nonnull %new_stream.2631) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then257, %fail.cleanup_crit_edge, %get_freesync_config_for_crtc.exit, %land.lhs.true203.cleanup_crit_edge, %if.end198.cleanup_crit_edge, %if.then25, %if.then12
  %retval.0 = phi i32 [ 0, %get_freesync_config_for_crtc.exit ], [ 0, %if.end198.cleanup_crit_edge ], [ 0, %land.lhs.true203.cleanup_crit_edge ], [ %ret.3630, %if.then257 ], [ %ret.3, %fail.cleanup_crit_edge ], [ -12, %if.then25 ], [ %18, %if.then12 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_check_planes(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_async_check(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc zeroext i1 @is_scaling_state_different(ptr nocapture noundef readonly %dm_state, ptr nocapture noundef readonly %old_dm_state) unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 1
  %0 = ptrtoint ptr %scaling to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %scaling, align 4
  %scaling1 = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 1
  %2 = ptrtoint ptr %scaling1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %scaling1, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not = icmp eq i32 %1, %3
  br i1 %cmp.not, label %if.end, label %entry.return_crit_edge

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

if.end:                                           ; preds = %entry
  %underscan_enable = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 4
  %4 = ptrtoint ptr %underscan_enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %underscan_enable, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %underscan_enable2 = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 4
  %6 = ptrtoint ptr %underscan_enable2 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %underscan_enable2, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool3.not = icmp eq i8 %7, 0
  br i1 %tobool.not, label %land.lhs.true, label %land.lhs.true16

land.lhs.true:                                    ; preds = %if.end
  br i1 %tobool3.not, label %land.lhs.true.if.else31_crit_edge, label %if.then4

land.lhs.true.if.else31_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31

if.then4:                                         ; preds = %land.lhs.true
  %underscan_hborder = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 3
  %8 = ptrtoint ptr %underscan_hborder to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %underscan_hborder, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %cmp5.not = icmp eq i8 %9, 0
  br i1 %cmp5.not, label %if.then4.if.end47_crit_edge, label %land.lhs.true7

if.then4.if.end47_crit_edge:                      ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.lhs.true7:                                   ; preds = %if.then4
  %underscan_vborder = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 2
  %10 = ptrtoint ptr %underscan_vborder to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %underscan_vborder, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %cmp9.not = icmp eq i8 %11, 0
  br i1 %cmp9.not, label %land.lhs.true7.if.end47_crit_edge, label %land.lhs.true7.return_crit_edge

land.lhs.true7.return_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

land.lhs.true7.if.end47_crit_edge:                ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.lhs.true16:                                  ; preds = %if.end
  br i1 %tobool3.not, label %if.then19, label %land.lhs.true16.if.else31_crit_edge

land.lhs.true16.if.else31_crit_edge:              ; preds = %land.lhs.true16
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31

if.then19:                                        ; preds = %land.lhs.true16
  %underscan_hborder20 = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 3
  %12 = ptrtoint ptr %underscan_hborder20 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %underscan_hborder20, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %cmp22.not = icmp eq i8 %13, 0
  br i1 %cmp22.not, label %if.then19.if.end47_crit_edge, label %land.lhs.true24

if.then19.if.end47_crit_edge:                     ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

land.lhs.true24:                                  ; preds = %if.then19
  %underscan_vborder25 = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 2
  %14 = ptrtoint ptr %underscan_vborder25 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %underscan_vborder25, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %cmp27.not = icmp eq i8 %15, 0
  br i1 %cmp27.not, label %land.lhs.true24.if.end47_crit_edge, label %land.lhs.true24.return_crit_edge

land.lhs.true24.return_crit_edge:                 ; preds = %land.lhs.true24
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

land.lhs.true24.if.end47_crit_edge:               ; preds = %land.lhs.true24
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

if.else31:                                        ; preds = %land.lhs.true16.if.else31_crit_edge, %land.lhs.true.if.else31_crit_edge
  %underscan_hborder32 = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 3
  %16 = ptrtoint ptr %underscan_hborder32 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %underscan_hborder32, align 1
  %underscan_hborder34 = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 3
  %18 = ptrtoint ptr %underscan_hborder34 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %underscan_hborder34, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %17, i8 %19)
  %cmp36.not = icmp eq i8 %17, %19
  br i1 %cmp36.not, label %lor.lhs.false, label %if.else31.return_crit_edge

if.else31.return_crit_edge:                       ; preds = %if.else31
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

lor.lhs.false:                                    ; preds = %if.else31
  %underscan_vborder38 = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 2
  %20 = ptrtoint ptr %underscan_vborder38 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %underscan_vborder38, align 8
  %underscan_vborder40 = getelementptr inbounds %struct.dm_connector_state, ptr %old_dm_state, i32 0, i32 2
  %22 = ptrtoint ptr %underscan_vborder40 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %underscan_vborder40, align 8
  call void @__sanitizer_cov_trace_cmp1(i8 %21, i8 %23)
  %cmp42.not = icmp eq i8 %21, %23
  br i1 %cmp42.not, label %lor.lhs.false.if.end47_crit_edge, label %lor.lhs.false.return_crit_edge

lor.lhs.false.return_crit_edge:                   ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %return

lor.lhs.false.if.end47_crit_edge:                 ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47

if.end47:                                         ; preds = %lor.lhs.false.if.end47_crit_edge, %land.lhs.true24.if.end47_crit_edge, %if.then19.if.end47_crit_edge, %land.lhs.true7.if.end47_crit_edge, %if.then4.if.end47_crit_edge
  br label %return

return:                                           ; preds = %if.end47, %lor.lhs.false.return_crit_edge, %if.else31.return_crit_edge, %land.lhs.true24.return_crit_edge, %land.lhs.true7.return_crit_edge, %entry.return_crit_edge
  %retval.0 = phi i1 [ false, %if.end47 ], [ true, %entry.return_crit_edge ], [ true, %land.lhs.true7.return_crit_edge ], [ true, %land.lhs.true24.return_crit_edge ], [ true, %lor.lhs.false.return_crit_edge ], [ true, %if.else31.return_crit_edge ]
  ret i1 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @do_aquire_global_lock(ptr noundef %dev, ptr nocapture noundef readonly %state) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %acquire_ctx = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 9
  %0 = ptrtoint ptr %acquire_ctx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %acquire_ctx, align 4
  %call = tail call i32 @drm_modeset_lock_all_ctx(ptr noundef %dev, ptr noundef %1) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %crtc_list = getelementptr inbounds %struct.drm_device, ptr %dev, i32 0, i32 30, i32 20
  %2 = ptrtoint ptr %crtc_list to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn63 = load ptr, ptr %crtc_list, align 4
  %cmp.not64 = icmp eq ptr %.pn63, %crtc_list
  br i1 %cmp.not64, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end.for.body_crit_edge
  %.pn66 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn63, %if.end.for.body_crit_edge ]
  %ret.065 = phi i32 [ %ret.2, %for.inc.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %commit_lock = getelementptr i8, ptr %.pn66, i32 728
  tail call void @_raw_spin_lock(ptr noundef %commit_lock) #20
  %commit_list = getelementptr i8, ptr %.pn66, i32 720
  %3 = ptrtoint ptr %commit_list to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load volatile ptr, ptr %commit_list, align 4
  %cmp6.not = icmp eq ptr %4, %commit_list
  %add.ptr9 = getelementptr i8, ptr %4, i32 -176
  %tobool10.not62 = icmp eq ptr %add.ptr9, null
  %tobool10.not = or i1 %cmp6.not, %tobool10.not62
  br i1 %tobool10.not, label %for.inc.critedge, label %if.then11

if.then11:                                        ; preds = %for.body
  %ref.i = getelementptr i8, ptr %4, i32 -172
  %call.i.i.i.i.i.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %ref.i, i32 noundef 4) #20
  tail call void @llvm.prefetch.p0(ptr %ref.i, i32 1, i32 3, i32 1) #20
  %5 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_fetch_add\0A1:\09ldrex\09$0, [$4]\0A\09add\09$1, $0, $5\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b", "=&r,=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %ref.i, ptr %ref.i, i32 1, ptr elementtype(i32) %ref.i) #20, !srcloc !993
  %asmresult.i.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %5, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i.i)
  %tobool1.not.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i.i, 0
  br i1 %tobool1.not.i.i.i.i.i, label %if.then11.if.end15.sink.split.i.i.i.i.i_crit_edge, label %if.else.i.i.i.i.i, !prof !975

if.then11.if.end15.sink.split.i.i.i.i.i_crit_edge: ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end15.sink.split.i.i.i.i.i

if.else.i.i.i.i.i:                                ; preds = %if.then11
  %add.i.i.i.i.i = add i32 %asmresult.i.i.i.i.i.i.i, 1
  %6 = or i32 %add.i.i.i.i.i, %asmresult.i.i.i.i.i.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %6)
  %.not.i.i.i.i.i = icmp sgt i32 %6, -1
  br i1 %.not.i.i.i.i.i, label %if.else.i.i.i.i.i.drm_crtc_commit_get.exit_crit_edge, label %if.else.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i_crit_edge, !prof !974

if.else.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i_crit_edge: ; preds = %if.else.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end15.sink.split.i.i.i.i.i

if.else.i.i.i.i.i.drm_crtc_commit_get.exit_crit_edge: ; preds = %if.else.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %drm_crtc_commit_get.exit

if.end15.sink.split.i.i.i.i.i:                    ; preds = %if.else.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i_crit_edge, %if.then11.if.end15.sink.split.i.i.i.i.i_crit_edge
  %.sink.i.i.i.i.i = phi i32 [ 2, %if.then11.if.end15.sink.split.i.i.i.i.i_crit_edge ], [ 1, %if.else.i.i.i.i.i.if.end15.sink.split.i.i.i.i.i_crit_edge ]
  tail call void @refcount_warn_saturate(ptr noundef %ref.i, i32 noundef %.sink.i.i.i.i.i) #20
  br label %drm_crtc_commit_get.exit

drm_crtc_commit_get.exit:                         ; preds = %if.end15.sink.split.i.i.i.i.i, %if.else.i.i.i.i.i.drm_crtc_commit_get.exit_crit_edge
  tail call void @_raw_spin_unlock(ptr noundef %commit_lock) #20
  %hw_done = getelementptr i8, ptr %4, i32 -112
  %call18 = tail call i32 @wait_for_completion_interruptible_timeout(ptr noundef %hw_done, i32 noundef 1000) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call18)
  %cmp19 = icmp sgt i32 %call18, 0
  br i1 %cmp19, label %if.then20, label %drm_crtc_commit_get.exit.if.end22_crit_edge

drm_crtc_commit_get.exit.if.end22_crit_edge:      ; preds = %drm_crtc_commit_get.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end22

if.then20:                                        ; preds = %drm_crtc_commit_get.exit
  call void @__sanitizer_cov_trace_pc() #22
  %flip_done = getelementptr i8, ptr %4, i32 -168
  %call21 = tail call i32 @wait_for_completion_interruptible_timeout(ptr noundef %flip_done, i32 noundef 1000) #20
  br label %if.end22

if.end22:                                         ; preds = %if.then20, %drm_crtc_commit_get.exit.if.end22_crit_edge
  %ret.1 = phi i32 [ %call21, %if.then20 ], [ %call18, %drm_crtc_commit_get.exit.if.end22_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.1)
  %cmp23 = icmp eq i32 %ret.1, 0
  br i1 %cmp23, label %if.then24, label %if.end22.if.end25_crit_edge

if.end22.if.end25_crit_edge:                      ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end25

if.then24:                                        ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #22
  %base = getelementptr i8, ptr %.pn66, i32 120
  %7 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %base, align 8
  %name = getelementptr i8, ptr %.pn66, i32 8
  %9 = ptrtoint ptr %name to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %name, align 8
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.317, i32 noundef %8, ptr noundef %10) #20
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.end22.if.end25_crit_edge
  %call.i.i.i.i.i.i.i60 = tail call zeroext i1 @__kasan_check_write(ptr noundef %ref.i, i32 noundef 4) #20
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #20, !srcloc !978
  tail call void @llvm.prefetch.p0(ptr %ref.i, i32 1, i32 3, i32 1) #20
  %11 = tail call { i32, i32, i32 } asm sideeffect "@ atomic_fetch_sub\0A1:\09ldrex\09$0, [$4]\0A\09sub\09$1, $0, $5\0A\09strex\09$2, $1, [$4]\0A\09teq\09$2, #0\0A\09bne\091b", "=&r,=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %ref.i, ptr %ref.i, i32 1, ptr elementtype(i32) %ref.i) #20, !srcloc !979
  %asmresult.i.i.i.i.i.i.i.i = extractvalue { i32, i32, i32 } %11, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %asmresult.i.i.i.i.i.i.i.i)
  %cmp.i.i.i.i.i = icmp eq i32 %asmresult.i.i.i.i.i.i.i.i, 1
  br i1 %cmp.i.i.i.i.i, label %if.then.i.i, label %if.end5.i.i.i.i.i

if.end5.i.i.i.i.i:                                ; preds = %if.end25
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %asmresult.i.i.i.i.i.i.i.i)
  %.not.i.i.i.i.i61 = icmp sgt i32 %asmresult.i.i.i.i.i.i.i.i, 0
  br i1 %.not.i.i.i.i.i61, label %if.end5.i.i.i.i.i.for.inc_crit_edge, label %if.then10.i.i.i.i.i, !prof !974

if.end5.i.i.i.i.i.for.inc_crit_edge:              ; preds = %if.end5.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.then10.i.i.i.i.i:                              ; preds = %if.end5.i.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @refcount_warn_saturate(ptr noundef %ref.i, i32 noundef 3) #20
  br label %for.inc

if.then.i.i:                                      ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #20, !srcloc !980
  tail call void @__drm_crtc_commit_free(ptr noundef %ref.i) #20, !callees !981
  br label %for.inc

for.inc.critedge:                                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @_raw_spin_unlock(ptr noundef %commit_lock) #20
  br label %for.inc

for.inc:                                          ; preds = %for.inc.critedge, %if.then.i.i, %if.then10.i.i.i.i.i, %if.end5.i.i.i.i.i.for.inc_crit_edge
  %ret.2 = phi i32 [ %ret.065, %for.inc.critedge ], [ %ret.1, %if.end5.i.i.i.i.i.for.inc_crit_edge ], [ %ret.1, %if.then10.i.i.i.i.i ], [ %ret.1, %if.then.i.i ]
  %12 = ptrtoint ptr %.pn66 to i32
  call void @__asan_load4_noabort(i32 %12)
  %.pn = load ptr, ptr %.pn66, align 4
  %cmp.not = icmp eq ptr %.pn, %crtc_list
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.end.for.end_crit_edge
  %ret.0.lcssa = phi i32 [ 0, %if.end.for.end_crit_edge ], [ %ret.2, %for.inc.for.end_crit_edge ]
  %13 = tail call i32 @llvm.smin.i32(i32 %ret.0.lcssa, i32 0)
  br label %cleanup

cleanup:                                          ; preds = %for.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %13, %for.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_mst_atomic_check(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_validate_global_state(ptr noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_status_to_str(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_atomic_destroy_state(ptr nocapture noundef readnone %obj, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %state, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %land.lhs.true

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %state, i32 0, i32 1
  %0 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %context, align 4
  %tobool1.not = icmp eq ptr %1, null
  br i1 %tobool1.not, label %land.lhs.true.if.end_crit_edge, label %if.then

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_release_state(ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  tail call void @kfree(ptr noundef %state) #20
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_atomic_check_finish(ptr noundef %state, i32 noundef %res) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_finish, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_atomic_check_finish, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !994
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_finish, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state, i32 noundef %res) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !995
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !995
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_check_finish, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_atomic_check_finish.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_atomic_check_finish.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 379, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @rcu_read_lock_sched_held() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @debug_lockdep_rcu_enabled() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_rcu_suspicious(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dm_check_cursor_fb(ptr nocapture noundef readonly %new_acrtc, ptr nocapture noundef readonly %new_plane_state, ptr nocapture noundef readonly %fb) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %new_acrtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %new_acrtc, align 8
  %width = getelementptr inbounds %struct.drm_framebuffer, ptr %fb, i32 0, i32 9
  %2 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %width, align 8
  %max_cursor_width = getelementptr inbounds %struct.amdgpu_crtc, ptr %new_acrtc, i32 0, i32 13
  %4 = ptrtoint ptr %max_cursor_width to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %max_cursor_width, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %5)
  %cmp = icmp ugt i32 %3, %5
  br i1 %cmp, label %entry.if.then_crit_edge, label %lor.lhs.false

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

lor.lhs.false:                                    ; preds = %entry
  %height = getelementptr inbounds %struct.drm_framebuffer, ptr %fb, i32 0, i32 10
  %6 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %height, align 4
  %max_cursor_height = getelementptr inbounds %struct.amdgpu_crtc, ptr %new_acrtc, i32 0, i32 14
  %8 = ptrtoint ptr %max_cursor_height to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %max_cursor_height, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp1 = icmp ugt i32 %7, %9
  br i1 %cmp1, label %lor.lhs.false.if.then_crit_edge, label %if.end

lor.lhs.false.if.then_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

if.then:                                          ; preds = %lor.lhs.false.if.then_crit_edge, %entry.if.then_crit_edge
  %fb2 = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 2
  %10 = ptrtoint ptr %fb2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %fb2, align 4
  %width3 = getelementptr inbounds %struct.drm_framebuffer, ptr %11, i32 0, i32 9
  %12 = ptrtoint ptr %width3 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %width3, align 8
  %height5 = getelementptr inbounds %struct.drm_framebuffer, ptr %11, i32 0, i32 10
  %14 = ptrtoint ptr %height5 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %height5, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.297, i32 noundef %13, i32 noundef %15) #20
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 11
  %16 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %src_w, align 4
  %shl = shl i32 %3, 16
  call void @__sanitizer_cov_trace_cmp4(i32 %17, i32 %shl)
  %cmp7.not = icmp eq i32 %17, %shl
  br i1 %cmp7.not, label %lor.lhs.false8, label %if.end.if.then12_crit_edge

if.end.if.then12_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then12

lor.lhs.false8:                                   ; preds = %if.end
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %new_plane_state, i32 0, i32 10
  %18 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %src_h, align 4
  %shl10 = shl i32 %7, 16
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %shl10)
  %cmp11.not = icmp eq i32 %19, %shl10
  br i1 %cmp11.not, label %if.end13, label %lor.lhs.false8.if.then12_crit_edge

lor.lhs.false8.if.then12_crit_edge:               ; preds = %lor.lhs.false8
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then12

if.then12:                                        ; preds = %lor.lhs.false8.if.then12_crit_edge, %if.end.if.then12_crit_edge
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.293) #20
  br label %cleanup

if.end13:                                         ; preds = %lor.lhs.false8
  %pitches = getelementptr inbounds %struct.drm_framebuffer, ptr %fb, i32 0, i32 6
  %20 = ptrtoint ptr %pitches to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %pitches, align 8
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %fb, i32 0, i32 4
  %22 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %format, align 8
  %24 = getelementptr inbounds %struct.drm_format_info, ptr %23, i32 0, i32 3
  %25 = ptrtoint ptr %24 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %24, align 2
  %conv = zext i8 %26 to i32
  %div = udiv i32 %21, %conv
  call void @__sanitizer_cov_trace_cmp4(i32 %3, i32 %div)
  %cmp16.not = icmp eq i32 %3, %div
  br i1 %cmp16.not, label %if.end20, label %if.then18

if.then18:                                        ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.298, i32 noundef %3, i32 noundef %div) #20
  br label %cleanup

if.end20:                                         ; preds = %if.end13
  %27 = zext i32 %3 to i64
  call void @__sanitizer_cov_trace_switch(i64 %27, ptr @__sancov_gen_cov_switch_values.450)
  switch i32 %3, label %sw.default [
    i32 64, label %if.end20.sw.epilog_crit_edge
    i32 128, label %if.end20.sw.epilog_crit_edge73
    i32 256, label %if.end20.sw.epilog_crit_edge74
  ]

if.end20.sw.epilog_crit_edge74:                   ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end20.sw.epilog_crit_edge73:                   ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

if.end20.sw.epilog_crit_edge:                     ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.default:                                       ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.299, i32 noundef %3) #20
  br label %cleanup

sw.epilog:                                        ; preds = %if.end20.sw.epilog_crit_edge, %if.end20.sw.epilog_crit_edge73, %if.end20.sw.epilog_crit_edge74
  %flags = getelementptr inbounds %struct.drm_framebuffer, ptr %fb, i32 0, i32 11
  %28 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %flags, align 8
  %and = and i32 %29, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then21, label %sw.epilog.cleanup_crit_edge

sw.epilog.cleanup_crit_edge:                      ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then21:                                        ; preds = %sw.epilog
  %family = getelementptr i8, ptr %1, i32 2364
  %30 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %31)
  %cmp22 = icmp ult i32 %31, 141
  %tiling_flags = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %fb, i32 0, i32 1
  %32 = ptrtoint ptr %tiling_flags to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %tiling_flags, align 8
  br i1 %cmp22, label %if.then24, label %if.else

if.then24:                                        ; preds = %if.then21
  %trunc = trunc i64 %33 to i4
  %34 = zext i4 %trunc to i64
  call void @__sanitizer_cov_trace_switch(i64 %34, ptr @__sancov_gen_cov_switch_values.451)
  switch i4 %trunc, label %if.end44 [
    i4 4, label %if.then24.if.then46_crit_edge
    i4 2, label %if.then24.if.then46_crit_edge75
  ]

if.then24.if.then46_crit_edge75:                  ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then46

if.then24.if.then46_crit_edge:                    ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then46

if.else:                                          ; preds = %if.then21
  %and40 = and i64 %33, 31
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and40)
  %cmp41 = icmp eq i64 %and40, 0
  br i1 %cmp41, label %if.else.cleanup_crit_edge, label %if.else.if.then46_crit_edge

if.else.if.then46_crit_edge:                      ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then46

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end44:                                         ; preds = %if.then24
  %35 = and i64 %33, 28672
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %35)
  %cmp36 = icmp eq i64 %35, 0
  br i1 %cmp36, label %if.end44.cleanup_crit_edge, label %if.end44.if.then46_crit_edge

if.end44.if.then46_crit_edge:                     ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then46

if.end44.cleanup_crit_edge:                       ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then46:                                        ; preds = %if.end44.if.then46_crit_edge, %if.else.if.then46_crit_edge, %if.then24.if.then46_crit_edge, %if.then24.if.then46_crit_edge75
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.300) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then46, %if.end44.cleanup_crit_edge, %if.else.cleanup_crit_edge, %sw.epilog.cleanup_crit_edge, %sw.default, %if.then18, %if.then12, %if.then
  %retval.0 = phi i32 [ -22, %if.then ], [ -22, %if.then12 ], [ -22, %if.then18 ], [ -22, %sw.default ], [ -22, %if.then46 ], [ 0, %if.end44.cleanup_crit_edge ], [ 0, %sw.epilog.cleanup_crit_edge ], [ 0, %if.else.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_remove_plane_from_context(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_plane_state_release(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @dm_plane_helper_check_state(ptr noundef %state, ptr noundef %new_crtc_state) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %fb1 = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %0 = ptrtoint ptr %fb1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fb1, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end59_crit_edge, label %land.lhs.true

entry.if.end59_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59

land.lhs.true:                                    ; preds = %entry
  %crtc = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 1
  %2 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %crtc, align 4
  %tobool2.not = icmp eq ptr %3, null
  br i1 %tobool2.not, label %land.lhs.true.if.end59_crit_edge, label %if.then

land.lhs.true.if.end59_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59

if.then:                                          ; preds = %land.lhs.true
  %4 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %state, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %5, i32 0, i32 16
  %6 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %7)
  %cmp.not = icmp eq i32 %7, 2
  br i1 %cmp.not, label %if.then.if.end56_crit_edge, label %if.then3

if.then.if.end56_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end56

if.then3:                                         ; preds = %if.then
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %8 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %crtc_w, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %10 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %crtc_h, align 4
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %12 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %crtc_x, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp4 = icmp slt i32 %13, 0
  %add = add i32 %13, %9
  br i1 %cmp4, label %if.then3.if.end17_crit_edge, label %if.else

if.then3.if.end17_crit_edge:                      ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end17

if.else:                                          ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_hdisplay = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 13
  %14 = ptrtoint ptr %crtc_hdisplay to i32
  call void @__asan_load2_noabort(i32 %14)
  %15 = load i16, ptr %crtc_hdisplay, align 4
  %conv = zext i16 %15 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %conv)
  %cmp10 = icmp ugt i32 %add, %conv
  %sub = sub nsw i32 %conv, %13
  %spec.select = select i1 %cmp10, i32 %sub, i32 %9
  br label %if.end17

if.end17:                                         ; preds = %if.else, %if.then3.if.end17_crit_edge
  %viewport_width.0 = phi i32 [ %spec.select, %if.else ], [ %add, %if.then3.if.end17_crit_edge ]
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %16 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %crtc_y, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %17)
  %cmp18 = icmp slt i32 %17, 0
  %add22 = add i32 %17, %11
  br i1 %cmp18, label %if.end17.if.end38_crit_edge, label %if.else23

if.end17.if.end38_crit_edge:                      ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end38

if.else23:                                        ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_vdisplay = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 20
  %18 = ptrtoint ptr %crtc_vdisplay to i32
  call void @__asan_load2_noabort(i32 %18)
  %19 = load i16, ptr %crtc_vdisplay, align 2
  %conv28 = zext i16 %19 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %add22, i32 %conv28)
  %cmp29 = icmp ugt i32 %add22, %conv28
  %sub36 = sub nsw i32 %conv28, %17
  %spec.select95 = select i1 %cmp29, i32 %sub36, i32 %11
  br label %if.end38

if.end38:                                         ; preds = %if.else23, %if.end17.if.end38_crit_edge
  %viewport_height.0 = phi i32 [ %spec.select95, %if.else23 ], [ %add22, %if.end17.if.end38_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %viewport_width.0)
  %cmp39 = icmp slt i32 %viewport_width.0, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %viewport_height.0)
  %cmp41 = icmp slt i32 %viewport_height.0, 0
  %or.cond = select i1 %cmp39, i1 true, i1 %cmp41
  br i1 %or.cond, label %if.then43, label %if.else44

if.then43:                                        ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.301) #20
  br label %cleanup60

if.else44:                                        ; preds = %if.end38
  call void @__sanitizer_cov_trace_const_cmp4(i32 24, i32 %viewport_width.0)
  %cmp45 = icmp ult i32 %viewport_width.0, 24
  br i1 %cmp45, label %if.then47, label %if.else48

if.then47:                                        ; preds = %if.else44
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.302, i32 noundef %viewport_width.0, i32 noundef 24) #20
  br label %cleanup60

if.else48:                                        ; preds = %if.else44
  call void @__sanitizer_cov_trace_const_cmp4(i32 12, i32 %viewport_height.0)
  %cmp49 = icmp ult i32 %viewport_height.0, 12
  br i1 %cmp49, label %if.then51, label %if.else48.if.end56_crit_edge

if.else48.if.end56_crit_edge:                     ; preds = %if.else48
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end56

if.then51:                                        ; preds = %if.else48
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.303, i32 noundef %viewport_height.0, i32 noundef 12) #20
  br label %cleanup60

if.end56:                                         ; preds = %if.else48.if.end56_crit_edge, %if.then.if.end56_crit_edge
  %20 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %3, align 8
  %dm.i = getelementptr i8, ptr %21, i32 82840
  %22 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dm.i, align 8
  %format.i = getelementptr inbounds %struct.drm_framebuffer, ptr %1, i32 0, i32 4
  %24 = ptrtoint ptr %format.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %format.i, align 8
  %26 = ptrtoint ptr %25 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %25, align 4
  %28 = zext i32 %27 to i64
  call void @__sanitizer_cov_trace_switch(i64 %28, ptr @__sancov_gen_cov_switch_values.452)
  switch i32 %27, label %sw.default.i [
    i32 808530000, label %if.end56.sw.bb.i_crit_edge
    i32 842094158, label %if.end56.sw.bb.i_crit_edge101
    i32 825382478, label %if.end56.sw.bb.i_crit_edge102
    i32 1211388504, label %if.end56.sw.bb4.i_crit_edge
    i32 1211388481, label %if.end56.sw.bb4.i_crit_edge103
    i32 1211384408, label %if.end56.sw.bb4.i_crit_edge104
    i32 1211384385, label %if.end56.sw.bb4.i_crit_edge105
  ]

if.end56.sw.bb4.i_crit_edge105:                   ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.end56.sw.bb4.i_crit_edge104:                   ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.end56.sw.bb4.i_crit_edge103:                   ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.end56.sw.bb4.i_crit_edge:                      ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.end56.sw.bb.i_crit_edge102:                    ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

if.end56.sw.bb.i_crit_edge101:                    ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

if.end56.sw.bb.i_crit_edge:                       ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

sw.bb.i:                                          ; preds = %if.end56.sw.bb.i_crit_edge, %if.end56.sw.bb.i_crit_edge101, %if.end56.sw.bb.i_crit_edge102
  %nv12.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 4, i32 1
  %nv123.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 5, i32 1
  br label %sw.epilog.i

sw.bb4.i:                                         ; preds = %if.end56.sw.bb4.i_crit_edge, %if.end56.sw.bb4.i_crit_edge103, %if.end56.sw.bb4.i_crit_edge104, %if.end56.sw.bb4.i_crit_edge105
  %fp16.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 4, i32 2
  %fp167.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 5, i32 2
  br label %sw.epilog.i

sw.default.i:                                     ; preds = %if.end56
  call void @__sanitizer_cov_trace_pc() #22
  %max_upscale_factor8.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 4
  %max_downscale_factor9.i = getelementptr inbounds %struct.dc, ptr %23, i32 0, i32 2, i32 30, i32 0, i32 5
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb4.i, %sw.bb.i
  %max_upscale.0.in = phi ptr [ %max_upscale_factor8.i, %sw.default.i ], [ %fp16.i, %sw.bb4.i ], [ %nv12.i, %sw.bb.i ]
  %max_downscale_factor9.sink.i = phi ptr [ %max_downscale_factor9.i, %sw.default.i ], [ %fp167.i, %sw.bb4.i ], [ %nv123.i, %sw.bb.i ]
  %29 = ptrtoint ptr %max_upscale.0.in to i32
  call void @__asan_load4_noabort(i32 %29)
  %max_upscale.0 = load i32, ptr %max_upscale.0.in, align 4
  %30 = ptrtoint ptr %max_downscale_factor9.sink.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %max_downscale_factor9.sink.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %max_upscale.0)
  %cmp.i = icmp eq i32 %max_upscale.0, 1
  %spec.select100 = select i1 %cmp.i, i32 1000, i32 %max_upscale.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %31)
  %cmp11.i = icmp eq i32 %31, 1
  %min_downscale.0 = select i1 %cmp11.i, i32 1000, i32 %31
  %div = sdiv i32 65536000, %spec.select100
  %div58 = sdiv i32 65536000, %min_downscale.0
  br label %if.end59

if.end59:                                         ; preds = %sw.epilog.i, %land.lhs.true.if.end59_crit_edge, %entry.if.end59_crit_edge
  %min_scale.0 = phi i32 [ %div, %sw.epilog.i ], [ 0, %land.lhs.true.if.end59_crit_edge ], [ 0, %entry.if.end59_crit_edge ]
  %max_scale.0 = phi i32 [ %div58, %sw.epilog.i ], [ 2147483647, %land.lhs.true.if.end59_crit_edge ], [ 2147483647, %entry.if.end59_crit_edge ]
  %call = tail call i32 @drm_atomic_helper_check_plane_state(ptr noundef %state, ptr noundef %new_crtc_state, i32 noundef %min_scale.0, i32 noundef %max_scale.0, i1 noundef zeroext true, i1 noundef zeroext true) #20
  br label %cleanup60

cleanup60:                                        ; preds = %if.end59, %if.then51, %if.then47, %if.then43
  %retval.1 = phi i32 [ %call, %if.end59 ], [ -22, %if.then51 ], [ -22, %if.then47 ], [ -22, %if.then43 ]
  ret i32 %retval.1
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_create_plane_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @fill_dc_plane_attributes(ptr nocapture noundef readonly %adev, ptr noundef %dc_plane_state, ptr nocapture noundef readonly %plane_state, ptr noundef %crtc_state) unnamed_addr #0 align 64 {
entry:
  %scaling_info = alloca %struct.dc_scaling_info, align 4
  %plane_info = alloca %struct.dc_plane_info, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 2
  %0 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fb, align 4
  call void @llvm.lifetime.start.p0(i64 68, ptr nonnull %scaling_info) #20
  %2 = call ptr @memset(ptr %scaling_info, i32 255, i32 68)
  call void @llvm.lifetime.start.p0(i64 144, ptr nonnull %plane_info) #20
  %3 = call ptr @memset(ptr %plane_info, i32 255, i32 144)
  %call = call fastcc i32 @fill_dc_scaling_info(ptr noundef %adev, ptr noundef %plane_state, ptr noundef nonnull %scaling_info)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %src_rect = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 4
  %4 = call ptr @memcpy(ptr %src_rect, ptr %scaling_info, i32 16)
  %dst_rect = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 5
  %dst_rect2 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 1
  %5 = call ptr @memcpy(ptr %dst_rect, ptr %dst_rect2, i32 16)
  %clip_rect = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 6
  %clip_rect3 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 2
  %6 = call ptr @memcpy(ptr %clip_rect, ptr %clip_rect3, i32 16)
  %scaling_quality = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 3
  %scaling_quality4 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 3
  %7 = call ptr @memcpy(ptr %scaling_quality, ptr %scaling_quality4, i32 20)
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 5
  %8 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %asic_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 22, i32 %9)
  %cmp = icmp eq i32 %9, 22
  br i1 %cmp, label %land.rhs, label %if.end.land.end_crit_edge

if.end.land.end_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.end

land.rhs:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %in_suspend = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 137
  %10 = ptrtoint ptr %in_suspend to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %in_suspend, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool5 = icmp ne i8 %11, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %if.end.land.end_crit_edge
  %12 = phi i1 [ false, %if.end.land.end_crit_edge ], [ %tobool5, %land.rhs ]
  %tiling_flags = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %1, i32 0, i32 1
  %13 = ptrtoint ptr %tiling_flags to i32
  call void @__asan_load8_noabort(i32 %13)
  %14 = load i64, ptr %tiling_flags, align 8
  %tmz_surface = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %1, i32 0, i32 2
  %15 = ptrtoint ptr %tmz_surface to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %tmz_surface, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool6 = icmp ne i8 %16, 0
  %call8 = call fastcc i32 @fill_dc_plane_info_and_addr(ptr noundef %adev, ptr noundef %plane_state, i64 noundef %14, ptr noundef nonnull %plane_info, ptr noundef %dc_plane_state, i1 noundef zeroext %tobool6, i1 noundef zeroext %12)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool9.not = icmp eq i32 %call8, 0
  br i1 %tobool9.not, label %if.end11, label %land.end.cleanup_crit_edge

land.end.cleanup_crit_edge:                       ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end11:                                         ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  %format = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 3
  %17 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %format, align 4
  %format12 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 22
  %color_space = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 6
  %19 = ptrtoint ptr %color_space to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %color_space, align 4
  %color_space13 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 18
  %21 = ptrtoint ptr %color_space13 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %color_space13, align 8
  %22 = ptrtoint ptr %format12 to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %18, ptr %format12, align 8
  %plane_size = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 7
  %23 = call ptr @memcpy(ptr %plane_size, ptr %plane_info, i32 40)
  %rotation = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 4
  %24 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %rotation, align 4
  %rotation17 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 23
  %26 = ptrtoint ptr %rotation17 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %25, ptr %rotation17, align 4
  %horizontal_mirror = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 7
  %27 = ptrtoint ptr %horizontal_mirror to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %horizontal_mirror, align 4, !range !977
  %horizontal_mirror19 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 31
  %29 = ptrtoint ptr %horizontal_mirror19 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %28, ptr %horizontal_mirror19, align 2
  %stereo_format = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 5
  %30 = ptrtoint ptr %stereo_format to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %stereo_format, align 4
  %stereo_format21 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 24
  %32 = ptrtoint ptr %stereo_format21 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %stereo_format21, align 8
  %tiling_info = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 8
  %tiling_info22 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 1
  %33 = call ptr @memcpy(ptr %tiling_info, ptr %tiling_info22, i32 52)
  %visible = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 8
  %34 = ptrtoint ptr %visible to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %visible, align 1, !range !977
  %visible24 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 29
  %36 = ptrtoint ptr %visible24 to i32
  call void @__asan_store1_noabort(i32 %36)
  store i8 %35, ptr %visible24, align 4
  %per_pixel_alpha = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 9
  %37 = ptrtoint ptr %per_pixel_alpha to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %per_pixel_alpha, align 2, !range !977
  %per_pixel_alpha27 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 26
  %39 = ptrtoint ptr %per_pixel_alpha27 to i32
  call void @__asan_store1_noabort(i32 %39)
  store i8 %38, ptr %per_pixel_alpha27, align 1
  %global_alpha = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 10
  %40 = ptrtoint ptr %global_alpha to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %global_alpha, align 1, !range !977
  %global_alpha30 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 27
  %42 = ptrtoint ptr %global_alpha30 to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 %41, ptr %global_alpha30, align 2
  %global_alpha_value = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 11
  %43 = ptrtoint ptr %global_alpha_value to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %global_alpha_value, align 4
  %global_alpha_value32 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 28
  %45 = ptrtoint ptr %global_alpha_value32 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %44, ptr %global_alpha_value32, align 8
  %dcc = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 9
  %dcc33 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 2
  %46 = call ptr @memcpy(ptr %dcc, ptr %dcc33, i32 20)
  %layer_index = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 13
  %47 = ptrtoint ptr %layer_index to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %layer_index, align 4
  %layer_index34 = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 32
  %49 = ptrtoint ptr %layer_index34 to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %48, ptr %layer_index34, align 8
  %flip_int_enabled = getelementptr inbounds %struct.dc_plane_state, ptr %dc_plane_state, i32 0, i32 34
  %50 = ptrtoint ptr %flip_int_enabled to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 1, ptr %flip_int_enabled, align 8
  %call35 = call i32 @amdgpu_dm_update_plane_color_mgmt(ptr noundef %crtc_state, ptr noundef %dc_plane_state) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end11, %land.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %entry.cleanup_crit_edge ], [ %call8, %land.end.cleanup_crit_edge ], [ %call35, %if.end11 ]
  call void @llvm.lifetime.end.p0(i64 144, ptr nonnull %plane_info) #20
  call void @llvm.lifetime.end.p0(i64 68, ptr nonnull %scaling_info) #20
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_add_plane_to_context(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_check_plane_state(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i1 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc i32 @fill_dc_scaling_info(ptr nocapture noundef readonly %adev, ptr nocapture noundef readonly %state, ptr nocapture noundef %scaling_info) unnamed_addr #16 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = call ptr @memset(ptr %scaling_info, i32 0, i32 68)
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 8
  %1 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %src_x, align 4
  %shr = lshr i32 %2, 16
  %3 = ptrtoint ptr %scaling_info to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %shr, ptr %scaling_info, align 4
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 9
  %4 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %src_y, align 4
  %shr1 = lshr i32 %5, 16
  %y = getelementptr inbounds %struct.rect, ptr %scaling_info, i32 0, i32 1
  %6 = ptrtoint ptr %y to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %shr1, ptr %y, align 4
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 172, i32 20
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  %9 = and i32 %8, -2
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %9)
  %switch = icmp eq i32 %9, 65536
  br i1 %switch, label %land.lhs.true, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true:                                    ; preds = %entry
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %10 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %fb, align 4
  %tobool.not = icmp eq ptr %11, null
  br i1 %tobool.not, label %land.lhs.true.if.end_crit_edge, label %land.lhs.true8

land.lhs.true.if.end_crit_edge:                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true8:                                   ; preds = %land.lhs.true
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %11, i32 0, i32 4
  %12 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %format, align 8
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %13, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 842094158, i32 %15)
  %cmp11 = icmp eq i32 %15, 842094158
  br i1 %cmp11, label %land.lhs.true12, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

land.lhs.true12:                                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %2)
  %cmp15.not = icmp ult i32 %2, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %5)
  %cmp19.not = icmp ult i32 %5, 65536
  %or.cond132 = select i1 %cmp15.not, i1 %cmp19.not, i1 false
  br i1 %or.cond132, label %land.lhs.true12.if.end_crit_edge, label %land.lhs.true12.cleanup_crit_edge

land.lhs.true12.cleanup_crit_edge:                ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

land.lhs.true12.if.end_crit_edge:                 ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end:                                           ; preds = %land.lhs.true12.if.end_crit_edge, %land.lhs.true8.if.end_crit_edge, %land.lhs.true.if.end_crit_edge, %entry.if.end_crit_edge
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 11
  %16 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %src_w, align 4
  %shr20 = lshr i32 %17, 16
  %width = getelementptr inbounds %struct.rect, ptr %scaling_info, i32 0, i32 2
  %18 = ptrtoint ptr %width to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %shr20, ptr %width, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %17)
  %cmp24 = icmp ult i32 %17, 65536
  br i1 %cmp24, label %if.end.cleanup_crit_edge, label %if.end26

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end26:                                         ; preds = %if.end
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 10
  %19 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %src_h, align 4
  %shr27 = lshr i32 %20, 16
  %height = getelementptr inbounds %struct.rect, ptr %scaling_info, i32 0, i32 3
  %21 = ptrtoint ptr %height to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %shr27, ptr %height, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 65536, i32 %20)
  %cmp31 = icmp ult i32 %20, 65536
  br i1 %cmp31, label %if.end26.cleanup_crit_edge, label %if.end33

if.end26.cleanup_crit_edge:                       ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end33:                                         ; preds = %if.end26
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %22 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %crtc_x, align 4
  %dst_rect = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 1
  %24 = ptrtoint ptr %dst_rect to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %23, ptr %dst_rect, align 4
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %25 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %crtc_y, align 4
  %y36 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 1, i32 1
  %27 = ptrtoint ptr %y36 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %y36, align 4
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %28 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %crtc_w, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %29)
  %cmp37 = icmp eq i32 %29, 0
  br i1 %cmp37, label %if.end33.cleanup_crit_edge, label %if.end39

if.end33.cleanup_crit_edge:                       ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end39:                                         ; preds = %if.end33
  %width42 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 1, i32 2
  %30 = ptrtoint ptr %width42 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %29, ptr %width42, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %31 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %crtc_h, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %cmp43 = icmp eq i32 %32, 0
  br i1 %cmp43, label %if.end39.cleanup_crit_edge, label %if.end45

if.end39.cleanup_crit_edge:                       ; preds = %if.end39
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end45:                                         ; preds = %if.end39
  %height48 = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 1, i32 3
  %33 = ptrtoint ptr %height48 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %32, ptr %height48, align 4
  %clip_rect = getelementptr inbounds %struct.dc_scaling_info, ptr %scaling_info, i32 0, i32 2
  %34 = call ptr @memcpy(ptr %clip_rect, ptr %dst_rect, i32 16)
  %35 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %state, align 4
  %tobool50.not = icmp eq ptr %36, null
  br i1 %tobool50.not, label %if.end45.if.end61_crit_edge, label %land.lhs.true51

if.end45.if.end61_crit_edge:                      ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

land.lhs.true51:                                  ; preds = %if.end45
  %37 = ptrtoint ptr %36 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %36, align 8
  %tobool53.not = icmp eq ptr %38, null
  br i1 %tobool53.not, label %land.lhs.true51.if.end61_crit_edge, label %land.lhs.true54

land.lhs.true51.if.end61_crit_edge:               ; preds = %land.lhs.true51
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

land.lhs.true54:                                  ; preds = %land.lhs.true51
  %fb55 = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %39 = ptrtoint ptr %fb55 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %fb55, align 4
  %tobool56.not = icmp eq ptr %40, null
  br i1 %tobool56.not, label %land.lhs.true54.if.end61_crit_edge, label %if.then57

land.lhs.true54.if.end61_crit_edge:               ; preds = %land.lhs.true54
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end61

if.then57:                                        ; preds = %land.lhs.true54
  %dm.i = getelementptr i8, ptr %38, i32 82840
  %41 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %dm.i, align 8
  %format.i = getelementptr inbounds %struct.drm_framebuffer, ptr %40, i32 0, i32 4
  %43 = ptrtoint ptr %format.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %format.i, align 8
  %45 = ptrtoint ptr %44 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %44, align 4
  %47 = zext i32 %46 to i64
  call void @__sanitizer_cov_trace_switch(i64 %47, ptr @__sancov_gen_cov_switch_values.453)
  switch i32 %46, label %sw.default.i [
    i32 808530000, label %if.then57.sw.bb.i_crit_edge
    i32 842094158, label %if.then57.sw.bb.i_crit_edge136
    i32 825382478, label %if.then57.sw.bb.i_crit_edge137
    i32 1211388504, label %if.then57.sw.bb4.i_crit_edge
    i32 1211388481, label %if.then57.sw.bb4.i_crit_edge138
    i32 1211384408, label %if.then57.sw.bb4.i_crit_edge139
    i32 1211384385, label %if.then57.sw.bb4.i_crit_edge140
  ]

if.then57.sw.bb4.i_crit_edge140:                  ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.then57.sw.bb4.i_crit_edge139:                  ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.then57.sw.bb4.i_crit_edge138:                  ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.then57.sw.bb4.i_crit_edge:                     ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb4.i

if.then57.sw.bb.i_crit_edge137:                   ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

if.then57.sw.bb.i_crit_edge136:                   ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

if.then57.sw.bb.i_crit_edge:                      ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb.i

sw.bb.i:                                          ; preds = %if.then57.sw.bb.i_crit_edge, %if.then57.sw.bb.i_crit_edge136, %if.then57.sw.bb.i_crit_edge137
  %nv12.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 4, i32 1
  %nv123.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 5, i32 1
  br label %sw.epilog.i

sw.bb4.i:                                         ; preds = %if.then57.sw.bb4.i_crit_edge, %if.then57.sw.bb4.i_crit_edge138, %if.then57.sw.bb4.i_crit_edge139, %if.then57.sw.bb4.i_crit_edge140
  %fp16.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 4, i32 2
  %fp167.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 5, i32 2
  br label %sw.epilog.i

sw.default.i:                                     ; preds = %if.then57
  call void @__sanitizer_cov_trace_pc() #22
  %max_upscale_factor8.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 4
  %max_downscale_factor9.i = getelementptr inbounds %struct.dc, ptr %42, i32 0, i32 2, i32 30, i32 0, i32 5
  br label %sw.epilog.i

sw.epilog.i:                                      ; preds = %sw.default.i, %sw.bb4.i, %sw.bb.i
  %max_upscale.0.in = phi ptr [ %max_upscale_factor8.i, %sw.default.i ], [ %fp16.i, %sw.bb4.i ], [ %nv12.i, %sw.bb.i ]
  %max_downscale_factor9.sink.i = phi ptr [ %max_downscale_factor9.i, %sw.default.i ], [ %fp167.i, %sw.bb4.i ], [ %nv123.i, %sw.bb.i ]
  %48 = ptrtoint ptr %max_upscale.0.in to i32
  call void @__asan_load4_noabort(i32 %48)
  %max_upscale.0 = load i32, ptr %max_upscale.0.in, align 4
  %49 = ptrtoint ptr %max_downscale_factor9.sink.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %max_downscale_factor9.sink.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %max_upscale.0)
  %cmp.i = icmp eq i32 %max_upscale.0, 1
  %spec.select133 = select i1 %cmp.i, i32 1000, i32 %max_upscale.0
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %50)
  %cmp11.i = icmp eq i32 %50, 1
  %spec.select135 = select i1 %cmp11.i, i32 1000, i32 %50
  br label %if.end61

if.end61:                                         ; preds = %sw.epilog.i, %land.lhs.true54.if.end61_crit_edge, %land.lhs.true51.if.end61_crit_edge, %if.end45.if.end61_crit_edge
  %min_downscale.1 = phi i32 [ 250, %land.lhs.true54.if.end61_crit_edge ], [ 250, %land.lhs.true51.if.end61_crit_edge ], [ 250, %if.end45.if.end61_crit_edge ], [ %spec.select135, %sw.epilog.i ]
  %max_upscale.2 = phi i32 [ 16000, %land.lhs.true54.if.end61_crit_edge ], [ 16000, %land.lhs.true51.if.end61_crit_edge ], [ 16000, %if.end45.if.end61_crit_edge ], [ %spec.select133, %sw.epilog.i ]
  %mul = mul i32 %29, 1000
  %div = sdiv i32 %mul, %shr20
  call void @__sanitizer_cov_trace_cmp4(i32 %div, i32 %min_downscale.1)
  %cmp66 = icmp slt i32 %div, %min_downscale.1
  call void @__sanitizer_cov_trace_cmp4(i32 %div, i32 %max_upscale.2)
  %cmp68 = icmp sgt i32 %div, %max_upscale.2
  %or.cond134 = select i1 %cmp66, i1 true, i1 %cmp68
  br i1 %or.cond134, label %if.end61.cleanup_crit_edge, label %if.end70

if.end61.cleanup_crit_edge:                       ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end70:                                         ; preds = %if.end61
  call void @__sanitizer_cov_trace_pc() #22
  %mul73 = mul i32 %32, 1000
  %div76 = sdiv i32 %mul73, %shr27
  call void @__sanitizer_cov_trace_cmp4(i32 %div76, i32 %min_downscale.1)
  %cmp77 = icmp slt i32 %div76, %min_downscale.1
  call void @__sanitizer_cov_trace_cmp4(i32 %div76, i32 %max_upscale.2)
  %cmp79 = icmp sgt i32 %div76, %max_upscale.2
  %or.cond = select i1 %cmp77, i1 true, i1 %cmp79
  %spec.select = select i1 %or.cond, i32 -22, i32 0
  br label %cleanup

cleanup:                                          ; preds = %if.end70, %if.end61.cleanup_crit_edge, %if.end39.cleanup_crit_edge, %if.end33.cleanup_crit_edge, %if.end26.cleanup_crit_edge, %if.end.cleanup_crit_edge, %land.lhs.true12.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %land.lhs.true12.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ -22, %if.end26.cleanup_crit_edge ], [ -22, %if.end33.cleanup_crit_edge ], [ -22, %if.end39.cleanup_crit_edge ], [ -22, %if.end61.cleanup_crit_edge ], [ %spec.select, %if.end70 ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @fill_dc_plane_info_and_addr(ptr nocapture noundef readonly %adev, ptr nocapture noundef readonly %plane_state, i64 noundef %tiling_flags, ptr noundef %plane_info, ptr nocapture noundef writeonly %address, i1 noundef zeroext %tmz_surface, i1 noundef zeroext %force_disable_dcc) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %fb2 = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 2
  %0 = ptrtoint ptr %fb2 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fb2, align 4
  %2 = call ptr @memset(ptr %plane_info, i32 0, i32 144)
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %1, i32 0, i32 4
  %3 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %format, align 8
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %4, align 4
  %7 = zext i32 %6 to i64
  call void @__sanitizer_cov_trace_switch(i64 %7, ptr @__sancov_gen_cov_switch_values.454)
  switch i32 %6, label %sw.default [
    i32 538982467, label %entry.sw.epilog_crit_edge
    i32 909199186, label %entry.sw.epilog.sink.split_crit_edge
    i32 875713112, label %entry.sw.bb8_crit_edge
    i32 875713089, label %entry.sw.bb8_crit_edge98
    i32 808669784, label %entry.sw.bb10_crit_edge
    i32 808669761, label %entry.sw.bb10_crit_edge99
    i32 808665688, label %entry.sw.bb12_crit_edge
    i32 808665665, label %entry.sw.bb12_crit_edge100
    i32 875709016, label %entry.sw.bb14_crit_edge
    i32 875708993, label %entry.sw.bb14_crit_edge101
    i32 825382478, label %sw.bb16
    i32 842094158, label %sw.bb18
    i32 808530000, label %sw.bb20
    i32 1211388504, label %entry.sw.bb22_crit_edge
    i32 1211388481, label %entry.sw.bb22_crit_edge102
    i32 1211384408, label %entry.sw.bb24_crit_edge
    i32 1211384385, label %entry.sw.bb24_crit_edge103
    i32 942953048, label %entry.sw.bb26_crit_edge
    i32 942953025, label %entry.sw.bb26_crit_edge104
    i32 942948952, label %entry.sw.bb28_crit_edge
    i32 942948929, label %entry.sw.bb28_crit_edge105
  ]

entry.sw.bb28_crit_edge105:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb28

entry.sw.bb28_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb28

entry.sw.bb26_crit_edge104:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb26

entry.sw.bb26_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb26

entry.sw.bb24_crit_edge103:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb24

entry.sw.bb24_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb24

entry.sw.bb22_crit_edge102:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb22

entry.sw.bb22_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb22

entry.sw.bb14_crit_edge101:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb14

entry.sw.bb14_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb14

entry.sw.bb12_crit_edge100:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb12

entry.sw.bb12_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb12

entry.sw.bb10_crit_edge99:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb10

entry.sw.bb10_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb10

entry.sw.bb8_crit_edge98:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb8

entry.sw.bb8_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb8

entry.sw.epilog.sink.split_crit_edge:             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.sink.split

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog

sw.bb8:                                           ; preds = %entry.sw.bb8_crit_edge, %entry.sw.bb8_crit_edge98
  br label %sw.epilog.sink.split

sw.bb10:                                          ; preds = %entry.sw.bb10_crit_edge, %entry.sw.bb10_crit_edge99
  br label %sw.epilog.sink.split

sw.bb12:                                          ; preds = %entry.sw.bb12_crit_edge, %entry.sw.bb12_crit_edge100
  br label %sw.epilog.sink.split

sw.bb14:                                          ; preds = %entry.sw.bb14_crit_edge, %entry.sw.bb14_crit_edge101
  br label %sw.epilog.sink.split

sw.bb16:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.sink.split

sw.bb18:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.sink.split

sw.bb20:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog.sink.split

sw.bb22:                                          ; preds = %entry.sw.bb22_crit_edge, %entry.sw.bb22_crit_edge102
  br label %sw.epilog.sink.split

sw.bb24:                                          ; preds = %entry.sw.bb24_crit_edge, %entry.sw.bb24_crit_edge103
  br label %sw.epilog.sink.split

sw.bb26:                                          ; preds = %entry.sw.bb26_crit_edge, %entry.sw.bb26_crit_edge104
  br label %sw.epilog.sink.split

sw.bb28:                                          ; preds = %entry.sw.bb28_crit_edge, %entry.sw.bb28_crit_edge105
  br label %sw.epilog.sink.split

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.304, ptr noundef %4) #20
  br label %cleanup

sw.epilog.sink.split:                             ; preds = %sw.bb28, %sw.bb26, %sw.bb24, %sw.bb22, %sw.bb20, %sw.bb18, %sw.bb16, %sw.bb14, %sw.bb12, %sw.bb10, %sw.bb8, %entry.sw.epilog.sink.split_crit_edge
  %.sink = phi i32 [ 9, %sw.bb28 ], [ 8, %sw.bb26 ], [ 11, %sw.bb24 ], [ 10, %sw.bb22 ], [ 21, %sw.bb20 ], [ 19, %sw.bb18 ], [ 18, %sw.bb16 ], [ 4, %sw.bb14 ], [ 6, %sw.bb12 ], [ 5, %sw.bb10 ], [ 3, %sw.bb8 ], [ 2, %entry.sw.epilog.sink.split_crit_edge ]
  %format29 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 3
  %8 = ptrtoint ptr %format29 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %.sink, ptr %format29, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %entry.sw.epilog_crit_edge
  %rotation = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 14
  %9 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %rotation, align 4
  %and = and i32 %10, 15
  %switch.tableidx = add nsw i32 %and, -2
  call void @__sanitizer_cov_trace_const_cmp4(i32 7, i32 %switch.tableidx)
  %11 = icmp ult i32 %switch.tableidx, 7
  br i1 %11, label %switch.lookup, label %sw.epilog.sw.epilog42_crit_edge

sw.epilog.sw.epilog42_crit_edge:                  ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.epilog42

switch.lookup:                                    ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [7 x i32], ptr @switch.table.fill_dc_plane_info_and_addr, i32 0, i32 %switch.tableidx
  %12 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %12)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %sw.epilog42

sw.epilog42:                                      ; preds = %switch.lookup, %sw.epilog.sw.epilog42_crit_edge
  %.sink97 = phi i32 [ 0, %sw.epilog.sw.epilog42_crit_edge ], [ %switch.load, %switch.lookup ]
  %rotation41 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 4
  %13 = ptrtoint ptr %rotation41 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %.sink97, ptr %rotation41, align 4
  %visible = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 8
  %14 = ptrtoint ptr %visible to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 1, ptr %visible, align 1
  %stereo_format = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 5
  %15 = ptrtoint ptr %stereo_format to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 0, ptr %stereo_format, align 4
  %layer_index = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 13
  %16 = ptrtoint ptr %layer_index to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 0, ptr %layer_index, align 4
  %format43 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 3
  %17 = ptrtoint ptr %format43 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %format43, align 4
  %color_space = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 6
  %19 = ptrtoint ptr %color_space to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 1, ptr %color_space, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %18)
  %cmp.i = icmp ult i32 %18, 18
  br i1 %cmp.i, label %sw.epilog42.if.end_crit_edge, label %if.end.i

sw.epilog42.if.end_crit_edge:                     ; preds = %sw.epilog42
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.end.i:                                         ; preds = %sw.epilog42
  %color_range.i = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 18
  %20 = ptrtoint ptr %color_range.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %color_range.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %21)
  %cmp1.i = icmp eq i32 %21, 1
  %color_encoding.i = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 17
  %22 = ptrtoint ptr %color_encoding.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %color_encoding.i, align 4
  %24 = zext i32 %23 to i64
  call void @__sanitizer_cov_trace_switch(i64 %24, ptr @__sancov_gen_cov_switch_values.455)
  switch i32 %23, label %if.end.i.cleanup_crit_edge [
    i32 0, label %sw.bb.i
    i32 1, label %sw.bb4.i
    i32 2, label %sw.bb9.i
  ]

if.end.i.cleanup_crit_edge:                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.bb.i:                                          ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %..i = select i1 %cmp1.i, i32 5, i32 9
  br label %cleanup.sink.split.i

sw.bb4.i:                                         ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  %.22.i = select i1 %cmp1.i, i32 6, i32 10
  br label %cleanup.sink.split.i

sw.bb9.i:                                         ; preds = %if.end.i
  br i1 %cmp1.i, label %sw.bb9.i.cleanup.sink.split.i_crit_edge, label %sw.bb9.i.cleanup_crit_edge

sw.bb9.i.cleanup_crit_edge:                       ; preds = %sw.bb9.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.bb9.i.cleanup.sink.split.i_crit_edge:          ; preds = %sw.bb9.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.sink.split.i

cleanup.sink.split.i:                             ; preds = %sw.bb9.i.cleanup.sink.split.i_crit_edge, %sw.bb4.i, %sw.bb.i
  %.sink.i = phi i32 [ %..i, %sw.bb.i ], [ %.22.i, %sw.bb4.i ], [ 13, %sw.bb9.i.cleanup.sink.split.i_crit_edge ]
  %25 = ptrtoint ptr %color_space to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %.sink.i, ptr %color_space, align 4
  br label %if.end

if.end:                                           ; preds = %cleanup.sink.split.i, %sw.epilog42.if.end_crit_edge
  %rotation45 = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 4
  %26 = ptrtoint ptr %rotation45 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %rotation45, align 4
  %tiling_info = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 1
  %dcc = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 2
  %call48 = tail call fastcc i32 @fill_plane_buffer_attributes(ptr noundef %adev, ptr noundef %1, i32 noundef %18, i32 noundef %27, i64 noundef %tiling_flags, ptr noundef %tiling_info, ptr noundef %plane_info, ptr noundef %dcc, ptr noundef %address, i1 noundef zeroext %tmz_surface, i1 noundef zeroext %force_disable_dcc)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call48)
  %tobool49.not = icmp eq i32 %call48, 0
  br i1 %tobool49.not, label %if.end51, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end51:                                         ; preds = %if.end
  %per_pixel_alpha = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 9
  %global_alpha = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 10
  %global_alpha_value = getelementptr inbounds %struct.dc_plane_info, ptr %plane_info, i32 0, i32 11
  %28 = ptrtoint ptr %per_pixel_alpha to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 0, ptr %per_pixel_alpha, align 1
  %29 = ptrtoint ptr %global_alpha to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 0, ptr %global_alpha, align 1
  %30 = ptrtoint ptr %global_alpha_value to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 255, ptr %global_alpha_value, align 4
  %31 = ptrtoint ptr %plane_state to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %plane_state, align 4
  %type.i = getelementptr inbounds %struct.drm_plane, ptr %32, i32 0, i32 16
  %33 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp.not.i = icmp eq i32 %34, 0
  br i1 %cmp.not.i, label %if.end.i94, label %if.end51.cleanup_crit_edge

if.end51.cleanup_crit_edge:                       ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i94:                                       ; preds = %if.end51
  %pixel_blend_mode.i = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 13
  %35 = ptrtoint ptr %pixel_blend_mode.i to i32
  call void @__asan_load2_noabort(i32 %35)
  %36 = load i16, ptr %pixel_blend_mode.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %36)
  %cmp1.i93 = icmp eq i16 %36, 0
  br i1 %cmp1.i93, label %if.then3.i, label %if.end.i94.if.end12.i_crit_edge

if.end.i94.if.end12.i_crit_edge:                  ; preds = %if.end.i94
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12.i

if.then3.i:                                       ; preds = %if.end.i94
  %37 = ptrtoint ptr %fb2 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %fb2, align 4
  %format4.i = getelementptr inbounds %struct.drm_framebuffer, ptr %38, i32 0, i32 4
  %39 = ptrtoint ptr %format4.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %format4.i, align 8
  %41 = ptrtoint ptr %40 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %40, align 4
  %43 = zext i32 %42 to i64
  call void @__sanitizer_cov_trace_switch(i64 %43, ptr @__sancov_gen_cov_switch_values.456)
  switch i32 %42, label %if.then3.i.if.end12.i_crit_edge [
    i32 875713089, label %if.then3.i.if.then10.i_crit_edge
    i32 875708754, label %if.then3.i.if.then10.i_crit_edge106
    i32 875708993, label %if.then3.i.if.then10.i_crit_edge107
  ]

if.then3.i.if.then10.i_crit_edge107:              ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10.i

if.then3.i.if.then10.i_crit_edge106:              ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10.i

if.then3.i.if.then10.i_crit_edge:                 ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10.i

if.then3.i.if.end12.i_crit_edge:                  ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12.i

if.then10.i:                                      ; preds = %if.then3.i.if.then10.i_crit_edge, %if.then3.i.if.then10.i_crit_edge106, %if.then3.i.if.then10.i_crit_edge107
  %44 = ptrtoint ptr %per_pixel_alpha to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 1, ptr %per_pixel_alpha, align 1
  br label %if.end12.i

if.end12.i:                                       ; preds = %if.then10.i, %if.then3.i.if.end12.i_crit_edge, %if.end.i94.if.end12.i_crit_edge
  %alpha.i = getelementptr inbounds %struct.drm_plane_state, ptr %plane_state, i32 0, i32 12
  %45 = ptrtoint ptr %alpha.i to i32
  call void @__asan_load2_noabort(i32 %45)
  %46 = load i16, ptr %alpha.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1, i16 %46)
  %cmp14.not.i = icmp eq i16 %46, -1
  br i1 %cmp14.not.i, label %if.end12.i.cleanup_crit_edge, label %if.then16.i

if.end12.i.cleanup_crit_edge:                     ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then16.i:                                      ; preds = %if.end12.i
  call void @__sanitizer_cov_trace_pc() #22
  %47 = ptrtoint ptr %global_alpha to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 1, ptr %global_alpha, align 1
  %48 = ptrtoint ptr %alpha.i to i32
  call void @__asan_load2_noabort(i32 %48)
  %49 = load i16, ptr %alpha.i, align 4
  %50 = lshr i16 %49, 8
  %51 = zext i16 %50 to i32
  %52 = ptrtoint ptr %global_alpha_value to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 %51, ptr %global_alpha_value, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then16.i, %if.end12.i.cleanup_crit_edge, %if.end51.cleanup_crit_edge, %if.end.cleanup_crit_edge, %sw.bb9.i.cleanup_crit_edge, %if.end.i.cleanup_crit_edge, %sw.default
  %retval.0 = phi i32 [ -22, %sw.default ], [ %call48, %if.end.cleanup_crit_edge ], [ -22, %sw.bb9.i.cleanup_crit_edge ], [ -22, %if.end.i.cleanup_crit_edge ], [ 0, %if.end51.cleanup_crit_edge ], [ 0, %if.end12.i.cleanup_crit_edge ], [ 0, %if.then16.i ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_update_plane_color_mgmt(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @fill_plane_buffer_attributes(ptr nocapture noundef readonly %adev, ptr nocapture noundef readonly %afb, i32 noundef %format, i32 noundef %rotation, i64 noundef %tiling_flags, ptr noundef %tiling_info, ptr nocapture noundef %plane_size, ptr nocapture noundef %dcc, ptr nocapture noundef writeonly %address, i1 noundef zeroext %tmz_surface, i1 noundef zeroext %force_disable_dcc) unnamed_addr #0 align 64 {
entry:
  %input.i.i = alloca %struct.dc_dcc_surface_param, align 4
  %output.i.i = alloca %struct.dc_surface_dcc_cap, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %tmz_surface to i8
  %0 = call ptr @memset(ptr %tiling_info, i32 0, i32 52)
  %1 = call ptr @memset(ptr %plane_size, i32 0, i32 40)
  %2 = call ptr @memset(ptr %dcc, i32 0, i32 20)
  %3 = call ptr @memset(ptr %address, i32 0, i32 120)
  %tmz_surface2 = getelementptr inbounds %struct.dc_plane_address, ptr %address, i32 0, i32 1
  %4 = ptrtoint ptr %tmz_surface2 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 %frombool, ptr %tmz_surface2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 18, i32 %format)
  %cmp = icmp ult i32 %format, 18
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %address4 = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %afb, i32 0, i32 3
  %5 = ptrtoint ptr %address4 to i32
  call void @__asan_load8_noabort(i32 %5)
  %6 = load i64, ptr %address4, align 8
  %offsets = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 7
  %7 = ptrtoint ptr %offsets to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %offsets, align 8
  %conv = zext i32 %8 to i64
  %add = add i64 %6, %conv
  %surface_size = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2
  %9 = ptrtoint ptr %surface_size to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %surface_size, align 4
  %y = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 1
  %10 = ptrtoint ptr %y to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %y, align 4
  %width = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 9
  %11 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %width, align 8
  %width7 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 2
  %13 = ptrtoint ptr %width7 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %12, ptr %width7, align 4
  %height = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 10
  %14 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %height, align 4
  %height9 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 3
  %16 = ptrtoint ptr %height9 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %15, ptr %height9, align 4
  %pitches = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 6
  %17 = ptrtoint ptr %pitches to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %pitches, align 8
  %format11 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 4
  %19 = ptrtoint ptr %format11 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %format11, align 8
  %21 = getelementptr inbounds %struct.drm_format_info, ptr %20, i32 0, i32 3
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %21, align 2
  %conv13 = zext i8 %23 to i32
  %div = udiv i32 %18, %conv13
  %24 = ptrtoint ptr %plane_size to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %div, ptr %plane_size, align 4
  %25 = ptrtoint ptr %address to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 0, ptr %address, align 8
  %conv14 = trunc i64 %add to i32
  %26 = getelementptr inbounds %struct.dc_plane_address, ptr %address, i32 0, i32 2
  %27 = ptrtoint ptr %26 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %conv14, ptr %26, align 8
  %extract = lshr i64 %add, 32
  %extract.t = trunc i64 %extract to i32
  br label %if.end85.sink.split

if.else:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 26, i32 %format)
  %cmp19 = icmp ult i32 %format, 26
  br i1 %cmp19, label %if.then21, label %if.else.if.end85_crit_edge

if.else.if.end85_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end85

if.then21:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %address22 = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %afb, i32 0, i32 3
  %28 = ptrtoint ptr %address22 to i32
  call void @__asan_load8_noabort(i32 %28)
  %29 = load i64, ptr %address22, align 8
  %offsets23 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 7
  %30 = ptrtoint ptr %offsets23 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %offsets23, align 8
  %conv25 = zext i32 %31 to i64
  %add26 = add i64 %29, %conv25
  %arrayidx29 = getelementptr %struct.drm_framebuffer, ptr %afb, i32 0, i32 7, i32 1
  %32 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx29, align 4
  %conv30 = zext i32 %33 to i64
  %add31 = add i64 %29, %conv30
  %surface_size32 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2
  %34 = ptrtoint ptr %surface_size32 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 0, ptr %surface_size32, align 4
  %y35 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 1
  %35 = ptrtoint ptr %y35 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 0, ptr %y35, align 4
  %width36 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 9
  %36 = ptrtoint ptr %width36 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %width36, align 8
  %width38 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 2
  %38 = ptrtoint ptr %width38 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %width38, align 4
  %height39 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 10
  %39 = ptrtoint ptr %height39 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %height39, align 4
  %height41 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 3
  %41 = ptrtoint ptr %height41 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %height41, align 4
  %pitches42 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 6
  %42 = ptrtoint ptr %pitches42 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %pitches42, align 8
  %format44 = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 4
  %44 = ptrtoint ptr %format44 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %format44, align 8
  %46 = getelementptr inbounds %struct.drm_format_info, ptr %45, i32 0, i32 3
  %47 = ptrtoint ptr %46 to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %46, align 2
  %conv46 = zext i8 %48 to i32
  %div47 = udiv i32 %43, %conv46
  %49 = ptrtoint ptr %plane_size to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %div47, ptr %plane_size, align 4
  %chroma_size = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 3
  %50 = ptrtoint ptr %chroma_size to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 0, ptr %chroma_size, align 4
  %y51 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 3, i32 1
  %51 = ptrtoint ptr %y51 to i32
  call void @__asan_store4_noabort(i32 %51)
  store i32 0, ptr %y51, align 4
  %52 = load i32, ptr %width36, align 8
  %div53150 = lshr i32 %52, 1
  %width55 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 3, i32 2
  %53 = ptrtoint ptr %width55 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %div53150, ptr %width55, align 4
  %54 = load i32, ptr %height39, align 4
  %div57151 = lshr i32 %54, 1
  %height59 = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 3, i32 3
  %55 = ptrtoint ptr %height59 to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %div57151, ptr %height59, align 4
  %arrayidx61 = getelementptr %struct.drm_framebuffer, ptr %afb, i32 0, i32 6, i32 1
  %56 = ptrtoint ptr %arrayidx61 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx61, align 4
  %58 = load ptr, ptr %format44, align 8
  %arrayidx63 = getelementptr %struct.drm_format_info, ptr %58, i32 0, i32 3, i32 0, i32 1
  %59 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %arrayidx63, align 1
  %conv64 = zext i8 %60 to i32
  %div65 = udiv i32 %57, %conv64
  %chroma_pitch = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 1
  %61 = ptrtoint ptr %chroma_pitch to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %div65, ptr %chroma_pitch, align 4
  %62 = ptrtoint ptr %address to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 2, ptr %address, align 8
  %conv68 = trunc i64 %add26 to i32
  %63 = getelementptr inbounds %struct.dc_plane_address, ptr %address, i32 0, i32 2
  %64 = ptrtoint ptr %63 to i32
  call void @__asan_store4_noabort(i32 %64)
  store i32 %conv68, ptr %63, align 8
  %shr71 = lshr i64 %add26, 32
  %conv73 = trunc i64 %shr71 to i32
  %high_part75 = getelementptr inbounds %struct.anon.90, ptr %63, i32 0, i32 1
  %65 = ptrtoint ptr %high_part75 to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %conv73, ptr %high_part75, align 4
  %conv77 = trunc i64 %add31 to i32
  %chroma_addr78 = getelementptr inbounds %struct.dc_plane_address, ptr %address, i32 0, i32 2, i32 0, i32 3
  %66 = ptrtoint ptr %chroma_addr78 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %conv77, ptr %chroma_addr78, align 8
  %extract158 = lshr i64 %add31, 32
  %extract.t159 = trunc i64 %extract158 to i32
  br label %if.end85.sink.split

if.end85.sink.split:                              ; preds = %if.then21, %if.then
  %add.sink.off32 = phi i32 [ %extract.t, %if.then ], [ %extract.t159, %if.then21 ]
  %chroma_addr78.sink = phi ptr [ %26, %if.then ], [ %chroma_addr78, %if.then21 ]
  %high_part84 = getelementptr inbounds %struct.anon.90, ptr %chroma_addr78.sink, i32 0, i32 1
  %67 = ptrtoint ptr %high_part84 to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 %add.sink.off32, ptr %high_part84, align 4
  br label %if.end85

if.end85:                                         ; preds = %if.end85.sink.split, %if.else.if.end85_crit_edge
  %family = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 6
  %68 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 140, i32 %69)
  %cmp86 = icmp ugt i32 %69, 140
  br i1 %cmp86, label %if.then88, label %if.else93

if.then88:                                        ; preds = %if.end85
  %modifier1.i = getelementptr inbounds %struct.drm_framebuffer, ptr %afb, i32 0, i32 8
  %70 = ptrtoint ptr %modifier1.i to i32
  call void @__asan_load8_noabort(i32 %70)
  %71 = load i64, ptr %modifier1.i, align 8
  %72 = trunc i64 %71 to i32
  %73 = lshr i32 %72, 24
  %conv.i.i = and i32 %73, 7
  %74 = lshr i32 %72, 21
  %conv3.i.i = and i32 %74, 7
  %75 = lshr i32 %72, 27
  %conv6.i.i = and i32 %75, 7
  %76 = tail call i32 @llvm.umin.i32(i32 %conv3.i.i, i32 4) #20
  %gb_addr_config_fields.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29
  %num_pipes.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 1
  %77 = ptrtoint ptr %num_pipes.i.i.i to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %num_pipes.i.i.i, align 2
  %conv.i.i.i = zext i8 %78 to i32
  %num_pipes1.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 1
  %79 = ptrtoint ptr %num_pipes1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 %conv.i.i.i, ptr %num_pipes1.i.i.i, align 4
  %num_banks.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 3
  %80 = ptrtoint ptr %num_banks.i.i.i to i32
  call void @__asan_load1_noabort(i32 %80)
  %81 = load i8, ptr %num_banks.i.i.i, align 4
  %conv5.i.i.i = zext i8 %81 to i32
  %num_banks6.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 4
  %82 = ptrtoint ptr %num_banks6.i.i.i to i32
  call void @__asan_store4_noabort(i32 %82)
  store i32 %conv5.i.i.i, ptr %num_banks6.i.i.i, align 4
  %83 = ptrtoint ptr %gb_addr_config_fields.i.i.i to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %gb_addr_config_fields.i.i.i, align 4
  %conv10.i.i.i = zext i16 %84 to i32
  %pipe_interleave.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 3
  %85 = ptrtoint ptr %pipe_interleave.i.i.i to i32
  call void @__asan_store4_noabort(i32 %85)
  store i32 %conv10.i.i.i, ptr %pipe_interleave.i.i.i, align 4
  %num_se.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 4
  %86 = ptrtoint ptr %num_se.i.i.i to i32
  call void @__asan_load1_noabort(i32 %86)
  %87 = load i8, ptr %num_se.i.i.i, align 1
  %conv14.i.i.i = zext i8 %87 to i32
  %num_shader_engines.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 5
  %88 = ptrtoint ptr %num_shader_engines.i.i.i to i32
  call void @__asan_store4_noabort(i32 %88)
  store i32 %conv14.i.i.i, ptr %num_shader_engines.i.i.i, align 4
  %max_compress_frags.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 2
  %89 = ptrtoint ptr %max_compress_frags.i.i.i to i32
  call void @__asan_load1_noabort(i32 %89)
  %90 = load i8, ptr %max_compress_frags.i.i.i, align 1
  %conv18.i.i.i = zext i8 %90 to i32
  %max_compressed_frags.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 2
  %91 = ptrtoint ptr %max_compressed_frags.i.i.i to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %conv18.i.i.i, ptr %max_compressed_frags.i.i.i, align 4
  %num_rb_per_se.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 5
  %92 = ptrtoint ptr %num_rb_per_se.i.i.i to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %num_rb_per_se.i.i.i, align 2
  %conv22.i.i.i = zext i8 %93 to i32
  %num_rb_per_se23.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 6
  %94 = ptrtoint ptr %num_rb_per_se23.i.i.i to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 %conv22.i.i.i, ptr %num_rb_per_se23.i.i.i, align 4
  %shaderEnable.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 7
  %95 = ptrtoint ptr %shaderEnable.i.i.i to i32
  call void @__asan_store1_noabort(i32 %95)
  store i8 1, ptr %shaderEnable.i.i.i, align 4
  %arrayidx.i.i.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 172, i32 1
  %96 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx.i.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 656127, i32 %97)
  %cmp.i.i.i = icmp ugt i32 %97, 656127
  br i1 %cmp.i.i.i, label %if.then.i.i.i, label %if.then88.fill_gfx9_tiling_info_from_device.exit.i.i_crit_edge

if.then88.fill_gfx9_tiling_info_from_device.exit.i.i_crit_edge: ; preds = %if.then88
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_tiling_info_from_device.exit.i.i

if.then.i.i.i:                                    ; preds = %if.then88
  call void @__sanitizer_cov_trace_pc() #22
  %num_pkrs.i.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 29, i32 6
  %98 = ptrtoint ptr %num_pkrs.i.i.i to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %num_pkrs.i.i.i, align 1
  %conv29.i.i.i = zext i8 %99 to i32
  %num_pkrs30.i.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 11
  %100 = ptrtoint ptr %num_pkrs30.i.i.i to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 %conv29.i.i.i, ptr %num_pkrs30.i.i.i, align 4
  br label %fill_gfx9_tiling_info_from_device.exit.i.i

fill_gfx9_tiling_info_from_device.exit.i.i:       ; preds = %if.then.i.i.i, %if.then88.fill_gfx9_tiling_info_from_device.exit.i.i_crit_edge
  %shr8.mask.i.i = and i64 %71, -72057594037927936
  call void @__sanitizer_cov_trace_const_cmp8(i64 144115188075855872, i64 %shr8.mask.i.i)
  %cmp9.i.i = icmp eq i64 %shr8.mask.i.i, 144115188075855872
  br i1 %cmp9.i.i, label %if.end.i.i, label %fill_gfx9_tiling_info_from_device.exit.i.i.fill_gfx9_tiling_info_from_modifier.exit.i_crit_edge

fill_gfx9_tiling_info_from_device.exit.i.i.fill_gfx9_tiling_info_from_modifier.exit.i_crit_edge: ; preds = %fill_gfx9_tiling_info_from_device.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_tiling_info_from_modifier.exit.i

if.end.i.i:                                       ; preds = %fill_gfx9_tiling_info_from_device.exit.i.i
  %shl.i.i = shl nuw nsw i32 1, %76
  %101 = ptrtoint ptr %num_pipes1.i.i.i to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %shl.i.i, ptr %num_pipes1.i.i.i, align 4
  %sub.i.i = sub nsw i32 %conv3.i.i, %76
  %shl11.i.i = shl nuw nsw i32 1, %sub.i.i
  %102 = ptrtoint ptr %num_shader_engines.i.i.i to i32
  call void @__asan_store4_noabort(i32 %102)
  store i32 %shl11.i.i, ptr %num_shader_engines.i.i.i, align 4
  %103 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 142, i32 %104)
  %cmp12.i.i = icmp ugt i32 %104, 142
  br i1 %cmp12.i.i, label %if.then14.i.i, label %if.else.i.i

if.then14.i.i:                                    ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %shl15.i.i = shl nuw nsw i32 1, %conv6.i.i
  %num_pkrs.i.i = getelementptr inbounds %struct.anon.96, ptr %tiling_info, i32 0, i32 11
  %105 = ptrtoint ptr %num_pkrs.i.i to i32
  call void @__asan_store4_noabort(i32 %105)
  store i32 %shl15.i.i, ptr %num_pkrs.i.i, align 4
  br label %fill_gfx9_tiling_info_from_modifier.exit.i

if.else.i.i:                                      ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %shl16.i.i = shl nuw nsw i32 1, %conv.i.i
  %106 = ptrtoint ptr %num_banks6.i.i.i to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %shl16.i.i, ptr %num_banks6.i.i.i, align 4
  br label %fill_gfx9_tiling_info_from_modifier.exit.i

fill_gfx9_tiling_info_from_modifier.exit.i:       ; preds = %if.else.i.i, %if.then14.i.i, %fill_gfx9_tiling_info_from_device.exit.i.i.fill_gfx9_tiling_info_from_modifier.exit.i_crit_edge
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %71)
  %cmp.i.i = icmp eq i64 %71, 0
  %107 = lshr i32 %72, 8
  %conv.i95.i = and i32 %107, 31
  %retval.0.i.i = select i1 %cmp.i.i, i32 0, i32 %conv.i95.i
  %108 = ptrtoint ptr %tiling_info to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 %retval.0.i.i, ptr %tiling_info, align 4
  %109 = and i64 %71, -72057594037919744
  call void @__sanitizer_cov_trace_const_cmp8(i64 144115188075864064, i64 %109)
  %110 = icmp ne i64 %109, 144115188075864064
  %brmerge.i = or i1 %110, %force_disable_dcc
  br i1 %brmerge.i, label %fill_gfx9_tiling_info_from_modifier.exit.i.if.end54.i_crit_edge, label %if.then.i

fill_gfx9_tiling_info_from_modifier.exit.i.if.end54.i_crit_edge: ; preds = %fill_gfx9_tiling_info_from_modifier.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end54.i

if.then.i:                                        ; preds = %fill_gfx9_tiling_info_from_modifier.exit.i
  %address3.i = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %afb, i32 0, i32 3
  %111 = ptrtoint ptr %address3.i to i32
  call void @__asan_load8_noabort(i32 %111)
  %112 = load i64, ptr %address3.i, align 8
  %arrayidx.i = getelementptr %struct.drm_framebuffer, ptr %afb, i32 0, i32 7, i32 1
  %113 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %arrayidx.i, align 4
  %conv.i = zext i32 %114 to i64
  %add.i = add i64 %112, %conv.i
  %115 = and i64 %71, 65536
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %115)
  %tobool5.not.i = icmp eq i64 %115, 0
  %.lobit.i = lshr exact i64 %115, 16
  %116 = trunc i64 %.lobit.i to i8
  %117 = and i64 %71, 131072
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %117)
  %tobool9.not.i = icmp eq i64 %117, 0
  %118 = ptrtoint ptr %dcc to i32
  call void @__asan_store1_noabort(i32 %118)
  store i8 1, ptr %dcc, align 4
  %arrayidx12.i = getelementptr %struct.drm_framebuffer, ptr %afb, i32 0, i32 6, i32 1
  %119 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx12.i, align 4
  %meta_pitch.i = getelementptr inbounds %struct.dc_plane_dcc_param, ptr %dcc, i32 0, i32 1
  %121 = ptrtoint ptr %meta_pitch.i to i32
  call void @__asan_store4_noabort(i32 %121)
  store i32 %120, ptr %meta_pitch.i, align 4
  %independent_64b_blks14.i = getelementptr inbounds %struct.dc_plane_dcc_param, ptr %dcc, i32 0, i32 2
  %122 = ptrtoint ptr %independent_64b_blks14.i to i32
  call void @__asan_store1_noabort(i32 %122)
  store i8 %116, ptr %independent_64b_blks14.i, align 4
  %and17.i = and i64 %71, 255
  call void @__sanitizer_cov_trace_const_cmp8(i64 3, i64 %and17.i)
  %cmp.i = icmp eq i64 %and17.i, 3
  br i1 %cmp.i, label %if.then19.i, label %if.else40.i

if.then19.i:                                      ; preds = %if.then.i
  %123 = and i64 %71, 196608
  call void @__sanitizer_cov_trace_const_cmp8(i64 196608, i64 %123)
  %.not.i = icmp eq i64 %123, 196608
  %dcc_ind_blk.i = getelementptr inbounds %struct.dc_plane_dcc_param, ptr %dcc, i32 0, i32 3
  br i1 %.not.i, label %if.then25.i, label %if.else.i

if.then25.i:                                      ; preds = %if.then19.i
  call void @__sanitizer_cov_trace_pc() #22
  %124 = ptrtoint ptr %dcc_ind_blk.i to i32
  call void @__asan_store1_noabort(i32 %124)
  store i8 3, ptr %dcc_ind_blk.i, align 1
  br label %if.end47.i

if.else.i:                                        ; preds = %if.then19.i
  br i1 %tobool9.not.i, label %if.else29.i, label %if.then27.i

if.then27.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  %125 = ptrtoint ptr %dcc_ind_blk.i to i32
  call void @__asan_store1_noabort(i32 %125)
  store i8 2, ptr %dcc_ind_blk.i, align 1
  br label %if.end47.i

if.else29.i:                                      ; preds = %if.else.i
  br i1 %tobool5.not.i, label %if.else36.i, label %if.then34.i

if.then34.i:                                      ; preds = %if.else29.i
  call void @__sanitizer_cov_trace_pc() #22
  %126 = ptrtoint ptr %dcc_ind_blk.i to i32
  call void @__asan_store1_noabort(i32 %126)
  store i8 1, ptr %dcc_ind_blk.i, align 1
  br label %if.end47.i

if.else36.i:                                      ; preds = %if.else29.i
  call void @__sanitizer_cov_trace_pc() #22
  %127 = ptrtoint ptr %dcc_ind_blk.i to i32
  call void @__asan_store1_noabort(i32 %127)
  store i8 0, ptr %dcc_ind_blk.i, align 1
  br label %if.end47.i

if.else40.i:                                      ; preds = %if.then.i
  %dcc_ind_blk45.i = getelementptr inbounds %struct.dc_plane_dcc_param, ptr %dcc, i32 0, i32 3
  br i1 %tobool5.not.i, label %if.else44.i, label %if.then42.i

if.then42.i:                                      ; preds = %if.else40.i
  call void @__sanitizer_cov_trace_pc() #22
  %128 = ptrtoint ptr %dcc_ind_blk45.i to i32
  call void @__asan_store1_noabort(i32 %128)
  store i8 1, ptr %dcc_ind_blk45.i, align 1
  br label %if.end47.i

if.else44.i:                                      ; preds = %if.else40.i
  call void @__sanitizer_cov_trace_pc() #22
  %129 = ptrtoint ptr %dcc_ind_blk45.i to i32
  call void @__asan_store1_noabort(i32 %129)
  store i8 0, ptr %dcc_ind_blk45.i, align 1
  br label %if.end47.i

if.end47.i:                                       ; preds = %if.else44.i, %if.then42.i, %if.else36.i, %if.then34.i, %if.then27.i, %if.then25.i
  %conv49.i = trunc i64 %add.i to i32
  %meta_addr.i = getelementptr inbounds %struct.dc_plane_address, ptr %address, i32 0, i32 2, i32 0, i32 2
  %130 = ptrtoint ptr %meta_addr.i to i32
  call void @__asan_store4_noabort(i32 %130)
  store i32 %conv49.i, ptr %meta_addr.i, align 8
  %shr50.i = lshr i64 %add.i, 32
  %conv52.i = trunc i64 %shr50.i to i32
  %high_part.i = getelementptr inbounds %struct.anon.90, ptr %meta_addr.i, i32 0, i32 1
  %131 = ptrtoint ptr %high_part.i to i32
  call void @__asan_store4_noabort(i32 %131)
  store i32 %conv52.i, ptr %high_part.i, align 4
  br label %if.end54.i

if.end54.i:                                       ; preds = %if.end47.i, %fill_gfx9_tiling_info_from_modifier.exit.i.if.end54.i_crit_edge
  %dm.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117
  %132 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %dm.i.i, align 8
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %input.i.i) #20
  %134 = getelementptr inbounds %struct.dc_size, ptr %input.i.i, i32 0, i32 1
  %135 = getelementptr inbounds %struct.dc_dcc_surface_param, ptr %input.i.i, i32 0, i32 1
  %136 = getelementptr inbounds %struct.dc_dcc_surface_param, ptr %input.i.i, i32 0, i32 2
  %137 = getelementptr inbounds %struct.dc_dcc_surface_param, ptr %input.i.i, i32 0, i32 3
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %output.i.i) #20
  %138 = ptrtoint ptr %137 to i32
  call void @__asan_store4_noabort(i32 %138)
  store i32 0, ptr %137, align 4
  %139 = call ptr @memset(ptr %output.i.i, i32 0, i32 28)
  %140 = ptrtoint ptr %dcc to i32
  call void @__asan_load1_noabort(i32 %140)
  %141 = load i8, ptr %dcc, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %141)
  %tobool.not.i.i = icmp eq i8 %141, 0
  br i1 %tobool.not.i.i, label %if.end54.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge, label %if.end.i97.i

if.end54.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge: ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit.thread

if.end.i97.i:                                     ; preds = %if.end54.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 17, i32 %format)
  %cmp.i96.i = icmp ugt i32 %format, 17
  br i1 %cmp.i96.i, label %if.end.i97.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, label %lor.lhs.false.i.i

if.end.i97.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge: ; preds = %if.end.i97.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit

lor.lhs.false.i.i:                                ; preds = %if.end.i97.i
  %cap_funcs.i.i = getelementptr inbounds %struct.dc, ptr %133, i32 0, i32 3
  %142 = ptrtoint ptr %cap_funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %cap_funcs.i.i, align 4
  %tobool2.not.i.i = icmp eq ptr %143, null
  br i1 %tobool2.not.i.i, label %lor.lhs.false.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, label %if.end4.i.i

lor.lhs.false.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge: ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit

if.end4.i.i:                                      ; preds = %lor.lhs.false.i.i
  %144 = ptrtoint ptr %135 to i32
  call void @__asan_store4_noabort(i32 %144)
  store i32 %format, ptr %135, align 4
  %width.i.i = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 2
  %145 = ptrtoint ptr %width.i.i to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %width.i.i, align 4
  %147 = ptrtoint ptr %input.i.i to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 %146, ptr %input.i.i, align 4
  %height.i.i = getelementptr inbounds %struct.plane_size, ptr %plane_size, i32 0, i32 2, i32 3
  %148 = ptrtoint ptr %height.i.i to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %height.i.i, align 4
  %150 = ptrtoint ptr %134 to i32
  call void @__asan_store4_noabort(i32 %150)
  store i32 %149, ptr %134, align 4
  %151 = ptrtoint ptr %tiling_info to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load i32, ptr %tiling_info, align 4
  %153 = ptrtoint ptr %136 to i32
  call void @__asan_store4_noabort(i32 %153)
  store i32 %152, ptr %136, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %rotation)
  %154 = icmp ult i32 %rotation, 4
  br i1 %154, label %switch.lookup, label %if.end4.i.i.if.end21.i.i_crit_edge

if.end4.i.i.if.end21.i.i_crit_edge:               ; preds = %if.end4.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end21.i.i

switch.lookup:                                    ; preds = %if.end4.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [4 x i32], ptr @switch.table.fill_plane_buffer_attributes, i32 0, i32 %rotation
  %155 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %155)
  %switch.load = load i32, ptr %switch.gep, align 4
  %156 = ptrtoint ptr %137 to i32
  call void @__asan_store4_noabort(i32 %156)
  store i32 %switch.load, ptr %137, align 4
  br label %if.end21.i.i

if.end21.i.i:                                     ; preds = %switch.lookup, %if.end4.i.i.if.end21.i.i_crit_edge
  %157 = ptrtoint ptr %cap_funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %cap_funcs.i.i, align 4
  %call.i.i = call zeroext i1 %158(ptr noundef %133, ptr noundef nonnull %input.i.i, ptr noundef nonnull %output.i.i) #20
  br i1 %call.i.i, label %if.end25.i.i, label %if.end21.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge

if.end21.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge: ; preds = %if.end21.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit

if.end25.i.i:                                     ; preds = %if.end21.i.i
  %capable.i.i = getelementptr inbounds %struct.dc_surface_dcc_cap, ptr %output.i.i, i32 0, i32 1
  %159 = ptrtoint ptr %capable.i.i to i32
  call void @__asan_load1_noabort(i32 %159)
  %160 = load i8, ptr %capable.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %160)
  %tobool26.not.i.i = icmp eq i8 %160, 0
  br i1 %tobool26.not.i.i, label %if.end25.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, label %if.end28.i.i

if.end25.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge: ; preds = %if.end25.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit

if.end28.i.i:                                     ; preds = %if.end25.i.i
  %independent_64b_blks.i.i = getelementptr inbounds %struct.dc_plane_dcc_param, ptr %dcc, i32 0, i32 2
  %161 = ptrtoint ptr %independent_64b_blks.i.i to i32
  call void @__asan_load1_noabort(i32 %161)
  %162 = load i8, ptr %independent_64b_blks.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %162)
  %cmp30.i.i = icmp eq i8 %162, 0
  br i1 %cmp30.i.i, label %land.lhs.true.i.i, label %if.end28.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge

if.end28.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge: ; preds = %if.end28.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit.thread

land.lhs.true.i.i:                                ; preds = %if.end28.i.i
  %independent_64b_blks32.i.i = getelementptr inbounds %struct.dc_dcc_setting, ptr %output.i.i, i32 0, i32 2
  %163 = ptrtoint ptr %independent_64b_blks32.i.i to i32
  call void @__asan_load1_noabort(i32 %163)
  %164 = load i8, ptr %independent_64b_blks32.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %164)
  %tobool33.not.i.i = icmp eq i8 %164, 0
  br i1 %tobool33.not.i.i, label %land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge, label %land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge

land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit

land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge: ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx9_plane_attributes_from_modifiers.exit.thread

fill_gfx9_plane_attributes_from_modifiers.exit.thread: ; preds = %land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge, %if.end28.i.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge, %if.end54.i.fill_gfx9_plane_attributes_from_modifiers.exit.thread_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %output.i.i) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %input.i.i) #20
  br label %cleanup

fill_gfx9_plane_attributes_from_modifiers.exit:   ; preds = %land.lhs.true.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, %if.end25.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, %if.end21.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, %lor.lhs.false.i.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge, %if.end.i97.i.fill_gfx9_plane_attributes_from_modifiers.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %output.i.i) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %input.i.i) #20
  %dev.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 2, i32 2
  %165 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %dev.i, align 4
  call void (ptr, i32, ptr, ...) @drm_dev_dbg(ptr noundef %166, i32 noundef 4, ptr noundef nonnull @.str.305, i32 noundef -22) #20
  br label %cleanup

if.else93:                                        ; preds = %if.end85
  %trunc.i = trunc i64 %tiling_flags to i4
  %167 = zext i4 %trunc.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %167, ptr @__sancov_gen_cov_switch_values.457)
  switch i4 %trunc.i, label %if.else93.fill_gfx8_tiling_info_from_flags.exit_crit_edge [
    i4 4, label %if.then.i153
    i4 2, label %if.then21.i
  ]

if.else93.fill_gfx8_tiling_info_from_flags.exit_crit_edge: ; preds = %if.else93
  call void @__sanitizer_cov_trace_pc() #22
  br label %fill_gfx8_tiling_info_from_flags.exit

if.then.i153:                                     ; preds = %if.else93
  call void @__sanitizer_cov_trace_pc() #22
  %168 = trunc i64 %tiling_flags to i32
  %169 = lshr i32 %168, 15
  %conv.i152 = and i32 %169, 3
  %170 = lshr i32 %168, 17
  %conv5.i = and i32 %170, 3
  %171 = lshr i32 %168, 19
  %conv8.i = and i32 %171, 3
  %172 = lshr i32 %168, 9
  %conv11.i = and i32 %172, 7
  %173 = lshr i32 %168, 21
  %conv14.i = and i32 %173, 3
  %174 = ptrtoint ptr %tiling_info to i32
  call void @__asan_store4_noabort(i32 %174)
  store i32 %conv14.i, ptr %tiling_info, align 4
  %array_mode.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 12
  %175 = ptrtoint ptr %array_mode.i to i32
  call void @__asan_store4_noabort(i32 %175)
  store i32 4, ptr %array_mode.i, align 4
  %tile_split16.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 7
  %176 = ptrtoint ptr %tile_split16.i to i32
  call void @__asan_store4_noabort(i32 %176)
  store i32 %conv11.i, ptr %tile_split16.i, align 4
  %bank_width.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 1
  %177 = ptrtoint ptr %bank_width.i to i32
  call void @__asan_store4_noabort(i32 %177)
  store i32 %conv.i152, ptr %bank_width.i, align 4
  %bank_height.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 3
  %178 = ptrtoint ptr %bank_height.i to i32
  call void @__asan_store4_noabort(i32 %178)
  store i32 %conv5.i, ptr %bank_height.i, align 4
  %tile_aspect.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 5
  %179 = ptrtoint ptr %tile_aspect.i to i32
  call void @__asan_store4_noabort(i32 %179)
  store i32 %conv8.i, ptr %tile_aspect.i, align 4
  %tile_mode.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 9
  %180 = ptrtoint ptr %tile_mode.i to i32
  call void @__asan_store4_noabort(i32 %180)
  store i32 0, ptr %tile_mode.i, align 4
  br label %fill_gfx8_tiling_info_from_flags.exit

if.then21.i:                                      ; preds = %if.else93
  call void @__sanitizer_cov_trace_pc() #22
  %array_mode22.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 12
  %181 = ptrtoint ptr %array_mode22.i to i32
  call void @__asan_store4_noabort(i32 %181)
  store i32 2, ptr %array_mode22.i, align 4
  br label %fill_gfx8_tiling_info_from_flags.exit

fill_gfx8_tiling_info_from_flags.exit:            ; preds = %if.then21.i, %if.then.i153, %if.else93.fill_gfx8_tiling_info_from_flags.exit_crit_edge
  %182 = trunc i64 %tiling_flags to i32
  %183 = lshr i32 %182, 4
  %conv26.i = and i32 %183, 31
  %pipe_config.i = getelementptr inbounds %struct.anon.95, ptr %tiling_info, i32 0, i32 11
  %184 = ptrtoint ptr %pipe_config.i to i32
  call void @__asan_store4_noabort(i32 %184)
  store i32 %conv26.i, ptr %pipe_config.i, align 4
  br label %cleanup

cleanup:                                          ; preds = %fill_gfx8_tiling_info_from_flags.exit, %fill_gfx9_plane_attributes_from_modifiers.exit, %fill_gfx9_plane_attributes_from_modifiers.exit.thread
  %retval.0 = phi i32 [ -22, %fill_gfx9_plane_attributes_from_modifiers.exit ], [ 0, %fill_gfx9_plane_attributes_from_modifiers.exit.thread ], [ 0, %fill_gfx8_tiling_info_from_flags.exit ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dev_dbg(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @fill_hdr_info_packet(ptr noundef %state, ptr noundef %out) unnamed_addr #0 align 64 {
entry:
  %frame = alloca %struct.hdmi_drm_infoframe, align 4
  %buf = alloca [30 x i8], align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %frame) #20
  %0 = call ptr @memset(ptr %frame, i32 255, i32 40)
  call void @llvm.lifetime.start.p0(i64 30, ptr nonnull %buf) #20
  %1 = getelementptr inbounds [30 x i8], ptr %buf, i32 0, i32 3
  %2 = getelementptr inbounds [30 x i8], ptr %buf, i32 0, i32 4
  %3 = call ptr @memset(ptr %buf, i32 255, i32 30)
  %4 = call ptr @memset(ptr %out, i32 0, i32 37)
  %hdr_output_metadata = getelementptr inbounds %struct.drm_connector_state, ptr %state, i32 0, i32 18
  %5 = ptrtoint ptr %hdr_output_metadata to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %hdr_output_metadata, align 4
  %tobool.not = icmp eq ptr %6, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = call i32 @drm_hdmi_infoframe_set_hdr_metadata(ptr noundef nonnull %frame, ptr noundef %state) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %if.end3, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end3:                                          ; preds = %if.end
  %call4 = call i32 @hdmi_drm_infoframe_pack_only(ptr noundef nonnull %frame, ptr noundef nonnull %buf, i32 noundef 30) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %cmp = icmp slt i32 %call4, 0
  br i1 %cmp, label %if.end3.cleanup_crit_edge, label %if.end6

if.end3.cleanup_crit_edge:                        ; preds = %if.end3
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end6:                                          ; preds = %if.end3
  call void @__sanitizer_cov_trace_const_cmp4(i32 30, i32 %call4)
  %cmp7.not = icmp eq i32 %call4, 30
  br i1 %cmp7.not, label %if.end9, label %if.end6.cleanup_crit_edge

if.end6.cleanup_crit_edge:                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end9:                                          ; preds = %if.end6
  %7 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %state, align 4
  %connector_type = getelementptr inbounds %struct.drm_connector, ptr %8, i32 0, i32 10
  %9 = ptrtoint ptr %connector_type to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %connector_type, align 8
  %11 = zext i32 %10 to i64
  call void @__sanitizer_cov_trace_switch(i64 %11, ptr @__sancov_gen_cov_switch_values.458)
  switch i32 %10, label %if.end9.cleanup_crit_edge [
    i32 11, label %sw.bb
    i32 10, label %if.end9.sw.bb11_crit_edge
    i32 14, label %if.end9.sw.bb11_crit_edge46
  ]

if.end9.sw.bb11_crit_edge46:                      ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb11

if.end9.sw.bb11_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb11

if.end9.cleanup_crit_edge:                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

sw.bb:                                            ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  %hb0 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 1
  %12 = ptrtoint ptr %hb0 to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 -121, ptr %hb0, align 1
  %hb1 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 2
  %13 = ptrtoint ptr %hb1 to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 1, ptr %hb1, align 1
  %hb2 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 3
  %14 = ptrtoint ptr %hb2 to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 26, ptr %hb2, align 1
  %15 = ptrtoint ptr %1 to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %1, align 1
  %sb = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 5
  %17 = ptrtoint ptr %sb to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %16, ptr %sb, align 1
  br label %sw.epilog

sw.bb11:                                          ; preds = %if.end9.sw.bb11_crit_edge, %if.end9.sw.bb11_crit_edge46
  %hb012 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 1
  %18 = ptrtoint ptr %hb012 to i32
  call void @__asan_store1_noabort(i32 %18)
  store i8 0, ptr %hb012, align 1
  %hb113 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 2
  %19 = ptrtoint ptr %hb113 to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 -121, ptr %hb113, align 1
  %hb214 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 3
  %20 = ptrtoint ptr %hb214 to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 29, ptr %hb214, align 1
  %hb3 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 4
  %21 = ptrtoint ptr %hb3 to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 76, ptr %hb3, align 1
  %sb15 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 5
  %22 = ptrtoint ptr %sb15 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 1, ptr %sb15, align 1
  %arrayidx18 = getelementptr %struct.dc_info_packet, ptr %out, i32 0, i32 5, i32 1
  %23 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 26, ptr %arrayidx18, align 1
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb11, %sw.bb
  %i.0 = phi i32 [ 2, %sw.bb11 ], [ 1, %sw.bb ]
  %sb19 = getelementptr inbounds %struct.dc_info_packet, ptr %out, i32 0, i32 5
  %arrayidx20 = getelementptr %struct.dc_info_packet, ptr %out, i32 0, i32 5, i32 %i.0
  %24 = call ptr @memcpy(ptr %arrayidx20, ptr %2, i32 26)
  %25 = ptrtoint ptr %out to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 1, ptr %out, align 1
  call void @print_hex_dump(ptr noundef nonnull @.str.312, ptr noundef nonnull @.str.313, i32 noundef 0, i32 noundef 16, i32 noundef 1, ptr noundef %sb19, i32 noundef 32, i1 noundef zeroext false) #20
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %if.end9.cleanup_crit_edge, %if.end6.cleanup_crit_edge, %if.end3.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %sw.epilog ], [ 0, %entry.cleanup_crit_edge ], [ %call, %if.end.cleanup_crit_edge ], [ %call4, %if.end3.cleanup_crit_edge ], [ -22, %if.end6.cleanup_crit_edge ], [ -22, %if.end9.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 30, ptr nonnull %buf) #20
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %frame) #20
  ret i32 %retval.0
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal fastcc zeroext i1 @is_timing_unchanged_for_freesync(ptr noundef readonly %old_crtc_state, ptr noundef readonly %new_crtc_state) unnamed_addr #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %old_crtc_state, null
  %tobool1.not = icmp eq ptr %new_crtc_state, null
  %or.cond = or i1 %tobool.not, %tobool1.not
  br i1 %or.cond, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %mode = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8
  %0 = ptrtoint ptr %mode to i32
  call void @__asan_load4_noabort(i32 %0)
  %old_mode.sroa.0.0.copyload = load i32, ptr %mode, align 4
  %old_mode.sroa.7.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 3
  %1 = ptrtoint ptr %old_mode.sroa.7.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %1)
  %old_mode.sroa.7.0.copyload = load i16, ptr %old_mode.sroa.7.0.mode.sroa_idx, align 4
  %old_mode.sroa.9.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 5
  %2 = ptrtoint ptr %old_mode.sroa.9.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %2)
  %old_mode.sroa.9.0.copyload = load i16, ptr %old_mode.sroa.9.0.mode.sroa_idx, align 4
  %old_mode.sroa.11.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 7
  %3 = ptrtoint ptr %old_mode.sroa.11.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %3)
  %old_mode.sroa.11.0.copyload = load i16, ptr %old_mode.sroa.11.0.mode.sroa_idx, align 4
  %old_mode.sroa.13.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 8
  %4 = ptrtoint ptr %old_mode.sroa.13.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %4)
  %old_mode.sroa.13.0.copyload = load i16, ptr %old_mode.sroa.13.0.mode.sroa_idx, align 2
  %old_mode.sroa.16.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 10
  %5 = ptrtoint ptr %old_mode.sroa.16.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %5)
  %old_mode.sroa.16.0.copyload = load i16, ptr %old_mode.sroa.16.0.mode.sroa_idx, align 2
  %mode2 = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8
  %6 = ptrtoint ptr %mode2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %new_mode.sroa.0.0.copyload = load i32, ptr %mode2, align 4
  %new_mode.sroa.7.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 3
  %7 = ptrtoint ptr %new_mode.sroa.7.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %7)
  %new_mode.sroa.7.0.copyload = load i16, ptr %new_mode.sroa.7.0.mode2.sroa_idx, align 4
  %new_mode.sroa.9.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 5
  %8 = ptrtoint ptr %new_mode.sroa.9.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %8)
  %new_mode.sroa.9.0.copyload = load i16, ptr %new_mode.sroa.9.0.mode2.sroa_idx, align 4
  %new_mode.sroa.11.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 7
  %9 = ptrtoint ptr %new_mode.sroa.11.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %9)
  %new_mode.sroa.11.0.copyload = load i16, ptr %new_mode.sroa.11.0.mode2.sroa_idx, align 4
  %new_mode.sroa.13.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 8
  %10 = ptrtoint ptr %new_mode.sroa.13.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %10)
  %new_mode.sroa.13.0.copyload = load i16, ptr %new_mode.sroa.13.0.mode2.sroa_idx, align 2
  %new_mode.sroa.16.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 10
  %11 = ptrtoint ptr %new_mode.sroa.16.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %11)
  %new_mode.sroa.16.0.copyload = load i16, ptr %new_mode.sroa.16.0.mode2.sroa_idx, align 2
  call void @__sanitizer_cov_trace_cmp4(i32 %old_mode.sroa.0.0.copyload, i32 %new_mode.sroa.0.0.copyload)
  %cmp = icmp eq i32 %old_mode.sroa.0.0.copyload, %new_mode.sroa.0.0.copyload
  br i1 %cmp, label %land.lhs.true, label %if.end.if.end75_crit_edge

if.end.if.end75_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

land.lhs.true:                                    ; preds = %if.end
  %new_mode.sroa.15.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 9
  %12 = ptrtoint ptr %new_mode.sroa.15.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %12)
  %new_mode.sroa.15.0.copyload = load i16, ptr %new_mode.sroa.15.0.mode2.sroa_idx, align 4
  %new_mode.sroa.10.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 6
  %13 = ptrtoint ptr %new_mode.sroa.10.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %13)
  %new_mode.sroa.10.0.copyload = load i16, ptr %new_mode.sroa.10.0.mode2.sroa_idx, align 2
  %new_mode.sroa.8.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 4
  %14 = ptrtoint ptr %new_mode.sroa.8.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %14)
  %new_mode.sroa.8.0.copyload = load i16, ptr %new_mode.sroa.8.0.mode2.sroa_idx, align 2
  %new_mode.sroa.6.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 2
  %15 = ptrtoint ptr %new_mode.sroa.6.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %15)
  %new_mode.sroa.6.0.copyload = load i16, ptr %new_mode.sroa.6.0.mode2.sroa_idx, align 2
  %old_mode.sroa.15.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 9
  %16 = ptrtoint ptr %old_mode.sroa.15.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %16)
  %old_mode.sroa.15.0.copyload = load i16, ptr %old_mode.sroa.15.0.mode.sroa_idx, align 4
  %old_mode.sroa.10.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 6
  %17 = ptrtoint ptr %old_mode.sroa.10.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %17)
  %old_mode.sroa.10.0.copyload = load i16, ptr %old_mode.sroa.10.0.mode.sroa_idx, align 2
  %old_mode.sroa.8.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 4
  %18 = ptrtoint ptr %old_mode.sroa.8.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %18)
  %old_mode.sroa.8.0.copyload = load i16, ptr %old_mode.sroa.8.0.mode.sroa_idx, align 2
  %old_mode.sroa.6.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 2
  %19 = ptrtoint ptr %old_mode.sroa.6.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %19)
  %old_mode.sroa.6.0.copyload = load i16, ptr %old_mode.sroa.6.0.mode.sroa_idx, align 2
  %new_mode.sroa.5.0.mode2.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %new_crtc_state, i32 0, i32 8, i32 1
  %20 = ptrtoint ptr %new_mode.sroa.5.0.mode2.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %20)
  %new_mode.sroa.5.0.copyload = load i16, ptr %new_mode.sroa.5.0.mode2.sroa_idx, align 4
  %old_mode.sroa.5.0.mode.sroa_idx = getelementptr inbounds %struct.drm_crtc_state, ptr %old_crtc_state, i32 0, i32 8, i32 1
  %21 = ptrtoint ptr %old_mode.sroa.5.0.mode.sroa_idx to i32
  call void @__asan_load2_noabort(i32 %21)
  %old_mode.sroa.5.0.copyload = load i16, ptr %old_mode.sroa.5.0.mode.sroa_idx, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.5.0.copyload, i16 %new_mode.sroa.5.0.copyload)
  %cmp6 = icmp eq i16 %old_mode.sroa.5.0.copyload, %new_mode.sroa.5.0.copyload
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.10.0.copyload, i16 %new_mode.sroa.10.0.copyload)
  %cmp12 = icmp eq i16 %old_mode.sroa.10.0.copyload, %new_mode.sroa.10.0.copyload
  %or.cond87 = select i1 %cmp6, i1 %cmp12, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.8.0.copyload, i16 %new_mode.sroa.8.0.copyload)
  %cmp18 = icmp eq i16 %old_mode.sroa.8.0.copyload, %new_mode.sroa.8.0.copyload
  %or.cond88 = select i1 %or.cond87, i1 %cmp18, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.15.0.copyload, i16 %new_mode.sroa.15.0.copyload)
  %cmp24.not = icmp ne i16 %old_mode.sroa.15.0.copyload, %new_mode.sroa.15.0.copyload
  %or.cond89 = select i1 %or.cond88, i1 %cmp24.not, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.6.0.copyload, i16 %new_mode.sroa.6.0.copyload)
  %cmp30 = icmp eq i16 %old_mode.sroa.6.0.copyload, %new_mode.sroa.6.0.copyload
  %or.cond90 = select i1 %or.cond89, i1 %cmp30, i1 false
  br i1 %or.cond90, label %land.lhs.true32, label %land.lhs.true.if.end75_crit_edge

land.lhs.true.if.end75_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

land.lhs.true32:                                  ; preds = %land.lhs.true
  %conv33 = zext i16 %old_mode.sroa.11.0.copyload to i32
  %conv35 = zext i16 %new_mode.sroa.11.0.copyload to i32
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.11.0.copyload, i16 %new_mode.sroa.11.0.copyload)
  %cmp36.not = icmp ne i16 %old_mode.sroa.11.0.copyload, %new_mode.sroa.11.0.copyload
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.7.0.copyload, i16 %new_mode.sroa.7.0.copyload)
  %cmp42 = icmp eq i16 %old_mode.sroa.7.0.copyload, %new_mode.sroa.7.0.copyload
  %or.cond91 = select i1 %cmp36.not, i1 %cmp42, i1 false
  br i1 %or.cond91, label %land.lhs.true44, label %land.lhs.true32.if.end75_crit_edge

land.lhs.true32.if.end75_crit_edge:               ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

land.lhs.true44:                                  ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.13.0.copyload, i16 %new_mode.sroa.13.0.copyload)
  %cmp48.not = icmp ne i16 %old_mode.sroa.13.0.copyload, %new_mode.sroa.13.0.copyload
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.9.0.copyload, i16 %new_mode.sroa.9.0.copyload)
  %cmp54 = icmp eq i16 %old_mode.sroa.9.0.copyload, %new_mode.sroa.9.0.copyload
  %or.cond92 = select i1 %cmp48.not, i1 %cmp54, i1 false
  call void @__sanitizer_cov_trace_cmp2(i16 %old_mode.sroa.16.0.copyload, i16 %new_mode.sroa.16.0.copyload)
  %cmp60 = icmp eq i16 %old_mode.sroa.16.0.copyload, %new_mode.sroa.16.0.copyload
  %or.cond93 = select i1 %or.cond92, i1 %cmp60, i1 false
  br i1 %or.cond93, label %land.lhs.true62, label %land.lhs.true44.if.end75_crit_edge

land.lhs.true44.if.end75_crit_edge:               ; preds = %land.lhs.true44
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

land.lhs.true62:                                  ; preds = %land.lhs.true44
  %conv47 = zext i16 %new_mode.sroa.13.0.copyload to i32
  %conv45 = zext i16 %old_mode.sroa.13.0.copyload to i32
  %sub = sub nsw i32 %conv45, %conv33
  %sub71 = sub nsw i32 %conv47, %conv35
  call void @__sanitizer_cov_trace_cmp4(i32 %sub, i32 %sub71)
  %cmp72 = icmp eq i32 %sub, %sub71
  br i1 %cmp72, label %land.lhs.true62.cleanup_crit_edge, label %land.lhs.true62.if.end75_crit_edge

land.lhs.true62.if.end75_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

land.lhs.true62.cleanup_crit_edge:                ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end75:                                         ; preds = %land.lhs.true62.if.end75_crit_edge, %land.lhs.true44.if.end75_crit_edge, %land.lhs.true32.if.end75_crit_edge, %land.lhs.true.if.end75_crit_edge, %if.end.if.end75_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %if.end75, %land.lhs.true62.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i1 [ false, %if.end75 ], [ false, %entry.cleanup_crit_edge ], [ true, %land.lhs.true62.cleanup_crit_edge ]
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_is_stream_unchanged(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_is_stream_scaling_unchanged(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc ptr @get_highest_refresh_rate_mode(ptr noundef %aconnector, i1 noundef zeroext %use_probed_modes) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %probed_modes = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 19
  %modes = getelementptr inbounds %struct.drm_connector, ptr %aconnector, i32 0, i32 17
  %cond = select i1 %use_probed_modes, ptr %probed_modes, ptr %modes
  %freesync_vid_base = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %aconnector, i32 0, i32 24
  %0 = ptrtoint ptr %freesync_vid_base to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %freesync_vid_base, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp.not = icmp eq i32 %1, 0
  br i1 %cmp.not, label %entry.for.cond_crit_edge, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

entry.for.cond_crit_edge:                         ; preds = %entry
  br label %for.cond

for.cond:                                         ; preds = %for.body.for.cond_crit_edge, %entry.for.cond_crit_edge
  %.pn.in = phi ptr [ %.pn, %for.body.for.cond_crit_edge ], [ %cond, %entry.for.cond_crit_edge ]
  %2 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn = load ptr, ptr %.pn.in, align 4
  %cmp3.not = icmp eq ptr %.pn, %cond
  br i1 %cmp3.not, label %for.cond.if.then13_crit_edge, label %for.body

for.cond.if.then13_crit_edge:                     ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then13

for.body:                                         ; preds = %for.cond
  %type = getelementptr i8, ptr %.pn, i32 -2
  %3 = ptrtoint ptr %type to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %type, align 2
  %5 = and i8 %4, 8
  %tobool4.not = icmp eq i8 %5, 0
  br i1 %tobool4.not, label %for.body.for.cond_crit_edge, label %for.end

for.body.for.cond_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond

for.end:                                          ; preds = %for.body
  %m.0.le = getelementptr i8, ptr %.pn, i32 -64
  %tobool12.not = icmp eq ptr %m.0.le, null
  br i1 %tobool12.not, label %for.end.if.then13_crit_edge, label %for.end.if.end31_crit_edge

for.end.if.end31_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

for.end.if.then13_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then13

if.then13:                                        ; preds = %for.end.if.then13_crit_edge, %for.cond.if.then13_crit_edge
  %6 = ptrtoint ptr %modes to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile ptr, ptr %modes, align 4
  %cmp19.not = icmp eq ptr %7, %modes
  %add.ptr24 = getelementptr i8, ptr %7, i32 -64
  %tobool28.not105 = icmp eq ptr %add.ptr24, null
  %tobool28.not = or i1 %cmp19.not, %tobool28.not105
  br i1 %tobool28.not, label %if.then29, label %if.then13.if.end31_crit_edge

if.then13.if.end31_crit_edge:                     ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end31

if.then29:                                        ; preds = %if.then13
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.314) #20
  br label %cleanup

if.end31:                                         ; preds = %if.then13.if.end31_crit_edge, %for.end.if.end31_crit_edge
  %m_pref.1 = phi ptr [ %m.0.le, %for.end.if.end31_crit_edge ], [ %add.ptr24, %if.then13.if.end31_crit_edge ]
  %call = tail call i32 @drm_mode_vrefresh(ptr noundef nonnull %m_pref.1) #20
  %8 = ptrtoint ptr %cond to i32
  call void @__asan_load4_noabort(i32 %8)
  %.pn100107 = load ptr, ptr %cond, align 4
  %cmp39.not109 = icmp eq ptr %.pn100107, %cond
  br i1 %cmp39.not109, label %if.end31.for.end68_crit_edge, label %for.body42.preheader

if.end31.for.end68_crit_edge:                     ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end68

for.body42.preheader:                             ; preds = %if.end31
  %conv32 = trunc i32 %call to i16
  br label %for.body42

for.body42:                                       ; preds = %for.inc62.for.body42_crit_edge, %for.body42.preheader
  %.pn100112 = phi ptr [ %.pn100, %for.inc62.for.body42_crit_edge ], [ %.pn100107, %for.body42.preheader ]
  %m_pref.2111 = phi ptr [ %m_pref.3, %for.inc62.for.body42_crit_edge ], [ %m_pref.1, %for.body42.preheader ]
  %highest_refresh.0110 = phi i16 [ %highest_refresh.1, %for.inc62.for.body42_crit_edge ], [ %conv32, %for.body42.preheader ]
  %m.1113 = getelementptr i8, ptr %.pn100112, i32 -64
  %call43 = tail call i32 @drm_mode_vrefresh(ptr noundef %m.1113) #20
  %conv44 = trunc i32 %call43 to i16
  %hdisplay = getelementptr i8, ptr %.pn100112, i32 -60
  %9 = ptrtoint ptr %hdisplay to i32
  call void @__asan_load2_noabort(i32 %9)
  %10 = load i16, ptr %hdisplay, align 4
  %hdisplay46 = getelementptr inbounds %struct.drm_display_mode, ptr %m_pref.2111, i32 0, i32 1
  %11 = ptrtoint ptr %hdisplay46 to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %hdisplay46, align 4
  call void @__sanitizer_cov_trace_cmp2(i16 %10, i16 %12)
  %cmp48 = icmp eq i16 %10, %12
  br i1 %cmp48, label %land.lhs.true, label %for.body42.for.inc62_crit_edge

for.body42.for.inc62_crit_edge:                   ; preds = %for.body42
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc62

land.lhs.true:                                    ; preds = %for.body42
  %vdisplay = getelementptr i8, ptr %.pn100112, i32 -50
  %13 = ptrtoint ptr %vdisplay to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %vdisplay, align 2
  %vdisplay51 = getelementptr inbounds %struct.drm_display_mode, ptr %m_pref.2111, i32 0, i32 6
  %15 = ptrtoint ptr %vdisplay51 to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %vdisplay51, align 2
  call void @__sanitizer_cov_trace_cmp2(i16 %14, i16 %16)
  %cmp53 = icmp eq i16 %14, %16
  br i1 %cmp53, label %land.lhs.true55, label %land.lhs.true.for.inc62_crit_edge

land.lhs.true.for.inc62_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc62

land.lhs.true55:                                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %conv56 = zext i16 %highest_refresh.0110 to i32
  %conv57 = and i32 %call43, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %conv57, i32 %conv56)
  %cmp58 = icmp ugt i32 %conv57, %conv56
  %spec.select101 = select i1 %cmp58, i16 %conv44, i16 %highest_refresh.0110
  %spec.select102 = select i1 %cmp58, ptr %m.1113, ptr %m_pref.2111
  br label %for.inc62

for.inc62:                                        ; preds = %land.lhs.true55, %land.lhs.true.for.inc62_crit_edge, %for.body42.for.inc62_crit_edge
  %highest_refresh.1 = phi i16 [ %highest_refresh.0110, %land.lhs.true.for.inc62_crit_edge ], [ %highest_refresh.0110, %for.body42.for.inc62_crit_edge ], [ %spec.select101, %land.lhs.true55 ]
  %m_pref.3 = phi ptr [ %m_pref.2111, %land.lhs.true.for.inc62_crit_edge ], [ %m_pref.2111, %for.body42.for.inc62_crit_edge ], [ %spec.select102, %land.lhs.true55 ]
  %17 = ptrtoint ptr %.pn100112 to i32
  call void @__asan_load4_noabort(i32 %17)
  %.pn100 = load ptr, ptr %.pn100112, align 4
  %cmp39.not = icmp eq ptr %.pn100, %cond
  br i1 %cmp39.not, label %for.inc62.for.end68_crit_edge, label %for.inc62.for.body42_crit_edge

for.inc62.for.body42_crit_edge:                   ; preds = %for.inc62
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body42

for.inc62.for.end68_crit_edge:                    ; preds = %for.inc62
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end68

for.end68:                                        ; preds = %for.inc62.for.end68_crit_edge, %if.end31.for.end68_crit_edge
  %m_pref.2.lcssa = phi ptr [ %m_pref.1, %if.end31.for.end68_crit_edge ], [ %m_pref.3, %for.inc62.for.end68_crit_edge ]
  %18 = call ptr @memcpy(ptr %freesync_vid_base, ptr %m_pref.2.lcssa, i32 112)
  br label %cleanup

cleanup:                                          ; preds = %for.end68, %if.then29, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %m_pref.2.lcssa, %for.end68 ], [ null, %if.then29 ], [ %freesync_vid_base, %entry.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_mode_equal(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_remove_stream_from_ctx(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_stream_retain(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_add_stream_to_ctx(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @update_stream_scaling_settings(ptr noundef readonly %mode, ptr noundef readonly %dm_state, ptr nocapture noundef %stream) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %mode, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %hdisplay = getelementptr inbounds %struct.drm_display_mode, ptr %mode, i32 0, i32 1
  %0 = ptrtoint ptr %hdisplay to i32
  call void @__asan_load2_noabort(i32 %0)
  %1 = load i16, ptr %hdisplay, align 4
  %conv = zext i16 %1 to i32
  %vdisplay = getelementptr inbounds %struct.drm_display_mode, ptr %mode, i32 0, i32 6
  %2 = ptrtoint ptr %vdisplay to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %vdisplay, align 2
  %conv1 = zext i16 %3 to i32
  %h_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 2
  %4 = ptrtoint ptr %h_addressable to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %h_addressable, align 8
  %v_addressable = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 5, i32 8
  %6 = ptrtoint ptr %v_addressable to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %v_addressable, align 8
  %tobool5.not = icmp eq ptr %dm_state, null
  br i1 %tobool5.not, label %if.end.if.end64_crit_edge, label %if.then6

if.end.if.end64_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end64

if.then6:                                         ; preds = %if.end
  %scaling = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 1
  %8 = ptrtoint ptr %scaling to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %scaling, align 4
  %10 = zext i32 %9 to i64
  call void @__sanitizer_cov_trace_switch(i64 %10, ptr @__sancov_gen_cov_switch_values.459)
  switch i32 %9, label %if.then6.if.end36_crit_edge [
    i32 3, label %if.then6.if.then10_crit_edge
    i32 0, label %if.then6.if.then10_crit_edge126
    i32 2, label %if.then34
  ]

if.then6.if.then10_crit_edge126:                  ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10

if.then6.if.then10_crit_edge:                     ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then10

if.then6.if.end36_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36

if.then10:                                        ; preds = %if.then6.if.then10_crit_edge, %if.then6.if.then10_crit_edge126
  %mul = mul i32 %7, %conv
  %mul15 = mul i32 %5, %conv1
  call void @__sanitizer_cov_trace_cmp4(i32 %mul, i32 %mul15)
  %cmp16 = icmp slt i32 %mul, %mul15
  br i1 %cmp16, label %if.then18, label %if.else

if.then18:                                        ; preds = %if.then10
  call void @__sanitizer_cov_trace_pc() #22
  %div = sdiv i32 %mul, %conv1
  br label %if.end36

if.else:                                          ; preds = %if.then10
  call void @__sanitizer_cov_trace_pc() #22
  %div28 = sdiv i32 %mul15, %conv
  br label %if.end36

if.then34:                                        ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36

if.end36:                                         ; preds = %if.then34, %if.else, %if.then18, %if.then6.if.end36_crit_edge
  %dst.sroa.13.0 = phi i32 [ %div, %if.then18 ], [ %5, %if.else ], [ %conv, %if.then34 ], [ %5, %if.then6.if.end36_crit_edge ]
  %dst.sroa.21.0 = phi i32 [ %7, %if.then18 ], [ %div28, %if.else ], [ %conv1, %if.then34 ], [ %7, %if.then6.if.end36_crit_edge ]
  %sub = sub i32 %5, %dst.sroa.13.0
  %div40122 = lshr i32 %sub, 1
  %sub44 = sub i32 %7, %dst.sroa.21.0
  %div45123 = lshr i32 %sub44, 1
  %underscan_enable = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 4
  %11 = ptrtoint ptr %underscan_enable to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %underscan_enable, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool46.not = icmp eq i8 %12, 0
  br i1 %tobool46.not, label %if.end36.if.end64_crit_edge, label %if.then47

if.end36.if.end64_crit_edge:                      ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end64

if.then47:                                        ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #22
  %underscan_hborder = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 3
  %13 = ptrtoint ptr %underscan_hborder to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %underscan_hborder, align 1
  %conv48 = zext i8 %14 to i32
  %div49124 = lshr i32 %conv48, 1
  %add = add nuw i32 %div49124, %div40122
  %underscan_vborder = getelementptr inbounds %struct.dm_connector_state, ptr %dm_state, i32 0, i32 2
  %15 = ptrtoint ptr %underscan_vborder to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %underscan_vborder, align 8
  %conv51 = zext i8 %16 to i32
  %div52125 = lshr i32 %conv51, 1
  %add54 = add nuw i32 %div52125, %div45123
  %sub58 = sub i32 %dst.sroa.13.0, %conv48
  %sub62 = sub i32 %dst.sroa.21.0, %conv51
  br label %if.end64

if.end64:                                         ; preds = %if.then47, %if.end36.if.end64_crit_edge, %if.end.if.end64_crit_edge
  %dst.sroa.0.0 = phi i32 [ %add, %if.then47 ], [ %div40122, %if.end36.if.end64_crit_edge ], [ 0, %if.end.if.end64_crit_edge ]
  %dst.sroa.9.0 = phi i32 [ %add54, %if.then47 ], [ %div45123, %if.end36.if.end64_crit_edge ], [ 0, %if.end.if.end64_crit_edge ]
  %dst.sroa.13.1 = phi i32 [ %sub58, %if.then47 ], [ %dst.sroa.13.0, %if.end36.if.end64_crit_edge ], [ %5, %if.end.if.end64_crit_edge ]
  %dst.sroa.21.1 = phi i32 [ %sub62, %if.then47 ], [ %dst.sroa.21.0, %if.end36.if.end64_crit_edge ], [ %7, %if.end.if.end64_crit_edge ]
  %src65 = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 10
  %17 = ptrtoint ptr %src65 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 0, ptr %src65, align 8
  %src.sroa.5.0.src65.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 10, i32 1
  %18 = ptrtoint ptr %src.sroa.5.0.src65.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 0, ptr %src.sroa.5.0.src65.sroa_idx, align 4
  %src.sroa.6.0.src65.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 10, i32 2
  %19 = ptrtoint ptr %src.sroa.6.0.src65.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %conv, ptr %src.sroa.6.0.src65.sroa_idx, align 8
  %src.sroa.11.0.src65.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 10, i32 3
  %20 = ptrtoint ptr %src.sroa.11.0.src65.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %conv1, ptr %src.sroa.11.0.src65.sroa_idx, align 4
  %dst66 = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 11
  %21 = ptrtoint ptr %dst66 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %dst.sroa.0.0, ptr %dst66, align 8
  %dst.sroa.9.0.dst66.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 11, i32 1
  %22 = ptrtoint ptr %dst.sroa.9.0.dst66.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %dst.sroa.9.0, ptr %dst.sroa.9.0.dst66.sroa_idx, align 4
  %dst.sroa.13.0.dst66.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 11, i32 2
  %23 = ptrtoint ptr %dst.sroa.13.0.dst66.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %dst.sroa.13.1, ptr %dst.sroa.13.0.dst66.sroa_idx, align 8
  %dst.sroa.21.0.dst66.sroa_idx = getelementptr inbounds %struct.dc_stream_state, ptr %stream, i32 0, i32 11, i32 3
  %24 = ptrtoint ptr %dst.sroa.21.0.dst66.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %dst.sroa.21.1, ptr %dst.sroa.21.0.dst66.sroa_idx, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.315, i32 noundef %dst.sroa.0.0, i32 noundef %dst.sroa.9.0, i32 noundef %dst.sroa.13.1, i32 noundef %dst.sroa.21.1) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end64, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_update_crtc_color_mgmt(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_hdmi_infoframe_set_hdr_metadata(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @hdmi_drm_infoframe_pack_only(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @print_hex_dump(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_mode_vrefresh(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_get_private_obj_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_modeset_lock_all_ctx(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @wait_for_completion_interruptible_timeout(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @refcount_warn_saturate(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.prefetch.p0(ptr nocapture readonly, i32 immarg, i32 immarg, i32) #17

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_crtc_commit_free(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_atomic_commit_tail(ptr noundef %state) #0 align 64 {
entry:
  %vrr_params.i = alloca %struct.mod_vrr_params, align 4
  %config.i = alloca %struct.mod_freesync_config, align 4
  %position = alloca %struct.dc_cursor_position, align 4
  %dummy_updates = alloca [3 x %struct.dc_surface_update], align 8
  %stream_update = alloca %struct.dc_stream_update, align 4
  %hdr_packet = alloca %struct.dc_info_packet, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 4
  %add.ptr.i = getelementptr i8, ptr %1, i32 -8
  %dm2 = getelementptr i8, ptr %1, i32 82840
  tail call fastcc void @trace_amdgpu_dm_atomic_commit_tail_begin(ptr noundef %state)
  tail call void @drm_atomic_helper_update_legacy_modeset_state(ptr noundef %1, ptr noundef %state) #20
  %num_private_objs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 7
  %2 = ptrtoint ptr %num_private_objs.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_private_objs.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp19.i = icmp sgt i32 %3, 0
  br i1 %cmp19.i, label %land.rhs.lr.ph.i, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.rhs.lr.ph.i:                                 ; preds = %entry
  %4 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dev1, align 4
  %private_objs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 8
  %6 = ptrtoint ptr %private_objs.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %private_objs.i, align 4
  %funcs5.i = getelementptr i8, ptr %5, i32 83048
  %8 = ptrtoint ptr %funcs5.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %funcs5.i, align 8
  br label %land.rhs.i

land.rhs.i:                                       ; preds = %for.inc.i.land.rhs.i_crit_edge, %land.rhs.lr.ph.i
  %i.020.i = phi i32 [ 0, %land.rhs.lr.ph.i ], [ %inc.i, %for.inc.i.land.rhs.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.__drm_private_objs_state, ptr %7, i32 %i.020.i
  %10 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx.i, align 4
  %funcs.i = getelementptr inbounds %struct.drm_private_obj, ptr %11, i32 0, i32 3
  %12 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs.i, align 4
  %cmp6.i = icmp eq ptr %13, %9
  br i1 %cmp6.i, label %dm_atomic_get_new_state.exit, label %for.inc.i

for.inc.i:                                        ; preds = %land.rhs.i
  %inc.i = add nuw nsw i32 %i.020.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %3
  br i1 %exitcond.not.i, label %for.inc.i.if.else_crit_edge, label %for.inc.i.land.rhs.i_crit_edge

for.inc.i.land.rhs.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.rhs.i

for.inc.i.if.else_crit_edge:                      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

dm_atomic_get_new_state.exit:                     ; preds = %land.rhs.i
  %new_state.i = getelementptr %struct.__drm_private_objs_state, ptr %7, i32 %i.020.i, i32 3
  %14 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %new_state.i, align 4
  %tobool.not = icmp eq ptr %15, null
  br i1 %tobool.not, label %dm_atomic_get_new_state.exit.if.else_crit_edge, label %land.lhs.true

dm_atomic_get_new_state.exit.if.else_crit_edge:   ; preds = %dm_atomic_get_new_state.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true:                                    ; preds = %dm_atomic_get_new_state.exit
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %15, i32 0, i32 1
  %16 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %context, align 4
  %tobool4.not = icmp eq ptr %17, null
  br i1 %tobool4.not, label %land.lhs.true.if.else_crit_edge, label %land.lhs.true.if.end52_crit_edge

land.lhs.true.if.end52_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %dm_atomic_get_new_state.exit.if.else_crit_edge, %for.inc.i.if.else_crit_edge, %entry.if.else_crit_edge
  %18 = ptrtoint ptr %dm2 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dm2, align 8
  %call6 = tail call ptr @dc_create_state(ptr noundef %19) #20
  %tobool7.not = icmp eq ptr %call6, null
  br i1 %tobool7.not, label %land.rhs, label %if.else.do.end50_crit_edge

if.else.do.end50_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end50

land.rhs:                                         ; preds = %if.else
  %.b1158 = load i1, ptr @amdgpu_dm_atomic_commit_tail.__already_done, align 1
  br i1 %.b1158, label %land.rhs.if.then47_crit_edge, label %if.then16, !prof !974

land.rhs.if.then47_crit_edge:                     ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then47

if.then16:                                        ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @amdgpu_dm_atomic_commit_tail.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 9560, i32 noundef 9, ptr noundef null) #20
  br label %if.then47

if.then47:                                        ; preds = %if.then16, %land.rhs.if.then47_crit_edge
  tail call void @kgdb_breakpoint() #20
  br label %do.end50

do.end50:                                         ; preds = %if.then47, %if.else.do.end50_crit_edge
  %20 = ptrtoint ptr %dm2 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %dm2, align 8
  tail call void @dc_resource_state_copy_construct_current(ptr noundef %21, ptr noundef %call6) #20
  br label %if.end52

if.end52:                                         ; preds = %do.end50, %land.lhs.true.if.end52_crit_edge
  %dc_state_temp.0 = phi ptr [ %call6, %do.end50 ], [ null, %land.lhs.true.if.end52_crit_edge ]
  %dc_state.0 = phi ptr [ %call6, %do.end50 ], [ %17, %land.lhs.true.if.end52_crit_edge ]
  %22 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dev1, align 4
  %num_crtc1258 = getelementptr inbounds %struct.drm_device, ptr %23, i32 0, i32 30, i32 19
  %24 = ptrtoint ptr %num_crtc1258 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_crtc1258, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %25)
  %cmp1259.not = icmp eq i32 %25, 0
  br i1 %cmp1259.not, label %if.end52.for.end_crit_edge, label %for.body.lr.ph

if.end52.for.end_crit_edge:                       ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end52
  %crtcs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %pageflip_irq2.i = getelementptr i8, ptr %1, i32 22504
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.01262 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %26 = ptrtoint ptr %crtcs to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %crtcs, align 4
  %arrayidx = getelementptr %struct.__drm_crtcs_state, ptr %27, i32 %i.01262
  %28 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx, align 8
  %tobool54.not = icmp eq ptr %29, null
  br i1 %tobool54.not, label %for.body.for.inc_crit_edge, label %land.lhs.true55

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true55:                                  ; preds = %for.body
  %old_state = getelementptr %struct.__drm_crtcs_state, ptr %27, i32 %i.01262, i32 2
  %30 = ptrtoint ptr %old_state to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %old_state, align 8
  %new_state = getelementptr %struct.__drm_crtcs_state, ptr %27, i32 %i.01262, i32 3
  %32 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %new_state, align 4
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %31, i32 0, i32 2
  %34 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %active, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %tobool69.not = icmp eq i8 %35, 0
  br i1 %tobool69.not, label %land.lhs.true55.for.inc_crit_edge, label %land.lhs.true70

land.lhs.true55.for.inc_crit_edge:                ; preds = %land.lhs.true55
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true70:                                  ; preds = %land.lhs.true55
  %active71 = getelementptr inbounds %struct.drm_crtc_state, ptr %33, i32 0, i32 2
  %36 = ptrtoint ptr %active71 to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %active71, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool72.not = icmp eq i8 %37, 0
  br i1 %tobool72.not, label %land.lhs.true70.if.then74_crit_edge, label %lor.lhs.false

land.lhs.true70.if.then74_crit_edge:              ; preds = %land.lhs.true70
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then74

lor.lhs.false:                                    ; preds = %land.lhs.true70
  %mode_changed.i = getelementptr inbounds %struct.drm_crtc_state, ptr %33, i32 0, i32 3
  %38 = ptrtoint ptr %mode_changed.i to i32
  call void @__asan_load1_noabort(i32 %38)
  %bf.load.i = load i8, ptr %mode_changed.i, align 2
  %39 = and i8 %bf.load.i, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %.not1255 = icmp eq i8 %39, 0
  br i1 %.not1255, label %lor.lhs.false.for.inc_crit_edge, label %lor.lhs.false.if.then74_crit_edge

lor.lhs.false.if.then74_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then74

lor.lhs.false.for.inc_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.then74:                                        ; preds = %lor.lhs.false.if.then74_crit_edge, %land.lhs.true70.if.then74_crit_edge
  %crtc_id.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %29, i32 0, i32 1
  %40 = ptrtoint ptr %crtc_id.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %crtc_id.i, align 8
  %call.i = tail call i32 @amdgpu_display_crtc_idx_to_irq_type(ptr noundef %add.ptr.i, i32 noundef %41) #20
  %call3.i = tail call i32 @amdgpu_irq_put(ptr noundef %add.ptr.i, ptr noundef %pageflip_irq2.i, i32 noundef %call.i) #20
  tail call void @drm_crtc_vblank_off(ptr noundef nonnull %29) #20
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %31, i32 0, i32 1
  %42 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %stream, align 4
  tail call void @dc_stream_release(ptr noundef %43) #20
  br label %for.inc

for.inc:                                          ; preds = %if.then74, %lor.lhs.false.for.inc_crit_edge, %land.lhs.true55.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw i32 %i.01262, 1
  %44 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %dev1, align 4
  %num_crtc = getelementptr inbounds %struct.drm_device, ptr %45, i32 0, i32 30, i32 19
  %46 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %num_crtc, align 4
  %cmp = icmp ult i32 %inc, %47
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.end52.for.end_crit_edge
  tail call void @drm_atomic_helper_calc_timestamping_constants(ptr noundef %state) #20
  %48 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %dev1, align 4
  %num_crtc801265 = getelementptr inbounds %struct.drm_device, ptr %49, i32 0, i32 30, i32 19
  %50 = ptrtoint ptr %num_crtc801265 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %num_crtc801265, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %cmp811266.not = icmp eq i32 %51, 0
  br i1 %cmp811266.not, label %for.end176.thread, label %for.body82.lr.ph

for.body82.lr.ph:                                 ; preds = %for.end
  %crtcs83 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %dc_lock = getelementptr i8, ptr %1, i32 83052
  %dev160 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 2
  br label %for.body82

for.body82:                                       ; preds = %for.inc174.for.body82_crit_edge, %for.body82.lr.ph
  %i.11270 = phi i32 [ 0, %for.body82.lr.ph ], [ %inc175, %for.inc174.for.body82_crit_edge ]
  %mode_set_reset_required.0.off01267 = phi i1 [ false, %for.body82.lr.ph ], [ %mode_set_reset_required.3.off0, %for.inc174.for.body82_crit_edge ]
  %52 = ptrtoint ptr %crtcs83 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %crtcs83, align 4
  %arrayidx84 = getelementptr %struct.__drm_crtcs_state, ptr %53, i32 %i.11270
  %54 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx84, align 8
  %tobool86.not = icmp eq ptr %55, null
  br i1 %tobool86.not, label %for.body82.for.inc174_crit_edge, label %land.lhs.true87

for.body82.for.inc174_crit_edge:                  ; preds = %for.body82
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc174

land.lhs.true87:                                  ; preds = %for.body82
  %old_state93 = getelementptr %struct.__drm_crtcs_state, ptr %53, i32 %i.11270, i32 2
  %56 = ptrtoint ptr %old_state93 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %old_state93, align 8
  %new_state96 = getelementptr %struct.__drm_crtcs_state, ptr %53, i32 %i.11270, i32 3
  %58 = ptrtoint ptr %new_state96 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %new_state96, align 4
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 1
  %60 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %crtc_id, align 8
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %59, i32 0, i32 1
  %62 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %enable, align 4, !range !977
  %64 = zext i8 %63 to i32
  %active110 = getelementptr inbounds %struct.drm_crtc_state, ptr %59, i32 0, i32 2
  %65 = ptrtoint ptr %active110 to i32
  call void @__asan_load1_noabort(i32 %65)
  %66 = load i8, ptr %active110, align 1, !range !977
  %67 = zext i8 %66 to i32
  %planes_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %59, i32 0, i32 3
  %68 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %68)
  %bf.load = load i8, ptr %planes_changed, align 2
  %bf.load.lobit = lshr i8 %bf.load, 7
  %69 = zext i8 %bf.load.lobit to i32
  %70 = lshr i8 %bf.load, 6
  %.lobit = and i8 %70, 1
  %71 = zext i8 %.lobit to i32
  %72 = lshr i8 %bf.load, 5
  %.lobit1156 = and i8 %72, 1
  %73 = zext i8 %.lobit1156 to i32
  %74 = lshr i8 %bf.load, 4
  %.lobit1157 = and i8 %74, 1
  %75 = zext i8 %.lobit1157 to i32
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.308, i32 noundef %61, i32 noundef %64, i32 noundef %67, i32 noundef %69, i32 noundef %71, i32 noundef %73, i32 noundef %75) #20
  %active128 = getelementptr inbounds %struct.drm_crtc_state, ptr %57, i32 0, i32 2
  %76 = ptrtoint ptr %active128 to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %active128, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %77)
  %tobool129.not = icmp eq i8 %77, 0
  br i1 %tobool129.not, label %land.lhs.true87.if.end138_crit_edge, label %land.lhs.true131

land.lhs.true87.if.end138_crit_edge:              ; preds = %land.lhs.true87
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end138

land.lhs.true131:                                 ; preds = %land.lhs.true87
  %78 = ptrtoint ptr %active110 to i32
  call void @__asan_load1_noabort(i32 %78)
  %79 = load i8, ptr %active110, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %79)
  %tobool133.not = icmp eq i8 %79, 0
  br i1 %tobool133.not, label %if.then134, label %land.lhs.true131.if.end138_crit_edge

land.lhs.true131.if.end138_crit_edge:             ; preds = %land.lhs.true131
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end138

if.then134:                                       ; preds = %land.lhs.true131
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %position) #20
  %80 = call ptr @memset(ptr %position, i32 0, i32 20)
  call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %stream135 = getelementptr inbounds %struct.dm_crtc_state, ptr %57, i32 0, i32 1
  %81 = ptrtoint ptr %stream135 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %stream135, align 4
  %call136 = call zeroext i1 @dc_stream_set_cursor_position(ptr noundef %82, ptr noundef nonnull %position) #20
  call void @mutex_unlock(ptr noundef %dc_lock) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %position) #20
  br label %if.end138

if.end138:                                        ; preds = %if.then134, %land.lhs.true131.if.end138_crit_edge, %land.lhs.true87.if.end138_crit_edge
  %stream139 = getelementptr inbounds %struct.dm_crtc_state, ptr %59, i32 0, i32 1
  %83 = ptrtoint ptr %stream139 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load ptr, ptr %stream139, align 4
  %tobool140.not = icmp eq ptr %84, null
  br i1 %tobool140.not, label %if.end138.if.end143_crit_edge, label %if.then141

if.end138.if.end143_crit_edge:                    ; preds = %if.end138
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end143

if.then141:                                       ; preds = %if.end138
  call void @__sanitizer_cov_trace_pc() #22
  %85 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %85)
  %bf.load.i.i = load i8, ptr %planes_changed, align 2
  %86 = and i8 %bf.load.i.i, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %86)
  %.not.i = icmp eq i8 %86, 0
  %mode_changed.i1162 = getelementptr inbounds %struct.dc_stream_state, ptr %84, i32 0, i32 48
  %87 = ptrtoint ptr %mode_changed.i1162 to i32
  call void @__asan_load1_noabort(i32 %87)
  %bf.load.i1163 = load i8, ptr %mode_changed.i1162, align 8
  %bf.shl.i = select i1 %.not.i, i8 0, i8 -128
  %bf.clear.i = and i8 %bf.load.i1163, 127
  %bf.set.i = or i8 %bf.shl.i, %bf.clear.i
  store i8 %bf.set.i, ptr %mode_changed.i1162, align 8
  br label %if.end143

if.end143:                                        ; preds = %if.then141, %if.end138.if.end143_crit_edge
  %stream145 = getelementptr inbounds %struct.dm_crtc_state, ptr %57, i32 0, i32 1
  %88 = ptrtoint ptr %active110 to i32
  call void @__asan_load1_noabort(i32 %88)
  %89 = load i8, ptr %active110, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %89)
  %tobool.not.i = icmp eq i8 %89, 0
  %90 = ptrtoint ptr %planes_changed to i32
  call void @__asan_load1_noabort(i32 %90)
  %bf.load.i.i1170 = load i8, ptr %planes_changed, align 2
  %91 = and i8 %bf.load.i.i1170, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %91)
  %.not1254 = icmp eq i8 %91, 0
  br i1 %tobool.not.i, label %modereset_required.exit, label %modeset_required.exit

modeset_required.exit:                            ; preds = %if.end143
  br i1 %.not1254, label %modeset_required.exit.for.inc174_crit_edge, label %if.then147

modeset_required.exit.for.inc174_crit_edge:       ; preds = %modeset_required.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc174

if.then147:                                       ; preds = %modeset_required.exit
  %92 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load i32, ptr %crtc_id, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.318, i32 noundef %93, ptr noundef nonnull %55) #20
  %94 = ptrtoint ptr %stream139 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %stream139, align 4
  %tobool150.not = icmp eq ptr %95, null
  br i1 %tobool150.not, label %if.then151, label %if.end154

if.then151:                                       ; preds = %if.then147
  call void @__sanitizer_cov_trace_pc() #22
  %base153 = getelementptr inbounds %struct.drm_crtc, ptr %55, i32 0, i32 5
  %96 = ptrtoint ptr %base153 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %base153, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.306, ptr noundef nonnull @__func__.amdgpu_dm_atomic_commit_tail, i32 noundef %97) #20
  br label %for.inc174

if.end154:                                        ; preds = %if.then147
  %98 = ptrtoint ptr %stream145 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %stream145, align 4
  %tobool156.not = icmp eq ptr %99, null
  br i1 %tobool156.not, label %if.end154.if.end159_crit_edge, label %if.then157

if.end154.if.end159_crit_edge:                    ; preds = %if.end154
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end159

if.then157:                                       ; preds = %if.end154
  call void @__sanitizer_cov_trace_pc() #22
  %otg_inst.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 42
  %100 = ptrtoint ptr %otg_inst.i to i32
  call void @__asan_store4_noabort(i32 %100)
  store i32 -1, ptr %otg_inst.i, align 4
  %enabled.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 2
  %101 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %101)
  store i8 0, ptr %enabled.i, align 4
  br label %if.end159

if.end159:                                        ; preds = %if.then157, %if.end154.if.end159_crit_edge
  %102 = ptrtoint ptr %dev160 to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %dev160, align 4
  %usage_count.i = getelementptr inbounds %struct.device, ptr %103, i32 0, i32 12, i32 13
  %call.i.i.i = call zeroext i1 @__kasan_check_write(ptr noundef %usage_count.i, i32 noundef 4) #20
  call void @llvm.prefetch.p0(ptr %usage_count.i, i32 1, i32 3, i32 1) #20
  %104 = call { i32, i32 } asm sideeffect "@ atomic_add\0A1:\09ldrex\09$0, [$3]\0A\09add\09$0, $0, $4\0A\09strex\09$1, $0, [$3]\0A\09teq\09$1, #0\0A\09bne\091b", "=&r,=&r,=*Qo,r,Ir,*Qo,~{cc}"(ptr elementtype(i32) %usage_count.i, ptr %usage_count.i, i32 1, ptr elementtype(i32) %usage_count.i) #20, !srcloc !996
  %enabled = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 2
  %105 = ptrtoint ptr %enabled to i32
  call void @__asan_store1_noabort(i32 %105)
  store i8 1, ptr %enabled, align 4
  %hw_mode = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 39
  %mode = getelementptr inbounds %struct.drm_crtc_state, ptr %59, i32 0, i32 8
  %106 = call ptr @memcpy(ptr %hw_mode, ptr %mode, i32 112)
  %hwmode = getelementptr inbounds %struct.drm_crtc, ptr %55, i32 0, i32 13
  %107 = call ptr @memcpy(ptr %hwmode, ptr %mode, i32 112)
  br label %for.inc174

modereset_required.exit:                          ; preds = %if.end143
  br i1 %.not1254, label %modereset_required.exit.for.inc174_crit_edge, label %if.then164

modereset_required.exit.for.inc174_crit_edge:     ; preds = %modereset_required.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc174

if.then164:                                       ; preds = %modereset_required.exit
  %108 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load i32, ptr %crtc_id, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.319, i32 noundef %109, ptr noundef nonnull %55) #20
  %110 = ptrtoint ptr %stream145 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %stream145, align 4
  %tobool167.not = icmp eq ptr %111, null
  br i1 %tobool167.not, label %if.then164.for.inc174_crit_edge, label %if.then168

if.then164.for.inc174_crit_edge:                  ; preds = %if.then164
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc174

if.then168:                                       ; preds = %if.then164
  call void @__sanitizer_cov_trace_pc() #22
  %otg_inst.i1172 = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 42
  %112 = ptrtoint ptr %otg_inst.i1172 to i32
  call void @__asan_store4_noabort(i32 %112)
  store i32 -1, ptr %otg_inst.i1172, align 4
  %enabled.i1173 = getelementptr inbounds %struct.amdgpu_crtc, ptr %55, i32 0, i32 2
  %113 = ptrtoint ptr %enabled.i1173 to i32
  call void @__asan_store1_noabort(i32 %113)
  store i8 0, ptr %enabled.i1173, align 4
  br label %for.inc174

for.inc174:                                       ; preds = %if.then168, %if.then164.for.inc174_crit_edge, %modereset_required.exit.for.inc174_crit_edge, %if.end159, %if.then151, %modeset_required.exit.for.inc174_crit_edge, %for.body82.for.inc174_crit_edge
  %mode_set_reset_required.3.off0 = phi i1 [ %mode_set_reset_required.0.off01267, %for.body82.for.inc174_crit_edge ], [ %mode_set_reset_required.0.off01267, %if.then151 ], [ true, %if.end159 ], [ %mode_set_reset_required.0.off01267, %modereset_required.exit.for.inc174_crit_edge ], [ true, %if.then168 ], [ true, %if.then164.for.inc174_crit_edge ], [ %mode_set_reset_required.0.off01267, %modeset_required.exit.for.inc174_crit_edge ]
  %inc175 = add nuw i32 %i.11270, 1
  %114 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %dev1, align 4
  %num_crtc80 = getelementptr inbounds %struct.drm_device, ptr %115, i32 0, i32 30, i32 19
  %116 = ptrtoint ptr %num_crtc80 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %num_crtc80, align 4
  %cmp81 = icmp ult i32 %inc175, %117
  br i1 %cmp81, label %for.inc174.for.body82_crit_edge, label %for.end176

for.inc174.for.body82_crit_edge:                  ; preds = %for.inc174
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body82

for.end176:                                       ; preds = %for.inc174
  %tobool177.not = icmp eq ptr %dc_state.0, null
  br i1 %tobool177.not, label %for.end176.if.end219_crit_edge, label %if.then178

for.end176.if.end219_crit_edge:                   ; preds = %for.end176
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end219

for.end176.thread:                                ; preds = %for.end
  %tobool177.not1327 = icmp eq ptr %dc_state.0, null
  br i1 %tobool177.not1327, label %for.end176.thread.if.end219_crit_edge, label %for.end176.thread.if.end182_crit_edge

for.end176.thread.if.end182_crit_edge:            ; preds = %for.end176.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end182

for.end176.thread.if.end219_crit_edge:            ; preds = %for.end176.thread
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end219

if.then178:                                       ; preds = %for.end176
  br i1 %mode_set_reset_required.3.off0, label %if.then180, label %if.then178.if.end182_crit_edge

if.then178.if.end182_crit_edge:                   ; preds = %if.then178
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end182

if.then180:                                       ; preds = %if.then178
  call void @__sanitizer_cov_trace_pc() #22
  %call181 = call zeroext i1 @amdgpu_dm_psr_disable_all(ptr noundef %dm2) #20
  br label %if.end182

if.end182:                                        ; preds = %if.then180, %if.then178.if.end182_crit_edge, %for.end176.thread.if.end182_crit_edge
  %stream_count.i = getelementptr inbounds %struct.dc_state, ptr %dc_state.0, i32 0, i32 2
  %118 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %118)
  %119 = load i8, ptr %stream_count.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 2, i8 %119)
  %cmp.i = icmp ult i8 %119, 2
  br i1 %cmp.i, label %if.end182.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, label %for.cond.preheader.i

if.end182.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %if.end182
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.cond.preheader.i:                             ; preds = %if.end182
  %conv3.le.i = zext i8 %119 to i32
  br label %for.body.i.i

for.body14.lr.ph.i.i:                             ; preds = %for.inc.i.i
  %arrayidx18.i.i = getelementptr ptr, ptr %dc_state.0, i32 %master_stream.2.i.i
  br label %for.body14.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.cond.preheader.i
  %master_stream.051.i.i = phi i32 [ %master_stream.2.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.cond.preheader.i ]
  %highest_rfr.050.i.i = phi i32 [ %highest_rfr.2.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.cond.preheader.i ]
  %j.048.i.i = phi i32 [ %inc.i.i, %for.inc.i.i.for.body.i.i_crit_edge ], [ 0, %for.cond.preheader.i ]
  %arrayidx.i.i = getelementptr ptr, ptr %dc_state.0, i32 %j.048.i.i
  %120 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %arrayidx.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %121, null
  br i1 %tobool.not.i.i, label %for.body.i.i.for.inc.i.i_crit_edge, label %land.lhs.true.i.i

for.body.i.i.for.inc.i.i_crit_edge:               ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

land.lhs.true.i.i:                                ; preds = %for.body.i.i
  %triggered_crtc_reset.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %121, i32 0, i32 43
  %122 = ptrtoint ptr %triggered_crtc_reset.i.i to i32
  call void @__asan_load1_noabort(i32 %122)
  %123 = load i8, ptr %triggered_crtc_reset.i.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %123)
  %tobool2.not.i.i = icmp eq i8 %123, 0
  br i1 %tobool2.not.i.i, label %land.lhs.true.i.i.for.inc.i.i_crit_edge, label %if.then.i.i

land.lhs.true.i.i.for.inc.i.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.then.i.i:                                      ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %timing.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %121, i32 0, i32 5
  %pix_clk_100hz.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %121, i32 0, i32 5, i32 12
  %124 = ptrtoint ptr %pix_clk_100hz.i.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %pix_clk_100hz.i.i, align 8
  %mul.i.i = mul i32 %125, 100
  %126 = ptrtoint ptr %timing.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %timing.i.i, align 8
  %v_total.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %121, i32 0, i32 5, i32 6
  %128 = ptrtoint ptr %v_total.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %v_total.i.i, align 8
  %mul8.i.i = mul i32 %129, %127
  %div.i.i = udiv i32 %mul.i.i, %mul8.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %div.i.i, i32 %highest_rfr.050.i.i)
  %cmp9.i.i = icmp sgt i32 %div.i.i, %highest_rfr.050.i.i
  %130 = call i32 @llvm.smax.i32(i32 %div.i.i, i32 %highest_rfr.050.i.i) #20
  %spec.select46.i.i = select i1 %cmp9.i.i, i32 %j.048.i.i, i32 %master_stream.051.i.i
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.then.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge, %for.body.i.i.for.inc.i.i_crit_edge
  %highest_rfr.2.i.i = phi i32 [ %130, %if.then.i.i ], [ %highest_rfr.050.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %highest_rfr.050.i.i, %for.body.i.i.for.inc.i.i_crit_edge ]
  %master_stream.2.i.i = phi i32 [ %spec.select46.i.i, %if.then.i.i ], [ %master_stream.051.i.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %master_stream.051.i.i, %for.body.i.i.for.inc.i.i_crit_edge ]
  %inc.i.i = add nuw nsw i32 %j.048.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc.i.i, %conv3.le.i
  br i1 %exitcond.not.i.i, label %for.body14.lr.ph.i.i, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i

for.body14.i.i:                                   ; preds = %for.inc22.i.i.for.body14.i.i_crit_edge, %for.body14.lr.ph.i.i
  %j.153.i.i = phi i32 [ 0, %for.body14.lr.ph.i.i ], [ %inc23.i.i, %for.inc22.i.i.for.body14.i.i_crit_edge ]
  %arrayidx15.i.i = getelementptr ptr, ptr %dc_state.0, i32 %j.153.i.i
  %131 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %arrayidx15.i.i, align 4
  %tobool16.not.i.i = icmp eq ptr %132, null
  br i1 %tobool16.not.i.i, label %for.body14.i.i.for.inc22.i.i_crit_edge, label %if.then17.i.i

for.body14.i.i.for.inc22.i.i_crit_edge:           ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i.i

if.then17.i.i:                                    ; preds = %for.body14.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %133 = ptrtoint ptr %arrayidx18.i.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %arrayidx18.i.i, align 4
  %event_source.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %132, i32 0, i32 43, i32 1
  %135 = ptrtoint ptr %event_source.i.i to i32
  call void @__asan_store4_noabort(i32 %135)
  store ptr %134, ptr %event_source.i.i, align 4
  br label %for.inc22.i.i

for.inc22.i.i:                                    ; preds = %if.then17.i.i, %for.body14.i.i.for.inc22.i.i_crit_edge
  %inc23.i.i = add nuw nsw i32 %j.153.i.i, 1
  %exitcond54.not.i.i = icmp eq i32 %inc23.i.i, %conv3.le.i
  br i1 %exitcond54.not.i.i, label %for.cond11.preheader.i, label %for.inc22.i.i.for.body14.i.i_crit_edge

for.inc22.i.i.for.body14.i.i_crit_edge:           ; preds = %for.inc22.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body14.i.i

for.cond11.preheader.i:                           ; preds = %for.inc22.i.i
  %136 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %136)
  %137 = load i8, ptr %stream_count.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %137)
  %cmp1441.not.i = icmp eq i8 %137, 0
  br i1 %cmp1441.not.i, label %for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, label %for.cond11.preheader.i.for.body16.i_crit_edge

for.cond11.preheader.i.for.body16.i_crit_edge:    ; preds = %for.cond11.preheader.i
  br label %for.body16.i

for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.cond11.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.body16.i:                                     ; preds = %for.inc22.i.for.body16.i_crit_edge, %for.cond11.preheader.i.for.body16.i_crit_edge
  %i.142.i = phi i32 [ %inc23.i, %for.inc22.i.for.body16.i_crit_edge ], [ 0, %for.cond11.preheader.i.for.body16.i_crit_edge ]
  %arrayidx18.i = getelementptr [6 x ptr], ptr %dc_state.0, i32 0, i32 %i.142.i
  %138 = ptrtoint ptr %arrayidx18.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %arrayidx18.i, align 4
  %tobool19.not.i = icmp eq ptr %139, null
  br i1 %tobool19.not.i, label %for.body16.i.for.inc22.i_crit_edge, label %if.end21.i

for.body16.i.for.inc22.i_crit_edge:               ; preds = %for.body16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i

if.end21.i:                                       ; preds = %for.body16.i
  %triggered_crtc_reset.i36.i = getelementptr inbounds %struct.dc_stream_state, ptr %139, i32 0, i32 43
  %140 = ptrtoint ptr %triggered_crtc_reset.i36.i to i32
  call void @__asan_load1_noabort(i32 %140)
  %141 = load i8, ptr %triggered_crtc_reset.i36.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %141)
  %tobool.not.i37.i = icmp eq i8 %141, 0
  br i1 %tobool.not.i37.i, label %if.end21.i.for.inc22.i_crit_edge, label %if.then.i39.i

if.end21.i.for.inc22.i_crit_edge:                 ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc22.i

if.then.i39.i:                                    ; preds = %if.end21.i
  call void @__sanitizer_cov_trace_pc() #22
  %event_source.i38.i = getelementptr inbounds %struct.dc_stream_state, ptr %139, i32 0, i32 43, i32 1
  %142 = ptrtoint ptr %event_source.i38.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %event_source.i38.i, align 4
  %flags.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %143, i32 0, i32 5, i32 21
  %144 = ptrtoint ptr %flags.i.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %bf.load.i.i1174 = load i32, ptr %flags.i.i, align 4
  %145 = lshr i32 %bf.load.i.i1174, 29
  %.lobit.i.i = and i32 %145, 1
  %146 = xor i32 %.lobit.i.i, 1
  %event.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %139, i32 0, i32 43, i32 2
  %147 = ptrtoint ptr %event.i.i to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 %146, ptr %event.i.i, align 4
  %delay.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %139, i32 0, i32 43, i32 3
  %148 = ptrtoint ptr %delay.i.i to i32
  call void @__asan_store4_noabort(i32 %148)
  store i32 0, ptr %delay.i.i, align 4
  br label %for.inc22.i

for.inc22.i:                                      ; preds = %if.then.i39.i, %if.end21.i.for.inc22.i_crit_edge, %for.body16.i.for.inc22.i_crit_edge
  %inc23.i = add nuw nsw i32 %i.142.i, 1
  %149 = ptrtoint ptr %stream_count.i to i32
  call void @__asan_load1_noabort(i32 %149)
  %150 = load i8, ptr %stream_count.i, align 8
  %conv13.i = zext i8 %150 to i32
  %cmp14.i = icmp ult i32 %inc23.i, %conv13.i
  br i1 %cmp14.i, label %for.inc22.i.for.body16.i_crit_edge, label %for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge

for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge: ; preds = %for.inc22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_enable_per_frame_crtc_master_sync.exit

for.inc22.i.for.body16.i_crit_edge:               ; preds = %for.inc22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body16.i

dm_enable_per_frame_crtc_master_sync.exit:        ; preds = %for.inc22.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, %for.cond11.preheader.i.dm_enable_per_frame_crtc_master_sync.exit_crit_edge, %if.end182.dm_enable_per_frame_crtc_master_sync.exit_crit_edge
  %dc_lock183 = getelementptr i8, ptr %1, i32 83052
  call void @mutex_lock_nested(ptr noundef %dc_lock183, i32 noundef 0) #20
  %151 = ptrtoint ptr %dm2 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %dm2, align 8
  %call186 = call zeroext i1 @dc_commit_state(ptr noundef %152, ptr noundef nonnull %dc_state.0) #20
  br i1 %call186, label %dm_enable_per_frame_crtc_master_sync.exit.if.end210_crit_edge, label %do.end204, !prof !974

dm_enable_per_frame_crtc_master_sync.exit.if.end210_crit_edge: ; preds = %dm_enable_per_frame_crtc_master_sync.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end210

do.end204:                                        ; preds = %dm_enable_per_frame_crtc_master_sync.exit
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 9676, i32 noundef 9, ptr noundef null) #20
  br label %if.end210

if.end210:                                        ; preds = %do.end204, %dm_enable_per_frame_crtc_master_sync.exit.if.end210_crit_edge
  call void @mutex_unlock(ptr noundef %dc_lock183) #20
  br label %if.end219

if.end219:                                        ; preds = %if.end210, %for.end176.thread.if.end219_crit_edge, %for.end176.if.end219_crit_edge
  %153 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %dev1, align 4
  %num_crtc2231275 = getelementptr inbounds %struct.drm_device, ptr %154, i32 0, i32 30, i32 19
  %155 = ptrtoint ptr %num_crtc2231275 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %num_crtc2231275, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %156)
  %cmp2241276.not = icmp eq i32 %156, 0
  br i1 %cmp2241276.not, label %if.end219.for.cond274.preheader_crit_edge, label %for.body226.lr.ph

if.end219.for.cond274.preheader_crit_edge:        ; preds = %if.end219
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond274.preheader

for.body226.lr.ph:                                ; preds = %if.end219
  %crtcs227 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body226

for.cond274.preheader:                            ; preds = %for.inc271.for.cond274.preheader_crit_edge, %if.end219.for.cond274.preheader_crit_edge
  %num_connector = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %157 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %num_connector, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %158)
  %cmp2751281.not = icmp eq i32 %158, 0
  br i1 %cmp2751281.not, label %for.cond274.preheader.for.cond546.preheader_crit_edge, label %for.body277.lr.ph

for.cond274.preheader.for.cond546.preheader_crit_edge: ; preds = %for.cond274.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond546.preheader

for.body277.lr.ph:                                ; preds = %for.cond274.preheader
  %connectors = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %hdcp_workqueue = getelementptr i8, ptr %1, i32 85380
  br label %for.body277

for.body226:                                      ; preds = %for.inc271.for.body226_crit_edge, %for.body226.lr.ph
  %i.21278 = phi i32 [ 0, %for.body226.lr.ph ], [ %inc272, %for.inc271.for.body226_crit_edge ]
  %159 = ptrtoint ptr %crtcs227 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %crtcs227, align 4
  %arrayidx228 = getelementptr %struct.__drm_crtcs_state, ptr %160, i32 %i.21278
  %161 = ptrtoint ptr %arrayidx228 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %arrayidx228, align 8
  %tobool230.not = icmp eq ptr %162, null
  br i1 %tobool230.not, label %for.body226.for.inc271_crit_edge, label %land.lhs.true231

for.body226.for.inc271_crit_edge:                 ; preds = %for.body226
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc271

land.lhs.true231:                                 ; preds = %for.body226
  %new_state237 = getelementptr %struct.__drm_crtcs_state, ptr %160, i32 %i.21278, i32 3
  %163 = ptrtoint ptr %new_state237 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load ptr, ptr %new_state237, align 4
  %stream247 = getelementptr inbounds %struct.dm_crtc_state, ptr %164, i32 0, i32 1
  %165 = ptrtoint ptr %stream247 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %stream247, align 4
  %cmp248.not = icmp eq ptr %166, null
  br i1 %cmp248.not, label %land.lhs.true231.for.inc271_crit_edge, label %if.then250

land.lhs.true231.for.inc271_crit_edge:            ; preds = %land.lhs.true231
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc271

if.then250:                                       ; preds = %land.lhs.true231
  %call252 = call ptr @dc_stream_get_status(ptr noundef nonnull %166) #20
  %tobool253.not = icmp eq ptr %call252, null
  br i1 %tobool253.not, label %if.end257, label %if.then250.if.else267_crit_edge

if.then250.if.else267_crit_edge:                  ; preds = %if.then250
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else267

if.end257:                                        ; preds = %if.then250
  %167 = ptrtoint ptr %stream247 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %stream247, align 4
  %call256 = call ptr @dc_stream_get_status_from_state(ptr noundef %dc_state.0, ptr noundef %168) #20
  %tobool258.not = icmp eq ptr %call256, null
  br i1 %tobool258.not, label %do.body260, label %if.end257.if.else267_crit_edge

if.end257.if.else267_crit_edge:                   ; preds = %if.end257
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else267

do.body260:                                       ; preds = %if.end257
  call void @__sanitizer_cov_trace_pc() #22
  %169 = ptrtoint ptr %stream247 to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %stream247, align 4
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.320, ptr noundef %170, ptr noundef nonnull %162) #20
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.321, ptr noundef nonnull @__func__.amdgpu_dm_atomic_commit_tail, i32 noundef 9698) #20
  call void @kgdb_breakpoint() #20
  br label %for.inc271

if.else267:                                       ; preds = %if.end257.if.else267_crit_edge, %if.then250.if.else267_crit_edge
  %status.01241 = phi ptr [ %call256, %if.end257.if.else267_crit_edge ], [ %call252, %if.then250.if.else267_crit_edge ]
  %171 = ptrtoint ptr %status.01241 to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %status.01241, align 4
  %otg_inst = getelementptr inbounds %struct.amdgpu_crtc, ptr %162, i32 0, i32 42
  %173 = ptrtoint ptr %otg_inst to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 %172, ptr %otg_inst, align 4
  br label %for.inc271

for.inc271:                                       ; preds = %if.else267, %do.body260, %land.lhs.true231.for.inc271_crit_edge, %for.body226.for.inc271_crit_edge
  %inc272 = add nuw i32 %i.21278, 1
  %174 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %dev1, align 4
  %num_crtc223 = getelementptr inbounds %struct.drm_device, ptr %175, i32 0, i32 30, i32 19
  %176 = ptrtoint ptr %num_crtc223 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %num_crtc223, align 4
  %cmp224 = icmp ult i32 %inc272, %177
  br i1 %cmp224, label %for.inc271.for.body226_crit_edge, label %for.inc271.for.cond274.preheader_crit_edge

for.inc271.for.cond274.preheader_crit_edge:       ; preds = %for.inc271
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond274.preheader

for.inc271.for.body226_crit_edge:                 ; preds = %for.inc271
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body226

for.cond348.preheader:                            ; preds = %for.inc345
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %263)
  %cmp3501288.not = icmp eq i32 %263, 0
  br i1 %cmp3501288.not, label %for.cond348.preheader.for.cond546.preheader_crit_edge, label %for.body352.lr.ph

for.cond348.preheader.for.cond546.preheader_crit_edge: ; preds = %for.cond348.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond546.preheader

for.body352.lr.ph:                                ; preds = %for.cond348.preheader
  %connectors353 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %crtcs.i1180 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %src = getelementptr inbounds %struct.dc_stream_update, ptr %stream_update, i32 0, i32 1
  %dst = getelementptr inbounds %struct.dc_stream_update, ptr %stream_update, i32 0, i32 2
  %abm_level438 = getelementptr inbounds %struct.dc_stream_update, ptr %stream_update, i32 0, i32 5
  %hdr_static_metadata = getelementptr inbounds %struct.dc_stream_update, ptr %stream_update, i32 0, i32 4
  %dc_lock525 = getelementptr i8, ptr %1, i32 83052
  br label %for.body352

for.body277:                                      ; preds = %for.inc345.for.body277_crit_edge, %for.body277.lr.ph
  %i.31283 = phi i32 [ 0, %for.body277.lr.ph ], [ %inc346, %for.inc345.for.body277_crit_edge ]
  %178 = ptrtoint ptr %connectors to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %connectors, align 4
  %arrayidx278 = getelementptr %struct.__drm_connnectors_state, ptr %179, i32 %i.31283
  %180 = ptrtoint ptr %arrayidx278 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %arrayidx278, align 4
  %tobool280.not = icmp eq ptr %181, null
  br i1 %tobool280.not, label %for.body277.for.inc345_crit_edge, label %land.lhs.true281

for.body277.for.inc345_crit_edge:                 ; preds = %for.body277
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc345

land.lhs.true281:                                 ; preds = %for.body277
  %old_state287 = getelementptr %struct.__drm_connnectors_state, ptr %179, i32 %i.31283, i32 2
  %182 = ptrtoint ptr %old_state287 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %old_state287, align 4
  %new_state290 = getelementptr %struct.__drm_connnectors_state, ptr %179, i32 %i.31283, i32 3
  %184 = ptrtoint ptr %new_state290 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %new_state290, align 4
  %crtc299 = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 1
  %186 = ptrtoint ptr %crtc299 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %crtc299, align 4
  %tobool305.not = icmp eq ptr %187, null
  br i1 %tobool305.not, label %land.lhs.true281.if.end325_crit_edge, label %if.end309

land.lhs.true281.if.end325_crit_edge:             ; preds = %land.lhs.true281
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end325

if.end309:                                        ; preds = %land.lhs.true281
  %188 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %crtcs.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_crtc, ptr %187, i32 0, i32 8
  %190 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load i32, ptr %index.i.i, align 4
  %new_state.i1175 = getelementptr %struct.__drm_crtcs_state, ptr %189, i32 %191, i32 3
  %192 = ptrtoint ptr %new_state.i1175 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %new_state.i1175, align 4
  %tobool313.not = icmp eq ptr %193, null
  br i1 %tobool313.not, label %if.end309.if.end325_crit_edge, label %land.lhs.true314

if.end309.if.end325_crit_edge:                    ; preds = %if.end309
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end325

land.lhs.true314:                                 ; preds = %if.end309
  %stream315 = getelementptr inbounds %struct.dm_crtc_state, ptr %193, i32 0, i32 1
  %194 = ptrtoint ptr %stream315 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %stream315, align 4
  %cmp316 = icmp eq ptr %195, null
  br i1 %cmp316, label %land.lhs.true318, label %land.lhs.true314.if.end325_crit_edge

land.lhs.true314.if.end325_crit_edge:             ; preds = %land.lhs.true314
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end325

land.lhs.true318:                                 ; preds = %land.lhs.true314
  %state319 = getelementptr inbounds %struct.drm_connector, ptr %181, i32 0, i32 52
  %196 = ptrtoint ptr %state319 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %state319, align 8
  %content_protection = getelementptr inbounds %struct.drm_connector_state, ptr %197, i32 0, i32 12
  %198 = ptrtoint ptr %content_protection to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %content_protection, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %199)
  %cmp320 = icmp eq i32 %199, 2
  br i1 %cmp320, label %if.then322, label %land.lhs.true318.if.end325_crit_edge

land.lhs.true318.if.end325_crit_edge:             ; preds = %land.lhs.true318
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end325

if.then322:                                       ; preds = %land.lhs.true318
  call void @__sanitizer_cov_trace_pc() #22
  %200 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %hdcp_workqueue, align 4
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %181, i32 0, i32 6
  %202 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %dc_link, align 8
  %link_index = getelementptr inbounds %struct.dc_link, ptr %203, i32 0, i32 3
  %204 = ptrtoint ptr %link_index to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %link_index, align 8
  call void @hdcp_reset_display(ptr noundef %201, i32 noundef %205) #20
  %content_protection324 = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %206 = ptrtoint ptr %content_protection324 to i32
  call void @__asan_store4_noabort(i32 %206)
  store i32 1, ptr %content_protection324, align 4
  %update_hdcp = getelementptr inbounds %struct.dm_connector_state, ptr %185, i32 0, i32 6
  %207 = ptrtoint ptr %update_hdcp to i32
  call void @__asan_store1_noabort(i32 %207)
  store i8 1, ptr %update_hdcp, align 4
  br label %for.inc345

if.end325:                                        ; preds = %land.lhs.true318.if.end325_crit_edge, %land.lhs.true314.if.end325_crit_edge, %if.end309.if.end325_crit_edge, %land.lhs.true281.if.end325_crit_edge
  %state2.i = getelementptr inbounds %struct.drm_connector, ptr %181, i32 0, i32 52
  %208 = ptrtoint ptr %state2.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %state2.i, align 8
  %hdcp_content_type.i = getelementptr inbounds %struct.drm_connector_state, ptr %183, i32 0, i32 10
  %210 = ptrtoint ptr %hdcp_content_type.i to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %hdcp_content_type.i, align 4
  %hdcp_content_type5.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 10
  %212 = ptrtoint ptr %hdcp_content_type5.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load i32, ptr %hdcp_content_type5.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %211, i32 %213)
  %cmp.not.i = icmp eq i32 %211, %213
  br i1 %cmp.not.i, label %if.end325.if.end.i_crit_edge, label %land.lhs.true.i

if.end325.if.end.i_crit_edge:                     ; preds = %if.end325
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

land.lhs.true.i:                                  ; preds = %if.end325
  %content_protection.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %214 = ptrtoint ptr %content_protection.i to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %content_protection.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %215)
  %cmp6.not.i = icmp eq i32 %215, 0
  br i1 %cmp6.not.i, label %land.lhs.true.i.if.end.i_crit_edge, label %if.then.i1176

land.lhs.true.i.if.end.i_crit_edge:               ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

if.then.i1176:                                    ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  %216 = ptrtoint ptr %content_protection.i to i32
  call void @__asan_store4_noabort(i32 %216)
  store i32 1, ptr %content_protection.i, align 4
  br label %if.then329

if.end.i:                                         ; preds = %land.lhs.true.i.if.end.i_crit_edge, %if.end325.if.end.i_crit_edge
  %content_protection8.i = getelementptr inbounds %struct.drm_connector_state, ptr %183, i32 0, i32 12
  %217 = ptrtoint ptr %content_protection8.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %content_protection8.i, align 4
  %219 = zext i32 %218 to i64
  call void @__sanitizer_cov_trace_switch(i64 %219, ptr @__sancov_gen_cov_switch_values.460)
  switch i32 %218, label %if.end.i.if.end23.i_crit_edge [
    i32 2, label %land.lhs.true10.i
    i32 0, label %land.lhs.true18.i
  ]

if.end.i.if.end23.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end23.i

land.lhs.true10.i:                                ; preds = %if.end.i
  %content_protection11.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %220 = ptrtoint ptr %content_protection11.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %content_protection11.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %221)
  %cmp12.i = icmp eq i32 %221, 1
  br i1 %cmp12.i, label %is_content_protection_different.exit.thread1246, label %land.lhs.true10.i.if.end23.i_crit_edge

land.lhs.true10.i.if.end23.i_crit_edge:           ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end23.i

is_content_protection_different.exit.thread1246:  ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #22
  %222 = ptrtoint ptr %content_protection11.i to i32
  call void @__asan_store4_noabort(i32 %222)
  store i32 2, ptr %content_protection11.i, align 4
  br label %for.inc345

land.lhs.true18.i:                                ; preds = %if.end.i
  %content_protection19.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %223 = ptrtoint ptr %content_protection19.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load i32, ptr %content_protection19.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %224)
  %cmp20.i = icmp eq i32 %224, 2
  br i1 %cmp20.i, label %if.then21.i, label %land.lhs.true18.i.if.end23.i_crit_edge

land.lhs.true18.i.if.end23.i_crit_edge:           ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end23.i

if.then21.i:                                      ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #22
  %225 = ptrtoint ptr %content_protection19.i to i32
  call void @__asan_store4_noabort(i32 %225)
  store i32 1, ptr %content_protection19.i, align 4
  br label %if.end23.i

if.end23.i:                                       ; preds = %if.then21.i, %land.lhs.true18.i.if.end23.i_crit_edge, %land.lhs.true10.i.if.end23.i_crit_edge, %if.end.i.if.end23.i_crit_edge
  %crtc.i = getelementptr inbounds %struct.drm_connector_state, ptr %183, i32 0, i32 1
  %226 = ptrtoint ptr %crtc.i to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %crtc.i, align 4
  %tobool.not.i1177 = icmp eq ptr %227, null
  br i1 %tobool.not.i1177, label %if.end23.i.land.lhs.true27.i_crit_edge, label %land.lhs.true24.i

if.end23.i.land.lhs.true27.i_crit_edge:           ; preds = %if.end23.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true27.i

land.lhs.true24.i:                                ; preds = %if.end23.i
  %enabled.i1178 = getelementptr inbounds %struct.drm_crtc, ptr %227, i32 0, i32 11
  %228 = ptrtoint ptr %enabled.i1178 to i32
  call void @__asan_load1_noabort(i32 %228)
  %229 = load i8, ptr %enabled.i1178, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %229)
  %tobool26.not.i = icmp eq i8 %229, 0
  br i1 %tobool26.not.i, label %land.lhs.true24.i.land.lhs.true27.i_crit_edge, label %land.lhs.true24.i.if.end39.i_crit_edge

land.lhs.true24.i.if.end39.i_crit_edge:           ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39.i

land.lhs.true24.i.land.lhs.true27.i_crit_edge:    ; preds = %land.lhs.true24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true27.i

land.lhs.true27.i:                                ; preds = %land.lhs.true24.i.land.lhs.true27.i_crit_edge, %if.end23.i.land.lhs.true27.i_crit_edge
  %230 = ptrtoint ptr %crtc299 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %crtc299, align 4
  %tobool29.not.i = icmp eq ptr %231, null
  br i1 %tobool29.not.i, label %land.lhs.true27.i.if.end39.i_crit_edge, label %land.lhs.true30.i

land.lhs.true27.i.if.end39.i_crit_edge:           ; preds = %land.lhs.true27.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39.i

land.lhs.true30.i:                                ; preds = %land.lhs.true27.i
  %enabled32.i = getelementptr inbounds %struct.drm_crtc, ptr %231, i32 0, i32 11
  %232 = ptrtoint ptr %enabled32.i to i32
  call void @__asan_load1_noabort(i32 %232)
  %233 = load i8, ptr %enabled32.i, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %233)
  %tobool33.not.i = icmp eq i8 %233, 0
  br i1 %tobool33.not.i, label %land.lhs.true30.i.if.end39.i_crit_edge, label %land.lhs.true34.i

land.lhs.true30.i.if.end39.i_crit_edge:           ; preds = %land.lhs.true30.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39.i

land.lhs.true34.i:                                ; preds = %land.lhs.true30.i
  %234 = ptrtoint ptr %state2.i to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %state2.i, align 8
  %content_protection36.i = getelementptr inbounds %struct.drm_connector_state, ptr %235, i32 0, i32 12
  %236 = ptrtoint ptr %content_protection36.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load i32, ptr %content_protection36.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %237)
  %cmp37.i = icmp eq i32 %237, 1
  br i1 %cmp37.i, label %if.then38.i, label %land.lhs.true34.i.if.end39.i_crit_edge

land.lhs.true34.i.if.end39.i_crit_edge:           ; preds = %land.lhs.true34.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39.i

if.then38.i:                                      ; preds = %land.lhs.true34.i
  call void @__sanitizer_cov_trace_pc() #22
  %update_hdcp.i = getelementptr inbounds %struct.dm_connector_state, ptr %209, i32 0, i32 6
  %238 = ptrtoint ptr %update_hdcp.i to i32
  call void @__asan_store1_noabort(i32 %238)
  store i8 0, ptr %update_hdcp.i, align 4
  br label %if.then329

if.end39.i:                                       ; preds = %land.lhs.true34.i.if.end39.i_crit_edge, %land.lhs.true30.i.if.end39.i_crit_edge, %land.lhs.true27.i.if.end39.i_crit_edge, %land.lhs.true24.i.if.end39.i_crit_edge
  %update_hdcp40.i = getelementptr inbounds %struct.dm_connector_state, ptr %209, i32 0, i32 6
  %239 = ptrtoint ptr %update_hdcp40.i to i32
  call void @__asan_load1_noabort(i32 %239)
  %240 = load i8, ptr %update_hdcp40.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %240)
  %tobool41.not.i = icmp eq i8 %240, 0
  br i1 %tobool41.not.i, label %if.end39.i.is_content_protection_different.exit_crit_edge, label %land.lhs.true42.i

if.end39.i.is_content_protection_different.exit_crit_edge: ; preds = %if.end39.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_content_protection_different.exit

land.lhs.true42.i:                                ; preds = %if.end39.i
  %content_protection43.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %241 = ptrtoint ptr %content_protection43.i to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %content_protection43.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %242)
  %cmp44.i = icmp eq i32 %242, 1
  br i1 %cmp44.i, label %land.lhs.true45.i, label %land.lhs.true42.i.is_content_protection_different.exit_crit_edge

land.lhs.true42.i.is_content_protection_different.exit_crit_edge: ; preds = %land.lhs.true42.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_content_protection_different.exit

land.lhs.true45.i:                                ; preds = %land.lhs.true42.i
  %dpms.i = getelementptr inbounds %struct.drm_connector, ptr %181, i32 0, i32 34
  %243 = ptrtoint ptr %dpms.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load i32, ptr %dpms.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %244)
  %cmp46.i = icmp eq i32 %244, 0
  br i1 %cmp46.i, label %land.lhs.true47.i, label %land.lhs.true45.i.is_content_protection_different.exit_crit_edge

land.lhs.true45.i.is_content_protection_different.exit_crit_edge: ; preds = %land.lhs.true45.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_content_protection_different.exit

land.lhs.true47.i:                                ; preds = %land.lhs.true45.i
  %dc_sink.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %181, i32 0, i32 5
  %245 = ptrtoint ptr %dc_sink.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %dc_sink.i, align 4
  %cmp48.not.i = icmp eq ptr %246, null
  br i1 %cmp48.not.i, label %land.lhs.true47.i.is_content_protection_different.exit_crit_edge, label %if.then49.i

land.lhs.true47.i.is_content_protection_different.exit_crit_edge: ; preds = %land.lhs.true47.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_content_protection_different.exit

if.then49.i:                                      ; preds = %land.lhs.true47.i
  call void @__sanitizer_cov_trace_pc() #22
  %247 = ptrtoint ptr %update_hdcp40.i to i32
  call void @__asan_store1_noabort(i32 %247)
  store i8 0, ptr %update_hdcp40.i, align 4
  br label %if.then329

is_content_protection_different.exit:             ; preds = %land.lhs.true47.i.is_content_protection_different.exit_crit_edge, %land.lhs.true45.i.is_content_protection_different.exit_crit_edge, %land.lhs.true42.i.is_content_protection_different.exit_crit_edge, %if.end39.i.is_content_protection_different.exit_crit_edge
  %248 = ptrtoint ptr %content_protection8.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load i32, ptr %content_protection8.i, align 4
  %content_protection53.i = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %250 = ptrtoint ptr %content_protection53.i to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %content_protection53.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %249, i32 %251)
  %cmp54.i = icmp ne i32 %249, %251
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %251)
  %cmp58.not.i = icmp ne i32 %251, 2
  %spec.select.i = and i1 %cmp54.i, %cmp58.not.i
  br i1 %spec.select.i, label %is_content_protection_different.exit.if.then329_crit_edge, label %is_content_protection_different.exit.for.inc345_crit_edge

is_content_protection_different.exit.for.inc345_crit_edge: ; preds = %is_content_protection_different.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc345

is_content_protection_different.exit.if.then329_crit_edge: ; preds = %is_content_protection_different.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then329

if.then329:                                       ; preds = %is_content_protection_different.exit.if.then329_crit_edge, %if.then49.i, %if.then38.i, %if.then.i1176
  %252 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %hdcp_workqueue, align 4
  %dc_link332 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %181, i32 0, i32 6
  %254 = ptrtoint ptr %dc_link332 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %dc_link332, align 8
  %link_index333 = getelementptr inbounds %struct.dc_link, ptr %255, i32 0, i32 3
  %256 = ptrtoint ptr %link_index333 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load i32, ptr %link_index333, align 8
  %258 = ptrtoint ptr %hdcp_content_type5.i to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %hdcp_content_type5.i, align 4
  %conv334 = trunc i32 %259 to i8
  %content_protection335 = getelementptr inbounds %struct.drm_connector_state, ptr %185, i32 0, i32 12
  %260 = ptrtoint ptr %content_protection335 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %content_protection335, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %261)
  %cmp336 = icmp eq i32 %261, 1
  call void @hdcp_update_display(ptr noundef %253, i32 noundef %257, ptr noundef nonnull %181, i8 noundef zeroext %conv334, i1 noundef zeroext %cmp336) #20
  br label %for.inc345

for.inc345:                                       ; preds = %if.then329, %is_content_protection_different.exit.for.inc345_crit_edge, %is_content_protection_different.exit.thread1246, %if.then322, %for.body277.for.inc345_crit_edge
  %inc346 = add nuw i32 %i.31283, 1
  %262 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %num_connector, align 4
  %cmp275 = icmp ult i32 %inc346, %263
  br i1 %cmp275, label %for.inc345.for.body277_crit_edge, label %for.cond348.preheader

for.inc345.for.body277_crit_edge:                 ; preds = %for.inc345
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body277

for.cond546.preheader:                            ; preds = %for.inc543.for.cond546.preheader_crit_edge, %for.cond348.preheader.for.cond546.preheader_crit_edge, %for.cond274.preheader.for.cond546.preheader_crit_edge
  %264 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %dev1, align 4
  %num_crtc5491293 = getelementptr inbounds %struct.drm_device, ptr %265, i32 0, i32 30, i32 19
  %266 = ptrtoint ptr %num_crtc5491293 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %num_crtc5491293, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %267)
  %cmp5501294.not = icmp eq i32 %267, 0
  br i1 %cmp5501294.not, label %for.cond546.preheader.for.cond588.preheader_crit_edge, label %for.body552.lr.ph

for.cond546.preheader.for.cond588.preheader_crit_edge: ; preds = %for.cond546.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond588.preheader

for.body552.lr.ph:                                ; preds = %for.cond546.preheader
  %crtcs553 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %adev1.i = getelementptr i8, ptr %1, i32 82916
  %min_refresh_in_uhz.i = getelementptr inbounds %struct.mod_freesync_config, ptr %config.i, i32 0, i32 4
  %max_refresh_in_uhz.i = getelementptr inbounds %struct.mod_freesync_config, ptr %config.i, i32 0, i32 5
  %fixed_refresh_in_uhz.i = getelementptr inbounds %struct.mod_freesync_config, ptr %config.i, i32 0, i32 6
  %max_refresh_in_uhz34.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 5
  %min_refresh_in_uhz36.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 3
  %fixed_refresh_in_uhz38.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 7
  %state39.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 2
  %freesync_module.i = getelementptr i8, ptr %1, i32 85376
  %adjust50.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 8
  br label %for.body552

for.body352:                                      ; preds = %for.inc543.for.body352_crit_edge, %for.body352.lr.ph
  %i.41291 = phi i32 [ 0, %for.body352.lr.ph ], [ %inc544, %for.inc543.for.body352_crit_edge ]
  %268 = ptrtoint ptr %connectors353 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %connectors353, align 4
  %arrayidx354 = getelementptr %struct.__drm_connnectors_state, ptr %269, i32 %i.41291
  %270 = ptrtoint ptr %arrayidx354 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %arrayidx354, align 4
  %tobool356.not = icmp eq ptr %271, null
  br i1 %tobool356.not, label %for.body352.for.inc543_crit_edge, label %land.lhs.true357

for.body352.for.inc543_crit_edge:                 ; preds = %for.body352
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc543

land.lhs.true357:                                 ; preds = %for.body352
  %old_state363 = getelementptr %struct.__drm_connnectors_state, ptr %269, i32 %i.41291, i32 2
  %272 = ptrtoint ptr %old_state363 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %old_state363, align 4
  %new_state366 = getelementptr %struct.__drm_connnectors_state, ptr %269, i32 %i.41291, i32 3
  %274 = ptrtoint ptr %new_state366 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %new_state366, align 4
  %crtc379 = getelementptr inbounds %struct.drm_connector_state, ptr %275, i32 0, i32 1
  %276 = ptrtoint ptr %crtc379 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %crtc379, align 4
  call void @llvm.lifetime.start.p0(i64 168, ptr nonnull %dummy_updates) #20
  call void @llvm.lifetime.start.p0(i64 112, ptr nonnull %stream_update) #20
  call void @llvm.lifetime.start.p0(i64 37, ptr nonnull %hdr_packet) #20
  %278 = call ptr @memset(ptr %hdr_packet, i32 255, i32 37)
  %279 = call ptr @memset(ptr %dummy_updates, i32 0, i32 168)
  %280 = call ptr @memset(ptr %stream_update, i32 0, i32 112)
  %tobool383.not = icmp eq ptr %277, null
  br i1 %tobool383.not, label %land.lhs.true357.cleanup530_crit_edge, label %lor.lhs.false391

land.lhs.true357.cleanup530_crit_edge:            ; preds = %land.lhs.true357
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup530

lor.lhs.false391:                                 ; preds = %land.lhs.true357
  %281 = ptrtoint ptr %crtcs.i1180 to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load ptr, ptr %crtcs.i1180, align 4
  %index.i.i1181 = getelementptr inbounds %struct.drm_crtc, ptr %277, i32 0, i32 8
  %283 = ptrtoint ptr %index.i.i1181 to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load i32, ptr %index.i.i1181, align 4
  %new_state.i1182 = getelementptr %struct.__drm_crtcs_state, ptr %282, i32 %284, i32 3
  %285 = ptrtoint ptr %new_state.i1182 to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load ptr, ptr %new_state.i1182, align 4
  %old_state.i = getelementptr %struct.__drm_crtcs_state, ptr %282, i32 %284, i32 2
  %287 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %old_state.i, align 8
  %mode_changed.i1185 = getelementptr inbounds %struct.drm_crtc_state, ptr %286, i32 0, i32 3
  %289 = ptrtoint ptr %mode_changed.i1185 to i32
  call void @__asan_load1_noabort(i32 %289)
  %bf.load.i1186 = load i8, ptr %mode_changed.i1185, align 2
  %290 = and i8 %bf.load.i1186, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %290)
  %.not1252 = icmp eq i8 %290, 0
  br i1 %.not1252, label %if.end395, label %lor.lhs.false391.cleanup530_crit_edge

lor.lhs.false391.cleanup530_crit_edge:            ; preds = %lor.lhs.false391
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup530

if.end395:                                        ; preds = %lor.lhs.false391
  %scaling.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 1
  %291 = ptrtoint ptr %scaling.i to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load i32, ptr %scaling.i, align 4
  %scaling1.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 1
  %293 = ptrtoint ptr %scaling1.i to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %scaling1.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %292, i32 %294)
  %cmp.not.i1187 = icmp eq i32 %292, %294
  br i1 %cmp.not.i1187, label %if.end.i1189, label %if.end395.is_scaling_state_different.exit_crit_edge

if.end395.is_scaling_state_different.exit_crit_edge: ; preds = %if.end395
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_scaling_state_different.exit

if.end.i1189:                                     ; preds = %if.end395
  %underscan_enable.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 4
  %295 = ptrtoint ptr %underscan_enable.i to i32
  call void @__asan_load1_noabort(i32 %295)
  %296 = load i8, ptr %underscan_enable.i, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %296)
  %tobool.not.i1188 = icmp eq i8 %296, 0
  %underscan_enable2.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 4
  %297 = ptrtoint ptr %underscan_enable2.i to i32
  call void @__asan_load1_noabort(i32 %297)
  %298 = load i8, ptr %underscan_enable2.i, align 2, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %298)
  %tobool3.not.i = icmp eq i8 %298, 0
  br i1 %tobool.not.i1188, label %land.lhs.true.i1190, label %land.lhs.true16.i

land.lhs.true.i1190:                              ; preds = %if.end.i1189
  br i1 %tobool3.not.i, label %land.lhs.true.i1190.if.else31.i_crit_edge, label %if.then4.i

land.lhs.true.i1190.if.else31.i_crit_edge:        ; preds = %land.lhs.true.i1190
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31.i

if.then4.i:                                       ; preds = %land.lhs.true.i1190
  %underscan_hborder.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 3
  %299 = ptrtoint ptr %underscan_hborder.i to i32
  call void @__asan_load1_noabort(i32 %299)
  %300 = load i8, ptr %underscan_hborder.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %300)
  %cmp5.not.i = icmp eq i8 %300, 0
  br i1 %cmp5.not.i, label %if.then4.i.if.end47.i_crit_edge, label %land.lhs.true7.i

if.then4.i.if.end47.i_crit_edge:                  ; preds = %if.then4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.lhs.true7.i:                                 ; preds = %if.then4.i
  %underscan_vborder.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 2
  %301 = ptrtoint ptr %underscan_vborder.i to i32
  call void @__asan_load1_noabort(i32 %301)
  %302 = load i8, ptr %underscan_vborder.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %302)
  %cmp9.not.i = icmp eq i8 %302, 0
  br i1 %cmp9.not.i, label %land.lhs.true7.i.if.end47.i_crit_edge, label %land.lhs.true7.i.is_scaling_state_different.exit_crit_edge

land.lhs.true7.i.is_scaling_state_different.exit_crit_edge: ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_scaling_state_different.exit

land.lhs.true7.i.if.end47.i_crit_edge:            ; preds = %land.lhs.true7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.lhs.true16.i:                                ; preds = %if.end.i1189
  br i1 %tobool3.not.i, label %if.then19.i, label %land.lhs.true16.i.if.else31.i_crit_edge

land.lhs.true16.i.if.else31.i_crit_edge:          ; preds = %land.lhs.true16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else31.i

if.then19.i:                                      ; preds = %land.lhs.true16.i
  %underscan_hborder20.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 3
  %303 = ptrtoint ptr %underscan_hborder20.i to i32
  call void @__asan_load1_noabort(i32 %303)
  %304 = load i8, ptr %underscan_hborder20.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %304)
  %cmp22.not.i = icmp eq i8 %304, 0
  br i1 %cmp22.not.i, label %if.then19.i.if.end47.i_crit_edge, label %land.lhs.true24.i1191

if.then19.i.if.end47.i_crit_edge:                 ; preds = %if.then19.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

land.lhs.true24.i1191:                            ; preds = %if.then19.i
  %underscan_vborder25.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 2
  %305 = ptrtoint ptr %underscan_vborder25.i to i32
  call void @__asan_load1_noabort(i32 %305)
  %306 = load i8, ptr %underscan_vborder25.i, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %306)
  %cmp27.not.i = icmp eq i8 %306, 0
  br i1 %cmp27.not.i, label %land.lhs.true24.i1191.if.end47.i_crit_edge, label %land.lhs.true24.i1191.is_scaling_state_different.exit_crit_edge

land.lhs.true24.i1191.is_scaling_state_different.exit_crit_edge: ; preds = %land.lhs.true24.i1191
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_scaling_state_different.exit

land.lhs.true24.i1191.if.end47.i_crit_edge:       ; preds = %land.lhs.true24.i1191
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

if.else31.i:                                      ; preds = %land.lhs.true16.i.if.else31.i_crit_edge, %land.lhs.true.i1190.if.else31.i_crit_edge
  %underscan_hborder32.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 3
  %307 = ptrtoint ptr %underscan_hborder32.i to i32
  call void @__asan_load1_noabort(i32 %307)
  %308 = load i8, ptr %underscan_hborder32.i, align 1
  %underscan_hborder34.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 3
  %309 = ptrtoint ptr %underscan_hborder34.i to i32
  call void @__asan_load1_noabort(i32 %309)
  %310 = load i8, ptr %underscan_hborder34.i, align 1
  call void @__sanitizer_cov_trace_cmp1(i8 %308, i8 %310)
  %cmp36.not.i = icmp eq i8 %308, %310
  br i1 %cmp36.not.i, label %lor.lhs.false.i, label %if.else31.i.is_scaling_state_different.exit_crit_edge

if.else31.i.is_scaling_state_different.exit_crit_edge: ; preds = %if.else31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_scaling_state_different.exit

lor.lhs.false.i:                                  ; preds = %if.else31.i
  %underscan_vborder38.i = getelementptr inbounds %struct.dm_connector_state, ptr %275, i32 0, i32 2
  %311 = ptrtoint ptr %underscan_vborder38.i to i32
  call void @__asan_load1_noabort(i32 %311)
  %312 = load i8, ptr %underscan_vborder38.i, align 8
  %underscan_vborder40.i = getelementptr inbounds %struct.dm_connector_state, ptr %273, i32 0, i32 2
  %313 = ptrtoint ptr %underscan_vborder40.i to i32
  call void @__asan_load1_noabort(i32 %313)
  %314 = load i8, ptr %underscan_vborder40.i, align 8
  call void @__sanitizer_cov_trace_cmp1(i8 %312, i8 %314)
  %cmp42.not.i = icmp eq i8 %312, %314
  br i1 %cmp42.not.i, label %lor.lhs.false.i.if.end47.i_crit_edge, label %lor.lhs.false.i.is_scaling_state_different.exit_crit_edge

lor.lhs.false.i.is_scaling_state_different.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %is_scaling_state_different.exit

lor.lhs.false.i.if.end47.i_crit_edge:             ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end47.i

if.end47.i:                                       ; preds = %lor.lhs.false.i.if.end47.i_crit_edge, %land.lhs.true24.i1191.if.end47.i_crit_edge, %if.then19.i.if.end47.i_crit_edge, %land.lhs.true7.i.if.end47.i_crit_edge, %if.then4.i.if.end47.i_crit_edge
  br label %is_scaling_state_different.exit

is_scaling_state_different.exit:                  ; preds = %if.end47.i, %lor.lhs.false.i.is_scaling_state_different.exit_crit_edge, %if.else31.i.is_scaling_state_different.exit_crit_edge, %land.lhs.true24.i1191.is_scaling_state_different.exit_crit_edge, %land.lhs.true7.i.is_scaling_state_different.exit_crit_edge, %if.end395.is_scaling_state_different.exit_crit_edge
  %retval.0.i1192 = phi i1 [ false, %if.end47.i ], [ true, %if.end395.is_scaling_state_different.exit_crit_edge ], [ true, %land.lhs.true7.i.is_scaling_state_different.exit_crit_edge ], [ true, %land.lhs.true24.i1191.is_scaling_state_different.exit_crit_edge ], [ true, %lor.lhs.false.i.is_scaling_state_different.exit_crit_edge ], [ true, %if.else31.i.is_scaling_state_different.exit_crit_edge ]
  %abm_level = getelementptr inbounds %struct.dm_crtc_state, ptr %286, i32 0, i32 15
  %315 = ptrtoint ptr %abm_level to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load i32, ptr %abm_level, align 4
  %abm_level404 = getelementptr inbounds %struct.dm_crtc_state, ptr %288, i32 0, i32 15
  %317 = ptrtoint ptr %abm_level404 to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %abm_level404, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %316, i32 %318)
  %cmp405.not = icmp eq i32 %316, %318
  %call408 = call zeroext i1 @drm_connector_atomic_hdr_metadata_equal(ptr noundef %273, ptr noundef %275) #20
  %cmp405.not.not = xor i1 %cmp405.not, true
  %brmerge = select i1 %retval.0.i1192, i1 true, i1 %cmp405.not.not
  %call408.not = xor i1 %call408, true
  %brmerge1160 = select i1 %brmerge, i1 true, i1 %call408.not
  br i1 %brmerge1160, label %if.end418, label %is_scaling_state_different.exit.cleanup530_crit_edge

is_scaling_state_different.exit.cleanup530_crit_edge: ; preds = %is_scaling_state_different.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup530

if.end418:                                        ; preds = %is_scaling_state_different.exit
  %stream419 = getelementptr inbounds %struct.dm_crtc_state, ptr %286, i32 0, i32 1
  %319 = ptrtoint ptr %stream419 to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %stream419, align 4
  %321 = ptrtoint ptr %stream_update to i32
  call void @__asan_store4_noabort(i32 %321)
  store ptr %320, ptr %stream_update, align 4
  br i1 %retval.0.i1192, label %if.then422, label %if.end418.if.end431_crit_edge

if.end418.if.end431_crit_edge:                    ; preds = %if.end418
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end431

if.then422:                                       ; preds = %if.end418
  call void @__sanitizer_cov_trace_pc() #22
  %322 = ptrtoint ptr %crtc379 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %crtc379, align 4
  %mode425 = getelementptr inbounds %struct.drm_crtc, ptr %323, i32 0, i32 12
  call fastcc void @update_stream_scaling_settings(ptr noundef %mode425, ptr noundef %275, ptr noundef %320)
  %324 = ptrtoint ptr %stream419 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %stream419, align 4
  %src428 = getelementptr inbounds %struct.dc_stream_state, ptr %325, i32 0, i32 10
  %326 = call ptr @memcpy(ptr %src, ptr %src428, i32 16)
  %dst430 = getelementptr inbounds %struct.dc_stream_state, ptr %325, i32 0, i32 11
  %327 = call ptr @memcpy(ptr %dst, ptr %dst430, i32 16)
  br label %if.end431

if.end431:                                        ; preds = %if.then422, %if.end418.if.end431_crit_edge
  br i1 %cmp405.not, label %if.end431.if.end439_crit_edge, label %if.then433

if.end431.if.end439_crit_edge:                    ; preds = %if.end431
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end439

if.then433:                                       ; preds = %if.end431
  call void @__sanitizer_cov_trace_pc() #22
  %328 = ptrtoint ptr %abm_level to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load i32, ptr %abm_level, align 4
  %330 = ptrtoint ptr %stream419 to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load ptr, ptr %stream419, align 4
  %abm_level436 = getelementptr inbounds %struct.dc_stream_state, ptr %331, i32 0, i32 29
  %332 = ptrtoint ptr %abm_level436 to i32
  call void @__asan_store4_noabort(i32 %332)
  store i32 %329, ptr %abm_level436, align 8
  %333 = ptrtoint ptr %abm_level438 to i32
  call void @__asan_store4_noabort(i32 %333)
  store ptr %abm_level, ptr %abm_level438, align 4
  br label %if.end439

if.end439:                                        ; preds = %if.then433, %if.end431.if.end439_crit_edge
  br i1 %call408, label %if.end439.if.end443_crit_edge, label %if.then441

if.end439.if.end443_crit_edge:                    ; preds = %if.end439
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end443

if.then441:                                       ; preds = %if.end439
  call void @__sanitizer_cov_trace_pc() #22
  %call442 = call fastcc i32 @fill_hdr_info_packet(ptr noundef %275, ptr noundef nonnull %hdr_packet)
  %334 = ptrtoint ptr %hdr_static_metadata to i32
  call void @__asan_store4_noabort(i32 %334)
  store ptr %hdr_packet, ptr %hdr_static_metadata, align 4
  br label %if.end443

if.end443:                                        ; preds = %if.then441, %if.end439.if.end443_crit_edge
  %335 = ptrtoint ptr %stream419 to i32
  call void @__asan_load4_noabort(i32 %335)
  %336 = load ptr, ptr %stream419, align 4
  %call445 = call ptr @dc_stream_get_status(ptr noundef %336) #20
  %tobool447.not = icmp eq ptr %call445, null
  br i1 %tobool447.not, label %do.end465, label %if.end481, !prof !975

do.end465:                                        ; preds = %if.end443
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 9792, i32 noundef 9, ptr noundef null) #20
  br label %cleanup530

if.end481:                                        ; preds = %if.end443
  %plane_count = getelementptr inbounds %struct.dc_stream_status, ptr %call445, i32 0, i32 2
  %337 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %337)
  %338 = load i32, ptr %plane_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %338)
  %tobool483.not = icmp eq i32 %338, 0
  br i1 %tobool483.not, label %if.end507, label %if.end481.for.body519.lr.ph_crit_edge, !prof !975

if.end481.for.body519.lr.ph_crit_edge:            ; preds = %if.end481
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body519.lr.ph

if.end507:                                        ; preds = %if.end481
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 9795, i32 noundef 9, ptr noundef null) #20
  %339 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %339)
  %.pr = load i32, ptr %plane_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr)
  %cmp5171286.not = icmp eq i32 %.pr, 0
  br i1 %cmp5171286.not, label %if.end507.for.end524_crit_edge, label %if.end507.for.body519.lr.ph_crit_edge

if.end507.for.body519.lr.ph_crit_edge:            ; preds = %if.end507
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body519.lr.ph

if.end507.for.end524_crit_edge:                   ; preds = %if.end507
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end524

for.body519.lr.ph:                                ; preds = %if.end507.for.body519.lr.ph_crit_edge, %if.end481.for.body519.lr.ph_crit_edge
  %plane_states = getelementptr inbounds %struct.dc_stream_status, ptr %call445, i32 0, i32 5
  br label %for.body519

for.body519:                                      ; preds = %for.body519.for.body519_crit_edge, %for.body519.lr.ph
  %j.01287 = phi i32 [ 0, %for.body519.lr.ph ], [ %inc523, %for.body519.for.body519_crit_edge ]
  %340 = ptrtoint ptr %plane_states to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load ptr, ptr %plane_states, align 4
  %arrayidx521 = getelementptr [3 x %struct.dc_surface_update], ptr %dummy_updates, i32 0, i32 %j.01287
  %342 = ptrtoint ptr %arrayidx521 to i32
  call void @__asan_store4_noabort(i32 %342)
  store ptr %341, ptr %arrayidx521, align 8
  %inc523 = add nuw i32 %j.01287, 1
  %343 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %343)
  %344 = load i32, ptr %plane_count, align 4
  %cmp517 = icmp ult i32 %inc523, %344
  br i1 %cmp517, label %for.body519.for.body519_crit_edge, label %for.body519.for.end524_crit_edge

for.body519.for.end524_crit_edge:                 ; preds = %for.body519
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end524

for.body519.for.body519_crit_edge:                ; preds = %for.body519
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body519

for.end524:                                       ; preds = %for.body519.for.end524_crit_edge, %if.end507.for.end524_crit_edge
  call void @mutex_lock_nested(ptr noundef %dc_lock525, i32 noundef 0) #20
  %345 = ptrtoint ptr %dm2 to i32
  call void @__asan_load4_noabort(i32 %345)
  %346 = load ptr, ptr %dm2, align 8
  %347 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %347)
  %348 = load i32, ptr %plane_count, align 4
  %349 = ptrtoint ptr %stream419 to i32
  call void @__asan_load4_noabort(i32 %349)
  %350 = load ptr, ptr %stream419, align 4
  call void @dc_commit_updates_for_stream(ptr noundef %346, ptr noundef nonnull %dummy_updates, i32 noundef %348, ptr noundef %350, ptr noundef nonnull %stream_update, ptr noundef %dc_state.0) #20
  call void @mutex_unlock(ptr noundef %dc_lock525) #20
  br label %cleanup530

cleanup530:                                       ; preds = %for.end524, %do.end465, %is_scaling_state_different.exit.cleanup530_crit_edge, %lor.lhs.false391.cleanup530_crit_edge, %land.lhs.true357.cleanup530_crit_edge
  call void @llvm.lifetime.end.p0(i64 37, ptr nonnull %hdr_packet) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %stream_update) #20
  call void @llvm.lifetime.end.p0(i64 168, ptr nonnull %dummy_updates) #20
  br label %for.inc543

for.inc543:                                       ; preds = %cleanup530, %for.body352.for.inc543_crit_edge
  %inc544 = add nuw i32 %i.41291, 1
  %351 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %num_connector, align 4
  %cmp350 = icmp ult i32 %inc544, %352
  br i1 %cmp350, label %for.inc543.for.body352_crit_edge, label %for.inc543.for.cond546.preheader_crit_edge

for.inc543.for.cond546.preheader_crit_edge:       ; preds = %for.inc543
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond546.preheader

for.inc543.for.body352_crit_edge:                 ; preds = %for.inc543
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body352

for.cond588.preheader:                            ; preds = %for.inc585.for.cond588.preheader_crit_edge, %for.cond546.preheader.for.cond588.preheader_crit_edge
  %crtc_disable_count.0.lcssa = phi i32 [ 0, %for.cond546.preheader.for.cond588.preheader_crit_edge ], [ %crtc_disable_count.2, %for.inc585.for.cond588.preheader_crit_edge ]
  %353 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load ptr, ptr %dev1, align 4
  %num_crtc5911299 = getelementptr inbounds %struct.drm_device, ptr %354, i32 0, i32 30, i32 19
  %355 = ptrtoint ptr %num_crtc5911299 to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load i32, ptr %num_crtc5911299, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %356)
  %cmp5921300.not = icmp eq i32 %356, 0
  br i1 %cmp5921300.not, label %for.cond588.preheader.for.cond691.preheader_crit_edge, label %for.body594.lr.ph

for.cond588.preheader.for.cond691.preheader_crit_edge: ; preds = %for.cond588.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond691.preheader

for.body594.lr.ph:                                ; preds = %for.cond588.preheader
  %crtcs595 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %event_lock = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 28
  %pageflip_irq.i = getelementptr i8, ptr %1, i32 22504
  br label %for.body594

for.body552:                                      ; preds = %for.inc585.for.body552_crit_edge, %for.body552.lr.ph
  %i.51296 = phi i32 [ 0, %for.body552.lr.ph ], [ %inc586, %for.inc585.for.body552_crit_edge ]
  %crtc_disable_count.01295 = phi i32 [ 0, %for.body552.lr.ph ], [ %crtc_disable_count.2, %for.inc585.for.body552_crit_edge ]
  %357 = ptrtoint ptr %crtcs553 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %crtcs553, align 4
  %arrayidx554 = getelementptr %struct.__drm_crtcs_state, ptr %358, i32 %i.51296
  %359 = ptrtoint ptr %arrayidx554 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load ptr, ptr %arrayidx554, align 8
  %tobool556.not = icmp eq ptr %360, null
  br i1 %tobool556.not, label %for.body552.for.inc585_crit_edge, label %land.lhs.true557

for.body552.for.inc585_crit_edge:                 ; preds = %for.body552
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc585

land.lhs.true557:                                 ; preds = %for.body552
  %old_state563 = getelementptr %struct.__drm_crtcs_state, ptr %358, i32 %i.51296, i32 2
  %361 = ptrtoint ptr %old_state563 to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load ptr, ptr %old_state563, align 8
  %new_state566 = getelementptr %struct.__drm_crtcs_state, ptr %358, i32 %i.51296, i32 3
  %363 = ptrtoint ptr %new_state566 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load ptr, ptr %new_state566, align 4
  %active569 = getelementptr inbounds %struct.drm_crtc_state, ptr %362, i32 0, i32 2
  %365 = ptrtoint ptr %active569 to i32
  call void @__asan_load1_noabort(i32 %365)
  %366 = load i8, ptr %active569, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %366)
  %tobool570.not = icmp eq i8 %366, 0
  br i1 %tobool570.not, label %land.lhs.true557.if.end577_crit_edge, label %land.lhs.true572

land.lhs.true557.if.end577_crit_edge:             ; preds = %land.lhs.true557
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end577

land.lhs.true572:                                 ; preds = %land.lhs.true557
  call void @__sanitizer_cov_trace_pc() #22
  %active573 = getelementptr inbounds %struct.drm_crtc_state, ptr %364, i32 0, i32 2
  %367 = ptrtoint ptr %active573 to i32
  call void @__asan_load1_noabort(i32 %367)
  %368 = load i8, ptr %active573, align 1, !range !977
  %369 = xor i8 %368, 1
  %370 = zext i8 %369 to i32
  %spec.select = add i32 %crtc_disable_count.01295, %370
  br label %if.end577

if.end577:                                        ; preds = %land.lhs.true572, %land.lhs.true557.if.end577_crit_edge
  %crtc_disable_count.1 = phi i32 [ %crtc_disable_count.01295, %land.lhs.true557.if.end577_crit_edge ], [ %spec.select, %land.lhs.true572 ]
  %stream.i = getelementptr inbounds %struct.dm_crtc_state, ptr %364, i32 0, i32 1
  %371 = ptrtoint ptr %stream.i to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load ptr, ptr %stream.i, align 4
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %vrr_params.i) #20
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %config.i) #20
  %freesync_config.i = getelementptr inbounds %struct.dm_crtc_state, ptr %364, i32 0, i32 13
  %373 = call ptr @memcpy(ptr %config.i, ptr %freesync_config.i, i32 20)
  %374 = ptrtoint ptr %adev1.i to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load ptr, ptr %adev1.i, align 4
  %376 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %364, align 4
  %tobool.not.i1193 = icmp eq ptr %372, null
  br i1 %tobool.not.i1193, label %if.end577.update_stream_irq_parameters.exit_crit_edge, label %if.end.i1194

if.end577.update_stream_irq_parameters.exit_crit_edge: ; preds = %if.end577
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_stream_irq_parameters.exit

if.end.i1194:                                     ; preds = %if.end577
  %timing.i = getelementptr inbounds %struct.dc_stream_state, ptr %372, i32 0, i32 5
  %378 = ptrtoint ptr %timing.i to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load i32, ptr %timing.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %379)
  %tobool2.not.i = icmp eq i32 %379, 0
  br i1 %tobool2.not.i, label %if.end.i1194.update_stream_irq_parameters.exit_crit_edge, label %lor.lhs.false.i1195

if.end.i1194.update_stream_irq_parameters.exit_crit_edge: ; preds = %if.end.i1194
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_stream_irq_parameters.exit

lor.lhs.false.i1195:                              ; preds = %if.end.i1194
  %v_total.i = getelementptr inbounds %struct.dc_stream_state, ptr %372, i32 0, i32 5, i32 6
  %380 = ptrtoint ptr %v_total.i to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load i32, ptr %v_total.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %381)
  %tobool4.not.i = icmp eq i32 %381, 0
  br i1 %tobool4.not.i, label %lor.lhs.false.i1195.update_stream_irq_parameters.exit_crit_edge, label %do.body7.i

lor.lhs.false.i1195.update_stream_irq_parameters.exit_crit_edge: ; preds = %lor.lhs.false.i1195
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_stream_irq_parameters.exit

do.body7.i:                                       ; preds = %lor.lhs.false.i1195
  %event_lock.i = getelementptr inbounds %struct.amdgpu_device, ptr %375, i32 0, i32 2, i32 28
  %call10.i = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock.i) #20
  %vrr_params13.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %377, i32 0, i32 25, i32 1
  %382 = call ptr @memcpy(ptr %vrr_params.i, ptr %vrr_params13.i, i32 80)
  %vrr_supported.i = getelementptr inbounds %struct.dm_crtc_state, ptr %364, i32 0, i32 11
  %383 = ptrtoint ptr %vrr_supported.i to i32
  call void @__asan_load1_noabort(i32 %383)
  %384 = load i8, ptr %vrr_supported.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %384)
  %tobool14.not.i = icmp eq i8 %384, 0
  br i1 %tobool14.not.i, label %do.body7.i.if.else45.i_crit_edge, label %land.lhs.true.i1196

do.body7.i.if.else45.i_crit_edge:                 ; preds = %do.body7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else45.i

land.lhs.true.i1196:                              ; preds = %do.body7.i
  %385 = ptrtoint ptr %min_refresh_in_uhz.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load i32, ptr %min_refresh_in_uhz.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %386)
  %tobool16.not.i = icmp eq i32 %386, 0
  br i1 %tobool16.not.i, label %land.lhs.true.i1196.if.else45.i_crit_edge, label %land.lhs.true17.i

land.lhs.true.i1196.if.else45.i_crit_edge:        ; preds = %land.lhs.true.i1196
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else45.i

land.lhs.true17.i:                                ; preds = %land.lhs.true.i1196
  %387 = ptrtoint ptr %max_refresh_in_uhz.i to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load i32, ptr %max_refresh_in_uhz.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %388)
  %tobool18.not.i = icmp eq i32 %388, 0
  br i1 %tobool18.not.i, label %land.lhs.true17.i.if.else45.i_crit_edge, label %if.then19.i1198

land.lhs.true17.i.if.else45.i_crit_edge:          ; preds = %land.lhs.true17.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else45.i

if.then19.i1198:                                  ; preds = %land.lhs.true17.i
  %389 = ptrtoint ptr %config.i to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load i32, ptr %config.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %390)
  %cmp20.i1197 = icmp eq i32 %390, 4
  br i1 %cmp20.i1197, label %land.lhs.true22.i, label %if.then19.i1198.if.else.i_crit_edge

if.then19.i1198.if.else.i_crit_edge:              ; preds = %if.then19.i1198
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

land.lhs.true22.i:                                ; preds = %if.then19.i1198
  %391 = ptrtoint ptr %fixed_refresh_in_uhz.i to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load i32, ptr %fixed_refresh_in_uhz.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %392)
  %tobool23.not.i = icmp eq i32 %392, 0
  br i1 %tobool23.not.i, label %land.lhs.true22.i.if.else.i_crit_edge, label %land.lhs.true24.i1202

land.lhs.true22.i.if.else.i_crit_edge:            ; preds = %land.lhs.true22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

land.lhs.true24.i1202:                            ; preds = %land.lhs.true22.i
  %mode_changed.i.i1199 = getelementptr inbounds %struct.drm_crtc_state, ptr %364, i32 0, i32 3
  %393 = ptrtoint ptr %mode_changed.i.i1199 to i32
  call void @__asan_load1_noabort(i32 %393)
  %bf.load.i.i1200 = load i8, ptr %mode_changed.i.i1199, align 2
  %394 = and i8 %bf.load.i.i1200, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %394)
  %.not.i1201 = icmp eq i8 %394, 0
  br i1 %.not.i1201, label %land.lhs.true24.i1202.if.then32.i_crit_edge, label %lor.lhs.false27.i

land.lhs.true24.i1202.if.then32.i_crit_edge:      ; preds = %land.lhs.true24.i1202
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then32.i

lor.lhs.false27.i:                                ; preds = %land.lhs.true24.i1202
  %395 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load i32, ptr %freesync_config.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %396)
  %cmp30.i = icmp eq i32 %396, 4
  br i1 %cmp30.i, label %lor.lhs.false27.i.if.then32.i_crit_edge, label %lor.lhs.false27.i.if.else.i_crit_edge

lor.lhs.false27.i.if.else.i_crit_edge:            ; preds = %lor.lhs.false27.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

lor.lhs.false27.i.if.then32.i_crit_edge:          ; preds = %lor.lhs.false27.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then32.i

if.then32.i:                                      ; preds = %lor.lhs.false27.i.if.then32.i_crit_edge, %land.lhs.true24.i1202.if.then32.i_crit_edge
  %397 = ptrtoint ptr %max_refresh_in_uhz34.i to i32
  call void @__asan_store4_noabort(i32 %397)
  store i32 %388, ptr %max_refresh_in_uhz34.i, align 4
  %398 = ptrtoint ptr %min_refresh_in_uhz36.i to i32
  call void @__asan_store4_noabort(i32 %398)
  store i32 %386, ptr %min_refresh_in_uhz36.i, align 4
  %399 = ptrtoint ptr %fixed_refresh_in_uhz38.i to i32
  call void @__asan_store4_noabort(i32 %399)
  store i32 %392, ptr %fixed_refresh_in_uhz38.i, align 4
  %400 = ptrtoint ptr %state39.i to i32
  call void @__asan_store4_noabort(i32 %400)
  store i32 4, ptr %state39.i, align 4
  br label %if.end47.i1204

if.else.i:                                        ; preds = %lor.lhs.false27.i.if.else.i_crit_edge, %land.lhs.true22.i.if.else.i_crit_edge, %if.then19.i1198.if.else.i_crit_edge
  %vrr_enabled.i = getelementptr inbounds %struct.drm_crtc_state, ptr %364, i32 0, i32 15
  %401 = ptrtoint ptr %vrr_enabled.i to i32
  call void @__asan_load1_noabort(i32 %401)
  %402 = load i8, ptr %vrr_enabled.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %402)
  %tobool41.not.i1203 = icmp eq i8 %402, 0
  %cond.i = select i1 %tobool41.not.i1203, i32 2, i32 3
  %403 = ptrtoint ptr %config.i to i32
  call void @__asan_store4_noabort(i32 %403)
  store i32 %cond.i, ptr %config.i, align 4
  br label %if.end47.i1204

if.else45.i:                                      ; preds = %land.lhs.true17.i.if.else45.i_crit_edge, %land.lhs.true.i1196.if.else45.i_crit_edge, %do.body7.i.if.else45.i_crit_edge
  %404 = ptrtoint ptr %config.i to i32
  call void @__asan_store4_noabort(i32 %404)
  store i32 0, ptr %config.i, align 4
  br label %if.end47.i1204

if.end47.i1204:                                   ; preds = %if.else45.i, %if.else.i, %if.then32.i
  %405 = ptrtoint ptr %freesync_module.i to i32
  call void @__asan_load4_noabort(i32 %405)
  %406 = load ptr, ptr %freesync_module.i, align 8
  call void @mod_freesync_build_vrr_params(ptr noundef %406, ptr noundef nonnull %372, ptr noundef nonnull %config.i, ptr noundef nonnull %vrr_params.i) #20
  %adjust.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %377, i32 0, i32 25, i32 1, i32 8
  %bcmp.i = call i32 @bcmp(ptr noundef dereferenceable(16) %adjust.i, ptr noundef dereferenceable(16) %adjust50.i, i32 16) #23
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bcmp.i)
  %cmp52.i = icmp ne i32 %bcmp.i, 0
  %conv53.i = zext i1 %cmp52.i to i8
  %freesync_timing_changed.i = getelementptr inbounds %struct.dm_crtc_state, ptr %364, i32 0, i32 8
  %407 = ptrtoint ptr %freesync_timing_changed.i to i32
  call void @__asan_load1_noabort(i32 %407)
  %408 = load i8, ptr %freesync_timing_changed.i, align 4, !range !977
  %or.i = or i8 %408, %conv53.i
  store i8 %or.i, ptr %freesync_timing_changed.i, align 4
  %409 = call ptr @memcpy(ptr %freesync_config.i, ptr %config.i, i32 20)
  %freesync_config59.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %377, i32 0, i32 25, i32 5
  %410 = call ptr @memcpy(ptr %freesync_config59.i, ptr %config.i, i32 20)
  %active_planes.i = getelementptr inbounds %struct.dm_crtc_state, ptr %364, i32 0, i32 6
  %411 = ptrtoint ptr %active_planes.i to i32
  call void @__asan_load4_noabort(i32 %411)
  %412 = load i32, ptr %active_planes.i, align 4
  %active_planes61.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %377, i32 0, i32 25, i32 3
  %413 = ptrtoint ptr %active_planes61.i to i32
  call void @__asan_store4_noabort(i32 %413)
  store i32 %412, ptr %active_planes61.i, align 8
  %414 = call ptr @memcpy(ptr %vrr_params13.i, ptr %vrr_params.i, i32 80)
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock.i, i32 noundef %call10.i) #20
  br label %update_stream_irq_parameters.exit

update_stream_irq_parameters.exit:                ; preds = %if.end47.i1204, %lor.lhs.false.i1195.update_stream_irq_parameters.exit_crit_edge, %if.end.i1194.update_stream_irq_parameters.exit_crit_edge, %if.end577.update_stream_irq_parameters.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %config.i) #20
  call void @llvm.lifetime.end.p0(i64 80, ptr nonnull %vrr_params.i) #20
  %freesync_config.i.i = getelementptr inbounds %struct.dm_crtc_state, ptr %362, i32 0, i32 13
  %415 = ptrtoint ptr %freesync_config.i.i to i32
  call void @__asan_load4_noabort(i32 %415)
  %416 = load i32, ptr %freesync_config.i.i, align 4
  %417 = add i32 %416, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %417)
  %418 = icmp ult i32 %417, 2
  %419 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %419)
  %420 = load i32, ptr %freesync_config.i, align 4
  %421 = add i32 %420, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %421)
  %422 = icmp ult i32 %421, 2
  %call1.not.i = xor i1 %422, true
  %brmerge.i = select i1 %418, i1 true, i1 %call1.not.i
  br i1 %brmerge.i, label %if.else.i1206, label %if.then.i1205

if.then.i1205:                                    ; preds = %update_stream_irq_parameters.exit
  call void @__sanitizer_cov_trace_pc() #22
  %423 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %423)
  %424 = load ptr, ptr %364, align 4
  %425 = ptrtoint ptr %424 to i32
  call void @__asan_load4_noabort(i32 %425)
  %426 = load ptr, ptr %424, align 8
  %otg_inst.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %424, i32 0, i32 42
  %427 = ptrtoint ptr %otg_inst.i.i to i32
  call void @__asan_load4_noabort(i32 %427)
  %428 = load i32, ptr %otg_inst.i.i, align 4
  %add.i.i = add i32 %428, 72
  %dm.i.i = getelementptr i8, ptr %426, i32 82840
  %429 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %429)
  %430 = load ptr, ptr %dm.i.i, align 8
  %call1.i.i = call zeroext i1 @dc_interrupt_set(ptr noundef %430, i32 noundef %add.i.i, i1 noundef zeroext true) #20
  %cond.i.i = select i1 %call1.i.i, i32 0, i32 -16
  %crtc_id.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %424, i32 0, i32 1
  %431 = ptrtoint ptr %crtc_id.i.i to i32
  call void @__asan_load4_noabort(i32 %431)
  %432 = load i32, ptr %crtc_id.i.i, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %432, ptr noundef nonnull @.str.326, i32 noundef %cond.i.i) #20
  %433 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %433)
  %434 = load ptr, ptr %364, align 4
  %call7.i = call i32 @drm_crtc_vblank_get(ptr noundef %434) #20
  br label %if.end24.sink.split.i

if.else.i1206:                                    ; preds = %update_stream_irq_parameters.exit
  %call.not.i = xor i1 %418, true
  %brmerge33.i = select i1 %call.not.i, i1 true, i1 %422
  br i1 %brmerge33.i, label %if.else.i1206.for.inc585_crit_edge, label %if.then14.i

if.else.i1206.for.inc585_crit_edge:               ; preds = %if.else.i1206
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc585

if.then14.i:                                      ; preds = %if.else.i1206
  call void @__sanitizer_cov_trace_pc() #22
  %435 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %435)
  %436 = load ptr, ptr %364, align 4
  %437 = ptrtoint ptr %436 to i32
  call void @__asan_load4_noabort(i32 %437)
  %438 = load ptr, ptr %436, align 8
  %otg_inst.i35.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %436, i32 0, i32 42
  %439 = ptrtoint ptr %otg_inst.i35.i to i32
  call void @__asan_load4_noabort(i32 %439)
  %440 = load i32, ptr %otg_inst.i35.i, align 4
  %add.i36.i = add i32 %440, 72
  %dm.i37.i = getelementptr i8, ptr %438, i32 82840
  %441 = ptrtoint ptr %dm.i37.i to i32
  call void @__asan_load4_noabort(i32 %441)
  %442 = load ptr, ptr %dm.i37.i, align 8
  %call1.i38.i = call zeroext i1 @dc_interrupt_set(ptr noundef %442, i32 noundef %add.i36.i, i1 noundef zeroext false) #20
  %cond.i39.i = select i1 %call1.i38.i, i32 0, i32 -16
  %crtc_id.i40.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %436, i32 0, i32 1
  %443 = ptrtoint ptr %crtc_id.i40.i to i32
  call void @__asan_load4_noabort(i32 %443)
  %444 = load i32, ptr %crtc_id.i40.i, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %444, ptr noundef nonnull @.str.327, i32 noundef %cond.i39.i) #20
  %445 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %445)
  %446 = load ptr, ptr %364, align 4
  call void @drm_crtc_vblank_put(ptr noundef %446) #20
  br label %if.end24.sink.split.i

if.end24.sink.split.i:                            ; preds = %if.then14.i, %if.then.i1205
  %.str.324.sink.i = phi ptr [ @.str.324, %if.then14.i ], [ @.str.323, %if.then.i1205 ]
  %447 = ptrtoint ptr %364 to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load ptr, ptr %364, align 4
  %base22.i = getelementptr inbounds %struct.drm_crtc, ptr %448, i32 0, i32 5
  %449 = ptrtoint ptr %base22.i to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %base22.i, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull %.str.324.sink.i, ptr noundef nonnull @__func__.amdgpu_dm_handle_vrr_transition, i32 noundef %450) #20
  br label %for.inc585

for.inc585:                                       ; preds = %if.end24.sink.split.i, %if.else.i1206.for.inc585_crit_edge, %for.body552.for.inc585_crit_edge
  %crtc_disable_count.2 = phi i32 [ %crtc_disable_count.01295, %for.body552.for.inc585_crit_edge ], [ %crtc_disable_count.1, %if.else.i1206.for.inc585_crit_edge ], [ %crtc_disable_count.1, %if.end24.sink.split.i ]
  %inc586 = add nuw i32 %i.51296, 1
  %451 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %451)
  %452 = load ptr, ptr %dev1, align 4
  %num_crtc549 = getelementptr inbounds %struct.drm_device, ptr %452, i32 0, i32 30, i32 19
  %453 = ptrtoint ptr %num_crtc549 to i32
  call void @__asan_load4_noabort(i32 %453)
  %454 = load i32, ptr %num_crtc549, align 4
  %cmp550 = icmp ult i32 %inc586, %454
  br i1 %cmp550, label %for.inc585.for.body552_crit_edge, label %for.inc585.for.cond588.preheader_crit_edge

for.inc585.for.cond588.preheader_crit_edge:       ; preds = %for.inc585
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond588.preheader

for.inc585.for.body552_crit_edge:                 ; preds = %for.inc585
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body552

for.cond664.preheader:                            ; preds = %for.inc661
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %485)
  %cmp6681304.not = icmp eq i32 %485, 0
  br i1 %cmp6681304.not, label %for.cond664.preheader.for.cond691.preheader_crit_edge, label %for.body670.lr.ph

for.cond664.preheader.for.cond691.preheader_crit_edge: ; preds = %for.cond664.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond691.preheader

for.body670.lr.ph:                                ; preds = %for.cond664.preheader
  %crtcs671 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %455 = ptrtoint ptr %crtcs671 to i32
  call void @__asan_load4_noabort(i32 %455)
  %456 = load ptr, ptr %crtcs671, align 4
  br label %for.body670

for.body594:                                      ; preds = %for.inc661.for.body594_crit_edge, %for.body594.lr.ph
  %i.61301 = phi i32 [ 0, %for.body594.lr.ph ], [ %inc662, %for.inc661.for.body594_crit_edge ]
  %457 = ptrtoint ptr %crtcs595 to i32
  call void @__asan_load4_noabort(i32 %457)
  %458 = load ptr, ptr %crtcs595, align 4
  %arrayidx596 = getelementptr %struct.__drm_crtcs_state, ptr %458, i32 %i.61301
  %459 = ptrtoint ptr %arrayidx596 to i32
  call void @__asan_load4_noabort(i32 %459)
  %460 = load ptr, ptr %arrayidx596, align 8
  %tobool598.not = icmp eq ptr %460, null
  br i1 %tobool598.not, label %for.body594.for.inc661_crit_edge, label %land.lhs.true599

for.body594.for.inc661_crit_edge:                 ; preds = %for.body594
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc661

land.lhs.true599:                                 ; preds = %for.body594
  %old_state605 = getelementptr %struct.__drm_crtcs_state, ptr %458, i32 %i.61301, i32 2
  %461 = ptrtoint ptr %old_state605 to i32
  call void @__asan_load4_noabort(i32 %461)
  %462 = load ptr, ptr %old_state605, align 8
  %new_state608 = getelementptr %struct.__drm_crtcs_state, ptr %458, i32 %i.61301, i32 3
  %463 = ptrtoint ptr %new_state608 to i32
  call void @__asan_load4_noabort(i32 %463)
  %464 = load ptr, ptr %new_state608, align 4
  %call622 = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock) #20
  %crc_src = getelementptr inbounds %struct.amdgpu_crtc, ptr %460, i32 0, i32 25, i32 6
  %465 = ptrtoint ptr %crc_src to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load i32, ptr %crc_src, align 4
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock, i32 noundef %call622) #20
  %active632 = getelementptr inbounds %struct.drm_crtc_state, ptr %464, i32 0, i32 2
  %467 = ptrtoint ptr %active632 to i32
  call void @__asan_load1_noabort(i32 %467)
  %468 = load i8, ptr %active632, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %468)
  %tobool633.not = icmp eq i8 %468, 0
  br i1 %tobool633.not, label %land.lhs.true599.for.inc661_crit_edge, label %land.lhs.true635

land.lhs.true599.for.inc661_crit_edge:            ; preds = %land.lhs.true599
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc661

land.lhs.true635:                                 ; preds = %land.lhs.true599
  %active636 = getelementptr inbounds %struct.drm_crtc_state, ptr %462, i32 0, i32 2
  %469 = ptrtoint ptr %active636 to i32
  call void @__asan_load1_noabort(i32 %469)
  %470 = load i8, ptr %active636, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %470)
  %tobool637.not = icmp eq i8 %470, 0
  br i1 %tobool637.not, label %land.lhs.true635.if.then641_crit_edge, label %lor.lhs.false638

land.lhs.true635.if.then641_crit_edge:            ; preds = %land.lhs.true635
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then641

lor.lhs.false638:                                 ; preds = %land.lhs.true635
  %mode_changed.i1208 = getelementptr inbounds %struct.drm_crtc_state, ptr %464, i32 0, i32 3
  %471 = ptrtoint ptr %mode_changed.i1208 to i32
  call void @__asan_load1_noabort(i32 %471)
  %bf.load.i1209 = load i8, ptr %mode_changed.i1208, align 2
  %472 = and i8 %bf.load.i1209, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %472)
  %.not = icmp eq i8 %472, 0
  br i1 %.not, label %lor.lhs.false638.for.inc661_crit_edge, label %lor.lhs.false638.if.then641_crit_edge

lor.lhs.false638.if.then641_crit_edge:            ; preds = %lor.lhs.false638
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then641

lor.lhs.false638.for.inc661_crit_edge:            ; preds = %lor.lhs.false638
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc661

if.then641:                                       ; preds = %lor.lhs.false638.if.then641_crit_edge, %land.lhs.true635.if.then641_crit_edge
  %stream642 = getelementptr inbounds %struct.dm_crtc_state, ptr %464, i32 0, i32 1
  %473 = ptrtoint ptr %stream642 to i32
  call void @__asan_load4_noabort(i32 %473)
  %474 = load ptr, ptr %stream642, align 4
  call void @dc_stream_retain(ptr noundef %474) #20
  %475 = ptrtoint ptr %stream642 to i32
  call void @__asan_load4_noabort(i32 %475)
  %476 = load ptr, ptr %stream642, align 4
  %stream645 = getelementptr inbounds %struct.amdgpu_crtc, ptr %460, i32 0, i32 25, i32 2
  %477 = ptrtoint ptr %stream645 to i32
  call void @__asan_store4_noabort(i32 %477)
  store ptr %476, ptr %stream645, align 4
  %crtc_id.i1210 = getelementptr inbounds %struct.amdgpu_crtc, ptr %460, i32 0, i32 1
  %478 = ptrtoint ptr %crtc_id.i1210 to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load i32, ptr %crtc_id.i1210, align 8
  %call.i1211 = call i32 @amdgpu_display_crtc_idx_to_irq_type(ptr noundef %add.ptr.i, i32 noundef %479) #20
  call void @drm_crtc_vblank_on(ptr noundef nonnull %460) #20
  %call1.i = call i32 @amdgpu_irq_get(ptr noundef %add.ptr.i, ptr noundef %pageflip_irq.i, i32 noundef %call.i1211) #20
  %480 = add i32 %466, -1
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %480)
  %481 = icmp ult i32 %480, 4
  br i1 %481, label %if.then653, label %if.then641.for.inc661_crit_edge

if.then641.for.inc661_crit_edge:                  ; preds = %if.then641
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc661

if.then653:                                       ; preds = %if.then641
  %call654 = call i32 @amdgpu_dm_crtc_configure_crc_source(ptr noundef nonnull %460, ptr noundef %464, i32 noundef %466) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call654)
  %tobool655.not = icmp eq i32 %call654, 0
  br i1 %tobool655.not, label %if.then653.for.inc661_crit_edge, label %if.then656

if.then653.for.inc661_crit_edge:                  ; preds = %if.then653
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc661

if.then656:                                       ; preds = %if.then653
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.322) #20
  br label %for.inc661

for.inc661:                                       ; preds = %if.then656, %if.then653.for.inc661_crit_edge, %if.then641.for.inc661_crit_edge, %lor.lhs.false638.for.inc661_crit_edge, %land.lhs.true599.for.inc661_crit_edge, %for.body594.for.inc661_crit_edge
  %inc662 = add nuw i32 %i.61301, 1
  %482 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %dev1, align 4
  %num_crtc591 = getelementptr inbounds %struct.drm_device, ptr %483, i32 0, i32 30, i32 19
  %484 = ptrtoint ptr %num_crtc591 to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load i32, ptr %num_crtc591, align 4
  %cmp592 = icmp ult i32 %inc662, %485
  br i1 %cmp592, label %for.inc661.for.body594_crit_edge, label %for.cond664.preheader

for.inc661.for.body594_crit_edge:                 ; preds = %for.inc661
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body594

for.cond691.preheader:                            ; preds = %for.inc688.for.cond691.preheader_crit_edge, %for.cond664.preheader.for.cond691.preheader_crit_edge, %for.cond588.preheader.for.cond691.preheader_crit_edge
  %wait_for_vblank.0.off0.lcssa = phi i1 [ true, %for.cond664.preheader.for.cond691.preheader_crit_edge ], [ true, %for.cond588.preheader.for.cond691.preheader_crit_edge ], [ %wait_for_vblank.1.off0, %for.inc688.for.cond691.preheader_crit_edge ]
  %486 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load ptr, ptr %dev1, align 4
  %num_crtc6941309 = getelementptr inbounds %struct.drm_device, ptr %487, i32 0, i32 30, i32 19
  %488 = ptrtoint ptr %num_crtc6941309 to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %num_crtc6941309, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %489)
  %cmp6951310.not = icmp eq i32 %489, 0
  br i1 %cmp6951310.not, label %for.cond691.preheader.for.end722_crit_edge, label %for.body697.lr.ph

for.cond691.preheader.for.end722_crit_edge:       ; preds = %for.cond691.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end722

for.body697.lr.ph:                                ; preds = %for.cond691.preheader
  %crtcs698 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body697

for.body670:                                      ; preds = %for.inc688.for.body670_crit_edge, %for.body670.lr.ph
  %j.11306 = phi i32 [ 0, %for.body670.lr.ph ], [ %inc689, %for.inc688.for.body670_crit_edge ]
  %wait_for_vblank.0.off01305 = phi i1 [ true, %for.body670.lr.ph ], [ %wait_for_vblank.1.off0, %for.inc688.for.body670_crit_edge ]
  %arrayidx672 = getelementptr %struct.__drm_crtcs_state, ptr %456, i32 %j.11306
  %490 = ptrtoint ptr %arrayidx672 to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load ptr, ptr %arrayidx672, align 8
  %tobool674.not = icmp eq ptr %491, null
  br i1 %tobool674.not, label %for.body670.for.inc688_crit_edge, label %land.lhs.true675

for.body670.for.inc688_crit_edge:                 ; preds = %for.body670
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc688

land.lhs.true675:                                 ; preds = %for.body670
  call void @__sanitizer_cov_trace_pc() #22
  %new_state681 = getelementptr %struct.__drm_crtcs_state, ptr %456, i32 %j.11306, i32 3
  %492 = ptrtoint ptr %new_state681 to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load ptr, ptr %new_state681, align 4
  %async_flip = getelementptr inbounds %struct.drm_crtc_state, ptr %493, i32 0, i32 14
  %494 = ptrtoint ptr %async_flip to i32
  call void @__asan_load1_noabort(i32 %494)
  %495 = load i8, ptr %async_flip, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %495)
  %tobool684.not = icmp eq i8 %495, 0
  %spec.select1161 = select i1 %tobool684.not, i1 %wait_for_vblank.0.off01305, i1 false
  br label %for.inc688

for.inc688:                                       ; preds = %land.lhs.true675, %for.body670.for.inc688_crit_edge
  %wait_for_vblank.1.off0 = phi i1 [ %wait_for_vblank.0.off01305, %for.body670.for.inc688_crit_edge ], [ %spec.select1161, %land.lhs.true675 ]
  %inc689 = add nuw i32 %j.11306, 1
  %exitcond.not = icmp eq i32 %inc689, %485
  br i1 %exitcond.not, label %for.inc688.for.cond691.preheader_crit_edge, label %for.inc688.for.body670_crit_edge

for.inc688.for.body670_crit_edge:                 ; preds = %for.inc688
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body670

for.inc688.for.cond691.preheader_crit_edge:       ; preds = %for.inc688
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond691.preheader

for.body697:                                      ; preds = %for.inc720.for.body697_crit_edge, %for.body697.lr.ph
  %j.21311 = phi i32 [ 0, %for.body697.lr.ph ], [ %inc721, %for.inc720.for.body697_crit_edge ]
  %496 = ptrtoint ptr %crtcs698 to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load ptr, ptr %crtcs698, align 4
  %arrayidx699 = getelementptr %struct.__drm_crtcs_state, ptr %497, i32 %j.21311
  %498 = ptrtoint ptr %arrayidx699 to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load ptr, ptr %arrayidx699, align 8
  %tobool701.not = icmp eq ptr %499, null
  br i1 %tobool701.not, label %for.body697.for.inc720_crit_edge, label %land.lhs.true702

for.body697.for.inc720_crit_edge:                 ; preds = %for.body697
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc720

land.lhs.true702:                                 ; preds = %for.body697
  %new_state708 = getelementptr %struct.__drm_crtcs_state, ptr %497, i32 %j.21311, i32 3
  %500 = ptrtoint ptr %new_state708 to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %new_state708, align 4
  %stream714 = getelementptr inbounds %struct.dm_crtc_state, ptr %501, i32 0, i32 1
  %502 = ptrtoint ptr %stream714 to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load ptr, ptr %stream714, align 4
  %tobool715.not = icmp eq ptr %503, null
  br i1 %tobool715.not, label %land.lhs.true702.for.inc720_crit_edge, label %if.then716

land.lhs.true702.for.inc720_crit_edge:            ; preds = %land.lhs.true702
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc720

if.then716:                                       ; preds = %land.lhs.true702
  call void @__sanitizer_cov_trace_pc() #22
  call fastcc void @amdgpu_dm_commit_planes(ptr noundef %state, ptr noundef %dc_state.0, ptr noundef %1, ptr noundef %dm2, ptr noundef nonnull %499, i1 noundef zeroext %wait_for_vblank.0.off0.lcssa)
  br label %for.inc720

for.inc720:                                       ; preds = %if.then716, %land.lhs.true702.for.inc720_crit_edge, %for.body697.for.inc720_crit_edge
  %inc721 = add nuw i32 %j.21311, 1
  %504 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load ptr, ptr %dev1, align 4
  %num_crtc694 = getelementptr inbounds %struct.drm_device, ptr %505, i32 0, i32 30, i32 19
  %506 = ptrtoint ptr %num_crtc694 to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load i32, ptr %num_crtc694, align 4
  %cmp695 = icmp ult i32 %inc721, %507
  br i1 %cmp695, label %for.inc720.for.body697_crit_edge, label %for.inc720.for.end722_crit_edge

for.inc720.for.end722_crit_edge:                  ; preds = %for.inc720
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end722

for.inc720.for.body697_crit_edge:                 ; preds = %for.inc720
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body697

for.end722:                                       ; preds = %for.inc720.for.end722_crit_edge, %for.cond691.preheader.for.end722_crit_edge
  %508 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load i32, ptr %num_connector, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %509)
  %cmp144.i = icmp sgt i32 %509, 0
  br i1 %cmp144.i, label %for.body.lr.ph.i, label %for.end722.amdgpu_dm_commit_audio.exit_crit_edge

for.end722.amdgpu_dm_commit_audio.exit_crit_edge: ; preds = %for.end722
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_commit_audio.exit

for.body.lr.ph.i:                                 ; preds = %for.end722
  %connectors.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %crtcs.i.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %audio_lock.i = getelementptr i8, ptr %1, i32 83144
  %audio_component.i.i = getelementptr i8, ptr %1, i32 83236
  br label %for.body.i

for.cond27.preheader.i:                           ; preds = %for.inc.i1229
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %545)
  %cmp29147.i = icmp sgt i32 %545, 0
  br i1 %cmp29147.i, label %for.cond27.preheader.i.for.body30.i_crit_edge, label %for.cond27.preheader.i.amdgpu_dm_commit_audio.exit_crit_edge

for.cond27.preheader.i.amdgpu_dm_commit_audio.exit_crit_edge: ; preds = %for.cond27.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_commit_audio.exit

for.cond27.preheader.i.for.body30.i_crit_edge:    ; preds = %for.cond27.preheader.i
  br label %for.body30.i

for.body.i:                                       ; preds = %for.inc.i1229.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.0145.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i1227, %for.inc.i1229.for.body.i_crit_edge ]
  %510 = ptrtoint ptr %connectors.i to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load ptr, ptr %connectors.i, align 4
  %arrayidx.i1214 = getelementptr %struct.__drm_connnectors_state, ptr %511, i32 %i.0145.i
  %512 = ptrtoint ptr %arrayidx.i1214 to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load ptr, ptr %arrayidx.i1214, align 4
  %tobool.not.i1215 = icmp eq ptr %513, null
  br i1 %tobool.not.i1215, label %for.body.i.for.inc.i1229_crit_edge, label %land.lhs.true.i1220

for.body.i.for.inc.i1229_crit_edge:               ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

land.lhs.true.i1220:                              ; preds = %for.body.i
  %old_state.i1216 = getelementptr %struct.__drm_connnectors_state, ptr %511, i32 %i.0145.i, i32 2
  %514 = ptrtoint ptr %old_state.i1216 to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load ptr, ptr %old_state.i1216, align 4
  %new_state.i1217 = getelementptr %struct.__drm_connnectors_state, ptr %511, i32 %i.0145.i, i32 3
  %516 = ptrtoint ptr %new_state.i1217 to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load ptr, ptr %new_state.i1217, align 4
  %crtc.i1218 = getelementptr inbounds %struct.drm_connector_state, ptr %515, i32 0, i32 1
  %518 = ptrtoint ptr %crtc.i1218 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load ptr, ptr %crtc.i1218, align 4
  %crtc8.i = getelementptr inbounds %struct.drm_connector_state, ptr %517, i32 0, i32 1
  %520 = ptrtoint ptr %crtc8.i to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load ptr, ptr %crtc8.i, align 4
  %cmp9.not.i1219 = icmp eq ptr %519, %521
  br i1 %cmp9.not.i1219, label %if.end.i1221, label %land.lhs.true.i1220.notify.i_crit_edge

land.lhs.true.i1220.notify.i_crit_edge:           ; preds = %land.lhs.true.i1220
  call void @__sanitizer_cov_trace_pc() #22
  br label %notify.i

if.end.i1221:                                     ; preds = %land.lhs.true.i1220
  %tobool12.not.i = icmp eq ptr %519, null
  br i1 %tobool12.not.i, label %if.end.i1221.for.inc.i1229_crit_edge, label %if.end14.i

if.end.i1221.for.inc.i1229_crit_edge:             ; preds = %if.end.i1221
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

if.end14.i:                                       ; preds = %if.end.i1221
  %522 = ptrtoint ptr %crtcs.i.i to i32
  call void @__asan_load4_noabort(i32 %522)
  %523 = load ptr, ptr %crtcs.i.i, align 4
  %index.i.i.i = getelementptr inbounds %struct.drm_crtc, ptr %519, i32 0, i32 8
  %524 = ptrtoint ptr %index.i.i.i to i32
  call void @__asan_load4_noabort(i32 %524)
  %525 = load i32, ptr %index.i.i.i, align 4
  %new_state.i.i = getelementptr %struct.__drm_crtcs_state, ptr %523, i32 %525, i32 3
  %526 = ptrtoint ptr %new_state.i.i to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %new_state.i.i, align 4
  %tobool17.not.i = icmp eq ptr %527, null
  br i1 %tobool17.not.i, label %if.end14.i.for.inc.i1229_crit_edge, label %if.end19.i

if.end14.i.for.inc.i1229_crit_edge:               ; preds = %if.end14.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

if.end19.i:                                       ; preds = %if.end14.i
  %mode_changed.i.i1222 = getelementptr inbounds %struct.drm_crtc_state, ptr %527, i32 0, i32 3
  %528 = ptrtoint ptr %mode_changed.i.i1222 to i32
  call void @__asan_load1_noabort(i32 %528)
  %bf.load.i.i1223 = load i8, ptr %mode_changed.i.i1222, align 2
  %529 = and i8 %bf.load.i.i1223, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %529)
  %.not143.i = icmp eq i8 %529, 0
  br i1 %.not143.i, label %if.end19.i.for.inc.i1229_crit_edge, label %if.end19.i.notify.i_crit_edge

if.end19.i.notify.i_crit_edge:                    ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %notify.i

if.end19.i.for.inc.i1229_crit_edge:               ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

notify.i:                                         ; preds = %if.end19.i.notify.i_crit_edge, %land.lhs.true.i1220.notify.i_crit_edge
  call void @mutex_lock_nested(ptr noundef %audio_lock.i, i32 noundef 0) #20
  %audio_inst.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %513, i32 0, i32 17
  %530 = ptrtoint ptr %audio_inst.i to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load i32, ptr %audio_inst.i, align 4
  store i32 -1, ptr %audio_inst.i, align 4
  call void @mutex_unlock(ptr noundef %audio_lock.i) #20
  %532 = ptrtoint ptr %audio_component.i.i to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load ptr, ptr %audio_component.i.i, align 4
  %tobool.not.i.i1224 = icmp eq ptr %533, null
  br i1 %tobool.not.i.i1224, label %notify.i.for.inc.i1229_crit_edge, label %land.lhs.true.i.i1225

notify.i.for.inc.i1229_crit_edge:                 ; preds = %notify.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

land.lhs.true.i.i1225:                            ; preds = %notify.i
  %audio_ops.i.i = getelementptr inbounds %struct.drm_audio_component, ptr %533, i32 0, i32 2
  %534 = ptrtoint ptr %audio_ops.i.i to i32
  call void @__asan_load4_noabort(i32 %534)
  %535 = load ptr, ptr %audio_ops.i.i, align 4
  %tobool1.not.i.i = icmp eq ptr %535, null
  br i1 %tobool1.not.i.i, label %land.lhs.true.i.i1225.for.inc.i1229_crit_edge, label %land.lhs.true2.i.i

land.lhs.true.i.i1225.for.inc.i1229_crit_edge:    ; preds = %land.lhs.true.i.i1225
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

land.lhs.true2.i.i:                               ; preds = %land.lhs.true.i.i1225
  %pin_eld_notify.i.i = getelementptr inbounds %struct.drm_audio_component_audio_ops, ptr %535, i32 0, i32 1
  %536 = ptrtoint ptr %pin_eld_notify.i.i to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %pin_eld_notify.i.i, align 4
  %tobool4.not.i.i = icmp eq ptr %537, null
  br i1 %tobool4.not.i.i, label %land.lhs.true2.i.i.for.inc.i1229_crit_edge, label %if.then.i.i1226

land.lhs.true2.i.i.for.inc.i1229_crit_edge:       ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i1229

if.then.i.i1226:                                  ; preds = %land.lhs.true2.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.344, i32 noundef %531) #20
  %538 = ptrtoint ptr %audio_ops.i.i to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load ptr, ptr %audio_ops.i.i, align 4
  %pin_eld_notify6.i.i = getelementptr inbounds %struct.drm_audio_component_audio_ops, ptr %539, i32 0, i32 1
  %540 = ptrtoint ptr %pin_eld_notify6.i.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load ptr, ptr %pin_eld_notify6.i.i, align 4
  %542 = ptrtoint ptr %539 to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load ptr, ptr %539, align 4
  call void %541(ptr noundef %543, i32 noundef %531, i32 noundef -1) #20
  br label %for.inc.i1229

for.inc.i1229:                                    ; preds = %if.then.i.i1226, %land.lhs.true2.i.i.for.inc.i1229_crit_edge, %land.lhs.true.i.i1225.for.inc.i1229_crit_edge, %notify.i.for.inc.i1229_crit_edge, %if.end19.i.for.inc.i1229_crit_edge, %if.end14.i.for.inc.i1229_crit_edge, %if.end.i1221.for.inc.i1229_crit_edge, %for.body.i.for.inc.i1229_crit_edge
  %inc.i1227 = add nuw nsw i32 %i.0145.i, 1
  %544 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %num_connector, align 4
  %cmp.i1228 = icmp slt i32 %inc.i1227, %545
  br i1 %cmp.i1228, label %for.inc.i1229.for.body.i_crit_edge, label %for.cond27.preheader.i

for.inc.i1229.for.body.i_crit_edge:               ; preds = %for.inc.i1229
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

for.body30.i:                                     ; preds = %for.inc77.i.for.body30.i_crit_edge, %for.cond27.preheader.i.for.body30.i_crit_edge
  %i.1148.i = phi i32 [ %inc78.i, %for.inc77.i.for.body30.i_crit_edge ], [ 0, %for.cond27.preheader.i.for.body30.i_crit_edge ]
  %546 = ptrtoint ptr %connectors.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load ptr, ptr %connectors.i, align 4
  %arrayidx32.i = getelementptr %struct.__drm_connnectors_state, ptr %547, i32 %i.1148.i
  %548 = ptrtoint ptr %arrayidx32.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load ptr, ptr %arrayidx32.i, align 4
  %tobool34.not.i = icmp eq ptr %549, null
  br i1 %tobool34.not.i, label %for.body30.i.for.inc77.i_crit_edge, label %land.lhs.true35.i

for.body30.i.for.inc77.i_crit_edge:               ; preds = %for.body30.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

land.lhs.true35.i:                                ; preds = %for.body30.i
  %new_state41.i = getelementptr %struct.__drm_connnectors_state, ptr %547, i32 %i.1148.i, i32 3
  %550 = ptrtoint ptr %new_state41.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %new_state41.i, align 4
  %crtc44.i = getelementptr inbounds %struct.drm_connector_state, ptr %551, i32 0, i32 1
  %552 = ptrtoint ptr %crtc44.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %crtc44.i, align 4
  %tobool45.not.i = icmp eq ptr %553, null
  br i1 %tobool45.not.i, label %land.lhs.true35.i.for.inc77.i_crit_edge, label %if.end47.i1230

land.lhs.true35.i.for.inc77.i_crit_edge:          ; preds = %land.lhs.true35.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.end47.i1230:                                   ; preds = %land.lhs.true35.i
  %554 = ptrtoint ptr %crtcs.i.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %crtcs.i.i, align 4
  %index.i.i128.i = getelementptr inbounds %struct.drm_crtc, ptr %553, i32 0, i32 8
  %556 = ptrtoint ptr %index.i.i128.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %index.i.i128.i, align 4
  %new_state.i129.i = getelementptr %struct.__drm_crtcs_state, ptr %555, i32 %557, i32 3
  %558 = ptrtoint ptr %new_state.i129.i to i32
  call void @__asan_load4_noabort(i32 %558)
  %559 = load ptr, ptr %new_state.i129.i, align 4
  %tobool50.not.i = icmp eq ptr %559, null
  br i1 %tobool50.not.i, label %if.end47.i1230.for.inc77.i_crit_edge, label %if.end52.i

if.end47.i1230.for.inc77.i_crit_edge:             ; preds = %if.end47.i1230
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.end52.i:                                       ; preds = %if.end47.i1230
  %mode_changed.i130.i = getelementptr inbounds %struct.drm_crtc_state, ptr %559, i32 0, i32 3
  %560 = ptrtoint ptr %mode_changed.i130.i to i32
  call void @__asan_load1_noabort(i32 %560)
  %bf.load.i131.i = load i8, ptr %mode_changed.i130.i, align 2
  %561 = and i8 %bf.load.i131.i, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %561)
  %.not.i1231 = icmp eq i8 %561, 0
  br i1 %.not.i1231, label %if.end52.i.for.inc77.i_crit_edge, label %if.end55.i

if.end52.i.for.inc77.i_crit_edge:                 ; preds = %if.end52.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.end55.i:                                       ; preds = %if.end52.i
  %stream.i1232 = getelementptr inbounds %struct.dm_crtc_state, ptr %559, i32 0, i32 1
  %562 = ptrtoint ptr %stream.i1232 to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load ptr, ptr %stream.i1232, align 4
  %tobool59.not.i = icmp eq ptr %563, null
  br i1 %tobool59.not.i, label %if.end55.i.for.inc77.i_crit_edge, label %if.end61.i

if.end55.i.for.inc77.i_crit_edge:                 ; preds = %if.end55.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.end61.i:                                       ; preds = %if.end55.i
  %call63.i = call ptr @dc_stream_get_status(ptr noundef nonnull %563) #20
  %tobool64.not.i = icmp eq ptr %call63.i, null
  br i1 %tobool64.not.i, label %if.end61.i.for.inc77.i_crit_edge, label %if.end66.i

if.end61.i.for.inc77.i_crit_edge:                 ; preds = %if.end61.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.end66.i:                                       ; preds = %if.end61.i
  call void @mutex_lock_nested(ptr noundef %audio_lock.i, i32 noundef 0) #20
  %audio_inst72.i = getelementptr inbounds %struct.dc_stream_status, ptr %call63.i, i32 0, i32 3
  %564 = ptrtoint ptr %audio_inst72.i to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load i32, ptr %audio_inst72.i, align 4
  %audio_inst73.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %549, i32 0, i32 17
  %566 = ptrtoint ptr %audio_inst73.i to i32
  call void @__asan_store4_noabort(i32 %566)
  store i32 %565, ptr %audio_inst73.i, align 4
  call void @mutex_unlock(ptr noundef %audio_lock.i) #20
  %567 = ptrtoint ptr %audio_component.i.i to i32
  call void @__asan_load4_noabort(i32 %567)
  %568 = load ptr, ptr %audio_component.i.i, align 4
  %tobool.not.i133.i = icmp eq ptr %568, null
  br i1 %tobool.not.i133.i, label %if.end66.i.for.inc77.i_crit_edge, label %land.lhs.true.i136.i

if.end66.i.for.inc77.i_crit_edge:                 ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

land.lhs.true.i136.i:                             ; preds = %if.end66.i
  %audio_ops.i134.i = getelementptr inbounds %struct.drm_audio_component, ptr %568, i32 0, i32 2
  %569 = ptrtoint ptr %audio_ops.i134.i to i32
  call void @__asan_load4_noabort(i32 %569)
  %570 = load ptr, ptr %audio_ops.i134.i, align 4
  %tobool1.not.i135.i = icmp eq ptr %570, null
  br i1 %tobool1.not.i135.i, label %land.lhs.true.i136.i.for.inc77.i_crit_edge, label %land.lhs.true2.i139.i

land.lhs.true.i136.i.for.inc77.i_crit_edge:       ; preds = %land.lhs.true.i136.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

land.lhs.true2.i139.i:                            ; preds = %land.lhs.true.i136.i
  %pin_eld_notify.i137.i = getelementptr inbounds %struct.drm_audio_component_audio_ops, ptr %570, i32 0, i32 1
  %571 = ptrtoint ptr %pin_eld_notify.i137.i to i32
  call void @__asan_load4_noabort(i32 %571)
  %572 = load ptr, ptr %pin_eld_notify.i137.i, align 4
  %tobool4.not.i138.i = icmp eq ptr %572, null
  br i1 %tobool4.not.i138.i, label %land.lhs.true2.i139.i.for.inc77.i_crit_edge, label %if.then.i141.i

land.lhs.true2.i139.i.for.inc77.i_crit_edge:      ; preds = %land.lhs.true2.i139.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc77.i

if.then.i141.i:                                   ; preds = %land.lhs.true2.i139.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.344, i32 noundef %565) #20
  %573 = ptrtoint ptr %audio_ops.i134.i to i32
  call void @__asan_load4_noabort(i32 %573)
  %574 = load ptr, ptr %audio_ops.i134.i, align 4
  %pin_eld_notify6.i140.i = getelementptr inbounds %struct.drm_audio_component_audio_ops, ptr %574, i32 0, i32 1
  %575 = ptrtoint ptr %pin_eld_notify6.i140.i to i32
  call void @__asan_load4_noabort(i32 %575)
  %576 = load ptr, ptr %pin_eld_notify6.i140.i, align 4
  %577 = ptrtoint ptr %574 to i32
  call void @__asan_load4_noabort(i32 %577)
  %578 = load ptr, ptr %574, align 4
  call void %576(ptr noundef %578, i32 noundef %565, i32 noundef -1) #20
  br label %for.inc77.i

for.inc77.i:                                      ; preds = %if.then.i141.i, %land.lhs.true2.i139.i.for.inc77.i_crit_edge, %land.lhs.true.i136.i.for.inc77.i_crit_edge, %if.end66.i.for.inc77.i_crit_edge, %if.end61.i.for.inc77.i_crit_edge, %if.end55.i.for.inc77.i_crit_edge, %if.end52.i.for.inc77.i_crit_edge, %if.end47.i1230.for.inc77.i_crit_edge, %land.lhs.true35.i.for.inc77.i_crit_edge, %for.body30.i.for.inc77.i_crit_edge
  %inc78.i = add nuw nsw i32 %i.1148.i, 1
  %579 = ptrtoint ptr %num_connector to i32
  call void @__asan_load4_noabort(i32 %579)
  %580 = load i32, ptr %num_connector, align 4
  %cmp29.i = icmp slt i32 %inc78.i, %580
  br i1 %cmp29.i, label %for.inc77.i.for.body30.i_crit_edge, label %for.inc77.i.amdgpu_dm_commit_audio.exit_crit_edge

for.inc77.i.amdgpu_dm_commit_audio.exit_crit_edge: ; preds = %for.inc77.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_commit_audio.exit

for.inc77.i.for.body30.i_crit_edge:               ; preds = %for.inc77.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body30.i

amdgpu_dm_commit_audio.exit:                      ; preds = %for.inc77.i.amdgpu_dm_commit_audio.exit_crit_edge, %for.cond27.preheader.i.amdgpu_dm_commit_audio.exit_crit_edge, %for.end722.amdgpu_dm_commit_audio.exit_crit_edge
  %num_of_edps = getelementptr i8, ptr %1, i32 85324
  %581 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %581)
  %582 = load i8, ptr %num_of_edps, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %582)
  %cmp7251314.not = icmp eq i8 %582, 0
  br i1 %cmp7251314.not, label %amdgpu_dm_commit_audio.exit.do.body744_crit_edge, label %amdgpu_dm_commit_audio.exit.for.body727_crit_edge

amdgpu_dm_commit_audio.exit.for.body727_crit_edge: ; preds = %amdgpu_dm_commit_audio.exit
  br label %for.body727

amdgpu_dm_commit_audio.exit.do.body744_crit_edge: ; preds = %amdgpu_dm_commit_audio.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body744

for.body727:                                      ; preds = %for.inc740.for.body727_crit_edge, %amdgpu_dm_commit_audio.exit.for.body727_crit_edge
  %i.71315 = phi i32 [ %inc741, %for.inc740.for.body727_crit_edge ], [ 0, %amdgpu_dm_commit_audio.exit.for.body727_crit_edge ]
  %arrayidx728 = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 29, i32 %i.71315
  %583 = ptrtoint ptr %arrayidx728 to i32
  call void @__asan_load4_noabort(i32 %583)
  %584 = load ptr, ptr %arrayidx728, align 4
  %tobool729.not = icmp eq ptr %584, null
  br i1 %tobool729.not, label %for.body727.for.inc740_crit_edge, label %land.lhs.true730

for.body727.for.inc740_crit_edge:                 ; preds = %for.body727
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc740

land.lhs.true730:                                 ; preds = %for.body727
  %call731 = call fastcc i32 @amdgpu_dm_backlight_get_level(ptr noundef %dm2, i32 noundef %i.71315)
  %arrayidx732 = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 49, i32 %i.71315
  %585 = ptrtoint ptr %arrayidx732 to i32
  call void @__asan_load4_noabort(i32 %585)
  %586 = load i32, ptr %arrayidx732, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %call731, i32 %586)
  %cmp733.not = icmp eq i32 %call731, %586
  br i1 %cmp733.not, label %land.lhs.true730.for.inc740_crit_edge, label %if.then735

land.lhs.true730.for.inc740_crit_edge:            ; preds = %land.lhs.true730
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc740

if.then735:                                       ; preds = %land.lhs.true730
  call void @__sanitizer_cov_trace_pc() #22
  call fastcc void @amdgpu_dm_backlight_set_level(ptr noundef %dm2, i32 noundef %i.71315, i32 noundef %586)
  br label %for.inc740

for.inc740:                                       ; preds = %if.then735, %land.lhs.true730.for.inc740_crit_edge, %for.body727.for.inc740_crit_edge
  %inc741 = add nuw nsw i32 %i.71315, 1
  %587 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %587)
  %588 = load i8, ptr %num_of_edps, align 4
  %conv724 = zext i8 %588 to i32
  %cmp725 = icmp ult i32 %inc741, %conv724
  br i1 %cmp725, label %for.inc740.for.body727_crit_edge, label %for.inc740.do.body744_crit_edge

for.inc740.do.body744_crit_edge:                  ; preds = %for.inc740
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body744

for.inc740.for.body727_crit_edge:                 ; preds = %for.inc740
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body727

do.body744:                                       ; preds = %for.inc740.do.body744_crit_edge, %amdgpu_dm_commit_audio.exit.do.body744_crit_edge
  %event_lock751 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 28
  %call753 = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock751) #20
  %589 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %589)
  %590 = load ptr, ptr %dev1, align 4
  %num_crtc7611317 = getelementptr inbounds %struct.drm_device, ptr %590, i32 0, i32 30, i32 19
  %591 = ptrtoint ptr %num_crtc7611317 to i32
  call void @__asan_load4_noabort(i32 %591)
  %592 = load i32, ptr %num_crtc7611317, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %592)
  %cmp7621318.not = icmp eq i32 %592, 0
  br i1 %cmp7621318.not, label %do.body744.for.end787_crit_edge, label %for.body764.lr.ph

do.body744.for.end787_crit_edge:                  ; preds = %do.body744
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end787

for.body764.lr.ph:                                ; preds = %do.body744
  %crtcs765 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body764

for.body764:                                      ; preds = %for.inc785.for.body764_crit_edge, %for.body764.lr.ph
  %i.81319 = phi i32 [ 0, %for.body764.lr.ph ], [ %inc786, %for.inc785.for.body764_crit_edge ]
  %593 = ptrtoint ptr %crtcs765 to i32
  call void @__asan_load4_noabort(i32 %593)
  %594 = load ptr, ptr %crtcs765, align 4
  %arrayidx766 = getelementptr %struct.__drm_crtcs_state, ptr %594, i32 %i.81319
  %595 = ptrtoint ptr %arrayidx766 to i32
  call void @__asan_load4_noabort(i32 %595)
  %596 = load ptr, ptr %arrayidx766, align 8
  %tobool768.not = icmp eq ptr %596, null
  br i1 %tobool768.not, label %for.body764.for.inc785_crit_edge, label %land.lhs.true769

for.body764.for.inc785_crit_edge:                 ; preds = %for.body764
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc785

land.lhs.true769:                                 ; preds = %for.body764
  %new_state775 = getelementptr %struct.__drm_crtcs_state, ptr %594, i32 %i.81319, i32 3
  %597 = ptrtoint ptr %new_state775 to i32
  call void @__asan_load4_noabort(i32 %597)
  %598 = load ptr, ptr %new_state775, align 4
  %event = getelementptr inbounds %struct.drm_crtc_state, ptr %598, i32 0, i32 18
  %599 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %599)
  %600 = load ptr, ptr %event, align 4
  %tobool778.not = icmp eq ptr %600, null
  br i1 %tobool778.not, label %land.lhs.true769.if.end782_crit_edge, label %if.then779

land.lhs.true769.if.end782_crit_edge:             ; preds = %land.lhs.true769
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end782

if.then779:                                       ; preds = %land.lhs.true769
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_send_event_locked(ptr noundef %1, ptr noundef nonnull %600) #20
  br label %if.end782

if.end782:                                        ; preds = %if.then779, %land.lhs.true769.if.end782_crit_edge
  %601 = ptrtoint ptr %event to i32
  call void @__asan_store4_noabort(i32 %601)
  store ptr null, ptr %event, align 4
  br label %for.inc785

for.inc785:                                       ; preds = %if.end782, %for.body764.for.inc785_crit_edge
  %inc786 = add nuw i32 %i.81319, 1
  %602 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load ptr, ptr %dev1, align 4
  %num_crtc761 = getelementptr inbounds %struct.drm_device, ptr %603, i32 0, i32 30, i32 19
  %604 = ptrtoint ptr %num_crtc761 to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load i32, ptr %num_crtc761, align 4
  %cmp762 = icmp ult i32 %inc786, %605
  br i1 %cmp762, label %for.inc785.for.body764_crit_edge, label %for.inc785.for.end787_crit_edge

for.inc785.for.end787_crit_edge:                  ; preds = %for.inc785
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end787

for.inc785.for.body764_crit_edge:                 ; preds = %for.inc785
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body764

for.end787:                                       ; preds = %for.inc785.for.end787_crit_edge, %do.body744.for.end787_crit_edge
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock751, i32 noundef %call753) #20
  call void @drm_atomic_helper_commit_hw_done(ptr noundef %state) #20
  br i1 %wait_for_vblank.0.off0.lcssa, label %if.then791, label %for.end787.if.end792_crit_edge

for.end787.if.end792_crit_edge:                   ; preds = %for.end787
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end792

if.then791:                                       ; preds = %for.end787
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_atomic_helper_wait_for_flip_done(ptr noundef %1, ptr noundef %state) #20
  br label %if.end792

if.end792:                                        ; preds = %if.then791, %for.end787.if.end792_crit_edge
  call void @drm_atomic_helper_cleanup_planes(ptr noundef %1, ptr noundef %state) #20
  %keep_stolen_vga_memory = getelementptr i8, ptr %1, i32 21732
  %606 = ptrtoint ptr %keep_stolen_vga_memory to i32
  call void @__asan_load1_noabort(i32 %606)
  %607 = load i8, ptr %keep_stolen_vga_memory, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %607)
  %tobool793.not = icmp eq i8 %607, 0
  br i1 %tobool793.not, label %if.then794, label %if.end792.if.end796_crit_edge

if.end792.if.end796_crit_edge:                    ; preds = %if.end792
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end796

if.then794:                                       ; preds = %if.end792
  call void @__sanitizer_cov_trace_pc() #22
  %stolen_vga_memory = getelementptr i8, ptr %1, i32 21712
  call void @amdgpu_bo_free_kernel(ptr noundef %stolen_vga_memory, ptr noundef null, ptr noundef null) #20
  br label %if.end796

if.end796:                                        ; preds = %if.then794, %if.end792.if.end796_crit_edge
  %stolen_extended_memory = getelementptr i8, ptr %1, i32 21728
  call void @amdgpu_bo_free_kernel(ptr noundef %stolen_extended_memory, ptr noundef null, ptr noundef null) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %crtc_disable_count.0.lcssa)
  %cmp7991321.not = icmp eq i32 %crtc_disable_count.0.lcssa, 0
  br i1 %cmp7991321.not, label %if.end796.for.end806_crit_edge, label %for.body801.lr.ph

if.end796.for.end806_crit_edge:                   ; preds = %if.end796
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end806

for.body801.lr.ph:                                ; preds = %if.end796
  %dev802 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 2
  br label %for.body801

for.body801:                                      ; preds = %for.body801.for.body801_crit_edge, %for.body801.lr.ph
  %i.91322 = phi i32 [ 0, %for.body801.lr.ph ], [ %inc805, %for.body801.for.body801_crit_edge ]
  %608 = ptrtoint ptr %dev802 to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load ptr, ptr %dev802, align 4
  %call.i1235 = call i32 @__pm_runtime_suspend(ptr noundef %609, i32 noundef 13) #20
  %inc805 = add nuw i32 %i.91322, 1
  %exitcond1325.not = icmp eq i32 %inc805, %crtc_disable_count.0.lcssa
  br i1 %exitcond1325.not, label %for.body801.for.end806_crit_edge, label %for.body801.for.body801_crit_edge

for.body801.for.body801_crit_edge:                ; preds = %for.body801
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body801

for.body801.for.end806_crit_edge:                 ; preds = %for.body801
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end806

for.end806:                                       ; preds = %for.body801.for.end806_crit_edge, %if.end796.for.end806_crit_edge
  %dev807 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 2
  %610 = ptrtoint ptr %dev807 to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load ptr, ptr %dev807, align 4
  %call.i1236 = call i64 @ktime_get_mono_fast_ns() #20
  %last_busy.i = getelementptr inbounds %struct.device, ptr %611, i32 0, i32 12, i32 22
  %612 = ptrtoint ptr %last_busy.i to i32
  call void @__asan_store8_noabort(i32 %612)
  store volatile i64 %call.i1236, ptr %last_busy.i, align 8
  %tobool808.not = icmp eq ptr %dc_state_temp.0, null
  br i1 %tobool808.not, label %for.end806.if.end810_crit_edge, label %if.then809

for.end806.if.end810_crit_edge:                   ; preds = %for.end806
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end810

if.then809:                                       ; preds = %for.end806
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_release_state(ptr noundef nonnull %dc_state_temp.0) #20
  br label %if.end810

if.end810:                                        ; preds = %if.then809, %for.end806.if.end810_crit_edge
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_atomic_commit_tail_begin(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_atomic_commit_tail_begin, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !997
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !998
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !998
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_atomic_commit_tail_begin.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_atomic_commit_tail_begin.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 348, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_update_legacy_modeset_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_calc_timestamping_constants(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_stream_set_cursor_position(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_dm_psr_disable_all(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_commit_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_stream_get_status(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_stream_get_status_from_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @hdcp_reset_display(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @hdcp_update_display(ptr noundef, i32 noundef, ptr noundef, i8 noundef zeroext, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_connector_atomic_hdr_metadata_equal(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_commit_updates_for_stream(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @_raw_spin_lock_irqsave(ptr noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_crtc_configure_crc_source(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @amdgpu_dm_commit_planes(ptr nocapture noundef readonly %state, ptr noundef %dc_state, ptr noundef %dev, ptr noundef %dm, ptr noundef %pcrtc, i1 noundef zeroext %wait_for_vblank) unnamed_addr #0 align 64 {
entry:
  %agg.tmp.sroa.0.i.i = alloca i32, align 4
  %vrr_params.i = alloca %struct.mod_vrr_params, align 4
  %vrr_infopacket.i = alloca %struct.dc_info_packet, align 1
  %vpos = alloca i32, align 4
  %hpos = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %0 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtcs.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_crtc, ptr %pcrtc, i32 0, i32 8
  %2 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index.i.i, align 4
  %new_state.i = getelementptr %struct.__drm_crtcs_state, ptr %1, i32 %3, i32 3
  %4 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %new_state.i, align 4
  %old_state.i = getelementptr %struct.__drm_crtcs_state, ptr %1, i32 %3, i32 2
  %6 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %old_state.i, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %vpos) #20
  %8 = ptrtoint ptr %vpos to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 -1, ptr %vpos, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %hpos) #20
  %9 = ptrtoint ptr %hpos to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 -1, ptr %hpos, align 4, !annotation !976
  %freesync_config.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 13
  %10 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %freesync_config.i, align 4
  %12 = add i32 %11, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %12)
  %13 = icmp ult i32 %12, 2
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11) to i32))
  %14 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %14, i32 noundef 3520, i32 noundef 1304) #26
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.328) #20
  br label %cleanup395

if.end:                                           ; preds = %entry
  %active_planes = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 6
  %15 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %active_planes, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %16)
  %cmp = icmp eq i32 %16, 0
  br i1 %cmp, label %if.then11, label %if.end.if.end12_crit_edge

if.end.if.end12_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12

if.then11:                                        ; preds = %if.end
  %dev.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %17 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %dev.i, align 4
  %num_total_plane17.i = getelementptr inbounds %struct.drm_device, ptr %18, i32 0, i32 30, i32 17
  %19 = ptrtoint ptr %num_total_plane17.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %num_total_plane17.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %20)
  %cmp18.i = icmp sgt i32 %20, 0
  br i1 %cmp18.i, label %for.body.lr.ph.i, label %if.then11.if.end12_crit_edge

if.then11.if.end12_crit_edge:                     ; preds = %if.then11
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12

for.body.lr.ph.i:                                 ; preds = %if.then11
  %planes.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.019.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %21 = ptrtoint ptr %planes.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %planes.i, align 4
  %arrayidx.i = getelementptr %struct.__drm_planes_state, ptr %22, i32 %i.019.i
  %23 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %arrayidx.i, align 4
  %tobool.not.i = icmp eq ptr %24, null
  br i1 %tobool.not.i, label %for.body.i.for.inc.i_crit_edge, label %land.lhs.true.i

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

land.lhs.true.i:                                  ; preds = %for.body.i
  %type.i = getelementptr inbounds %struct.drm_plane, ptr %24, i32 0, i32 16
  %25 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %26)
  %cmp6.i = icmp eq i32 %26, 2
  br i1 %cmp6.i, label %if.then7.i, label %land.lhs.true.i.for.inc.i_crit_edge

land.lhs.true.i.for.inc.i_crit_edge:              ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i

if.then7.i:                                       ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  %old_state.i582 = getelementptr %struct.__drm_planes_state, ptr %22, i32 %i.019.i, i32 2
  %27 = ptrtoint ptr %old_state.i582 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %old_state.i582, align 4
  tail call fastcc void @handle_cursor_update(ptr noundef nonnull %24, ptr noundef %28) #20
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then7.i, %land.lhs.true.i.for.inc.i_crit_edge, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.019.i, 1
  %29 = ptrtoint ptr %dev.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %dev.i, align 4
  %num_total_plane.i = getelementptr inbounds %struct.drm_device, ptr %30, i32 0, i32 30, i32 17
  %31 = ptrtoint ptr %num_total_plane.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %num_total_plane.i, align 4
  %cmp.i = icmp slt i32 %inc.i, %32
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.if.end12_crit_edge

for.inc.i.if.end12_crit_edge:                     ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i

if.end12:                                         ; preds = %for.inc.i.if.end12_crit_edge, %if.then11.if.end12_crit_edge, %if.end.if.end12_crit_edge
  %dev13 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %33 = ptrtoint ptr %dev13 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %dev13, align 4
  %num_total_plane620 = getelementptr inbounds %struct.drm_device, ptr %34, i32 0, i32 30, i32 17
  %35 = ptrtoint ptr %num_total_plane620 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %num_total_plane620, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp14621.not = icmp eq i32 %36, 0
  br i1 %cmp14621.not, label %if.end12.lor.lhs.false250_crit_edge, label %for.body.lr.ph

if.end12.lor.lhs.false250_crit_edge:              ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false250

for.body.lr.ph:                                   ; preds = %if.end12
  %planes = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  %color_mgmt_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 3
  %adev = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 12
  %update_type = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 5
  %primary = getelementptr inbounds %struct.drm_crtc, ptr %pcrtc, i32 0, i32 6
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 1
  %freesync_module.i = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 33
  %adjust.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 8
  %freesync_timing_changed.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 8
  %vrr_infopacket37.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 14
  %freesync_vrr_info_changed.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 9
  %vrr_enabled.i = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 15
  %state.i = getelementptr inbounds %struct.mod_vrr_params, ptr %vrr_params.i, i32 0, i32 2
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 1
  %state95 = getelementptr inbounds %struct.drm_crtc, ptr %pcrtc, i32 0, i32 22
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0625 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %pflip_present.0.off0624 = phi i1 [ false, %for.body.lr.ph ], [ %pflip_present.2.off0, %for.inc.for.body_crit_edge ]
  %planes_count.0622 = phi i32 [ 0, %for.body.lr.ph ], [ %planes_count.2, %for.inc.for.body_crit_edge ]
  %37 = ptrtoint ptr %planes to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %planes, align 4
  %arrayidx = getelementptr %struct.__drm_planes_state, ptr %38, i32 %i.0625
  %39 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %arrayidx, align 4
  %tobool15.not = icmp eq ptr %40, null
  br i1 %tobool15.not, label %for.body.for.inc_crit_edge, label %land.lhs.true

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true:                                    ; preds = %for.body
  %old_state = getelementptr %struct.__drm_planes_state, ptr %38, i32 %i.0625, i32 2
  %41 = ptrtoint ptr %old_state to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %old_state, align 4
  %new_state = getelementptr %struct.__drm_planes_state, ptr %38, i32 %i.0625, i32 3
  %43 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %new_state, align 4
  %fb25 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 2
  %45 = ptrtoint ptr %fb25 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %fb25, align 4
  %type = getelementptr inbounds %struct.drm_plane, ptr %40, i32 0, i32 16
  %47 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %48)
  %cmp29 = icmp eq i32 %48, 2
  br i1 %cmp29, label %land.lhs.true.for.inc_crit_edge, label %if.end31

land.lhs.true.for.inc_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end31:                                         ; preds = %land.lhs.true
  %crtc24 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 1
  %49 = ptrtoint ptr %crtc24 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %crtc24, align 4
  %tobool32.not = icmp ne ptr %46, null
  %tobool33.not = icmp ne ptr %50, null
  %or.cond = select i1 %tobool32.not, i1 %tobool33.not, i1 false
  %cmp35.not = icmp eq ptr %50, %pcrtc
  %or.cond579 = select i1 %or.cond, i1 %cmp35.not, i1 false
  br i1 %or.cond579, label %if.end37, label %if.end31.for.inc_crit_edge

if.end31.for.inc_crit_edge:                       ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end37:                                         ; preds = %if.end31
  %51 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %crtcs.i, align 4
  %53 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %index.i.i, align 4
  %new_state.i585 = getelementptr %struct.__drm_crtcs_state, ptr %52, i32 %54, i32 3
  %55 = ptrtoint ptr %new_state.i585 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %new_state.i585, align 4
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %56, i32 0, i32 2
  %57 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %active, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %58)
  %tobool39.not = icmp eq i8 %58, 0
  br i1 %tobool39.not, label %if.end37.for.inc_crit_edge, label %if.end41

if.end37.for.inc_crit_edge:                       ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end41:                                         ; preds = %if.end37
  %dc_state42 = getelementptr inbounds %struct.dm_plane_state, ptr %44, i32 0, i32 1
  %59 = ptrtoint ptr %dc_state42 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %dc_state42, align 4
  %arrayidx43 = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622
  %61 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_store4_noabort(i32 %61)
  store ptr %60, ptr %arrayidx43, align 8
  %62 = ptrtoint ptr %color_mgmt_changed to i32
  call void @__asan_load1_noabort(i32 %62)
  %bf.load = load i8, ptr %color_mgmt_changed, align 2
  %63 = and i8 %bf.load, 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %63)
  %bf.cast.not = icmp eq i8 %63, 0
  br i1 %bf.cast.not, label %if.end41.if.end53_crit_edge, label %if.then44

if.end41.if.end53_crit_edge:                      ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end53

if.then44:                                        ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #22
  %gamma_correction = getelementptr inbounds %struct.dc_plane_state, ptr %60, i32 0, i32 10
  %64 = ptrtoint ptr %gamma_correction to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %gamma_correction, align 8
  %gamma = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 5
  %66 = ptrtoint ptr %gamma to i32
  call void @__asan_store4_noabort(i32 %66)
  store ptr %65, ptr %gamma, align 8
  %in_transfer_func = getelementptr inbounds %struct.dc_plane_state, ptr %60, i32 0, i32 11
  %67 = ptrtoint ptr %in_transfer_func to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %in_transfer_func, align 4
  %in_transfer_func49 = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 6
  %69 = ptrtoint ptr %in_transfer_func49 to i32
  call void @__asan_store4_noabort(i32 %69)
  store ptr %68, ptr %in_transfer_func49, align 4
  %gamut_remap_matrix = getelementptr inbounds %struct.dc_plane_state, ptr %60, i32 0, i32 16
  %gamut_remap_matrix52 = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 12
  %70 = ptrtoint ptr %gamut_remap_matrix52 to i32
  call void @__asan_store4_noabort(i32 %70)
  store ptr %gamut_remap_matrix, ptr %gamut_remap_matrix52, align 4
  br label %if.end53

if.end53:                                         ; preds = %if.then44, %if.end41.if.end53_crit_edge
  %71 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %adev, align 4
  %arrayidx54 = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 2, i32 %planes_count.0622
  %call55 = call fastcc i32 @fill_dc_scaling_info(ptr noundef %72, ptr noundef %44, ptr noundef %arrayidx54)
  %scaling_info = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 3
  %73 = ptrtoint ptr %scaling_info to i32
  call void @__asan_store4_noabort(i32 %73)
  store ptr %arrayidx54, ptr %scaling_info, align 4
  %fb60 = getelementptr inbounds %struct.drm_plane_state, ptr %42, i32 0, i32 2
  %74 = ptrtoint ptr %fb60 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %fb60, align 4
  %tobool61.not = icmp eq ptr %75, null
  br i1 %tobool61.not, label %if.end53.if.then69_crit_edge, label %land.end

if.end53.if.then69_crit_edge:                     ; preds = %if.end53
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then69

land.end:                                         ; preds = %if.end53
  %76 = ptrtoint ptr %fb25 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %fb25, align 4
  %tobool63 = icmp ne ptr %77, null
  %spec.select = select i1 %pflip_present.0.off0624, i1 true, i1 %tobool63
  br i1 %tobool63, label %if.end70, label %land.end.if.then69_crit_edge

land.end.if.then69_crit_edge:                     ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then69

if.then69:                                        ; preds = %land.end.if.then69_crit_edge, %if.end53.if.then69_crit_edge
  %spec.select615 = phi i1 [ %spec.select, %land.end.if.then69_crit_edge ], [ %pflip_present.0.off0624, %if.end53.if.then69_crit_edge ]
  %add = add i32 %planes_count.0622, 1
  br label %for.inc

if.end70:                                         ; preds = %land.end
  %obj = getelementptr inbounds %struct.drm_framebuffer, ptr %46, i32 0, i32 15
  %78 = ptrtoint ptr %obj to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %obj, align 4
  %resv = getelementptr inbounds %struct.drm_gem_object, ptr %79, i32 0, i32 9
  %80 = ptrtoint ptr %resv to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %resv, align 8
  %call76 = call i32 @dma_resv_wait_timeout(ptr noundef %81, i1 noundef zeroext true, i1 noundef zeroext false, i32 noundef 500) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call76)
  %cmp77 = icmp slt i32 %call76, 1
  br i1 %cmp77, label %if.then80, label %if.end70.if.end81_crit_edge, !prof !975

if.end70.if.end81_crit_edge:                      ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end81

if.then80:                                        ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.329) #20
  br label %if.end81

if.end81:                                         ; preds = %if.then80, %if.end70.if.end81_crit_edge
  %82 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %adev, align 4
  %tiling_flags = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %46, i32 0, i32 1
  %84 = ptrtoint ptr %tiling_flags to i32
  call void @__asan_load8_noabort(i32 %84)
  %85 = load i64, ptr %tiling_flags, align 8
  %arrayidx83 = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 1, i32 %planes_count.0622
  %arrayidx84 = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 3, i32 %planes_count.0622
  %tmz_surface = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %46, i32 0, i32 2
  %86 = ptrtoint ptr %tmz_surface to i32
  call void @__asan_load1_noabort(i32 %86)
  %87 = load i8, ptr %tmz_surface, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %87)
  %tobool85 = icmp ne i8 %87, 0
  %call86 = call fastcc i32 @fill_dc_plane_info_and_addr(ptr noundef %83, ptr noundef %44, i64 noundef %85, ptr noundef %arrayidx83, ptr noundef %arrayidx84, i1 noundef zeroext %tobool85, i1 noundef zeroext false)
  %88 = ptrtoint ptr %44 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %44, align 4
  %index = getelementptr inbounds %struct.drm_plane, ptr %89, i32 0, i32 17
  %90 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %index, align 4
  %dcc = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 1, i32 %planes_count.0622, i32 2
  %92 = ptrtoint ptr %dcc to i32
  call void @__asan_load1_noabort(i32 %92)
  %93 = load i8, ptr %dcc, align 4, !range !977
  %94 = zext i8 %93 to i32
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.330, i32 noundef %91, i32 noundef %94) #20
  %plane_info = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 2
  %95 = ptrtoint ptr %plane_info to i32
  call void @__asan_store4_noabort(i32 %95)
  store ptr %arrayidx83, ptr %plane_info, align 8
  %96 = ptrtoint ptr %state95 to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %state95, align 4
  %async_flip = getelementptr inbounds %struct.drm_crtc_state, ptr %97, i32 0, i32 14
  %98 = ptrtoint ptr %async_flip to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %async_flip, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %99)
  %tobool96.not = icmp eq i8 %99, 0
  br i1 %tobool96.not, label %if.end81.land.end101_crit_edge, label %land.rhs98

if.end81.land.end101_crit_edge:                   ; preds = %if.end81
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.end101

land.rhs98:                                       ; preds = %if.end81
  call void @__sanitizer_cov_trace_pc() #22
  %100 = ptrtoint ptr %update_type to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %update_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %101)
  %cmp99 = icmp eq i32 %101, 0
  br label %land.end101

land.end101:                                      ; preds = %land.rhs98, %if.end81.land.end101_crit_edge
  %102 = phi i1 [ false, %if.end81.land.end101_crit_edge ], [ %cmp99, %land.rhs98 ]
  %flip_immediate = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 3, i32 %planes_count.0622, i32 2
  %frombool104 = zext i1 %102 to i8
  %103 = ptrtoint ptr %flip_immediate to i32
  call void @__asan_store1_noabort(i32 %103)
  store i8 %frombool104, ptr %flip_immediate, align 4
  %call.i = call i64 @ktime_get() #20
  %104 = call { i64, i32 } asm "umull\09${0:Q}, ${0:R}, ${2:Q}, ${3:Q}\0A\09cmn\09${0:Q}, ${2:Q}\0A\09adcs\09${0:R}, ${0:R}, ${2:R}\0A\09adc\09${0:Q}, $1, #0", "=&r,=&{r12},r,r,1,~{cc}"(i64 -9002011107970261189, i64 %call.i, i32 0) #28, !srcloc !999
  %asmresult.i.i.i = extractvalue { i64, i32 } %104, 0
  %asmresult4.i.i.i = extractvalue { i64, i32 } %104, 1
  %105 = call { i64, i32 } asm "umlal\09${0:R}, ${0:Q}, ${2:R}, ${3:Q}\0A\09umlal\09${0:R}, $1, ${2:Q}, ${3:R}\0A\09mov\09${0:R}, #0\0A\09adds\09${0:Q}, $1, ${0:Q}\0A\09adc\09${0:R}, ${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${2:R}, ${3:R}", "=&r,=&{r12},r,r,0,1,~{cc}"(i64 -9002011107970261189, i64 %call.i, i64 %asmresult.i.i.i, i32 %asmresult4.i.i.i) #28, !srcloc !1000
  %asmresult10.i.i.i = extractvalue { i64, i32 } %105, 0
  %div158.i.i619 = lshr i64 %asmresult10.i.i.i, 9
  %conv107 = trunc i64 %div158.i.i619 to i32
  %flip_timestamp_in_us = getelementptr %struct.anon.242, ptr %call7.i.i, i32 0, i32 3, i32 %planes_count.0622, i32 1
  %106 = ptrtoint ptr %flip_timestamp_in_us to i32
  call void @__asan_store4_noabort(i32 %106)
  store i32 %conv107, ptr %flip_timestamp_in_us, align 8
  %flip_addr = getelementptr [3 x %struct.dc_surface_update], ptr %call7.i.i, i32 0, i32 %planes_count.0622, i32 1
  %107 = ptrtoint ptr %flip_addr to i32
  call void @__asan_store4_noabort(i32 %107)
  store ptr %arrayidx84, ptr %flip_addr, align 4
  %108 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_store4_noabort(i32 %108)
  store ptr %60, ptr %arrayidx43, align 8
  %tobool120.not = icmp eq ptr %60, null
  br i1 %tobool120.not, label %if.then121, label %if.end122

if.then121:                                       ; preds = %land.end101
  call void @__sanitizer_cov_trace_pc() #22
  %109 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %crtc_id, align 8
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.331, i32 noundef %110) #20
  br label %for.inc

if.end122:                                        ; preds = %land.end101
  %111 = ptrtoint ptr %primary to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %primary, align 4
  %cmp123 = icmp eq ptr %40, %112
  br i1 %cmp123, label %if.then125, label %if.end122.if.end129_crit_edge

if.end122.if.end129_crit_edge:                    ; preds = %if.end122
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end129

if.then125:                                       ; preds = %if.end122
  %113 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %stream, align 4
  %115 = ptrtoint ptr %flip_timestamp_in_us to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %flip_timestamp_in_us, align 8
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %vrr_params.i) #20
  call void @llvm.lifetime.start.p0(i64 37, ptr nonnull %vrr_infopacket.i) #20
  %117 = call ptr @memset(ptr %vrr_infopacket.i, i32 0, i32 37)
  %118 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %adev, align 4
  %120 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %5, align 4
  %tobool.not.i586 = icmp eq ptr %114, null
  br i1 %tobool.not.i586, label %if.then125.update_freesync_state_on_stream.exit_crit_edge, label %if.end.i

if.then125.update_freesync_state_on_stream.exit_crit_edge: ; preds = %if.then125
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_freesync_state_on_stream.exit

if.end.i:                                         ; preds = %if.then125
  %timing.i = getelementptr inbounds %struct.dc_stream_state, ptr %114, i32 0, i32 5
  %122 = ptrtoint ptr %timing.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load i32, ptr %timing.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %123)
  %tobool2.not.i = icmp eq i32 %123, 0
  br i1 %tobool2.not.i, label %if.end.i.update_freesync_state_on_stream.exit_crit_edge, label %lor.lhs.false.i

if.end.i.update_freesync_state_on_stream.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_freesync_state_on_stream.exit

lor.lhs.false.i:                                  ; preds = %if.end.i
  %v_total.i = getelementptr inbounds %struct.dc_stream_state, ptr %114, i32 0, i32 5, i32 6
  %124 = ptrtoint ptr %v_total.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %v_total.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %125)
  %tobool4.not.i = icmp eq i32 %125, 0
  br i1 %tobool4.not.i, label %lor.lhs.false.i.update_freesync_state_on_stream.exit_crit_edge, label %if.then15.i

lor.lhs.false.i.update_freesync_state_on_stream.exit_crit_edge: ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_freesync_state_on_stream.exit

if.then15.i:                                      ; preds = %lor.lhs.false.i
  %event_lock.i = getelementptr inbounds %struct.amdgpu_device, ptr %119, i32 0, i32 2, i32 28
  %call10.i = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock.i) #20
  %vrr_params13.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %121, i32 0, i32 25, i32 1
  %126 = call ptr @memcpy(ptr %vrr_params.i, ptr %vrr_params13.i, i32 80)
  %127 = ptrtoint ptr %freesync_module.i to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %freesync_module.i, align 8
  call void @mod_freesync_handle_preflip(ptr noundef %128, ptr noundef nonnull %60, ptr noundef nonnull %114, i32 noundef %116, ptr noundef nonnull %vrr_params.i) #20
  %family.i = getelementptr inbounds %struct.amdgpu_device, ptr %119, i32 0, i32 6
  %129 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %130)
  %cmp16.i = icmp ult i32 %130, 141
  br i1 %cmp16.i, label %land.lhs.true.i587, label %if.then15.i.if.end24.i_crit_edge

if.then15.i.if.end24.i_crit_edge:                 ; preds = %if.then15.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24.i

land.lhs.true.i587:                               ; preds = %if.then15.i
  %131 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %freesync_config.i, align 4
  %133 = add i32 %132, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %133)
  %134 = icmp ult i32 %133, 2
  br i1 %134, label %if.then20.i, label %land.lhs.true.i587.if.end24.i_crit_edge

land.lhs.true.i587.if.end24.i_crit_edge:          ; preds = %land.lhs.true.i587
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end24.i

if.then20.i:                                      ; preds = %land.lhs.true.i587
  call void @__sanitizer_cov_trace_pc() #22
  %135 = ptrtoint ptr %freesync_module.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %freesync_module.i, align 8
  call void @mod_freesync_handle_v_update(ptr noundef %136, ptr noundef nonnull %114, ptr noundef nonnull %vrr_params.i) #20
  %137 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %dm, align 8
  %139 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %stream, align 4
  %call22.i = call zeroext i1 @dc_stream_adjust_vmin_vmax(ptr noundef %138, ptr noundef %140, ptr noundef %adjust.i) #20
  br label %if.end24.i

if.end24.i:                                       ; preds = %if.then20.i, %land.lhs.true.i587.if.end24.i_crit_edge, %if.then15.i.if.end24.i_crit_edge
  %141 = ptrtoint ptr %freesync_module.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %freesync_module.i, align 8
  call void @mod_freesync_build_vrr_infopacket(ptr noundef %142, ptr noundef nonnull %114, ptr noundef nonnull %vrr_params.i, i32 noundef 0, i32 noundef 0, ptr noundef nonnull %vrr_infopacket.i, i1 noundef zeroext false) #20
  %adjust29.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %121, i32 0, i32 25, i32 1, i32 8
  %bcmp.i = call i32 @bcmp(ptr noundef dereferenceable(16) %adjust29.i, ptr noundef dereferenceable(16) %adjust.i, i32 16) #23
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bcmp.i)
  %cmp32.i = icmp ne i32 %bcmp.i, 0
  %conv33.i = zext i1 %cmp32.i to i8
  %143 = ptrtoint ptr %freesync_timing_changed.i to i32
  call void @__asan_load1_noabort(i32 %143)
  %144 = load i8, ptr %freesync_timing_changed.i, align 4, !range !977
  %or.i = or i8 %144, %conv33.i
  store i8 %or.i, ptr %freesync_timing_changed.i, align 4
  %bcmp97.i = call i32 @bcmp(ptr noundef dereferenceable(37) %vrr_infopacket37.i, ptr noundef nonnull dereferenceable(37) %vrr_infopacket.i, i32 37) #23
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bcmp97.i)
  %cmp39.i = icmp ne i32 %bcmp97.i, 0
  %conv40.i = zext i1 %cmp39.i to i8
  %145 = ptrtoint ptr %freesync_vrr_info_changed.i to i32
  call void @__asan_load1_noabort(i32 %145)
  %146 = load i8, ptr %freesync_vrr_info_changed.i, align 1, !range !977
  %or43.i = or i8 %146, %conv40.i
  store i8 %or43.i, ptr %freesync_vrr_info_changed.i, align 1
  %147 = call ptr @memcpy(ptr %vrr_params13.i, ptr %vrr_params.i, i32 80)
  %148 = call ptr @memcpy(ptr %vrr_infopacket37.i, ptr %vrr_infopacket.i, i32 37)
  %adjust49.i = getelementptr inbounds %struct.dc_stream_state, ptr %114, i32 0, i32 6
  %149 = call ptr @memcpy(ptr %adjust49.i, ptr %adjust29.i, i32 16)
  %vrr_infopacket53.i = getelementptr inbounds %struct.dc_stream_state, ptr %114, i32 0, i32 7
  %150 = call ptr @memcpy(ptr %vrr_infopacket53.i, ptr %vrr_infopacket.i, i32 37)
  %151 = load i8, ptr %freesync_vrr_info_changed.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %151)
  %tobool55.not.i = icmp eq i8 %151, 0
  br i1 %tobool55.not.i, label %if.end24.i.if.end63.i_crit_edge, label %if.then56.i

if.end24.i.if.end63.i_crit_edge:                  ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end63.i

if.then56.i:                                      ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #22
  %152 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %5, align 4
  %base59.i = getelementptr inbounds %struct.drm_crtc, ptr %153, i32 0, i32 5
  %154 = ptrtoint ptr %base59.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load i32, ptr %base59.i, align 8
  %156 = ptrtoint ptr %vrr_enabled.i to i32
  call void @__asan_load1_noabort(i32 %156)
  %157 = load i8, ptr %vrr_enabled.i, align 1, !range !977
  %158 = zext i8 %157 to i32
  %159 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load i32, ptr %state.i, align 4
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.340, i32 noundef %155, i32 noundef %158, i32 noundef %160) #20
  br label %if.end63.i

if.end63.i:                                       ; preds = %if.then56.i, %if.end24.i.if.end63.i_crit_edge
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock.i, i32 noundef %call10.i) #20
  br label %update_freesync_state_on_stream.exit

update_freesync_state_on_stream.exit:             ; preds = %if.end63.i, %lor.lhs.false.i.update_freesync_state_on_stream.exit_crit_edge, %if.end.i.update_freesync_state_on_stream.exit_crit_edge, %if.then125.update_freesync_state_on_stream.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 37, ptr nonnull %vrr_infopacket.i) #20
  call void @llvm.lifetime.end.p0(i64 80, ptr nonnull %vrr_params.i) #20
  br label %if.end129

if.end129:                                        ; preds = %update_freesync_state_on_stream.exit, %if.end122.if.end129_crit_edge
  %161 = getelementptr inbounds %struct.dc_plane_address, ptr %arrayidx84, i32 0, i32 2
  %high_part = getelementptr inbounds %struct.anon.90, ptr %161, i32 0, i32 1
  %162 = ptrtoint ptr %high_part to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %high_part, align 4
  %164 = ptrtoint ptr %161 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load i32, ptr %161, align 8
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.332, ptr noundef nonnull @__func__.amdgpu_dm_commit_planes, i32 noundef %163, i32 noundef %165) #20
  %add137 = add i32 %planes_count.0622, 1
  br label %for.inc

for.inc:                                          ; preds = %if.end129, %if.then121, %if.then69, %if.end37.for.inc_crit_edge, %if.end31.for.inc_crit_edge, %land.lhs.true.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %planes_count.2 = phi i32 [ %planes_count.0622, %for.body.for.inc_crit_edge ], [ %add137, %if.end129 ], [ %planes_count.0622, %if.then121 ], [ %add, %if.then69 ], [ %planes_count.0622, %land.lhs.true.for.inc_crit_edge ], [ %planes_count.0622, %if.end31.for.inc_crit_edge ], [ %planes_count.0622, %if.end37.for.inc_crit_edge ]
  %pflip_present.2.off0 = phi i1 [ %pflip_present.0.off0624, %for.body.for.inc_crit_edge ], [ %spec.select, %if.end129 ], [ %spec.select, %if.then121 ], [ %spec.select615, %if.then69 ], [ %pflip_present.0.off0624, %land.lhs.true.for.inc_crit_edge ], [ %pflip_present.0.off0624, %if.end31.for.inc_crit_edge ], [ %pflip_present.0.off0624, %if.end37.for.inc_crit_edge ]
  %inc = add nuw i32 %i.0625, 1
  %166 = ptrtoint ptr %dev13 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %dev13, align 4
  %num_total_plane = getelementptr inbounds %struct.drm_device, ptr %167, i32 0, i32 30, i32 17
  %168 = ptrtoint ptr %num_total_plane to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %num_total_plane, align 4
  %cmp14 = icmp ult i32 %inc, %169
  br i1 %cmp14, label %for.inc.for.body_crit_edge, label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.inc
  br i1 %pflip_present.2.off0, label %if.then146, label %for.end.if.end248_crit_edge

for.end.if.end248_crit_edge:                      ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end248

if.then146:                                       ; preds = %for.end
  br i1 %13, label %do.body151, label %if.then148

if.then148:                                       ; preds = %if.then146
  call void @__sanitizer_cov_trace_pc() #22
  %call149 = call i32 @amdgpu_get_vblank_counter_kms(ptr noundef %pcrtc) #20
  br label %if.end163

do.body151:                                       ; preds = %if.then146
  call void @__sanitizer_cov_trace_pc() #22
  %170 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %pcrtc, align 8
  %event_lock = getelementptr inbounds %struct.drm_device, ptr %171, i32 0, i32 28
  %call157 = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock) #20
  %dm_irq_params = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 25
  %172 = ptrtoint ptr %dm_irq_params to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %dm_irq_params, align 8
  %174 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %pcrtc, align 8
  %event_lock162 = getelementptr inbounds %struct.drm_device, ptr %175, i32 0, i32 28
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock162, i32 noundef %call157) #20
  br label %if.end163

if.end163:                                        ; preds = %do.body151, %if.then148
  %last_flip_vblank.0 = phi i32 [ %173, %do.body151 ], [ %call149, %if.then148 ]
  %conv165 = zext i1 %wait_for_vblank to i32
  %add166 = add i32 %last_flip_vblank.0, %conv165
  %ddev = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 13
  %enabled = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 2
  %176 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %176)
  %177 = load i8, ptr %enabled, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %177)
  %tobool167.not628 = icmp eq i8 %177, 0
  br i1 %tobool167.not628, label %if.end163.while.end_crit_edge, label %land.lhs.true169.lr.ph

if.end163.while.end_crit_edge:                    ; preds = %if.end163
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

land.lhs.true169.lr.ph:                           ; preds = %if.end163
  %crtc_id170 = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 1
  %hwmode = getelementptr inbounds %struct.drm_crtc, ptr %pcrtc, i32 0, i32 13
  br label %land.lhs.true169

land.lhs.true169:                                 ; preds = %while.body.land.lhs.true169_crit_edge, %land.lhs.true169.lr.ph
  %178 = ptrtoint ptr %ddev to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %ddev, align 8
  %180 = ptrtoint ptr %crtc_id170 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %crtc_id170, align 8
  %call171 = call i32 @amdgpu_display_get_crtc_scanoutpos(ptr noundef %179, i32 noundef %181, i32 noundef 0, ptr noundef nonnull %vpos, ptr noundef nonnull %hpos, ptr noundef null, ptr noundef null, ptr noundef %hwmode) #20
  %and = and i32 %call171, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %and)
  %cmp172 = icmp eq i32 %and, 3
  br i1 %cmp172, label %land.rhs174, label %land.lhs.true169.while.end_crit_edge

land.lhs.true169.while.end_crit_edge:             ; preds = %land.lhs.true169
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

land.rhs174:                                      ; preds = %land.lhs.true169
  %call175 = call i32 @amdgpu_get_vblank_counter_kms(ptr noundef %pcrtc) #20
  %sub = sub i32 %add166, %call175
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sub)
  %cmp176 = icmp sgt i32 %sub, 0
  br i1 %cmp176, label %while.body, label %land.rhs174.while.end_crit_edge

land.rhs174.while.end_crit_edge:                  ; preds = %land.rhs174
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.body:                                       ; preds = %land.rhs174
  call void @usleep_range_state(i32 noundef 1000, i32 noundef 1100, i32 noundef 2) #20
  %182 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %182)
  %183 = load i8, ptr %enabled, align 4, !range !977
  %tobool167.not = icmp eq i8 %183, 0
  br i1 %tobool167.not, label %while.body.while.end_crit_edge, label %while.body.land.lhs.true169_crit_edge

while.body.land.lhs.true169_crit_edge:            ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true169

while.body.while.end_crit_edge:                   ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.end:                                        ; preds = %while.body.while.end_crit_edge, %land.rhs174.while.end_crit_edge, %land.lhs.true169.while.end_crit_edge, %if.end163.while.end_crit_edge
  %state180 = getelementptr inbounds %struct.drm_crtc, ptr %pcrtc, i32 0, i32 22
  %184 = ptrtoint ptr %state180 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %state180, align 4
  %event = getelementptr inbounds %struct.drm_crtc_state, ptr %185, i32 0, i32 18
  %186 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %event, align 4
  %tobool181.not = icmp eq ptr %187, null
  br i1 %tobool181.not, label %while.end.if.end238_crit_edge, label %land.lhs.true182

while.end.if.end238_crit_edge:                    ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end238

land.lhs.true182:                                 ; preds = %while.end
  %188 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %active_planes, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %189)
  %cmp184 = icmp sgt i32 %189, 0
  br i1 %cmp184, label %land.lhs.true186, label %land.lhs.true182.if.end238_crit_edge

land.lhs.true182.if.end238_crit_edge:             ; preds = %land.lhs.true182
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end238

land.lhs.true186:                                 ; preds = %land.lhs.true182
  %force_dpms_off = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 12
  %190 = ptrtoint ptr %force_dpms_off to i32
  call void @__asan_load1_noabort(i32 %190)
  %191 = load i8, ptr %force_dpms_off, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %191)
  %tobool187.not = icmp eq i8 %191, 0
  br i1 %tobool187.not, label %if.then188, label %land.lhs.true186.if.end238_crit_edge

land.lhs.true186.if.end238_crit_edge:             ; preds = %land.lhs.true186
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end238

if.then188:                                       ; preds = %land.lhs.true186
  %call189 = call i32 @drm_crtc_vblank_get(ptr noundef %pcrtc) #20
  %192 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %pcrtc, align 8
  %event_lock198 = getelementptr inbounds %struct.drm_device, ptr %193, i32 0, i32 28
  %call200 = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock198) #20
  %pflip_status = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 23
  %194 = ptrtoint ptr %pflip_status to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %pflip_status, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %195)
  %cmp205.not = icmp eq i32 %195, 0
  br i1 %cmp205.not, label %if.then188.if.end228_crit_edge, label %do.end222, !prof !974

if.then188.if.end228_crit_edge:                   ; preds = %if.then188
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end228

do.end222:                                        ; preds = %if.then188
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 9311, i32 noundef 9, ptr noundef null) #20
  br label %if.end228

if.end228:                                        ; preds = %do.end222, %if.then188.if.end228_crit_edge
  %196 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %pcrtc, align 8
  %event_lock.i588 = getelementptr inbounds %struct.drm_device, ptr %197, i32 0, i32 28
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %agg.tmp.sroa.0.i.i)
  %198 = ptrtoint ptr %event_lock.i588 to i32
  call void @__asan_load4_noabort(i32 %198)
  %agg.tmp.sroa.0.0.copyload.i.i = load volatile i32, ptr %event_lock.i588, align 4
  %199 = ptrtoint ptr %agg.tmp.sroa.0.i.i to i32
  call void @__asan_store4_noabort(i32 %199)
  store volatile i32 %agg.tmp.sroa.0.0.copyload.i.i, ptr %agg.tmp.sroa.0.i.i, align 4
  %lock.sroa.0.0.extract.shift.i.i.i = lshr i32 %agg.tmp.sroa.0.0.copyload.i.i, 16
  %conv.i.i.i = and i32 %agg.tmp.sroa.0.0.copyload.i.i, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %conv.i.i.i, i32 %lock.sroa.0.0.extract.shift.i.i.i)
  %cmp.i.i.not.i = icmp eq i32 %conv.i.i.i, %lock.sroa.0.0.extract.shift.i.i.i
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %agg.tmp.sroa.0.i.i)
  br i1 %cmp.i.i.not.i, label %do.body4.i, label %do.end7.i, !prof !975

do.body4.i:                                       ; preds = %if.end228
  call void @__sanitizer_cov_trace_pc() #22
  call void asm sideeffect "1:\09.long ( (((0xe7f001f2) << 24) & 0xFF000000) | (((0xe7f001f2) << 8) & 0x00FF0000) | (((0xe7f001f2) >> 8) & 0x0000FF00) | (((0xe7f001f2) >> 24) & 0x000000FF) )\0A\09\0A.pushsection .rodata.str, \22aMS\22, %progbits, 1\0A2:\09.asciz \22drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c\22\0A.popsection\0A.pushsection __bug_table,\22aw\22\0A.align 2\0A3:\09.word 1b, 2b\0A\09.hword 8896, 0\0A.popsection", ""() #20, !srcloc !1001
  unreachable

do.end7.i:                                        ; preds = %if.end228
  %event.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 43
  %200 = ptrtoint ptr %event.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %event.i, align 8
  %tobool8.not.i = icmp eq ptr %201, null
  br i1 %tobool8.not.i, label %do.end7.i.if.end29.i_crit_edge, label %do.end23.i, !prof !974

do.end7.i.if.end29.i_crit_edge:                   ; preds = %do.end7.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end29.i

do.end23.i:                                       ; preds = %do.end7.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 8897, i32 noundef 9, ptr noundef null) #20
  br label %if.end29.i

if.end29.i:                                       ; preds = %do.end23.i, %do.end7.i.if.end29.i_crit_edge
  %202 = ptrtoint ptr %state180 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %state180, align 4
  %event37.i = getelementptr inbounds %struct.drm_crtc_state, ptr %203, i32 0, i32 18
  %204 = ptrtoint ptr %event37.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %event37.i, align 4
  %206 = ptrtoint ptr %event.i to i32
  call void @__asan_store4_noabort(i32 %206)
  store ptr %205, ptr %event.i, align 8
  %207 = ptrtoint ptr %pflip_status to i32
  call void @__asan_store4_noabort(i32 %207)
  store i32 2, ptr %pflip_status, align 8
  store ptr null, ptr %event37.i, align 4
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @prepare_flip_isr.__UNIQUE_ID_ddebug473, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@amdgpu_dm_commit_planes, %if.then52.i)) #20
          to label %prepare_flip_isr.exit [label %if.then52.i], !srcloc !982

if.then52.i:                                      ; preds = %if.end29.i
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_id.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 1
  %208 = ptrtoint ptr %crtc_id.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %crtc_id.i, align 8
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @prepare_flip_isr.__UNIQUE_ID_ddebug473, ptr noundef nonnull @.str.343, i32 noundef %209) #20
  br label %prepare_flip_isr.exit

prepare_flip_isr.exit:                            ; preds = %if.then52.i, %if.end29.i
  %210 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %pcrtc, align 8
  %event_lock237 = getelementptr inbounds %struct.drm_device, ptr %211, i32 0, i32 28
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock237, i32 noundef %call200) #20
  br label %if.end238

if.end238:                                        ; preds = %prepare_flip_isr.exit, %land.lhs.true186.if.end238_crit_edge, %land.lhs.true182.if.end238_crit_edge, %while.end.if.end238_crit_edge
  %stream239 = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 1
  %212 = ptrtoint ptr %stream239 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %stream239, align 4
  %tobool240.not = icmp eq ptr %213, null
  br i1 %tobool240.not, label %if.end238.if.end248_crit_edge, label %if.then241

if.end238.if.end248_crit_edge:                    ; preds = %if.end238
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end248

if.then241:                                       ; preds = %if.end238
  %freesync_vrr_info_changed = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 9
  %214 = ptrtoint ptr %freesync_vrr_info_changed to i32
  call void @__asan_load1_noabort(i32 %214)
  %215 = load i8, ptr %freesync_vrr_info_changed, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %215)
  %tobool242.not = icmp eq i8 %215, 0
  br i1 %tobool242.not, label %if.then241.if.end248_crit_edge, label %if.then243

if.then241.if.end248_crit_edge:                   ; preds = %if.then241
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end248

if.then243:                                       ; preds = %if.then241
  call void @__sanitizer_cov_trace_pc() #22
  %vrr_infopacket = getelementptr inbounds %struct.dc_stream_state, ptr %213, i32 0, i32 7
  %vrr_infopacket245 = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 8
  %216 = ptrtoint ptr %vrr_infopacket245 to i32
  call void @__asan_store4_noabort(i32 %216)
  store ptr %vrr_infopacket, ptr %vrr_infopacket245, align 8
  br label %if.end248

if.end248:                                        ; preds = %if.then243, %if.then241.if.end248_crit_edge, %if.end238.if.end248_crit_edge, %for.end.if.end248_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %planes_count.2)
  %tobool249.not = icmp eq i32 %planes_count.2, 0
  br i1 %tobool249.not, label %if.end248.lor.lhs.false250_crit_edge, label %if.end248.land.lhs.true254_crit_edge

if.end248.land.lhs.true254_crit_edge:             ; preds = %if.end248
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true254

if.end248.lor.lhs.false250_crit_edge:             ; preds = %if.end248
  call void @__sanitizer_cov_trace_pc() #22
  br label %lor.lhs.false250

lor.lhs.false250:                                 ; preds = %if.end248.lor.lhs.false250_crit_edge, %if.end12.lor.lhs.false250_crit_edge
  %217 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load i32, ptr %active_planes, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %218)
  %cmp252 = icmp eq i32 %218, 0
  br i1 %cmp252, label %lor.lhs.false250.land.lhs.true254_crit_edge, label %lor.lhs.false250.if.then393_crit_edge

lor.lhs.false250.if.then393_crit_edge:            ; preds = %lor.lhs.false250
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then393

lor.lhs.false250.land.lhs.true254_crit_edge:      ; preds = %lor.lhs.false250
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true254

land.lhs.true254:                                 ; preds = %lor.lhs.false250.land.lhs.true254_crit_edge, %if.end248.land.lhs.true254_crit_edge
  %planes_count.0.lcssa631634 = phi i32 [ 0, %lor.lhs.false250.land.lhs.true254_crit_edge ], [ %planes_count.2, %if.end248.land.lhs.true254_crit_edge ]
  %stream255 = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 1
  %219 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %stream255, align 4
  %tobool256.not = icmp eq ptr %220, null
  br i1 %tobool256.not, label %land.lhs.true254.if.end390_crit_edge, label %if.then257

land.lhs.true254.if.end390_crit_edge:             ; preds = %land.lhs.true254
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end390

if.then257:                                       ; preds = %land.lhs.true254
  %stream_update259 = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4
  %221 = ptrtoint ptr %stream_update259 to i32
  call void @__asan_store4_noabort(i32 %221)
  store ptr %220, ptr %stream_update259, align 8
  %mode_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 3
  %222 = ptrtoint ptr %mode_changed to i32
  call void @__asan_load1_noabort(i32 %222)
  %bf.load261 = load i8, ptr %mode_changed, align 2
  %223 = and i8 %bf.load261, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %223)
  %bf.cast264.not = icmp eq i8 %223, 0
  br i1 %bf.cast264.not, label %if.then257.if.end272_crit_edge, label %if.then265

if.then257.if.end272_crit_edge:                   ; preds = %if.then257
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end272

if.then265:                                       ; preds = %if.then257
  call void @__sanitizer_cov_trace_pc() #22
  %src = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 1
  %224 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %stream255, align 4
  %src268 = getelementptr inbounds %struct.dc_stream_state, ptr %225, i32 0, i32 10
  %226 = call ptr @memcpy(ptr %src, ptr %src268, i32 16)
  %dst = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 2
  %227 = load ptr, ptr %stream255, align 4
  %dst271 = getelementptr inbounds %struct.dc_stream_state, ptr %227, i32 0, i32 11
  %228 = call ptr @memcpy(ptr %dst, ptr %dst271, i32 16)
  br label %if.end272

if.end272:                                        ; preds = %if.then265, %if.then257.if.end272_crit_edge
  %229 = ptrtoint ptr %mode_changed to i32
  call void @__asan_load1_noabort(i32 %229)
  %bf.load274 = load i8, ptr %mode_changed, align 2
  %230 = and i8 %bf.load274, 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %230)
  %bf.cast277.not = icmp eq i8 %230, 0
  br i1 %bf.cast277.not, label %if.end272.if.end287_crit_edge, label %if.then278

if.end272.if.end287_crit_edge:                    ; preds = %if.end272
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end287

if.then278:                                       ; preds = %if.end272
  call void @__sanitizer_cov_trace_pc() #22
  %231 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %stream255, align 4
  %gamut_remap_matrix280 = getelementptr inbounds %struct.dc_stream_state, ptr %232, i32 0, i32 18
  %gamut_remap = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 13
  %233 = ptrtoint ptr %gamut_remap to i32
  call void @__asan_store4_noabort(i32 %233)
  store ptr %gamut_remap_matrix280, ptr %gamut_remap, align 4
  %234 = load ptr, ptr %stream255, align 4
  %csc_color_matrix = getelementptr inbounds %struct.dc_stream_state, ptr %234, i32 0, i32 19
  %output_csc_transform = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 16
  %235 = ptrtoint ptr %output_csc_transform to i32
  call void @__asan_store4_noabort(i32 %235)
  store ptr %csc_color_matrix, ptr %output_csc_transform, align 8
  %236 = load ptr, ptr %stream255, align 4
  %out_transfer_func = getelementptr inbounds %struct.dc_stream_state, ptr %236, i32 0, i32 17
  %237 = ptrtoint ptr %out_transfer_func to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %out_transfer_func, align 4
  %out_transfer_func286 = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 3
  %239 = ptrtoint ptr %out_transfer_func286 to i32
  call void @__asan_store4_noabort(i32 %239)
  store ptr %238, ptr %out_transfer_func286, align 4
  br label %if.end287

if.end287:                                        ; preds = %if.then278, %if.end272.if.end287_crit_edge
  %abm_level = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 15
  %240 = ptrtoint ptr %abm_level to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %abm_level, align 4
  %242 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %stream255, align 4
  %abm_level289 = getelementptr inbounds %struct.dc_stream_state, ptr %243, i32 0, i32 29
  %244 = ptrtoint ptr %abm_level289 to i32
  call void @__asan_store4_noabort(i32 %244)
  store i32 %241, ptr %abm_level289, align 8
  %245 = load i32, ptr %abm_level, align 4
  %abm_level291 = getelementptr inbounds %struct.dm_crtc_state, ptr %7, i32 0, i32 15
  %246 = ptrtoint ptr %abm_level291 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %abm_level291, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %245, i32 %247)
  %cmp292.not = icmp eq i32 %245, %247
  br i1 %cmp292.not, label %if.end287.if.end298_crit_edge, label %if.then294

if.end287.if.end298_crit_edge:                    ; preds = %if.end287
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end298

if.then294:                                       ; preds = %if.end287
  call void @__sanitizer_cov_trace_pc() #22
  %abm_level297 = getelementptr inbounds %struct.anon.242, ptr %call7.i.i, i32 0, i32 4, i32 5
  %248 = ptrtoint ptr %abm_level297 to i32
  call void @__asan_store4_noabort(i32 %248)
  store ptr %abm_level, ptr %abm_level297, align 4
  br label %if.end298

if.end298:                                        ; preds = %if.then294, %if.end287.if.end298_crit_edge
  %249 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %freesync_config.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %250)
  %cmp.i591 = icmp eq i32 %250, 4
  br i1 %cmp.i591, label %if.end298.do.body302_crit_edge, label %is_dc_timing_adjust_needed.exit

if.end298.do.body302_crit_edge:                   ; preds = %if.end298
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body302

is_dc_timing_adjust_needed.exit:                  ; preds = %if.end298
  %freesync_config.i.i592 = getelementptr inbounds %struct.dm_crtc_state, ptr %7, i32 0, i32 13
  %251 = ptrtoint ptr %freesync_config.i.i592 to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load i32, ptr %freesync_config.i.i592, align 4
  %253 = add i32 %252, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %253)
  %254 = icmp ult i32 %253, 2
  %255 = add i32 %250, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %255)
  %256 = icmp ult i32 %255, 2
  %257 = xor i1 %256, %254
  br i1 %257, label %is_dc_timing_adjust_needed.exit.do.body302_crit_edge, label %is_dc_timing_adjust_needed.exit.if.end321_crit_edge

is_dc_timing_adjust_needed.exit.if.end321_crit_edge: ; preds = %is_dc_timing_adjust_needed.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end321

is_dc_timing_adjust_needed.exit.do.body302_crit_edge: ; preds = %is_dc_timing_adjust_needed.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body302

do.body302:                                       ; preds = %is_dc_timing_adjust_needed.exit.do.body302_crit_edge, %if.end298.do.body302_crit_edge
  %258 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %pcrtc, align 8
  %event_lock309 = getelementptr inbounds %struct.drm_device, ptr %259, i32 0, i32 28
  %call311 = call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock309) #20
  %260 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %dm, align 8
  %262 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %stream255, align 4
  %adjust = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 25, i32 1, i32 8
  %call318 = call zeroext i1 @dc_stream_adjust_vmin_vmax(ptr noundef %261, ptr noundef %263, ptr noundef %adjust) #20
  %264 = ptrtoint ptr %pcrtc to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %pcrtc, align 8
  %event_lock320 = getelementptr inbounds %struct.drm_device, ptr %265, i32 0, i32 28
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock320, i32 noundef %call311) #20
  br label %if.end321

if.end321:                                        ; preds = %do.body302, %is_dc_timing_adjust_needed.exit.if.end321_crit_edge
  %dc_lock = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 16
  call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %update_type322 = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 5
  %266 = ptrtoint ptr %update_type322 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load i32, ptr %update_type322, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %267)
  %cmp323 = icmp sgt i32 %267, 0
  br i1 %cmp323, label %land.lhs.true325, label %if.end321.if.end332_crit_edge

if.end321.if.end332_crit_edge:                    ; preds = %if.end321
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end332

land.lhs.true325:                                 ; preds = %if.end321
  %268 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %stream255, align 4
  %link = getelementptr inbounds %struct.dc_stream_state, ptr %269, i32 0, i32 1
  %270 = ptrtoint ptr %link to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %link, align 4
  %psr_allow_active = getelementptr inbounds %struct.dc_link, ptr %271, i32 0, i32 50, i32 1
  %272 = ptrtoint ptr %psr_allow_active to i32
  call void @__asan_load1_noabort(i32 %272)
  %273 = load i8, ptr %psr_allow_active, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %273)
  %tobool327.not = icmp eq i8 %273, 0
  br i1 %tobool327.not, label %land.lhs.true325.if.end332_crit_edge, label %if.then329

land.lhs.true325.if.end332_crit_edge:             ; preds = %land.lhs.true325
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end332

if.then329:                                       ; preds = %land.lhs.true325
  call void @__sanitizer_cov_trace_pc() #22
  %call331 = call zeroext i1 @amdgpu_dm_psr_disable(ptr noundef %269) #20
  br label %if.end332

if.end332:                                        ; preds = %if.then329, %land.lhs.true325.if.end332_crit_edge, %if.end321.if.end332_crit_edge
  %274 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %dm, align 8
  %276 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %stream255, align 4
  call void @dc_commit_updates_for_stream(ptr noundef %275, ptr noundef nonnull %call7.i.i, i32 noundef %planes_count.0.lcssa631634, ptr noundef %277, ptr noundef %stream_update259, ptr noundef %dc_state) #20
  %active_planes337 = getelementptr inbounds %struct.dm_crtc_state, ptr %7, i32 0, i32 6
  %278 = ptrtoint ptr %active_planes337 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %active_planes337, align 4
  %280 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %active_planes, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %279, i32 %281)
  %cmp339.not = icmp eq i32 %279, %281
  br i1 %cmp339.not, label %if.end332.if.end343_crit_edge, label %if.then341

if.end332.if.end343_crit_edge:                    ; preds = %if.end332
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end343

if.then341:                                       ; preds = %if.end332
  call void @__sanitizer_cov_trace_pc() #22
  %add.ptr.i = getelementptr i8, ptr %dev, i32 -8
  %crtc_id.i593 = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 1
  %282 = ptrtoint ptr %crtc_id.i593 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load i32, ptr %crtc_id.i593, align 8
  %call.i594 = call i32 @amdgpu_display_crtc_idx_to_irq_type(ptr noundef %add.ptr.i, i32 noundef %283) #20
  %pageflip_irq.i = getelementptr i8, ptr %dev, i32 22504
  %call1.i = call i32 @amdgpu_irq_update(ptr noundef %add.ptr.i, ptr noundef %pageflip_irq.i, i32 noundef %call.i594) #20
  br label %if.end343

if.end343:                                        ; preds = %if.then341, %if.end332.if.end343_crit_edge
  %284 = ptrtoint ptr %update_type322 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load i32, ptr %update_type322, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %285)
  %cmp345 = icmp sgt i32 %285, 0
  br i1 %cmp345, label %land.lhs.true347, label %if.end343.if.end361_crit_edge

if.end343.if.end361_crit_edge:                    ; preds = %if.end343
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end361

land.lhs.true347:                                 ; preds = %if.end343
  %286 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %stream255, align 4
  %link349 = getelementptr inbounds %struct.dc_stream_state, ptr %287, i32 0, i32 1
  %288 = ptrtoint ptr %link349 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %link349, align 4
  %psr_version = getelementptr inbounds %struct.dc_link, ptr %289, i32 0, i32 50, i32 2
  %290 = ptrtoint ptr %psr_version to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load i32, ptr %psr_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %291)
  %cmp351.not = icmp eq i32 %291, -1
  br i1 %cmp351.not, label %land.lhs.true347.if.end361thread-pre-split_crit_edge, label %land.lhs.true353

land.lhs.true347.if.end361thread-pre-split_crit_edge: ; preds = %land.lhs.true347
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end361thread-pre-split

land.lhs.true353:                                 ; preds = %land.lhs.true347
  %psr_settings350 = getelementptr inbounds %struct.dc_link, ptr %289, i32 0, i32 50
  %292 = ptrtoint ptr %psr_settings350 to i32
  call void @__asan_load1_noabort(i32 %292)
  %293 = load i8, ptr %psr_settings350, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %293)
  %tobool357.not = icmp eq i8 %293, 0
  br i1 %tobool357.not, label %if.then358, label %land.lhs.true353.if.end361thread-pre-split_crit_edge

land.lhs.true353.if.end361thread-pre-split_crit_edge: ; preds = %land.lhs.true353
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end361thread-pre-split

if.then358:                                       ; preds = %land.lhs.true353
  call void @__sanitizer_cov_trace_pc() #22
  %call360 = call zeroext i1 @amdgpu_dm_link_setup_psr(ptr noundef %287) #20
  br label %if.end361thread-pre-split

if.end361thread-pre-split:                        ; preds = %if.then358, %land.lhs.true353.if.end361thread-pre-split_crit_edge, %land.lhs.true347.if.end361thread-pre-split_crit_edge
  %294 = ptrtoint ptr %update_type322 to i32
  call void @__asan_load4_noabort(i32 %294)
  %.pr = load i32, ptr %update_type322, align 4
  br label %if.end361

if.end361:                                        ; preds = %if.end361thread-pre-split, %if.end343.if.end361_crit_edge
  %295 = phi i32 [ %.pr, %if.end361thread-pre-split ], [ %285, %if.end343.if.end361_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %295)
  %cmp363 = icmp eq i32 %295, 0
  br i1 %cmp363, label %land.lhs.true365, label %if.end361.if.else385_crit_edge

if.end361.if.else385_crit_edge:                   ; preds = %if.end361
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else385

land.lhs.true365:                                 ; preds = %if.end361
  %296 = ptrtoint ptr %stream255 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %stream255, align 4
  %link367 = getelementptr inbounds %struct.dc_stream_state, ptr %297, i32 0, i32 1
  %298 = ptrtoint ptr %link367 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %link367, align 4
  %psr_settings368 = getelementptr inbounds %struct.dc_link, ptr %299, i32 0, i32 50
  %300 = ptrtoint ptr %psr_settings368 to i32
  call void @__asan_load1_noabort(i32 %300)
  %301 = load i8, ptr %psr_settings368, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %301)
  %tobool370.not = icmp eq i8 %301, 0
  br i1 %tobool370.not, label %land.lhs.true365.if.else385_crit_edge, label %if.then372

land.lhs.true365.if.else385_crit_edge:            ; preds = %land.lhs.true365
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else385

if.then372:                                       ; preds = %land.lhs.true365
  %dm_stream_context = getelementptr inbounds %struct.dc_stream_state, ptr %297, i32 0, i32 38
  %302 = ptrtoint ptr %dm_stream_context to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %dm_stream_context, align 4
  %psr_skip_count = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %303, i32 0, i32 25
  %304 = ptrtoint ptr %psr_skip_count to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %psr_skip_count, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %305)
  %cmp374 = icmp sgt i32 %305, 0
  br i1 %cmp374, label %if.then376, label %if.then372.if.end378_crit_edge

if.then372.if.end378_crit_edge:                   ; preds = %if.then372
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end378

if.then376:                                       ; preds = %if.then372
  call void @__sanitizer_cov_trace_pc() #22
  %dec = add nsw i32 %305, -1
  %306 = ptrtoint ptr %psr_skip_count to i32
  call void @__asan_store4_noabort(i32 %306)
  store i32 %dec, ptr %psr_skip_count, align 8
  br label %if.end378

if.end378:                                        ; preds = %if.then376, %if.then372.if.end378_crit_edge
  %307 = ptrtoint ptr %psr_skip_count to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load i32, ptr %psr_skip_count, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %308)
  %tobool380.not = icmp eq i32 %308, 0
  %allow_psr_entry = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 25, i32 4
  %frombool384 = zext i1 %tobool380.not to i8
  %309 = ptrtoint ptr %allow_psr_entry to i32
  call void @__asan_store1_noabort(i32 %309)
  store i8 %frombool384, ptr %allow_psr_entry, align 4
  br label %if.end388

if.else385:                                       ; preds = %land.lhs.true365.if.else385_crit_edge, %if.end361.if.else385_crit_edge
  %allow_psr_entry387 = getelementptr inbounds %struct.amdgpu_crtc, ptr %pcrtc, i32 0, i32 25, i32 4
  %310 = ptrtoint ptr %allow_psr_entry387 to i32
  call void @__asan_store1_noabort(i32 %310)
  store i8 0, ptr %allow_psr_entry387, align 4
  br label %if.end388

if.end388:                                        ; preds = %if.else385, %if.end378
  call void @mutex_unlock(ptr noundef %dc_lock) #20
  br label %if.end390

if.end390:                                        ; preds = %if.end388, %land.lhs.true254.if.end390_crit_edge
  %311 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %311)
  %.pr617 = load i32, ptr %active_planes, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr617)
  %tobool392.not = icmp eq i32 %.pr617, 0
  br i1 %tobool392.not, label %if.end390.cleanup395_crit_edge, label %if.end390.if.then393_crit_edge

if.end390.if.then393_crit_edge:                   ; preds = %if.end390
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then393

if.end390.cleanup395_crit_edge:                   ; preds = %if.end390
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup395

if.then393:                                       ; preds = %if.end390.if.then393_crit_edge, %lor.lhs.false250.if.then393_crit_edge
  %312 = ptrtoint ptr %dev13 to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load ptr, ptr %dev13, align 4
  %num_total_plane17.i596 = getelementptr inbounds %struct.drm_device, ptr %313, i32 0, i32 30, i32 17
  %314 = ptrtoint ptr %num_total_plane17.i596 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load i32, ptr %num_total_plane17.i596, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %315)
  %cmp18.i597 = icmp sgt i32 %315, 0
  br i1 %cmp18.i597, label %for.body.lr.ph.i599, label %if.then393.cleanup395_crit_edge

if.then393.cleanup395_crit_edge:                  ; preds = %if.then393
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup395

for.body.lr.ph.i599:                              ; preds = %if.then393
  %planes.i598 = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  br label %for.body.i603

for.body.i603:                                    ; preds = %for.inc.i612.for.body.i603_crit_edge, %for.body.lr.ph.i599
  %i.019.i600 = phi i32 [ 0, %for.body.lr.ph.i599 ], [ %inc.i609, %for.inc.i612.for.body.i603_crit_edge ]
  %316 = ptrtoint ptr %planes.i598 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load ptr, ptr %planes.i598, align 4
  %arrayidx.i601 = getelementptr %struct.__drm_planes_state, ptr %317, i32 %i.019.i600
  %318 = ptrtoint ptr %arrayidx.i601 to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load ptr, ptr %arrayidx.i601, align 4
  %tobool.not.i602 = icmp eq ptr %319, null
  br i1 %tobool.not.i602, label %for.body.i603.for.inc.i612_crit_edge, label %land.lhs.true.i606

for.body.i603.for.inc.i612_crit_edge:             ; preds = %for.body.i603
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i612

land.lhs.true.i606:                               ; preds = %for.body.i603
  %type.i604 = getelementptr inbounds %struct.drm_plane, ptr %319, i32 0, i32 16
  %320 = ptrtoint ptr %type.i604 to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load i32, ptr %type.i604, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %321)
  %cmp6.i605 = icmp eq i32 %321, 2
  br i1 %cmp6.i605, label %if.then7.i608, label %land.lhs.true.i606.for.inc.i612_crit_edge

land.lhs.true.i606.for.inc.i612_crit_edge:        ; preds = %land.lhs.true.i606
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i612

if.then7.i608:                                    ; preds = %land.lhs.true.i606
  call void @__sanitizer_cov_trace_pc() #22
  %old_state.i607 = getelementptr %struct.__drm_planes_state, ptr %317, i32 %i.019.i600, i32 2
  %322 = ptrtoint ptr %old_state.i607 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %old_state.i607, align 4
  call fastcc void @handle_cursor_update(ptr noundef nonnull %319, ptr noundef %323) #20
  br label %for.inc.i612

for.inc.i612:                                     ; preds = %if.then7.i608, %land.lhs.true.i606.for.inc.i612_crit_edge, %for.body.i603.for.inc.i612_crit_edge
  %inc.i609 = add nuw nsw i32 %i.019.i600, 1
  %324 = ptrtoint ptr %dev13 to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %dev13, align 4
  %num_total_plane.i610 = getelementptr inbounds %struct.drm_device, ptr %325, i32 0, i32 30, i32 17
  %326 = ptrtoint ptr %num_total_plane.i610 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load i32, ptr %num_total_plane.i610, align 4
  %cmp.i611 = icmp slt i32 %inc.i609, %327
  br i1 %cmp.i611, label %for.inc.i612.for.body.i603_crit_edge, label %for.inc.i612.cleanup395_crit_edge

for.inc.i612.cleanup395_crit_edge:                ; preds = %for.inc.i612
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup395

for.inc.i612.for.body.i603_crit_edge:             ; preds = %for.inc.i612
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i603

cleanup395:                                       ; preds = %for.inc.i612.cleanup395_crit_edge, %if.then393.cleanup395_crit_edge, %if.end390.cleanup395_crit_edge, %if.then
  call void @kfree(ptr noundef %call7.i.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %hpos) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %vpos) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @amdgpu_dm_backlight_get_level(ptr nocapture noundef %dm, i32 noundef %bl_idx) unnamed_addr #0 align 64 {
entry:
  %avg = alloca i32, align 4
  %peak = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %arrayidx = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 30, i32 %bl_idx
  %0 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %arrayidx, align 4
  %aux_support.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 6
  %2 = ptrtoint ptr %aux_support.i to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %aux_support.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not.i = icmp eq i8 %3, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.amdgpu_dm_update_backlight_caps.exit_crit_edge

entry.amdgpu_dm_update_backlight_caps.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_backlight_caps.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %min_input_signal.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 3
  %4 = ptrtoint ptr %min_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 12, ptr %min_input_signal.i, align 4
  %max_input_signal.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 4
  %5 = ptrtoint ptr %max_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 255, ptr %max_input_signal.i, align 8
  br label %amdgpu_dm_update_backlight_caps.exit

amdgpu_dm_update_backlight_caps.exit:             ; preds = %if.end.i, %entry.amdgpu_dm_update_backlight_caps.exit_crit_edge
  %arrayidx1 = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx
  %caps.sroa.4.0.arrayidx1.sroa_idx = getelementptr inbounds i8, ptr %arrayidx1, i32 4
  %6 = ptrtoint ptr %caps.sroa.4.0.arrayidx1.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %6)
  %caps.sroa.4.0.copyload54 = load i32, ptr %caps.sroa.4.0.arrayidx1.sroa_idx, align 4
  %caps.sroa.6.0.arrayidx1.sroa_idx = getelementptr inbounds i8, ptr %arrayidx1, i32 8
  %7 = ptrtoint ptr %caps.sroa.6.0.arrayidx1.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %7)
  %caps.sroa.6.0.copyload55 = load i32, ptr %caps.sroa.6.0.arrayidx1.sroa_idx, align 8
  %caps.sroa.8.0.arrayidx1.sroa_idx = getelementptr inbounds i8, ptr %arrayidx1, i32 12
  %8 = ptrtoint ptr %caps.sroa.8.0.arrayidx1.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %8)
  %caps.sroa.8.0.copyload57 = load i32, ptr %caps.sroa.8.0.arrayidx1.sroa_idx, align 4
  %caps.sroa.10.0.arrayidx1.sroa_idx = getelementptr inbounds i8, ptr %arrayidx1, i32 16
  %9 = ptrtoint ptr %caps.sroa.10.0.arrayidx1.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %9)
  %caps.sroa.10.0.copyload58 = load i32, ptr %caps.sroa.10.0.arrayidx1.sroa_idx, align 8
  %caps.sroa.1261.0.arrayidx1.sroa_idx = getelementptr inbounds i8, ptr %arrayidx1, i32 21
  %10 = ptrtoint ptr %caps.sroa.1261.0.arrayidx1.sroa_idx to i32
  call void @__asan_load1_noabort(i32 %10)
  %caps.sroa.1261.0.copyload62 = load i8, ptr %caps.sroa.1261.0.arrayidx1.sroa_idx, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %caps.sroa.1261.0.copyload62)
  %tobool.not = icmp eq i8 %caps.sroa.1261.0.copyload62, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %amdgpu_dm_update_backlight_caps.exit
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %avg) #20
  %11 = ptrtoint ptr %avg to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 -1, ptr %avg, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %peak) #20
  %12 = ptrtoint ptr %peak to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %peak, align 4, !annotation !976
  %call = call zeroext i1 @dc_link_get_backlight_level_nits(ptr noundef %1, ptr noundef nonnull %avg, ptr noundef nonnull %peak) #20
  br i1 %call, label %if.end.i27, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx4 = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 49, i32 %bl_idx
  %13 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx4, align 4
  br label %cleanup

if.end.i27:                                       ; preds = %if.then
  %15 = ptrtoint ptr %avg to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %avg, align 4
  %mul5.i.i = mul i32 %caps.sroa.4.0.copyload54, 1000
  call void @__sanitizer_cov_trace_cmp4(i32 %16, i32 %mul5.i.i)
  %cmp.i = icmp ult i32 %16, %mul5.i.i
  br i1 %cmp.i, label %if.end.i27.cleanup_crit_edge, label %if.end2.i

if.end.i27.cleanup_crit_edge:                     ; preds = %if.end.i27
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end2.i:                                        ; preds = %if.end.i27
  call void @__sanitizer_cov_trace_pc() #22
  %mul.i.i = mul i32 %caps.sroa.6.0.copyload55, 1000
  %sub.i = sub i32 %16, %mul5.i.i
  %mul.i = mul i32 %sub.i, 255
  %sub3.i = sub i32 %mul.i.i, %mul5.i.i
  %div9.i = lshr exact i32 %sub3.i, 1
  %add.i = add i32 %mul.i, %div9.i
  %div4.i = udiv i32 %add.i, %sub3.i
  br label %cleanup

cleanup:                                          ; preds = %if.end2.i, %if.end.i27.cleanup_crit_edge, %if.then3
  %retval.0 = phi i32 [ %14, %if.then3 ], [ %div4.i, %if.end2.i ], [ 0, %if.end.i27.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %peak) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %avg) #20
  br label %cleanup15

if.else:                                          ; preds = %amdgpu_dm_update_backlight_caps.exit
  %call8 = tail call i32 @dc_link_get_backlight_level(ptr noundef %1) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call8)
  %cmp = icmp eq i32 %call8, -1
  br i1 %cmp, label %if.then9, label %if.end.i43

if.then9:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx11 = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 49, i32 %bl_idx
  %17 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %arrayidx11, align 4
  br label %cleanup15

if.end.i43:                                       ; preds = %if.else
  %mul5.i.i41 = mul i32 %caps.sroa.8.0.copyload57, 257
  call void @__sanitizer_cov_trace_cmp4(i32 %call8, i32 %mul5.i.i41)
  %cmp.i42 = icmp ult i32 %call8, %mul5.i.i41
  br i1 %cmp.i42, label %if.end.i43.cleanup15_crit_edge, label %if.end2.i50

if.end.i43.cleanup15_crit_edge:                   ; preds = %if.end.i43
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup15

if.end2.i50:                                      ; preds = %if.end.i43
  call void @__sanitizer_cov_trace_pc() #22
  %mul4.i.i35 = mul i32 %caps.sroa.10.0.copyload58, 257
  %sub.i44 = sub i32 %call8, %mul5.i.i41
  %mul.i45 = mul i32 %sub.i44, 255
  %sub3.i46 = sub i32 %mul4.i.i35, %mul5.i.i41
  %div9.i47 = lshr i32 %sub3.i46, 1
  %add.i48 = add i32 %mul.i45, %div9.i47
  %div4.i49 = udiv i32 %add.i48, %sub3.i46
  br label %cleanup15

cleanup15:                                        ; preds = %if.end2.i50, %if.end.i43.cleanup15_crit_edge, %if.then9, %cleanup
  %retval.2 = phi i32 [ %retval.0, %cleanup ], [ %18, %if.then9 ], [ %div4.i49, %if.end2.i50 ], [ 0, %if.end.i43.cleanup15_crit_edge ]
  ret i32 %retval.2
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @amdgpu_dm_backlight_set_level(ptr nocapture noundef %dm, i32 noundef %bl_idx, i32 noundef %user_brightness) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %aux_support.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 6
  %0 = ptrtoint ptr %aux_support.i to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %aux_support.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %tobool.not.i = icmp eq i8 %1, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.amdgpu_dm_update_backlight_caps.exit_crit_edge

entry.amdgpu_dm_update_backlight_caps.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_update_backlight_caps.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %min_input_signal.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 3
  %2 = ptrtoint ptr %min_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 12, ptr %min_input_signal.i, align 4
  %max_input_signal.i = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx, i32 4
  %3 = ptrtoint ptr %max_input_signal.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 255, ptr %max_input_signal.i, align 8
  br label %amdgpu_dm_update_backlight_caps.exit

amdgpu_dm_update_backlight_caps.exit:             ; preds = %if.end.i, %entry.amdgpu_dm_update_backlight_caps.exit_crit_edge
  %arrayidx = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 32, i32 %bl_idx
  %caps.sroa.4.0.arrayidx.sroa_idx = getelementptr inbounds i8, ptr %arrayidx, i32 4
  %4 = ptrtoint ptr %caps.sroa.4.0.arrayidx.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %caps.sroa.4.0.copyload3 = load i32, ptr %caps.sroa.4.0.arrayidx.sroa_idx, align 4
  %caps.sroa.5.0.arrayidx.sroa_idx = getelementptr inbounds i8, ptr %arrayidx, i32 8
  %5 = ptrtoint ptr %caps.sroa.5.0.arrayidx.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %5)
  %caps.sroa.5.0.copyload4 = load i32, ptr %caps.sroa.5.0.arrayidx.sroa_idx, align 8
  %caps.sroa.6.0.arrayidx.sroa_idx = getelementptr inbounds i8, ptr %arrayidx, i32 12
  %6 = ptrtoint ptr %caps.sroa.6.0.arrayidx.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %6)
  %caps.sroa.6.0.copyload5 = load i32, ptr %caps.sroa.6.0.arrayidx.sroa_idx, align 4
  %caps.sroa.7.0.arrayidx.sroa_idx = getelementptr inbounds i8, ptr %arrayidx, i32 16
  %7 = ptrtoint ptr %caps.sroa.7.0.arrayidx.sroa_idx to i32
  call void @__asan_load4_noabort(i32 %7)
  %caps.sroa.7.0.copyload6 = load i32, ptr %caps.sroa.7.0.arrayidx.sroa_idx, align 8
  %caps.sroa.88.0.arrayidx.sroa_idx = getelementptr inbounds i8, ptr %arrayidx, i32 21
  %8 = ptrtoint ptr %caps.sroa.88.0.arrayidx.sroa_idx to i32
  call void @__asan_load1_noabort(i32 %8)
  %caps.sroa.88.0.copyload9 = load i8, ptr %caps.sroa.88.0.arrayidx.sroa_idx, align 1
  %arrayidx2 = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 49, i32 %bl_idx
  %9 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %user_brightness, ptr %arrayidx2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bl_idx)
  %cmp = icmp eq i32 %bl_idx, 0
  br i1 %cmp, label %if.then, label %amdgpu_dm_update_backlight_caps.exit.if.end_crit_edge

amdgpu_dm_update_backlight_caps.exit.if.end_crit_edge: ; preds = %amdgpu_dm_update_backlight_caps.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %amdgpu_dm_update_backlight_caps.exit
  call void @__sanitizer_cov_trace_pc() #22
  %adev = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 12
  %10 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %adev, align 4
  tail call void @amdgpu_atombios_scratch_regs_set_backlight_level(ptr noundef %11, i32 noundef %user_brightness) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %amdgpu_dm_update_backlight_caps.exit.if.end_crit_edge
  %12 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx2, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %caps.sroa.88.0.copyload9)
  %tobool1.not.i.i = icmp eq i8 %caps.sroa.88.0.copyload9, 0
  %mul4.i.i = mul i32 %caps.sroa.7.0.copyload6, 257
  %mul.i.i = mul i32 %caps.sroa.5.0.copyload4, 1000
  %max.0.i = select i1 %tobool1.not.i.i, i32 %mul4.i.i, i32 %mul.i.i
  %min_input_signal.sink.i.i.sroa.speculated = select i1 %tobool1.not.i.i, i32 %caps.sroa.6.0.copyload5, i32 %caps.sroa.4.0.copyload3
  %.sink14.i.i = select i1 %tobool1.not.i.i, i32 257, i32 1000
  %mul5.i.i = mul i32 %min_input_signal.sink.i.i.sroa.speculated, %.sink14.i.i
  %sub.i = sub i32 %max.0.i, %mul5.i.i
  %mul.i = mul i32 %13, %sub.i
  %add.i = add i32 %mul.i, 127
  %div1.i = udiv i32 %add.i, 255
  %add2.i = add i32 %div1.i, %mul5.i.i
  %arrayidx7 = getelementptr %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 30, i32 %bl_idx
  %14 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx7, align 4
  br i1 %tobool1.not.i.i, label %if.else, label %if.then8

if.then8:                                         ; preds = %if.end
  %call9 = tail call zeroext i1 @dc_link_set_backlight_level_nits(ptr noundef %15, i1 noundef zeroext true, i32 noundef %add2.i, i32 noundef 50) #20
  br i1 %call9, label %if.then8.if.end18_crit_edge, label %if.then8.if.end18.sink.split_crit_edge

if.then8.if.end18.sink.split_crit_edge:           ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18.sink.split

if.then8.if.end18_crit_edge:                      ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18

if.else:                                          ; preds = %if.end
  %call13 = tail call zeroext i1 @dc_link_set_backlight_level(ptr noundef %15, i32 noundef %add2.i, i32 noundef 0) #20
  br i1 %call13, label %if.else.if.end18_crit_edge, label %if.else.if.end18.sink.split_crit_edge

if.else.if.end18.sink.split_crit_edge:            ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18.sink.split

if.else.if.end18_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18

if.end18.sink.split:                              ; preds = %if.else.if.end18.sink.split_crit_edge, %if.then8.if.end18.sink.split_crit_edge
  %.str.346.sink = phi ptr [ @.str.345, %if.then8.if.end18.sink.split_crit_edge ], [ @.str.346, %if.else.if.end18.sink.split_crit_edge ]
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull %.str.346.sink, i32 noundef %bl_idx) #20
  br label %if.end18

if.end18:                                         ; preds = %if.end18.sink.split, %if.else.if.end18_crit_edge, %if.then8.if.end18_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_send_event_locked(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_commit_hw_done(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_wait_for_flip_done(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_cleanup_planes(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_bo_free_kernel(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_display_crtc_idx_to_irq_type(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_vblank_on(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_get(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_put(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_vblank_off(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_freesync_build_vrr_params(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_crtc_vblank_get(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_vblank_put(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_interrupt_set(ptr noundef, i32 noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock_irqrestore(ptr noundef, i32 noundef) local_unnamed_addr #2 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dma_resv_wait_timeout(ptr noundef, i1 noundef zeroext, i1 noundef zeroext, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_get_vblank_counter_kms(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_display_get_crtc_scanoutpos(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_stream_adjust_vmin_vmax(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_dm_psr_disable(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_dm_link_setup_psr(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @handle_cursor_update(ptr nocapture noundef readonly %plane, ptr nocapture noundef readonly %old_plane_state) unnamed_addr #0 align 64 {
entry:
  %position = alloca %struct.dc_cursor_position, align 4
  %attributes = alloca %struct.dc_cursor_attributes, align 8
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %plane to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %plane, align 8
  %state = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %2 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state, align 4
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %3, i32 0, i32 2
  %4 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %fb, align 4
  %tobool.not = icmp eq ptr %5, null
  %old_plane_state. = select i1 %tobool.not, ptr %old_plane_state, ptr %3
  %cond.in = getelementptr inbounds %struct.drm_plane_state, ptr %old_plane_state., i32 0, i32 1
  %6 = ptrtoint ptr %cond.in to i32
  call void @__asan_load4_noabort(i32 %6)
  %cond = load ptr, ptr %cond.in, align 4
  %tobool4.not = icmp eq ptr %cond, null
  br i1 %tobool4.not, label %entry.cond.end11_crit_edge, label %cond.true5

entry.cond.end11_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end11

cond.true5:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %state7 = getelementptr inbounds %struct.drm_crtc, ptr %cond, i32 0, i32 22
  %7 = ptrtoint ptr %state7 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %state7, align 4
  br label %cond.end11

cond.end11:                                       ; preds = %cond.true5, %entry.cond.end11_crit_edge
  %cond12 = phi ptr [ %8, %cond.true5 ], [ null, %entry.cond.end11_crit_edge ]
  br i1 %tobool.not, label %cond.end11.cond.end20_crit_edge, label %cond.true17

cond.end11.cond.end20_crit_edge:                  ; preds = %cond.end11
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.end20

cond.true17:                                      ; preds = %cond.end11
  call void @__sanitizer_cov_trace_pc() #22
  %address18 = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %5, i32 0, i32 3
  %9 = ptrtoint ptr %address18 to i32
  call void @__asan_load8_noabort(i32 %9)
  %10 = load i64, ptr %address18, align 8
  %extract.t = trunc i64 %10 to i32
  %extract = lshr i64 %10, 32
  %extract.t120 = trunc i64 %extract to i32
  br label %cond.end20

cond.end20:                                       ; preds = %cond.true17, %cond.end11.cond.end20_crit_edge
  %cond21.off0 = phi i32 [ %extract.t, %cond.true17 ], [ 0, %cond.end11.cond.end20_crit_edge ]
  %cond21.off32 = phi i32 [ %extract.t120, %cond.true17 ], [ 0, %cond.end11.cond.end20_crit_edge ]
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %position) #20
  %11 = call ptr @memset(ptr %position, i32 0, i32 20)
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %attributes) #20
  %12 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %fb, align 4
  %tobool24.not = icmp eq ptr %13, null
  br i1 %tobool24.not, label %land.lhs.true, label %cond.end20.do.body_crit_edge

cond.end20.do.body_crit_edge:                     ; preds = %cond.end20
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

land.lhs.true:                                    ; preds = %cond.end20
  %fb25 = getelementptr inbounds %struct.drm_plane_state, ptr %old_plane_state, i32 0, i32 2
  %14 = ptrtoint ptr %fb25 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %fb25, align 4
  %tobool26.not = icmp eq ptr %15, null
  br i1 %tobool26.not, label %land.lhs.true.cleanup_crit_edge, label %land.lhs.true.do.body_crit_edge

land.lhs.true.do.body_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

do.body:                                          ; preds = %land.lhs.true.do.body_crit_edge, %cond.end20.do.body_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @handle_cursor_update.__UNIQUE_ID_ddebug472, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@handle_cursor_update, %if.then32)) #20
          to label %do.end [label %if.then32], !srcloc !982

if.then32:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %cond, i32 0, i32 1
  %16 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %crtc_id, align 8
  %18 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %state, align 4
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %19, i32 0, i32 6
  %20 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %crtc_w, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %19, i32 0, i32 7
  %22 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %crtc_h, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @handle_cursor_update.__UNIQUE_ID_ddebug472, ptr noundef nonnull @.str.336, ptr noundef nonnull @.str.334, i32 noundef %17, i32 noundef %21, i32 noundef %23) #20
  br label %do.end

do.end:                                           ; preds = %if.then32, %do.body
  br i1 %tobool4.not, label %do.end.if.end39_crit_edge, label %lor.lhs.false.i

do.end.if.end39_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39

lor.lhs.false.i:                                  ; preds = %do.end
  %24 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %state, align 4
  %fb.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 2
  %26 = ptrtoint ptr %fb.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %fb.i, align 4
  %tobool1.not.i = icmp eq ptr %27, null
  br i1 %tobool1.not.i, label %lor.lhs.false.i.if.end39_crit_edge, label %if.end.i

lor.lhs.false.i.if.end39_crit_edge:               ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39

if.end.i:                                         ; preds = %lor.lhs.false.i
  %crtc_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 6
  %28 = ptrtoint ptr %crtc_w.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %crtc_w.i, align 4
  %max_cursor_width.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %cond, i32 0, i32 13
  %30 = ptrtoint ptr %max_cursor_width.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %max_cursor_width.i, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %29, i32 %31)
  %cmp.i = icmp ugt i32 %29, %31
  br i1 %cmp.i, label %if.end.i.get_cursor_position.exit_crit_edge, label %lor.lhs.false3.i

if.end.i.get_cursor_position.exit_crit_edge:      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_cursor_position.exit

lor.lhs.false3.i:                                 ; preds = %if.end.i
  %crtc_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 7
  %32 = ptrtoint ptr %crtc_h.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %crtc_h.i, align 4
  %max_cursor_height.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %cond, i32 0, i32 14
  %34 = ptrtoint ptr %max_cursor_height.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %max_cursor_height.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %35)
  %cmp5.i = icmp ugt i32 %33, %35
  br i1 %cmp5.i, label %lor.lhs.false3.i.get_cursor_position.exit_crit_edge, label %if.end11.i

lor.lhs.false3.i.get_cursor_position.exit_crit_edge: ; preds = %lor.lhs.false3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_cursor_position.exit

if.end11.i:                                       ; preds = %lor.lhs.false3.i
  %crtc_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 4
  %36 = ptrtoint ptr %crtc_x.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %crtc_x.i, align 4
  %crtc_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 5
  %38 = ptrtoint ptr %crtc_y.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %crtc_y.i, align 4
  %sub.i = sub i32 0, %31
  call void @__sanitizer_cov_trace_cmp4(i32 %37, i32 %sub.i)
  %cmp15.not.i = icmp sgt i32 %37, %sub.i
  %sub18.i = sub i32 0, %35
  call void @__sanitizer_cov_trace_cmp4(i32 %39, i32 %sub18.i)
  %cmp19.not.i = icmp sgt i32 %39, %sub18.i
  %or.cond.i = select i1 %cmp15.not.i, i1 %cmp19.not.i, i1 false
  br i1 %or.cond.i, label %if.end21.i, label %if.end11.i.if.end39_crit_edge

if.end11.i.if.end39_crit_edge:                    ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end39

if.end21.i:                                       ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %37)
  %cmp22.i = icmp slt i32 %37, 0
  %sub24.i = sub nsw i32 0, %37
  %sub26.i = add i32 %31, -1
  %40 = tail call i32 @llvm.smin.i32(i32 %sub26.i, i32 %sub24.i) #20
  %41 = tail call i32 @llvm.smax.i32(i32 %37, i32 0) #20
  %xorigin.0.i = select i1 %cmp22.i, i32 %40, i32 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %39)
  %cmp30.i = icmp slt i32 %39, 0
  %sub32.i = sub nsw i32 0, %39
  %sub34.i = add i32 %35, -1
  %42 = tail call i32 @llvm.smin.i32(i32 %sub34.i, i32 %sub32.i) #20
  %43 = tail call i32 @llvm.smax.i32(i32 %39, i32 0) #20
  %yorigin.0.i = select i1 %cmp30.i, i32 %42, i32 0
  %enable.i = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 4
  %44 = ptrtoint ptr %enable.i to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 1, ptr %enable.i, align 4
  %translate_by_source.i = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 5
  %45 = ptrtoint ptr %translate_by_source.i to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %translate_by_source.i, align 1
  %46 = ptrtoint ptr %position to i32
  call void @__asan_store4_noabort(i32 %46)
  store i32 %41, ptr %position, align 4
  %y43.i = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 1
  %47 = ptrtoint ptr %y43.i to i32
  call void @__asan_store4_noabort(i32 %47)
  store i32 %43, ptr %y43.i, align 4
  %x_hotspot.i = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 2
  %48 = ptrtoint ptr %x_hotspot.i to i32
  call void @__asan_store4_noabort(i32 %48)
  store i32 %xorigin.0.i, ptr %x_hotspot.i, align 4
  %y_hotspot.i = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 3
  %49 = ptrtoint ptr %y_hotspot.i to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %yorigin.0.i, ptr %y_hotspot.i, align 4
  br label %if.end39

get_cursor_position.exit:                         ; preds = %lor.lhs.false3.i.get_cursor_position.exit_crit_edge, %if.end.i.get_cursor_position.exit_crit_edge
  %crtc_h10.i = getelementptr inbounds %struct.drm_plane_state, ptr %25, i32 0, i32 7
  %50 = ptrtoint ptr %crtc_h10.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %crtc_h10.i, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.339, ptr noundef nonnull @__func__.get_cursor_position, i32 noundef %29, i32 noundef %51) #20
  br label %cleanup

if.end39:                                         ; preds = %if.end21.i, %if.end11.i.if.end39_crit_edge, %lor.lhs.false.i.if.end39_crit_edge, %do.end.if.end39_crit_edge
  %enable = getelementptr inbounds %struct.dc_cursor_position, ptr %position, i32 0, i32 4
  %52 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %52)
  %53 = load i8, ptr %enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %53)
  %tobool40.not = icmp eq i8 %53, 0
  br i1 %tobool40.not, label %if.then41, label %if.end51

if.then41:                                        ; preds = %if.end39
  %tobool42.not = icmp eq ptr %cond12, null
  br i1 %tobool42.not, label %if.then41.cleanup_crit_edge, label %land.lhs.true43

if.then41.cleanup_crit_edge:                      ; preds = %if.then41
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

land.lhs.true43:                                  ; preds = %if.then41
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %cond12, i32 0, i32 1
  %54 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %stream, align 4
  %tobool44.not = icmp eq ptr %55, null
  br i1 %tobool44.not, label %land.lhs.true43.cleanup_crit_edge, label %if.then45

land.lhs.true43.cleanup_crit_edge:                ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then45:                                        ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #22
  %dc_lock = getelementptr i8, ptr %1, i32 83052
  tail call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %56 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %stream, align 4
  %call47 = call zeroext i1 @dc_stream_set_cursor_position(ptr noundef %57, ptr noundef nonnull %position) #20
  call void @mutex_unlock(ptr noundef %dc_lock) #20
  br label %cleanup

if.end51:                                         ; preds = %if.end39
  %58 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %state, align 4
  %crtc_w53 = getelementptr inbounds %struct.drm_plane_state, ptr %59, i32 0, i32 6
  %60 = ptrtoint ptr %crtc_w53 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %crtc_w53, align 4
  %cursor_width = getelementptr inbounds %struct.amdgpu_crtc, ptr %cond, i32 0, i32 11
  %62 = ptrtoint ptr %cursor_width to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %61, ptr %cursor_width, align 8
  %63 = load ptr, ptr %state, align 4
  %crtc_h55 = getelementptr inbounds %struct.drm_plane_state, ptr %63, i32 0, i32 7
  %64 = ptrtoint ptr %crtc_h55 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %crtc_h55, align 4
  %cursor_height = getelementptr inbounds %struct.amdgpu_crtc, ptr %cond, i32 0, i32 12
  %66 = ptrtoint ptr %cursor_height to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %65, ptr %cursor_height, align 4
  %67 = getelementptr inbounds i8, ptr %attributes, i32 24
  %68 = call ptr @memset(ptr %67, i32 0, i32 16)
  %high_part = getelementptr inbounds %struct.anon.90, ptr %attributes, i32 0, i32 1
  %69 = ptrtoint ptr %high_part to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %cond21.off32, ptr %high_part, align 4
  %70 = ptrtoint ptr %attributes to i32
  call void @__asan_store4_noabort(i32 %70)
  store i32 %cond21.off0, ptr %attributes, align 8
  %71 = load ptr, ptr %state, align 4
  %crtc_w61 = getelementptr inbounds %struct.drm_plane_state, ptr %71, i32 0, i32 6
  %72 = ptrtoint ptr %crtc_w61 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %crtc_w61, align 4
  %width = getelementptr inbounds %struct.dc_cursor_attributes, ptr %attributes, i32 0, i32 2
  %74 = ptrtoint ptr %width to i32
  call void @__asan_store4_noabort(i32 %74)
  store i32 %73, ptr %width, align 4
  %crtc_h63 = getelementptr inbounds %struct.drm_plane_state, ptr %71, i32 0, i32 7
  %75 = ptrtoint ptr %crtc_h63 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %crtc_h63, align 4
  %height = getelementptr inbounds %struct.dc_cursor_attributes, ptr %attributes, i32 0, i32 3
  %77 = ptrtoint ptr %height to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 %76, ptr %height, align 8
  %color_format = getelementptr inbounds %struct.dc_cursor_attributes, ptr %attributes, i32 0, i32 4
  %78 = ptrtoint ptr %color_format to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 2, ptr %color_format, align 4
  %attribute_flags = getelementptr inbounds %struct.dc_cursor_attributes, ptr %attributes, i32 0, i32 7
  %79 = ptrtoint ptr %attribute_flags to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 0, ptr %attribute_flags, align 8
  %pitches = getelementptr inbounds %struct.drm_framebuffer, ptr %5, i32 0, i32 6
  %80 = ptrtoint ptr %pitches to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %pitches, align 8
  %format = getelementptr inbounds %struct.drm_framebuffer, ptr %5, i32 0, i32 4
  %82 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %format, align 8
  %84 = getelementptr inbounds %struct.drm_format_info, ptr %83, i32 0, i32 3
  %85 = ptrtoint ptr %84 to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %84, align 2
  %conv66 = zext i8 %86 to i32
  %div = udiv i32 %81, %conv66
  %pitch = getelementptr inbounds %struct.dc_cursor_attributes, ptr %attributes, i32 0, i32 1
  %87 = ptrtoint ptr %pitch to i32
  call void @__asan_store4_noabort(i32 %87)
  store i32 %div, ptr %pitch, align 8
  %stream67 = getelementptr inbounds %struct.dm_crtc_state, ptr %cond12, i32 0, i32 1
  %88 = ptrtoint ptr %stream67 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %stream67, align 4
  %tobool68.not = icmp eq ptr %89, null
  br i1 %tobool68.not, label %if.end51.cleanup_crit_edge, label %if.then69

if.end51.cleanup_crit_edge:                       ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then69:                                        ; preds = %if.end51
  %dc_lock71 = getelementptr i8, ptr %1, i32 83052
  tail call void @mutex_lock_nested(ptr noundef %dc_lock71, i32 noundef 0) #20
  %90 = ptrtoint ptr %stream67 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %stream67, align 4
  %call73 = call zeroext i1 @dc_stream_set_cursor_attributes(ptr noundef %91, ptr noundef nonnull %attributes) #20
  br i1 %call73, label %if.then69.if.end75_crit_edge, label %if.then74

if.then69.if.end75_crit_edge:                     ; preds = %if.then69
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end75

if.then74:                                        ; preds = %if.then69
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.337) #20
  br label %if.end75

if.end75:                                         ; preds = %if.then74, %if.then69.if.end75_crit_edge
  %92 = ptrtoint ptr %stream67 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %stream67, align 4
  %call77 = call zeroext i1 @dc_stream_set_cursor_position(ptr noundef %93, ptr noundef nonnull %position) #20
  br i1 %call77, label %if.end75.if.end79_crit_edge, label %if.then78

if.end75.if.end79_crit_edge:                      ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end79

if.then78:                                        ; preds = %if.end75
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.338) #20
  br label %if.end79

if.end79:                                         ; preds = %if.then78, %if.end75.if.end79_crit_edge
  call void @mutex_unlock(ptr noundef %dc_lock71) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end79, %if.end51.cleanup_crit_edge, %if.then45, %land.lhs.true43.cleanup_crit_edge, %if.then41.cleanup_crit_edge, %get_cursor_position.exit, %land.lhs.true.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %attributes) #20
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %position) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_stream_set_cursor_attributes(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_freesync_handle_preflip(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_freesync_handle_v_update(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_freesync_build_vrr_infopacket(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @usleep_range_state(i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_update(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_get_backlight_level_nits(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_link_get_backlight_level(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_atombios_scratch_regs_set_backlight_level(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_set_backlight_level_nits(ptr noundef, i1 noundef zeroext, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_set_backlight_level(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_suspend(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get_mono_fast_ns() local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @dm_atomic_duplicate_state(ptr noundef %obj) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 8) #26
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @__drm_atomic_helper_private_obj_duplicate_state(ptr noundef %obj, ptr noundef nonnull %call7.i.i) #20
  %state = getelementptr inbounds %struct.drm_private_obj, ptr %obj, i32 0, i32 2
  %1 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %state, align 4
  %tobool1.not = icmp eq ptr %2, null
  br i1 %tobool1.not, label %if.end.if.end7_crit_edge, label %land.lhs.true

if.end.if.end7_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end7

land.lhs.true:                                    ; preds = %if.end
  %context = getelementptr inbounds %struct.dm_atomic_state, ptr %2, i32 0, i32 1
  %3 = ptrtoint ptr %context to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %context, align 4
  %tobool2.not = icmp eq ptr %4, null
  br i1 %tobool2.not, label %land.lhs.true.if.end7_crit_edge, label %if.then3

land.lhs.true.if.end7_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end7

if.then3:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %call5 = tail call ptr @dc_copy_state(ptr noundef nonnull %4) #20
  %context6 = getelementptr inbounds %struct.dm_atomic_state, ptr %call7.i.i, i32 0, i32 1
  %5 = ptrtoint ptr %context6 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %call5, ptr %context6, align 4
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %land.lhs.true.if.end7_crit_edge, %if.end.if.end7_crit_edge
  %context8 = getelementptr inbounds %struct.dm_atomic_state, ptr %call7.i.i, i32 0, i32 1
  %6 = ptrtoint ptr %context8 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %context8, align 4
  %tobool9.not = icmp eq ptr %7, null
  br i1 %tobool9.not, label %if.then10, label %if.end7.cleanup_crit_edge

if.end7.cleanup_crit_edge:                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then10:                                        ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then10, %if.end7.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ null, %if.then10 ], [ null, %entry.cleanup_crit_edge ], [ %call7.i.i, %if.end7.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_private_obj_duplicate_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_copy_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @component_add(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @amdgpu_dm_plane_init(ptr nocapture noundef readonly %dm, ptr noundef %plane, i32 noundef %possible_crtcs, ptr noundef readonly %plane_cap) unnamed_addr #0 align 64 {
entry:
  %formats = alloca [32 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 128, ptr nonnull %formats) #20
  %0 = call ptr @memset(ptr %formats, i32 255, i32 128)
  %type.i = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 16
  %1 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %type.i, align 8
  %3 = zext i32 %2 to i64
  call void @__sanitizer_cov_trace_switch(i64 %3, ptr @__sancov_gen_cov_switch_values.461)
  switch i32 %2, label %entry.get_plane_formats.exit_crit_edge [
    i32 1, label %if.end.preheader.i
    i32 0, label %if.end45.preheader.i
    i32 2, label %if.end58.preheader.i
  ]

entry.get_plane_formats.exit_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_plane_formats.exit

if.end58.preheader.i:                             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %4 = ptrtoint ptr %formats to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 875713089, ptr %formats, align 4
  br label %get_plane_formats.exit

if.end45.preheader.i:                             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %5 = call ptr @memcpy(ptr %formats, ptr @overlay_formats, i32 24)
  br label %get_plane_formats.exit

if.end.preheader.i:                               ; preds = %entry
  %6 = call ptr @memcpy(ptr %formats, ptr @rgb_formats, i32 56)
  %tobool.not.i = icmp eq ptr %plane_cap, null
  br i1 %tobool.not.i, label %if.end.preheader.i.get_plane_formats.exit_crit_edge, label %land.lhs.true.i

if.end.preheader.i.get_plane_formats.exit_crit_edge: ; preds = %if.end.preheader.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_plane_formats.exit

land.lhs.true.i:                                  ; preds = %if.end.preheader.i
  %pixel_format_support.i = getelementptr inbounds %struct.dc_plane_cap, ptr %plane_cap, i32 0, i32 3
  %7 = ptrtoint ptr %pixel_format_support.i to i32
  call void @__asan_load1_noabort(i32 %7)
  %bf.load.i = load i8, ptr %pixel_format_support.i, align 4
  %8 = and i8 %bf.load.i, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool4.not.i = icmp eq i8 %8, 0
  br i1 %tobool4.not.i, label %land.lhs.true.i.land.lhs.true10.i_crit_edge, label %if.then5.i

land.lhs.true.i.land.lhs.true10.i_crit_edge:      ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true10.i

if.then5.i:                                       ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  %arrayidx7.i = getelementptr inbounds i32, ptr %formats, i32 14
  %9 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 842094158, ptr %arrayidx7.i, align 4
  br label %land.lhs.true10.i

land.lhs.true10.i:                                ; preds = %if.then5.i, %land.lhs.true.i.land.lhs.true10.i_crit_edge
  %num_formats.1.ph.i = phi i32 [ 14, %land.lhs.true.i.land.lhs.true10.i_crit_edge ], [ 15, %if.then5.i ]
  %10 = and i8 %bf.load.i, 16
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool16.not.i = icmp eq i8 %10, 0
  br i1 %tobool16.not.i, label %land.lhs.true10.i.land.lhs.true22.i_crit_edge, label %if.then17.i

land.lhs.true10.i.land.lhs.true22.i_crit_edge:    ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %land.lhs.true22.i

if.then17.i:                                      ; preds = %land.lhs.true10.i
  call void @__sanitizer_cov_trace_pc() #22
  %inc18.i = add nuw nsw i32 %num_formats.1.ph.i, 1
  %arrayidx19.i = getelementptr i32, ptr %formats, i32 %num_formats.1.ph.i
  %11 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 808530000, ptr %arrayidx19.i, align 4
  br label %land.lhs.true22.i

land.lhs.true22.i:                                ; preds = %if.then17.i, %land.lhs.true10.i.land.lhs.true22.i_crit_edge
  %num_formats.2.ph.i = phi i32 [ %num_formats.1.ph.i, %land.lhs.true10.i.land.lhs.true22.i_crit_edge ], [ %inc18.i, %if.then17.i ]
  %12 = and i8 %bf.load.i, 32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool28.not.i = icmp eq i8 %12, 0
  br i1 %tobool28.not.i, label %land.lhs.true22.i.get_plane_formats.exit_crit_edge, label %if.then29.i

land.lhs.true22.i.get_plane_formats.exit_crit_edge: ; preds = %land.lhs.true22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %get_plane_formats.exit

if.then29.i:                                      ; preds = %land.lhs.true22.i
  call void @__sanitizer_cov_trace_pc() #22
  %inc30.i = add nuw nsw i32 %num_formats.2.ph.i, 1
  %arrayidx31.i = getelementptr i32, ptr %formats, i32 %num_formats.2.ph.i
  %13 = ptrtoint ptr %arrayidx31.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 1211388504, ptr %arrayidx31.i, align 4
  %inc32.i = add nuw nsw i32 %num_formats.2.ph.i, 2
  %arrayidx33.i = getelementptr i32, ptr %formats, i32 %inc30.i
  %14 = ptrtoint ptr %arrayidx33.i to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 1211388481, ptr %arrayidx33.i, align 4
  %inc34.i = add nuw nsw i32 %num_formats.2.ph.i, 3
  %arrayidx35.i = getelementptr i32, ptr %formats, i32 %inc32.i
  %15 = ptrtoint ptr %arrayidx35.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 1211384408, ptr %arrayidx35.i, align 4
  %inc36.i = add nuw nsw i32 %num_formats.2.ph.i, 4
  %arrayidx37.i = getelementptr i32, ptr %formats, i32 %inc34.i
  %16 = ptrtoint ptr %arrayidx37.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 1211384385, ptr %arrayidx37.i, align 4
  br label %get_plane_formats.exit

get_plane_formats.exit:                           ; preds = %if.then29.i, %land.lhs.true22.i.get_plane_formats.exit_crit_edge, %if.end.preheader.i.get_plane_formats.exit_crit_edge, %if.end45.preheader.i, %if.end58.preheader.i, %entry.get_plane_formats.exit_crit_edge
  %num_formats.5.i = phi i32 [ 0, %entry.get_plane_formats.exit_crit_edge ], [ %inc36.i, %if.then29.i ], [ %num_formats.2.ph.i, %land.lhs.true22.i.get_plane_formats.exit_crit_edge ], [ 14, %if.end.preheader.i.get_plane_formats.exit_crit_edge ], [ 6, %if.end45.preheader.i ], [ 1, %if.end58.preheader.i ]
  %adev = getelementptr inbounds %struct.amdgpu_display_manager, ptr %dm, i32 0, i32 12
  %17 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %adev, align 4
  %family.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 6
  %19 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %20)
  %cmp.i = icmp ult i32 %20, 141
  br i1 %cmp.i, label %get_plane_formats.exit.if.end_crit_edge, label %kmalloc.exit.i

get_plane_formats.exit.if.end_crit_edge:          ; preds = %get_plane_formats.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

kmalloc.exit.i:                                   ; preds = %get_plane_formats.exit
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10) to i32))
  %21 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 10), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %21, i32 noundef 3264, i32 noundef 1024) #26
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %2)
  %cmp1.i = icmp eq i32 %2, 2
  br i1 %cmp1.i, label %if.then3.i, label %if.end4.i

if.then3.i:                                       ; preds = %kmalloc.exit.i
  %tobool.not.i.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i.i, label %if.then3.i.cleanup_crit_edge, label %if.end9.i80.i

if.then3.i.cleanup_crit_edge:                     ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end9.i80.i:                                    ; preds = %if.then3.i
  call void @__sanitizer_cov_trace_pc() #22
  %22 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store8_noabort(i32 %22)
  store i64 0, ptr %call7.i.i, align 8
  %arrayidx.i78.i = getelementptr i64, ptr %call7.i.i, i32 1
  br label %if.end.sink.split

if.end4.i:                                        ; preds = %kmalloc.exit.i
  %23 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %family.i, align 4
  %25 = zext i32 %24 to i64
  call void @__sanitizer_cov_trace_switch(i64 %25, ptr @__sancov_gen_cov_switch_values.462)
  switch i32 %24, label %sw.epilog.thread500.i [
    i32 141, label %if.end4.i.cond.false12.i.i_crit_edge
    i32 142, label %if.end4.i.cond.false12.i.i_crit_edge165
    i32 143, label %if.end4.i.sw.bb6.i_crit_edge
    i32 144, label %if.end4.i.sw.bb6.i_crit_edge166
    i32 146, label %if.end4.i.sw.bb6.i_crit_edge167
  ]

if.end4.i.sw.bb6.i_crit_edge167:                  ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb6.i

if.end4.i.sw.bb6.i_crit_edge166:                  ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb6.i

if.end4.i.sw.bb6.i_crit_edge:                     ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %sw.bb6.i

if.end4.i.cond.false12.i.i_crit_edge165:          ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.false12.i.i

if.end4.i.cond.false12.i.i_crit_edge:             ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cond.false12.i.i

cond.false12.i.i:                                 ; preds = %if.end4.i.cond.false12.i.i_crit_edge, %if.end4.i.cond.false12.i.i_crit_edge165
  %num_pipes.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 1
  %26 = ptrtoint ptr %num_pipes.i.i to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %num_pipes.i.i, align 2
  %conv17.i.i = zext i8 %27 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %27)
  %tobool.not.i.i.i83.i = icmp eq i8 %27, 0
  %28 = tail call i32 @llvm.ctlz.i32(i32 %conv17.i.i, i1 true) #20, !range !1002
  %sub.i.op.i.i.i = xor i32 %28, 31
  %sub.i.i.i = select i1 %tobool.not.i.i.i83.i, i32 -1, i32 %sub.i.op.i.i.i
  %num_se.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 4
  %29 = ptrtoint ptr %num_se.i.i to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %num_se.i.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %30)
  %tobool.not.i.i311.i.i = icmp eq i8 %30, 0
  %conv47.i.i = zext i8 %30 to i32
  %31 = tail call i32 @llvm.ctlz.i32(i32 %conv47.i.i, i1 true) #20, !range !1002
  %sub.i.op.i312.i.i = xor i32 %31, 31
  %sub.i313.i.i = select i1 %tobool.not.i.i311.i.i, i32 -1, i32 %sub.i.op.i312.i.i
  %add.i84.i = add nsw i32 %sub.i313.i.i, %sub.i.i.i
  %32 = tail call i32 @llvm.smin.i32(i32 %add.i84.i, i32 8) #20
  %sub57.i.i = sub i32 8, %32
  %num_banks.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 3
  %33 = ptrtoint ptr %num_banks.i.i to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %num_banks.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %34)
  %tobool.not.i.i314.i.i = icmp eq i8 %34, 0
  %conv85.i.i = zext i8 %34 to i32
  %35 = tail call i32 @llvm.ctlz.i32(i32 %conv85.i.i, i1 true) #20, !range !1002
  %sub.i.op.i315.i.i = xor i32 %35, 31
  %sub.i316.i.i = select i1 %tobool.not.i.i314.i.i, i32 -1, i32 %sub.i.op.i315.i.i
  %36 = tail call i32 @llvm.smin.i32(i32 %sub57.i.i, i32 %sub.i316.i.i) #20
  %conv124.i.i = zext i8 %30 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %30)
  %tobool.not.i.i317.i.i = icmp eq i8 %30, 0
  %37 = tail call i32 @llvm.ctlz.i32(i32 %conv124.i.i, i1 true) #20, !range !1002
  %sub.i.op.i318.i.i = xor i32 %37, 31
  %sub.i319.i.i = select i1 %tobool.not.i.i317.i.i, i32 -1, i32 %sub.i.op.i318.i.i
  %num_rb_per_se.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 5
  %38 = ptrtoint ptr %num_rb_per_se.i.i to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %num_rb_per_se.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %tobool.not.i.i320.i.i = icmp eq i8 %39, 0
  %conv155.i.i = zext i8 %39 to i32
  %40 = tail call i32 @llvm.ctlz.i32(i32 %conv155.i.i, i1 true) #20, !range !1002
  %sub.i.op.i321.i.i = xor i32 %40, 31
  %sub.i322.i.i = select i1 %tobool.not.i.i320.i.i, i32 -1, i32 %sub.i.op.i321.i.i
  %add159.i.i = add nsw i32 %sub.i322.i.i, %sub.i319.i.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 142, i32 %24)
  %cmp160.i.i = icmp eq i32 %24, 142
  br i1 %cmp160.i.i, label %if.then.i85.i, label %if.end222.i.thread.i

if.then.i85.i:                                    ; preds = %cond.false12.i.i
  %asic_type.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 5
  %41 = ptrtoint ptr %asic_type.i.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %asic_type.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 22, i32 %42)
  %cmp162.i.i = icmp ugt i32 %42, 22
  br i1 %cmp162.i.i, label %if.then.i85.i.if.then166.i.i_crit_edge, label %lor.end.i.i

if.then.i85.i.if.then166.i.i_crit_edge:           ; preds = %if.then.i85.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then166.i.i

lor.end.i.i:                                      ; preds = %if.then.i85.i
  %external_rev_id.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 8
  %43 = ptrtoint ptr %external_rev_id.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %external_rev_id.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %44)
  %cmp164.i.i = icmp ugt i32 %44, 128
  br i1 %cmp164.i.i, label %lor.end.i.i.if.then166.i.i_crit_edge, label %if.end.i91.thread.i

lor.end.i.i.if.then166.i.i_crit_edge:             ; preds = %lor.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then166.i.i

if.then166.i.i:                                   ; preds = %lor.end.i.i.if.then166.i.i_crit_edge, %if.then.i85.i.if.then166.i.i_crit_edge
  %conv167.i.i = sext i32 %32 to i64
  %shl.i.i = shl nsw i64 %conv167.i.i, 21
  %conv168.i.i = sext i32 %36 to i64
  %shl169.i.i = shl nsw i64 %conv168.i.i, 24
  %or.i.i = or i64 %shl169.i.i, %shl.i.i
  %tobool.not.i.i86.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i.i86.i, label %if.then166.i.i.add_modifier.exit510.i.i_crit_edge, label %if.end204.i.i.thread

if.then166.i.i.add_modifier.exit510.i.i_crit_edge: ; preds = %if.then166.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_modifier.exit510.i.i

if.end.i91.thread.i:                              ; preds = %lor.end.i.i
  %.pre.i.i = sext i32 %32 to i64
  %.pre662.i.i = shl nsw i64 %.pre.i.i, 21
  %.pre663.i.i = sext i32 %36 to i64
  %.pre664.i.i = shl nsw i64 %.pre663.i.i, 24
  %.pre665.i.i = or i64 %.pre664.i.i, %.pre662.i.i
  %tobool.not.i323.i459.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i323.i459.i, label %if.end.i91.thread.i.add_modifier.exit510.i.i_crit_edge, label %if.end204.i.i

if.end.i91.thread.i.add_modifier.exit510.i.i_crit_edge: ; preds = %if.end.i91.thread.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_modifier.exit510.i.i

if.end204.i.i.thread:                             ; preds = %if.then166.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %or174.i.i = or i64 %or.i.i, 144115188076984577
  %45 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store8_noabort(i32 %45)
  store i64 %or174.i.i, ptr %call7.i.i, align 8
  %or182.i.i = or i64 %or.i.i, 144115188075936001
  %arrayidx.i366.i531.i = getelementptr i64, ptr %call7.i.i, i32 1
  %46 = ptrtoint ptr %arrayidx.i366.i531.i to i32
  call void @__asan_store8_noabort(i32 %46)
  store i64 %or182.i.i, ptr %arrayidx.i366.i531.i, align 8
  %conv201310.i.i = zext i32 %sub.i.i.i to i64
  %shl202.i.i = shl i64 %conv201310.i.i, 33
  %or197.i.i = or i64 %or.i.i, %shl202.i.i
  %conv198.i.i = sext i32 %add159.i.i to i64
  %shl199.i.i = shl nsw i64 %conv198.i.i, 30
  %or200.i.i = or i64 %or197.i.i, %shl199.i.i
  %or203.i.i = or i64 %or200.i.i, 144115188077000961
  %arrayidx.i413.i.i = getelementptr i64, ptr %call7.i.i, i32 2
  %47 = ptrtoint ptr %arrayidx.i413.i.i to i32
  call void @__asan_store8_noabort(i32 %47)
  store i64 %or203.i.i, ptr %arrayidx.i413.i.i, align 8
  br label %if.end222.i.i

if.end204.i.i:                                    ; preds = %if.end.i91.thread.i
  call void @__sanitizer_cov_trace_pc() #22
  %or182.i458.i = or i64 %.pre665.i.i, 144115188075936001
  %48 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store8_noabort(i32 %48)
  store i64 %or182.i458.i, ptr %call7.i.i, align 8
  %.pre666.i.i = sext i32 %add159.i.i to i64
  %.pre667.i.i = shl nsw i64 %.pre666.i.i, 30
  %.pre668.i.i = zext i32 %sub.i.i.i to i64
  %.pre669.i.i = shl i64 %.pre668.i.i, 33
  %.pre670.i.i = or i64 %.pre665.i.i, %.pre669.i.i
  %.pre671.i.i = or i64 %.pre670.i.i, %.pre667.i.i
  br label %if.end222.i.i

if.end222.i.i:                                    ; preds = %if.end204.i.i, %if.end204.i.i.thread
  %or218.pre-phi.ph.i.i125 = phi i64 [ %or200.i.i, %if.end204.i.i.thread ], [ %.pre671.i.i, %if.end204.i.i ]
  %or177.pre-phi682686.ph.i.i124 = phi i64 [ %or.i.i, %if.end204.i.i.thread ], [ %.pre665.i.i, %if.end204.i.i ]
  %size.4.i123 = phi i64 [ 3, %if.end204.i.i.thread ], [ 1, %if.end204.i.i ]
  %or221.i.i = or i64 %or218.pre-phi.ph.i.i125, 144115188075952385
  %idxprom.i459.i.i = trunc i64 %size.4.i123 to i32
  %arrayidx.i460.i.i = getelementptr i64, ptr %call7.i.i, i32 %idxprom.i459.i.i
  %49 = ptrtoint ptr %arrayidx.i460.i.i to i32
  call void @__asan_store8_noabort(i32 %49)
  store i64 %or221.i.i, ptr %arrayidx.i460.i.i, align 8
  %add.i461.i.i = add nuw nsw i64 %size.4.i123, 1
  br label %if.end9.i509.i.i

if.end222.i.thread.i:                             ; preds = %cond.false12.i.i
  %.pre672.i.i = sext i32 %32 to i64
  %.pre673.i.i = shl nsw i64 %.pre672.i.i, 21
  %.pre674.i.i = sext i32 %36 to i64
  %.pre675.i.i = shl nsw i64 %.pre674.i.i, 24
  %.pre676.i.i = or i64 %.pre675.i.i, %.pre673.i.i
  %tobool.not.i464.i479.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i464.i479.i, label %if.end222.i.thread.i.add_modifier.exit510.i.i_crit_edge, label %if.end222.i.thread.i.if.end9.i509.i.i_crit_edge

if.end222.i.thread.i.if.end9.i509.i.i_crit_edge:  ; preds = %if.end222.i.thread.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9.i509.i.i

if.end222.i.thread.i.add_modifier.exit510.i.i_crit_edge: ; preds = %if.end222.i.thread.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_modifier.exit510.i.i

if.end9.i509.i.i:                                 ; preds = %if.end222.i.thread.i.if.end9.i509.i.i_crit_edge, %if.end222.i.i
  %or225.pre-phi.i484.i = phi i64 [ %.pre676.i.i, %if.end222.i.thread.i.if.end9.i509.i.i_crit_edge ], [ %or177.pre-phi682686.ph.i.i124, %if.end222.i.i ]
  %size.5481.i = phi i64 [ 0, %if.end222.i.thread.i.if.end9.i509.i.i_crit_edge ], [ %add.i461.i.i, %if.end222.i.i ]
  %or228.i486492.i = or i64 %or225.pre-phi.i484.i, 144115188075862529
  %idxprom.i506.i.i = trunc i64 %size.5481.i to i32
  %arrayidx.i507.i.i = getelementptr i64, ptr %call7.i.i, i32 %idxprom.i506.i.i
  %50 = ptrtoint ptr %arrayidx.i507.i.i to i32
  call void @__asan_store8_noabort(i32 %50)
  store i64 %or228.i486492.i, ptr %arrayidx.i507.i.i, align 8
  %add.i508.i.i = add nuw nsw i64 %size.5481.i, 1
  br label %add_modifier.exit510.i.i

add_modifier.exit510.i.i:                         ; preds = %if.end9.i509.i.i, %if.end222.i.thread.i.add_modifier.exit510.i.i_crit_edge, %if.end.i91.thread.i.add_modifier.exit510.i.i_crit_edge, %if.then166.i.i.add_modifier.exit510.i.i_crit_edge
  %size.6.i = phi i64 [ %add.i508.i.i, %if.end9.i509.i.i ], [ 0, %if.end222.i.thread.i.add_modifier.exit510.i.i_crit_edge ], [ 0, %if.then166.i.i.add_modifier.exit510.i.i_crit_edge ], [ 0, %if.end.i91.thread.i.add_modifier.exit510.i.i_crit_edge ]
  %or225659.i.i = phi i64 [ %or225.pre-phi.i484.i, %if.end9.i509.i.i ], [ %.pre676.i.i, %if.end222.i.thread.i.add_modifier.exit510.i.i_crit_edge ], [ %or.i.i, %if.then166.i.i.add_modifier.exit510.i.i_crit_edge ], [ %.pre665.i.i, %if.end.i91.thread.i.add_modifier.exit510.i.i_crit_edge ]
  %51 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 142, i32 %52)
  %cmp230.i.i = icmp eq i32 %52, 142
  %tobool.not.i511.i.i = icmp eq ptr %call7.i.i, null
  br i1 %cmp230.i.i, label %if.then232.i.i, label %if.end239.i.i

if.then232.i.i:                                   ; preds = %add_modifier.exit510.i.i
  br i1 %tobool.not.i511.i.i, label %if.then232.i.i.cleanup_crit_edge, label %if.end239.i.i.thread

if.then232.i.i.cleanup_crit_edge:                 ; preds = %if.then232.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end239.i.i.thread:                             ; preds = %if.then232.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %or238.i.i = or i64 %or225659.i.i, 144115188075862273
  %.pre540.i = trunc i64 %size.6.i to i32
  %arrayidx.i554.i.i = getelementptr i64, ptr %call7.i.i, i32 %.pre540.i
  %53 = ptrtoint ptr %arrayidx.i554.i.i to i32
  call void @__asan_store8_noabort(i32 %53)
  store i64 %or238.i.i, ptr %arrayidx.i554.i.i, align 8
  %add.i555.i.i = add nuw nsw i64 %size.6.i, 1
  br label %add_modifier.exit604.i.i

if.end239.i.i:                                    ; preds = %add_modifier.exit510.i.i
  br i1 %tobool.not.i511.i.i, label %if.end239.i.i.cleanup_crit_edge, label %if.end239.i.i.add_modifier.exit604.i.i_crit_edge

if.end239.i.i.add_modifier.exit604.i.i_crit_edge: ; preds = %if.end239.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_modifier.exit604.i.i

if.end239.i.i.cleanup_crit_edge:                  ; preds = %if.end239.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

add_modifier.exit604.i.i:                         ; preds = %if.end239.i.i.add_modifier.exit604.i.i_crit_edge, %if.end239.i.i.thread
  %size.7.i137 = phi i64 [ %add.i555.i.i, %if.end239.i.i.thread ], [ %size.6.i, %if.end239.i.i.add_modifier.exit604.i.i_crit_edge ]
  %.tr.i561.i.i = trunc i64 %size.7.i137 to i32
  %arrayidx.i601.i.i = getelementptr i64, ptr %call7.i.i, i32 %.tr.i561.i.i
  %54 = ptrtoint ptr %arrayidx.i601.i.i to i32
  call void @__asan_store8_noabort(i32 %54)
  store i64 144115188075858433, ptr %arrayidx.i601.i.i, align 8
  %add.i602.i.i = add nuw nsw i64 %size.7.i137, 1
  %55 = ptrtoint ptr %family.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %.pr = load i32, ptr %family.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 142, i32 %.pr)
  %cmp241.i.i = icmp eq i32 %.pr, 142
  br i1 %cmp241.i.i, label %if.end9.i650.i.i, label %add_modifier.exit604.i.i.if.end.i229.i_crit_edge

add_modifier.exit604.i.i.if.end.i229.i_crit_edge: ; preds = %add_modifier.exit604.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i229.i

if.end9.i650.i.i:                                 ; preds = %add_modifier.exit604.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %.tr.i608.i.i = trunc i64 %add.i602.i.i to i32
  %arrayidx.i648.i.i = getelementptr i64, ptr %call7.i.i, i32 %.tr.i608.i.i
  %56 = ptrtoint ptr %arrayidx.i648.i.i to i32
  call void @__asan_store8_noabort(i32 %56)
  store i64 144115188075858177, ptr %arrayidx.i648.i.i, align 8
  %add.i649.i.i = add nuw nsw i64 %size.7.i137, 2
  br label %if.end.i229.i

sw.bb6.i:                                         ; preds = %if.end4.i.sw.bb6.i_crit_edge, %if.end4.i.sw.bb6.i_crit_edge166, %if.end4.i.sw.bb6.i_crit_edge167
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %18, i32 0, i32 172, i32 1
  %57 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 656127, i32 %58)
  %cmp8.i = icmp ugt i32 %58, 656127
  %num_pipes.i92.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 1
  %59 = ptrtoint ptr %num_pipes.i92.i to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %num_pipes.i92.i, align 2
  %conv17.i99.i = zext i8 %60 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %60)
  %tobool.not.i.i.i100.i = icmp eq i8 %60, 0
  %61 = tail call i32 @llvm.ctlz.i32(i32 %conv17.i99.i, i1 true) #20, !range !1002
  br i1 %cmp8.i, label %cond.false12.i103.i, label %cond.false12.i175.i

cond.false12.i103.i:                              ; preds = %sw.bb6.i
  %tobool.not.i.i117.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i.i117.i, label %cond.false12.i103.i.cleanup_crit_edge, label %if.end9.i473.i.i

cond.false12.i103.i.cleanup_crit_edge:            ; preds = %cond.false12.i103.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end9.i473.i.i:                                 ; preds = %cond.false12.i103.i
  call void @__sanitizer_cov_trace_pc() #22
  %num_pkrs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %18, i32 0, i32 106, i32 1, i32 29, i32 6
  %62 = ptrtoint ptr %num_pkrs.i.i to i32
  call void @__asan_load1_noabort(i32 %62)
  %63 = load i8, ptr %num_pkrs.i.i, align 1
  %conv47.i112.i = zext i8 %63 to i32
  %64 = tail call i32 @llvm.ctlz.i32(i32 %conv47.i112.i, i1 true) #20, !range !1002
  %sub.i.op.i144.i.i = xor i32 %64, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %63)
  %tobool.not.i.i143.i.i = icmp eq i8 %63, 0
  %65 = shl i32 %sub.i.op.i144.i.i, 27
  %.op163 = zext i32 %65 to i64
  %shl53.i.i = select i1 %tobool.not.i.i143.i.i, i64 -134217728, i64 %.op163
  %sub.i.op.i.i101.i = shl nuw nsw i32 %61, 21
  %66 = xor i32 %sub.i.op.i.i101.i, 65011712
  %.op164 = zext i32 %66 to i64
  %shl.i115.i = select i1 %tobool.not.i.i.i100.i, i64 -2097152, i64 %.op164
  %or.i116.i = or i64 %shl53.i.i, %shl.i115.i
  %or54.i.i = or i64 %or.i116.i, 144115188075862787
  %or58.i.i = or i64 %or.i116.i, 144115188077116163
  %67 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store8_noabort(i32 %67)
  store i64 %or58.i.i, ptr %call7.i.i, align 8
  %or69.i.i = or i64 %or.i116.i, 144115188077312771
  %arrayidx.i189.i.i = getelementptr i64, ptr %call7.i.i, i32 1
  %68 = ptrtoint ptr %arrayidx.i189.i.i to i32
  call void @__asan_store8_noabort(i32 %68)
  store i64 %or69.i.i, ptr %arrayidx.i189.i.i, align 8
  %or80.i.i = or i64 %or.i116.i, 144115188077132547
  %arrayidx.i236.i.i = getelementptr i64, ptr %call7.i.i, i32 2
  %69 = ptrtoint ptr %arrayidx.i236.i.i to i32
  call void @__asan_store8_noabort(i32 %69)
  store i64 %or80.i.i, ptr %arrayidx.i236.i.i, align 8
  %or92.i.i = or i64 %or.i116.i, 144115188077329155
  %arrayidx.i283.i.i = getelementptr i64, ptr %call7.i.i, i32 3
  %70 = ptrtoint ptr %arrayidx.i283.i.i to i32
  call void @__asan_store8_noabort(i32 %70)
  store i64 %or92.i.i, ptr %arrayidx.i283.i.i, align 8
  %arrayidx.i330.i.i = getelementptr i64, ptr %call7.i.i, i32 4
  %71 = ptrtoint ptr %arrayidx.i330.i.i to i32
  call void @__asan_store8_noabort(i32 %71)
  store i64 %or54.i.i, ptr %arrayidx.i330.i.i, align 8
  %or104.i.i = or i64 %or.i116.i, 144115188075862275
  %arrayidx.i377.i.i = getelementptr i64, ptr %call7.i.i, i32 5
  %72 = ptrtoint ptr %arrayidx.i377.i.i to i32
  call void @__asan_store8_noabort(i32 %72)
  store i64 %or104.i.i, ptr %arrayidx.i377.i.i, align 8
  %arrayidx.i424.i.i = getelementptr i64, ptr %call7.i.i, i32 6
  %73 = ptrtoint ptr %arrayidx.i424.i.i to i32
  call void @__asan_store8_noabort(i32 %73)
  store i64 144115188075858433, ptr %arrayidx.i424.i.i, align 8
  %arrayidx.i471.i.i = getelementptr i64, ptr %call7.i.i, i32 7
  %74 = ptrtoint ptr %arrayidx.i471.i.i to i32
  call void @__asan_store8_noabort(i32 %74)
  store i64 144115188075858177, ptr %arrayidx.i471.i.i, align 8
  br label %if.end.i276.i

cond.false12.i175.i:                              ; preds = %sw.bb6.i
  %tobool.not.i.i179.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i.i179.i, label %cond.false12.i175.i.cleanup_crit_edge, label %if.end9.i293.i.i

cond.false12.i175.i.cleanup_crit_edge:            ; preds = %cond.false12.i175.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end9.i293.i.i:                                 ; preds = %cond.false12.i175.i
  call void @__sanitizer_cov_trace_pc() #22
  %sub.i.op.i.i173.i = shl nuw nsw i32 %61, 21
  %75 = xor i32 %sub.i.op.i.i173.i, 65011712
  %.op = zext i32 %75 to i64
  %shl.i177.i = select i1 %tobool.not.i.i.i100.i, i64 -2097152, i64 %.op
  %or.i178.i = or i64 %shl.i177.i, 144115188075862786
  %or23.i.i = or i64 %shl.i177.i, 144115188076985090
  %76 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store8_noabort(i32 %76)
  store i64 %or23.i.i, ptr %call7.i.i, align 8
  %or31.i.i = or i64 %shl.i177.i, 144115188077001474
  %arrayidx.i103.i.i = getelementptr i64, ptr %call7.i.i, i32 1
  %77 = ptrtoint ptr %arrayidx.i103.i.i to i32
  call void @__asan_store8_noabort(i32 %77)
  store i64 %or31.i.i, ptr %arrayidx.i103.i.i, align 8
  %arrayidx.i150.i.i = getelementptr i64, ptr %call7.i.i, i32 2
  %78 = ptrtoint ptr %arrayidx.i150.i.i to i32
  call void @__asan_store8_noabort(i32 %78)
  store i64 %or.i178.i, ptr %arrayidx.i150.i.i, align 8
  %or38.i.i = or i64 %shl.i177.i, 144115188075862274
  %arrayidx.i197.i.i = getelementptr i64, ptr %call7.i.i, i32 3
  %79 = ptrtoint ptr %arrayidx.i197.i.i to i32
  call void @__asan_store8_noabort(i32 %79)
  store i64 %or38.i.i, ptr %arrayidx.i197.i.i, align 8
  %arrayidx.i244.i.i = getelementptr i64, ptr %call7.i.i, i32 4
  %80 = ptrtoint ptr %arrayidx.i244.i.i to i32
  call void @__asan_store8_noabort(i32 %80)
  store i64 144115188075858433, ptr %arrayidx.i244.i.i, align 8
  %arrayidx.i291.i.i = getelementptr i64, ptr %call7.i.i, i32 5
  %81 = ptrtoint ptr %arrayidx.i291.i.i to i32
  call void @__asan_store8_noabort(i32 %81)
  store i64 144115188075858177, ptr %arrayidx.i291.i.i, align 8
  br label %if.end.i276.i

sw.epilog.thread500.i:                            ; preds = %if.end4.i
  %tobool.not.i227503.i = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not.i227503.i, label %sw.epilog.thread500.i.cleanup_crit_edge, label %sw.epilog.thread500.i.if.end.i276.i_crit_edge

sw.epilog.thread500.i.if.end.i276.i_crit_edge:    ; preds = %sw.epilog.thread500.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i276.i

sw.epilog.thread500.i.cleanup_crit_edge:          ; preds = %sw.epilog.thread500.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.i229.i:                                    ; preds = %if.end9.i650.i.i, %add_modifier.exit604.i.i.if.end.i229.i_crit_edge
  %size.12.ph.i.ph = phi i64 [ %add.i602.i.i, %add_modifier.exit604.i.i.if.end.i229.i_crit_edge ], [ %add.i649.i.i, %if.end9.i650.i.i ]
  call void @__sanitizer_cov_trace_const_cmp8(i64 128, i64 %size.12.ph.i.ph)
  %cmp.i228.i = icmp eq i64 %size.12.ph.i.ph, 128
  br i1 %cmp.i228.i, label %if.then1.i232.i, label %if.end.i229.i.if.end.i276.i_crit_edge

if.end.i229.i.if.end.i276.i_crit_edge:            ; preds = %if.end.i229.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i276.i

if.then1.i232.i:                                  ; preds = %if.end.i229.i
  %.tr.i230.i = trunc i64 %size.12.ph.i.ph to i32
  %conv.i231.i = shl nuw nsw i32 %.tr.i230.i, 4
  %call9.i.i258.i = tail call noalias align 128 ptr @__kmalloc(i32 noundef %conv.i231.i, i32 noundef 3264) #27
  %tobool3.not.i261.i = icmp eq ptr %call9.i.i258.i, null
  br i1 %tobool3.not.i261.i, label %cleanup.i268.i, label %cleanup.thread.i267.i

cleanup.thread.i267.i:                            ; preds = %if.then1.i232.i
  call void @__sanitizer_cov_trace_pc() #22
  %mul.i264.i = shl nuw nsw i64 %size.12.ph.i.ph, 1
  %conv7.i266.i = shl nuw nsw i32 %.tr.i230.i, 3
  %82 = call ptr @memcpy(ptr %call9.i.i258.i, ptr %call7.i.i, i32 %conv7.i266.i)
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #20
  br label %if.end.i276.i

cleanup.i268.i:                                   ; preds = %if.then1.i232.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #20
  br label %cleanup

if.end.i276.i:                                    ; preds = %cleanup.thread.i267.i, %if.end.i229.i.if.end.i276.i_crit_edge, %sw.epilog.thread500.i.if.end.i276.i_crit_edge, %if.end9.i293.i.i, %if.end9.i473.i.i
  %modifiers.4 = phi ptr [ %call7.i.i, %sw.epilog.thread500.i.if.end.i276.i_crit_edge ], [ %call9.i.i258.i, %cleanup.thread.i267.i ], [ %call7.i.i, %if.end.i229.i.if.end.i276.i_crit_edge ], [ %call7.i.i, %if.end9.i473.i.i ], [ %call7.i.i, %if.end9.i293.i.i ]
  %size.12499.i = phi i64 [ 0, %sw.epilog.thread500.i.if.end.i276.i_crit_edge ], [ %size.12.ph.i.ph, %cleanup.thread.i267.i ], [ %size.12.ph.i.ph, %if.end.i229.i.if.end.i276.i_crit_edge ], [ 8, %if.end9.i473.i.i ], [ 6, %if.end9.i293.i.i ]
  %capacity.36.i = phi i64 [ 128, %sw.epilog.thread500.i.if.end.i276.i_crit_edge ], [ %mul.i264.i, %cleanup.thread.i267.i ], [ 128, %if.end.i229.i.if.end.i276.i_crit_edge ], [ 128, %if.end9.i473.i.i ], [ 128, %if.end9.i293.i.i ]
  %idxprom.i269.i = trunc i64 %size.12499.i to i32
  %arrayidx.i270.i = getelementptr i64, ptr %modifiers.4, i32 %idxprom.i269.i
  %83 = ptrtoint ptr %arrayidx.i270.i to i32
  call void @__asan_store8_noabort(i32 %83)
  store i64 0, ptr %arrayidx.i270.i, align 8
  %add.i271.i = add nuw nsw i64 %size.12499.i, 1
  call void @__sanitizer_cov_trace_cmp8(i64 %capacity.36.i, i64 %add.i271.i)
  %cmp.i275.i = icmp eq i64 %capacity.36.i, %add.i271.i
  %extract.t539.i = trunc i64 %add.i271.i to i32
  br i1 %cmp.i275.i, label %if.then1.i279.i, label %if.end.i276.i.if.end9.i319.i_crit_edge

if.end.i276.i.if.end9.i319.i_crit_edge:           ; preds = %if.end.i276.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9.i319.i

if.then1.i279.i:                                  ; preds = %if.end.i276.i
  %.tr.i277.i = trunc i64 %capacity.36.i to i32
  %conv.i278.i = shl nuw nsw i32 %.tr.i277.i, 4
  %call9.i.i305.i = tail call noalias align 128 ptr @__kmalloc(i32 noundef %conv.i278.i, i32 noundef 3264) #27
  %tobool3.not.i308.i = icmp eq ptr %call9.i.i305.i, null
  br i1 %tobool3.not.i308.i, label %cleanup.i315.i, label %cleanup.thread.i314.i

cleanup.thread.i314.i:                            ; preds = %if.then1.i279.i
  call void @__sanitizer_cov_trace_pc() #22
  %conv7.i313.i = shl nuw nsw i32 %.tr.i277.i, 3
  %84 = call ptr @memcpy(ptr %call9.i.i305.i, ptr %modifiers.4, i32 %conv7.i313.i)
  tail call void @kfree(ptr noundef nonnull %modifiers.4) #20
  br label %if.end9.i319.i

cleanup.i315.i:                                   ; preds = %if.then1.i279.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @kfree(ptr noundef nonnull %modifiers.4) #20
  br label %cleanup

if.end9.i319.i:                                   ; preds = %cleanup.thread.i314.i, %if.end.i276.i.if.end9.i319.i_crit_edge
  %modifiers.5 = phi ptr [ %call9.i.i305.i, %cleanup.thread.i314.i ], [ %modifiers.4, %if.end.i276.i.if.end9.i319.i_crit_edge ]
  %size.13515.off0.i = phi i32 [ %.tr.i277.i, %cleanup.thread.i314.i ], [ %extract.t539.i, %if.end.i276.i.if.end9.i319.i_crit_edge ]
  %arrayidx.i317.i = getelementptr i64, ptr %modifiers.5, i32 %size.13515.off0.i
  br label %if.end.sink.split

if.end.sink.split:                                ; preds = %if.end9.i319.i, %if.end9.i80.i
  %arrayidx.i78.i.sink = phi ptr [ %arrayidx.i78.i, %if.end9.i80.i ], [ %arrayidx.i317.i, %if.end9.i319.i ]
  %modifiers.7.ph.ph = phi ptr [ %call7.i.i, %if.end9.i80.i ], [ %modifiers.5, %if.end9.i319.i ]
  %85 = ptrtoint ptr %arrayidx.i78.i.sink to i32
  call void @__asan_store8_noabort(i32 %85)
  store i64 72057594037927935, ptr %arrayidx.i78.i.sink, align 8
  br label %if.end

if.end:                                           ; preds = %if.end.sink.split, %get_plane_formats.exit.if.end_crit_edge
  %modifiers.7.ph = phi ptr [ null, %get_plane_formats.exit.if.end_crit_edge ], [ %modifiers.7.ph.ph, %if.end.sink.split ]
  %86 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %adev, align 4
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %87, i32 0, i32 2
  %88 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load i32, ptr %type.i, align 8
  %call6 = call i32 (ptr, ptr, i32, ptr, ptr, i32, ptr, i32, ptr, ...) @drm_universal_plane_init(ptr noundef %ddev.i, ptr noundef %plane, i32 noundef %possible_crtcs, ptr noundef nonnull @dm_plane_funcs, ptr noundef nonnull %formats, i32 noundef %num_formats.5.i, ptr noundef %modifiers.7.ph, i32 noundef %89, ptr noundef null) #20
  call void @kfree(ptr noundef %modifiers.7.ph) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call6)
  %tobool7.not = icmp eq i32 %call6, 0
  br i1 %tobool7.not, label %if.end9, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end9:                                          ; preds = %if.end
  %90 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %91)
  %cmp = icmp ne i32 %91, 0
  %tobool11.not = icmp eq ptr %plane_cap, null
  %or.cond = or i1 %tobool11.not, %cmp
  br i1 %or.cond, label %if.end9.if.end17_crit_edge, label %land.lhs.true12

if.end9.if.end17_crit_edge:                       ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end17

land.lhs.true12:                                  ; preds = %if.end9
  %per_pixel_alpha = getelementptr inbounds %struct.dc_plane_cap, ptr %plane_cap, i32 0, i32 1
  %92 = ptrtoint ptr %per_pixel_alpha to i32
  call void @__asan_load1_noabort(i32 %92)
  %bf.load = load i8, ptr %per_pixel_alpha, align 4
  %93 = and i8 %bf.load, 32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %93)
  %tobool13.not = icmp eq i8 %93, 0
  br i1 %tobool13.not, label %land.lhs.true12.if.end17_crit_edge, label %if.then14

land.lhs.true12.if.end17_crit_edge:               ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end17

if.then14:                                        ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #22
  %call15 = call i32 @drm_plane_create_alpha_property(ptr noundef %plane) #20
  %call16 = call i32 @drm_plane_create_blend_mode_property(ptr noundef %plane, i32 noundef 5) #20
  br label %if.end17

if.end17:                                         ; preds = %if.then14, %land.lhs.true12.if.end17_crit_edge, %if.end9.if.end17_crit_edge
  %94 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %95)
  %cmp19 = icmp ne i32 %95, 1
  %or.cond78 = or i1 %tobool11.not, %cmp19
  br i1 %or.cond78, label %if.end17.if.end36_crit_edge, label %land.lhs.true22

if.end17.if.end36_crit_edge:                      ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36

land.lhs.true22:                                  ; preds = %if.end17
  %pixel_format_support = getelementptr inbounds %struct.dc_plane_cap, ptr %plane_cap, i32 0, i32 3
  %96 = ptrtoint ptr %pixel_format_support to i32
  call void @__asan_load1_noabort(i32 %96)
  %bf.load23 = load i8, ptr %pixel_format_support, align 4
  %97 = and i8 %bf.load23, 80
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %97)
  %98 = icmp eq i8 %97, 0
  br i1 %98, label %land.lhs.true22.if.end36_crit_edge, label %if.then34

land.lhs.true22.if.end36_crit_edge:               ; preds = %land.lhs.true22
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end36

if.then34:                                        ; preds = %land.lhs.true22
  call void @__sanitizer_cov_trace_pc() #22
  %call35 = call i32 @drm_plane_create_color_properties(ptr noundef %plane, i32 noundef 7, i32 noundef 3, i32 noundef 1, i32 noundef 0) #20
  br label %if.end36

if.end36:                                         ; preds = %if.then34, %land.lhs.true22.if.end36_crit_edge, %if.end17.if.end36_crit_edge
  %99 = ptrtoint ptr %adev to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %adev, align 4
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %100, i32 0, i32 5
  %101 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %asic_type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %102)
  %cmp38 = icmp ugt i32 %102, 4
  br i1 %cmp38, label %land.lhs.true39, label %if.end36.if.end44_crit_edge

if.end36.if.end44_crit_edge:                      ; preds = %if.end36
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end44

land.lhs.true39:                                  ; preds = %if.end36
  %103 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %104)
  %cmp41.not = icmp eq i32 %104, 2
  br i1 %cmp41.not, label %land.lhs.true39.if.end44_crit_edge, label %if.then42

land.lhs.true39.if.end44_crit_edge:               ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end44

if.then42:                                        ; preds = %land.lhs.true39
  call void @__sanitizer_cov_trace_pc() #22
  %call43 = call i32 @drm_plane_create_rotation_property(ptr noundef %plane, i32 noundef 1, i32 noundef 15) #20
  br label %if.end44

if.end44:                                         ; preds = %if.then42, %land.lhs.true39.if.end44_crit_edge, %if.end36.if.end44_crit_edge
  %helper_private.i = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 18
  %105 = ptrtoint ptr %helper_private.i to i32
  call void @__asan_store4_noabort(i32 %105)
  store ptr @dm_plane_helper_funcs, ptr %helper_private.i, align 8
  %funcs = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 14
  %106 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %funcs, align 4
  %reset = getelementptr inbounds %struct.drm_plane_funcs, ptr %107, i32 0, i32 3
  %108 = ptrtoint ptr %reset to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %reset, align 4
  %tobool45.not = icmp eq ptr %109, null
  br i1 %tobool45.not, label %if.end44.cleanup_crit_edge, label %if.then46

if.end44.cleanup_crit_edge:                       ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then46:                                        ; preds = %if.end44
  call void @__sanitizer_cov_trace_pc() #22
  call void %109(ptr noundef %plane) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then46, %if.end44.cleanup_crit_edge, %if.end.cleanup_crit_edge, %cleanup.i315.i, %cleanup.i268.i, %sw.epilog.thread500.i.cleanup_crit_edge, %cond.false12.i175.i.cleanup_crit_edge, %cond.false12.i103.i.cleanup_crit_edge, %if.end239.i.i.cleanup_crit_edge, %if.then232.i.i.cleanup_crit_edge, %if.then3.i.cleanup_crit_edge
  %retval.0 = phi i32 [ %call6, %if.end.cleanup_crit_edge ], [ 0, %if.then46 ], [ 0, %if.end44.cleanup_crit_edge ], [ -12, %if.then3.i.cleanup_crit_edge ], [ -12, %cleanup.i315.i ], [ -12, %cleanup.i268.i ], [ -12, %cond.false12.i103.i.cleanup_crit_edge ], [ -12, %cond.false12.i175.i.cleanup_crit_edge ], [ -12, %sw.epilog.thread500.i.cleanup_crit_edge ], [ -12, %if.then232.i.i.cleanup_crit_edge ], [ -12, %if.end239.i.i.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 128, ptr nonnull %formats) #20
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_universal_plane_init(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_plane_create_alpha_property(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_plane_create_blend_mode_property(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_plane_create_color_properties(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_plane_create_rotation_property(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_update_plane(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_disable_plane(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_primary_helper_destroy(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_drm_plane_reset(ptr noundef %plane) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %funcs = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 14
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %atomic_destroy_state = getelementptr inbounds %struct.drm_plane_funcs, ptr %3, i32 0, i32 6
  %4 = ptrtoint ptr %atomic_destroy_state to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %atomic_destroy_state, align 4
  tail call void %5(ptr noundef %plane, ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %6 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %6, i32 noundef 3520, i32 noundef 128) #26
  %cond = icmp eq ptr %call7.i.i, null
  br i1 %cond, label %do.end, label %if.then24, !prof !975

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 7496, i32 noundef 9, ptr noundef null) #20
  br label %if.end25

if.then24:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @__drm_atomic_helper_plane_reset(ptr noundef %plane, ptr noundef nonnull %call7.i.i) #20
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %do.end
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @dm_drm_plane_duplicate_state(ptr noundef %plane) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 128) #26
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  tail call void @__drm_atomic_helper_plane_duplicate_state(ptr noundef %plane, ptr noundef nonnull %call7.i.i) #20
  %dc_state = getelementptr inbounds %struct.dm_plane_state, ptr %1, i32 0, i32 1
  %3 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dc_state, align 4
  %tobool1.not = icmp eq ptr %4, null
  br i1 %tobool1.not, label %if.end.cleanup_crit_edge, label %if.then2

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %dc_state4 = getelementptr inbounds %struct.dm_plane_state, ptr %call7.i.i, i32 0, i32 1
  %5 = ptrtoint ptr %dc_state4 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %4, ptr %dc_state4, align 4
  tail call void @dc_plane_state_retain(ptr noundef nonnull %4) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then2, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret ptr %call7.i.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_drm_plane_destroy_state(ptr noundef %plane, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dc_state = getelementptr inbounds %struct.dm_plane_state, ptr %state, i32 0, i32 1
  %0 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dc_state, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_plane_state_release(ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  tail call void @drm_atomic_helper_plane_destroy_state(ptr noundef %plane, ptr noundef %state) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @dm_plane_format_mod_supported(ptr nocapture noundef readonly %plane, i32 noundef %format, i64 noundef %modifier) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %plane to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %plane, align 8
  %call1 = tail call ptr @drm_format_info(i32 noundef %format) #20
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %modifier)
  %cmp.i = icmp eq i64 %modifier, 0
  %2 = trunc i64 %modifier to i32
  %3 = lshr i32 %2, 8
  %.op = and i32 %3, 3
  %and = select i1 %cmp.i, i32 0, i32 %.op
  %tobool.not = icmp eq ptr %call1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_switch(i64 %modifier, ptr @__sancov_gen_cov_switch_values.463)
  switch i64 %modifier, label %for.cond.preheader [
    i64 0, label %if.end.cleanup_crit_edge
    i64 72057594037927935, label %if.end.cleanup_crit_edge85
  ]

if.end.cleanup_crit_edge85:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.cond.preheader:                               ; preds = %if.end
  %modifier_count = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 10
  %4 = ptrtoint ptr %modifier_count to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %modifier_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %cmp674.not = icmp eq i32 %5, 0
  br i1 %cmp674.not, label %for.cond.preheader.for.end_crit_edge, label %for.body.lr.ph

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %modifiers = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 9
  %6 = ptrtoint ptr %modifiers to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %modifiers, align 8
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.075 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx = getelementptr i64, ptr %7, i32 %i.075
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %arrayidx, align 8
  call void @__sanitizer_cov_trace_cmp8(i64 %9, i64 %modifier)
  %cmp7 = icmp eq i64 %9, %modifier
  br i1 %cmp7, label %for.body.for.end_crit_edge, label %for.inc

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.075, 1
  %exitcond.not = icmp eq i32 %inc, %5
  br i1 %exitcond.not, label %for.inc.cleanup_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.end:                                          ; preds = %for.body.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %i.0.lcssa = phi i32 [ 0, %for.cond.preheader.for.end_crit_edge ], [ %i.075, %for.body.for.end_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0.lcssa, i32 %5)
  %cmp11 = icmp eq i32 %i.0.lcssa, %5
  br i1 %cmp11, label %for.end.cleanup_crit_edge, label %if.end13

for.end.cleanup_crit_edge:                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end13:                                         ; preds = %for.end
  %and14 = and i64 %modifier, 255
  call void @__sanitizer_cov_trace_const_cmp8(i64 1, i64 %and14)
  %cmp15 = icmp eq i64 %and14, 1
  br i1 %cmp15, label %land.lhs.true, label %if.end13.if.end25_crit_edge

if.end13.if.end25_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end25

land.lhs.true:                                    ; preds = %if.end13
  %family = getelementptr i8, ptr %1, i32 2364
  %10 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 142, i32 %11)
  %cmp16 = icmp ugt i32 %11, 142
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and)
  %cmp18 = icmp eq i32 %and, 2
  %or.cond = and i1 %cmp18, %cmp16
  br i1 %or.cond, label %land.lhs.true19, label %land.lhs.true.if.end25_crit_edge

land.lhs.true.if.end25_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end25

land.lhs.true19:                                  ; preds = %land.lhs.true
  %12 = getelementptr inbounds %struct.drm_format_info, ptr %call1, i32 0, i32 3
  %13 = ptrtoint ptr %12 to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %12, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 4, i8 %14)
  %cmp21 = icmp eq i8 %14, 4
  br i1 %cmp21, label %land.lhs.true19.cleanup_crit_edge, label %land.lhs.true19.if.end25_crit_edge

land.lhs.true19.if.end25_crit_edge:               ; preds = %land.lhs.true19
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end25

land.lhs.true19.cleanup_crit_edge:                ; preds = %land.lhs.true19
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end25:                                         ; preds = %land.lhs.true19.if.end25_crit_edge, %land.lhs.true.if.end25_crit_edge, %if.end13.if.end25_crit_edge
  %family26 = getelementptr i8, ptr %1, i32 2364
  %15 = ptrtoint ptr %family26 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %family26, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %16)
  %cmp27 = icmp ugt i32 %16, 141
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and)
  %cmp30 = icmp eq i32 %and, 2
  %or.cond73 = and i1 %cmp30, %cmp27
  br i1 %or.cond73, label %land.lhs.true32, label %if.end25.if.end38_crit_edge

if.end25.if.end38_crit_edge:                      ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end38

land.lhs.true32:                                  ; preds = %if.end25
  %17 = getelementptr inbounds %struct.drm_format_info, ptr %call1, i32 0, i32 3
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %17, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 8, i8 %19)
  %cmp35 = icmp ult i8 %19, 8
  br i1 %cmp35, label %land.lhs.true32.cleanup_crit_edge, label %land.lhs.true32.if.end38_crit_edge

land.lhs.true32.if.end38_crit_edge:               ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end38

land.lhs.true32.cleanup_crit_edge:                ; preds = %land.lhs.true32
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end38:                                         ; preds = %land.lhs.true32.if.end38_crit_edge, %if.end25.if.end38_crit_edge
  %20 = and i64 %modifier, -72057594037919744
  call void @__sanitizer_cov_trace_const_cmp8(i64 144115188075864064, i64 %20)
  %21 = icmp eq i64 %20, 144115188075864064
  br i1 %21, label %if.then40, label %if.end38.if.end52_crit_edge

if.end38.if.end52_crit_edge:                      ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52

if.then40:                                        ; preds = %if.end38
  %22 = getelementptr inbounds %struct.drm_format_info, ptr %call1, i32 0, i32 3
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %22, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 4, i8 %24)
  %cmp43.not = icmp eq i8 %24, 4
  br i1 %cmp43.not, label %if.end46, label %if.then40.cleanup_crit_edge

if.then40.cleanup_crit_edge:                      ; preds = %if.then40
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end46:                                         ; preds = %if.then40
  %num_planes = getelementptr inbounds %struct.drm_format_info, ptr %call1, i32 0, i32 2
  %25 = ptrtoint ptr %num_planes to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %num_planes, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 1, i8 %26)
  %cmp48 = icmp ugt i8 %26, 1
  br i1 %cmp48, label %if.end46.cleanup_crit_edge, label %if.end46.if.end52_crit_edge

if.end46.if.end52_crit_edge:                      ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52

if.end46.cleanup_crit_edge:                       ; preds = %if.end46
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end52:                                         ; preds = %if.end46.if.end52_crit_edge, %if.end38.if.end52_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %if.end52, %if.end46.cleanup_crit_edge, %if.then40.cleanup_crit_edge, %land.lhs.true32.cleanup_crit_edge, %land.lhs.true19.cleanup_crit_edge, %for.end.cleanup_crit_edge, %for.inc.cleanup_crit_edge, %if.end.cleanup_crit_edge, %if.end.cleanup_crit_edge85, %entry.cleanup_crit_edge
  %retval.0 = phi i1 [ true, %if.end52 ], [ false, %entry.cleanup_crit_edge ], [ true, %if.end.cleanup_crit_edge ], [ true, %if.end.cleanup_crit_edge85 ], [ false, %for.end.cleanup_crit_edge ], [ false, %land.lhs.true19.cleanup_crit_edge ], [ false, %land.lhs.true32.cleanup_crit_edge ], [ false, %if.then40.cleanup_crit_edge ], [ false, %if.end46.cleanup_crit_edge ], [ false, %for.inc.cleanup_crit_edge ]
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_plane_reset(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_plane_duplicate_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_plane_state_retain(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_plane_destroy_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_format_info(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_plane_helper_prepare_fb(ptr nocapture noundef readonly %plane, ptr nocapture noundef readonly %new_state) #0 align 64 {
entry:
  %list = alloca %struct.list_head, align 4
  %tv = alloca %struct.ttm_validate_buffer, align 8
  %ticket = alloca %struct.ww_acquire_ctx, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %list) #20
  %0 = getelementptr inbounds %struct.list_head, ptr %list, i32 0, i32 1
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %tv) #20
  %1 = getelementptr inbounds %struct.list_head, ptr %tv, i32 0, i32 1
  %2 = ptrtoint ptr %tv to i32
  call void @__asan_store8_noabort(i32 %2)
  store i64 -1, ptr %tv, align 8
  call void @llvm.lifetime.start.p0(i64 64, ptr nonnull %ticket) #20
  %3 = call ptr @memset(ptr %ticket, i32 255, i32 64)
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %new_state, i32 0, i32 2
  %4 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %fb, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.349) #20
  br label %cleanup

if.end:                                           ; preds = %entry
  %6 = getelementptr inbounds %struct.ttm_validate_buffer, ptr %tv, i32 0, i32 2
  %7 = getelementptr inbounds %struct.ttm_validate_buffer, ptr %tv, i32 0, i32 1
  %obj3 = getelementptr inbounds %struct.drm_framebuffer, ptr %5, i32 0, i32 15
  %8 = ptrtoint ptr %obj3 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %obj3, align 4
  %add.ptr6 = getelementptr i8, ptr %9, i32 -72
  %bdev = getelementptr inbounds %struct.ttm_buffer_object, ptr %9, i32 0, i32 1
  %10 = ptrtoint ptr %bdev to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %bdev, align 8
  %add.ptr.i = getelementptr i8, ptr %11, i32 -17736
  %12 = ptrtoint ptr %list to i32
  call void @__asan_store4_noabort(i32 %12)
  store volatile ptr %list, ptr %list, align 4
  %13 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %list, ptr %0, align 4
  %14 = ptrtoint ptr %7 to i32
  call void @__asan_store4_noabort(i32 %14)
  store ptr %9, ptr %7, align 8
  %15 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 1, ptr %6, align 4
  %call.i.i = call zeroext i1 @__list_add_valid(ptr noundef nonnull %tv, ptr noundef nonnull %list, ptr noundef nonnull %list) #20
  br i1 %call.i.i, label %if.end.i.i, label %if.end.list_add.exit_crit_edge

if.end.list_add.exit_crit_edge:                   ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %list_add.exit

if.end.i.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %16 = ptrtoint ptr %0 to i32
  call void @__asan_store4_noabort(i32 %16)
  store ptr %tv, ptr %0, align 4
  %17 = ptrtoint ptr %tv to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr %list, ptr %tv, align 8
  %18 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %list, ptr %1, align 4
  %19 = ptrtoint ptr %list to i32
  call void @__asan_store4_noabort(i32 %19)
  store volatile ptr %tv, ptr %list, align 4
  br label %list_add.exit

list_add.exit:                                    ; preds = %if.end.i.i, %if.end.list_add.exit_crit_edge
  %call8 = call i32 @ttm_eu_reserve_buffers(ptr noundef nonnull %ticket, ptr noundef nonnull %list, i1 noundef zeroext false, ptr noundef null) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool9.not = icmp eq i32 %call8, 0
  br i1 %tobool9.not, label %if.end11, label %do.end

do.end:                                           ; preds = %list_add.exit
  call void @__sanitizer_cov_trace_pc() #22
  %20 = ptrtoint ptr %add.ptr.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %add.ptr.i, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %21, ptr noundef nonnull @.str.350, i32 noundef %call8) #25
  br label %cleanup

if.end11:                                         ; preds = %list_add.exit
  %type = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 16
  %22 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %23)
  %cmp.not = icmp eq i32 %23, 2
  br i1 %cmp.not, label %if.end11.if.end14_crit_edge, label %if.then12

if.end11.if.end14_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end14

if.then12:                                        ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #22
  %flags = getelementptr i8, ptr %9, i32 432
  %24 = ptrtoint ptr %flags to i32
  call void @__asan_load8_noabort(i32 %24)
  %25 = load i64, ptr %flags, align 8
  %call13 = call i32 @amdgpu_display_supported_domains(ptr noundef %add.ptr.i, i64 noundef %25) #20
  br label %if.end14

if.end14:                                         ; preds = %if.then12, %if.end11.if.end14_crit_edge
  %domain.0 = phi i32 [ %call13, %if.then12 ], [ 4, %if.end11.if.end14_crit_edge ]
  %call15 = call i32 @amdgpu_bo_pin(ptr noundef %add.ptr6, i32 noundef %domain.0) #20
  %26 = zext i32 %call15 to i64
  call void @__sanitizer_cov_trace_switch(i64 %26, ptr @__sancov_gen_cov_switch_values.464)
  switch i32 %call15, label %if.then21 [
    i32 0, label %if.end23
    i32 -512, label %if.end14.if.end22_crit_edge
  ], !prof !1003

if.end14.if.end22_crit_edge:                      ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end22

if.then21:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.352, i32 noundef %call15) #20
  br label %if.end22

if.end22:                                         ; preds = %if.then21, %if.end14.if.end22_crit_edge
  call void @ttm_eu_backoff_reservation(ptr noundef nonnull %ticket, ptr noundef nonnull %list) #20
  br label %cleanup

if.end23:                                         ; preds = %if.end14
  %call25 = call i32 @amdgpu_ttm_alloc_gart(ptr noundef %9) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25)
  %cmp26.not = icmp eq i32 %call25, 0
  br i1 %cmp26.not, label %if.end34, label %if.then33, !prof !974

if.then33:                                        ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #22
  call void @amdgpu_bo_unpin(ptr noundef %add.ptr6) #20
  call void @ttm_eu_backoff_reservation(ptr noundef nonnull %ticket, ptr noundef nonnull %list) #20
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.353, ptr noundef %add.ptr6) #20
  br label %cleanup

if.end34:                                         ; preds = %if.end23
  call void @ttm_eu_backoff_reservation(ptr noundef nonnull %ticket, ptr noundef nonnull %list) #20
  %call35 = call i64 @amdgpu_bo_gpu_offset(ptr noundef %add.ptr6) #20
  %address = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %5, i32 0, i32 3
  %27 = ptrtoint ptr %address to i32
  call void @__asan_store8_noabort(i32 %27)
  store i64 %call35, ptr %address, align 8
  %call36 = call ptr @amdgpu_bo_ref(ptr noundef %add.ptr6) #20
  %dc_state = getelementptr inbounds %struct.dm_plane_state, ptr %new_state, i32 0, i32 1
  %28 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %dc_state, align 4
  %tobool43.not = icmp eq ptr %29, null
  br i1 %tobool43.not, label %if.end34.cleanup_crit_edge, label %land.lhs.true

if.end34.cleanup_crit_edge:                       ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

land.lhs.true:                                    ; preds = %if.end34
  %state = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %30 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %state, align 4
  %dc_state44 = getelementptr inbounds %struct.dm_plane_state, ptr %31, i32 0, i32 1
  %32 = ptrtoint ptr %dc_state44 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %dc_state44, align 4
  %cmp46.not = icmp eq ptr %33, %29
  br i1 %cmp46.not, label %land.lhs.true.cleanup_crit_edge, label %if.then47

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then47:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %dcc = getelementptr inbounds %struct.dc_plane_state, ptr %29, i32 0, i32 9
  %34 = ptrtoint ptr %dcc to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %dcc, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %tobool49.not = icmp eq i8 %35, 0
  %format = getelementptr inbounds %struct.dc_plane_state, ptr %29, i32 0, i32 22
  %36 = ptrtoint ptr %format to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %format, align 8
  %rotation = getelementptr inbounds %struct.dc_plane_state, ptr %29, i32 0, i32 23
  %38 = ptrtoint ptr %rotation to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %rotation, align 4
  %tiling_flags = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %5, i32 0, i32 1
  %40 = ptrtoint ptr %tiling_flags to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %tiling_flags, align 8
  %tiling_info = getelementptr inbounds %struct.dc_plane_state, ptr %29, i32 0, i32 8
  %plane_size = getelementptr inbounds %struct.dc_plane_state, ptr %29, i32 0, i32 7
  %tmz_surface = getelementptr inbounds %struct.amdgpu_framebuffer, ptr %5, i32 0, i32 2
  %42 = ptrtoint ptr %tmz_surface to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %tmz_surface, align 8, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %43)
  %tobool54 = icmp ne i8 %43, 0
  %call56 = call fastcc i32 @fill_plane_buffer_attributes(ptr noundef %add.ptr.i, ptr noundef nonnull %5, i32 noundef %37, i32 noundef %39, i64 noundef %41, ptr noundef %tiling_info, ptr noundef %plane_size, ptr noundef %dcc, ptr noundef nonnull %29, i1 noundef zeroext %tobool54, i1 noundef zeroext %tobool49.not)
  br label %cleanup

cleanup:                                          ; preds = %if.then47, %land.lhs.true.cleanup_crit_edge, %if.end34.cleanup_crit_edge, %if.then33, %if.end22, %do.end, %if.then
  %retval.0 = phi i32 [ %call8, %do.end ], [ %call15, %if.end22 ], [ %call25, %if.then33 ], [ 0, %if.then ], [ 0, %if.then47 ], [ 0, %land.lhs.true.cleanup_crit_edge ], [ 0, %if.end34.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 64, ptr nonnull %ticket) #20
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %tv) #20
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %list) #20
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_plane_helper_cleanup_fb(ptr nocapture noundef readnone %plane, ptr nocapture noundef readonly %old_state) #0 align 64 {
entry:
  %rbo = alloca ptr, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rbo) #20
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %old_state, i32 0, i32 2
  %0 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fb, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %obj = getelementptr inbounds %struct.drm_framebuffer, ptr %1, i32 0, i32 15
  %2 = ptrtoint ptr %obj to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %obj, align 4
  %add.ptr = getelementptr i8, ptr %3, i32 -72
  %4 = ptrtoint ptr %rbo to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %add.ptr, ptr %rbo, align 4
  %bdev.i = getelementptr i8, ptr %3, i32 352
  %5 = ptrtoint ptr %bdev.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %bdev.i, align 8
  %resv32.i.i = getelementptr i8, ptr %3, i32 200
  %7 = ptrtoint ptr %resv32.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %resv32.i.i, align 8
  %call.i.i.i = tail call i32 @ww_mutex_lock_interruptible(ptr noundef %8, ptr noundef null) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 -4, i32 %call.i.i.i)
  %cmp.i.i = icmp eq i32 %call.i.i.i, -4
  %retval.1.i.i = select i1 %cmp.i.i, i32 -512, i32 %call.i.i.i
  %9 = zext i32 %retval.1.i.i to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.465)
  switch i32 %retval.1.i.i, label %do.end.i [
    i32 0, label %if.end6
    i32 -512, label %if.end.if.then5_crit_edge
  ], !prof !1003

if.end.if.then5_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then5

do.end.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %add.ptr.i.i = getelementptr i8, ptr %6, i32 -17736
  %10 = ptrtoint ptr %add.ptr.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %add.ptr.i.i, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %11, ptr noundef nonnull @.str.355, ptr noundef %add.ptr) #25
  br label %if.then5

if.then5:                                         ; preds = %do.end.i, %if.end.if.then5_crit_edge
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.354) #20
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %12 = ptrtoint ptr %rbo to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %rbo, align 4
  tail call void @amdgpu_bo_unpin(ptr noundef %13) #20
  %tbo.i = getelementptr inbounds %struct.amdgpu_bo, ptr %13, i32 0, i32 4
  %bdev.i.i.i = getelementptr inbounds %struct.amdgpu_bo, ptr %13, i32 0, i32 4, i32 1
  %14 = ptrtoint ptr %bdev.i.i.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %bdev.i.i.i, align 8
  %lru_lock.i.i.i = getelementptr inbounds %struct.ttm_device, ptr %15, i32 0, i32 6
  tail call void @_raw_spin_lock(ptr noundef %lru_lock.i.i.i) #20
  %resource.i.i.i = getelementptr inbounds %struct.amdgpu_bo, ptr %13, i32 0, i32 4, i32 6
  %16 = ptrtoint ptr %resource.i.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %resource.i.i.i, align 4
  tail call void @ttm_bo_move_to_lru_tail(ptr noundef %tbo.i, ptr noundef %17, ptr noundef null) #20
  %18 = ptrtoint ptr %bdev.i.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %bdev.i.i.i, align 8
  %lru_lock2.i.i.i = getelementptr inbounds %struct.ttm_device, ptr %19, i32 0, i32 6
  tail call void @_raw_spin_unlock(ptr noundef %lru_lock2.i.i.i) #20
  %resv.i.i = getelementptr inbounds %struct.amdgpu_bo, ptr %13, i32 0, i32 4, i32 0, i32 9
  %20 = ptrtoint ptr %resv.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %resv.i.i, align 8
  tail call void @dma_resv_reset_shared_max(ptr noundef %21) #20
  tail call void @ww_mutex_unlock(ptr noundef %21) #20
  call void @amdgpu_bo_unref(ptr noundef nonnull %rbo) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.then5, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rbo) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_plane_atomic_check(ptr nocapture noundef readonly %plane, ptr nocapture noundef readonly %state) #0 align 64 {
entry:
  %scaling_info = alloca %struct.dc_scaling_info, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %planes.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  %0 = ptrtoint ptr %planes.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %planes.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 17
  %2 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index.i.i, align 4
  %new_state.i = getelementptr %struct.__drm_planes_state, ptr %1, i32 %3, i32 3
  %4 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %new_state.i, align 4
  %6 = ptrtoint ptr %plane to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %plane, align 8
  %add.ptr.i = getelementptr i8, ptr %7, i32 -8
  %dm = getelementptr i8, ptr %7, i32 82840
  %8 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dm, align 8
  call void @llvm.lifetime.start.p0(i64 68, ptr nonnull %scaling_info) #20
  %10 = call ptr @memset(ptr %scaling_info, i32 255, i32 68)
  tail call fastcc void @trace_amdgpu_dm_plane_atomic_check(ptr noundef %5)
  %dc_state = getelementptr inbounds %struct.dm_plane_state, ptr %5, i32 0, i32 1
  %11 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %dc_state, align 4
  %tobool.not = icmp eq ptr %12, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %crtc = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 1
  %13 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %crtc, align 4
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %15 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %crtcs.i, align 4
  %index.i.i37 = getelementptr inbounds %struct.drm_crtc, ptr %14, i32 0, i32 8
  %17 = ptrtoint ptr %index.i.i37 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %index.i.i37, align 4
  %new_state.i38 = getelementptr %struct.__drm_crtcs_state, ptr %16, i32 %18, i32 3
  %19 = ptrtoint ptr %new_state.i38 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %new_state.i38, align 4
  %tobool4.not = icmp eq ptr %20, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end6:                                          ; preds = %if.end
  %call7 = tail call fastcc i32 @dm_plane_helper_check_state(ptr noundef %5, ptr noundef nonnull %20)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.end10, label %if.end6.cleanup_crit_edge

if.end6.cleanup_crit_edge:                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end10:                                         ; preds = %if.end6
  %call11 = call fastcc i32 @fill_dc_scaling_info(ptr noundef %add.ptr.i, ptr noundef %5, ptr noundef nonnull %scaling_info)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool12.not = icmp eq i32 %call11, 0
  br i1 %tobool12.not, label %if.end14, label %if.end10.cleanup_crit_edge

if.end10.cleanup_crit_edge:                       ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end14:                                         ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #22
  %21 = ptrtoint ptr %dc_state to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %dc_state, align 4
  %call16 = tail call i32 @dc_validate_plane(ptr noundef %9, ptr noundef %22) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call16)
  %cmp = icmp eq i32 %call16, 1
  %. = select i1 %cmp, i32 0, i32 -22
  br label %cleanup

cleanup:                                          ; preds = %if.end14, %if.end10.cleanup_crit_edge, %if.end6.cleanup_crit_edge, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ %call7, %if.end6.cleanup_crit_edge ], [ %call11, %if.end10.cleanup_crit_edge ], [ %., %if.end14 ]
  call void @llvm.lifetime.end.p0(i64 68, ptr nonnull %scaling_info) #20
  ret i32 %retval.0
}

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dm_plane_atomic_async_check(ptr nocapture noundef readonly %plane, ptr nocapture noundef readnone %state) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %type = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 16
  %0 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %type, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %1)
  %cmp.not = icmp eq i32 %1, 2
  %. = select i1 %cmp.not, i32 0, i32 -22
  ret i32 %.
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_plane_atomic_async_update(ptr nocapture noundef readonly %plane, ptr nocapture noundef readonly %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %planes.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 3
  %0 = ptrtoint ptr %planes.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %planes.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 17
  %2 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index.i.i, align 4
  %new_state.i = getelementptr %struct.__drm_planes_state, ptr %1, i32 %3, i32 3
  %4 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %new_state.i, align 4
  %old_state.i = getelementptr %struct.__drm_planes_state, ptr %1, i32 %3, i32 2
  %6 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %old_state.i, align 4
  tail call fastcc void @trace_amdgpu_dm_atomic_update_cursor(ptr noundef %5)
  %state2 = getelementptr inbounds %struct.drm_plane, ptr %plane, i32 0, i32 19
  %8 = ptrtoint ptr %state2 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %state2, align 4
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %9, i32 0, i32 2
  %10 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %fb, align 4
  %fb3 = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 2
  %12 = ptrtoint ptr %fb3 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %fb3, align 4
  store ptr %13, ptr %fb, align 4
  store ptr %11, ptr %fb3, align 4
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 8
  %14 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %src_x, align 4
  %16 = load ptr, ptr %state2, align 4
  %src_x8 = getelementptr inbounds %struct.drm_plane_state, ptr %16, i32 0, i32 8
  %17 = ptrtoint ptr %src_x8 to i32
  call void @__asan_store4_noabort(i32 %17)
  store i32 %15, ptr %src_x8, align 4
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 9
  %18 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %src_y, align 4
  %20 = load ptr, ptr %state2, align 4
  %src_y10 = getelementptr inbounds %struct.drm_plane_state, ptr %20, i32 0, i32 9
  %21 = ptrtoint ptr %src_y10 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %19, ptr %src_y10, align 4
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 11
  %22 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %src_w, align 4
  %24 = load ptr, ptr %state2, align 4
  %src_w12 = getelementptr inbounds %struct.drm_plane_state, ptr %24, i32 0, i32 11
  %25 = ptrtoint ptr %src_w12 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %23, ptr %src_w12, align 4
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 10
  %26 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %src_h, align 4
  %28 = load ptr, ptr %state2, align 4
  %src_h14 = getelementptr inbounds %struct.drm_plane_state, ptr %28, i32 0, i32 10
  %29 = ptrtoint ptr %src_h14 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %27, ptr %src_h14, align 4
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 4
  %30 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %crtc_x, align 4
  %32 = load ptr, ptr %state2, align 4
  %crtc_x16 = getelementptr inbounds %struct.drm_plane_state, ptr %32, i32 0, i32 4
  %33 = ptrtoint ptr %crtc_x16 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %31, ptr %crtc_x16, align 4
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 5
  %34 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %crtc_y, align 4
  %36 = load ptr, ptr %state2, align 4
  %crtc_y18 = getelementptr inbounds %struct.drm_plane_state, ptr %36, i32 0, i32 5
  %37 = ptrtoint ptr %crtc_y18 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %35, ptr %crtc_y18, align 4
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 6
  %38 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %crtc_w, align 4
  %40 = load ptr, ptr %state2, align 4
  %crtc_w20 = getelementptr inbounds %struct.drm_plane_state, ptr %40, i32 0, i32 6
  %41 = ptrtoint ptr %crtc_w20 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %39, ptr %crtc_w20, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %5, i32 0, i32 7
  %42 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %crtc_h, align 4
  %44 = load ptr, ptr %state2, align 4
  %crtc_h22 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 7
  %45 = ptrtoint ptr %crtc_h22 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %43, ptr %crtc_h22, align 4
  tail call fastcc void @handle_cursor_update(ptr noundef %plane, ptr noundef %7)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @ttm_eu_reserve_buffers(ptr noundef, ptr noundef, i1 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_display_supported_domains(ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_bo_pin(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @ttm_eu_backoff_reservation(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ttm_alloc_gart(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_bo_unpin(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @amdgpu_bo_gpu_offset(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_bo_ref(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__list_add_valid(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_bo_unref(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @ww_mutex_lock_interruptible(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @ttm_bo_move_to_lru_tail(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_resv_reset_shared_max(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @ww_mutex_unlock(ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_plane_atomic_check(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_plane_atomic_check, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_plane_atomic_check, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1004
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_plane_atomic_check, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1005
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1005
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_plane_atomic_check, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_plane_atomic_check.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_plane_atomic_check.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 308, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_validate_plane(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_atomic_update_cursor(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_atomic_update_cursor, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1006
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1007
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1007
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_atomic_update_cursor.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_atomic_update_cursor.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 312, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_crtc_init_with_planes(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_enable_color_mgmt(ptr noundef, i32 noundef, i1 noundef zeroext, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_mode_crtc_set_gamma_size(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_crtc_reset_state(ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 22
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  %stream.i = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %stream.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %stream.i, align 4
  %tobool.not.i = icmp eq ptr %3, null
  br i1 %tobool.not.i, label %if.then.dm_crtc_destroy_state.exit_crit_edge, label %if.then.i

if.then.dm_crtc_destroy_state.exit_crit_edge:     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_crtc_destroy_state.exit

if.then.i:                                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_stream_release(ptr noundef nonnull %3) #20
  br label %dm_crtc_destroy_state.exit

dm_crtc_destroy_state.exit:                       ; preds = %if.then.i, %if.then.dm_crtc_destroy_state.exit_crit_edge
  tail call void @__drm_atomic_helper_crtc_destroy_state(ptr noundef nonnull %1) #20
  tail call void @kfree(ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %dm_crtc_destroy_state.exit, %entry.if.end_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9) to i32))
  %4 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %4, i32 noundef 3520, i32 noundef 376) #26
  %tobool3.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool3.not, label %do.end, label %if.end28, !prof !975

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 6543, i32 noundef 9, ptr noundef null) #20
  br label %cleanup

if.end28:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @__drm_atomic_helper_crtc_reset(ptr noundef %crtc, ptr noundef nonnull %call7.i.i) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end28, %do.end
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_crtc_destroy(ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @drm_crtc_cleanup(ptr noundef %crtc) #20
  tail call void @kfree(ptr noundef %crtc) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_set_config(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_page_flip(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @dm_crtc_duplicate_state(ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 22
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %do.end, label %if.end26, !prof !975

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 6556, i32 noundef 9, ptr noundef null) #20
  br label %cleanup

if.end26:                                         ; preds = %entry
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 9), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 376) #26
  %tobool27.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool27.not, label %if.end26.cleanup_crit_edge, label %if.end29

if.end26.cleanup_crit_edge:                       ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end29:                                         ; preds = %if.end26
  tail call void @__drm_atomic_helper_crtc_duplicate_state(ptr noundef %crtc, ptr noundef nonnull %call7.i.i) #20
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 1
  %3 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %stream, align 4
  %tobool30.not = icmp eq ptr %4, null
  br i1 %tobool30.not, label %if.end29.if.end35_crit_edge, label %if.then31

if.end29.if.end35_crit_edge:                      ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end35

if.then31:                                        ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #22
  %stream33 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 1
  %5 = ptrtoint ptr %stream33 to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %4, ptr %stream33, align 4
  tail call void @dc_stream_retain(ptr noundef nonnull %4) #20
  br label %if.end35

if.end35:                                         ; preds = %if.then31, %if.end29.if.end35_crit_edge
  %active_planes = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 6
  %6 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %active_planes, align 4
  %active_planes36 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 6
  %8 = ptrtoint ptr %active_planes36 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %7, ptr %active_planes36, align 8
  %vrr_infopacket = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 14
  %vrr_infopacket37 = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 14
  %9 = call ptr @memcpy(ptr %vrr_infopacket, ptr %vrr_infopacket37, i32 37)
  %abm_level = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 15
  %10 = ptrtoint ptr %abm_level to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %abm_level, align 4
  %abm_level38 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 15
  %12 = ptrtoint ptr %abm_level38 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %11, ptr %abm_level38, align 4
  %vrr_supported = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 11
  %13 = ptrtoint ptr %vrr_supported to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %vrr_supported, align 1, !range !977
  %vrr_supported40 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 11
  %15 = ptrtoint ptr %vrr_supported40 to i32
  call void @__asan_store1_noabort(i32 %15)
  store i8 %14, ptr %vrr_supported40, align 1
  %freesync_config = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 13
  %freesync_config41 = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 13
  %16 = call ptr @memcpy(ptr %freesync_config, ptr %freesync_config41, i32 20)
  %cm_has_degamma = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 2
  %17 = ptrtoint ptr %cm_has_degamma to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %cm_has_degamma, align 4, !range !977
  %cm_has_degamma43 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 2
  %19 = ptrtoint ptr %cm_has_degamma43 to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 %18, ptr %cm_has_degamma43, align 8
  %cm_is_degamma_srgb = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 3
  %20 = ptrtoint ptr %cm_is_degamma_srgb to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %cm_is_degamma_srgb, align 1, !range !977
  %cm_is_degamma_srgb46 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 3
  %22 = ptrtoint ptr %cm_is_degamma_srgb46 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %21, ptr %cm_is_degamma_srgb46, align 1
  %force_dpms_off = getelementptr inbounds %struct.dm_crtc_state, ptr %1, i32 0, i32 12
  %23 = ptrtoint ptr %force_dpms_off to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %force_dpms_off, align 4, !range !977
  %force_dpms_off49 = getelementptr inbounds %struct.dm_crtc_state, ptr %call7.i.i, i32 0, i32 12
  %25 = ptrtoint ptr %force_dpms_off49 to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 %24, ptr %force_dpms_off49, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end35, %if.end26.cleanup_crit_edge, %do.end
  %retval.0 = phi ptr [ null, %do.end ], [ %call7.i.i, %if.end35 ], [ null, %if.end26.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_crtc_destroy_state(ptr nocapture noundef readnone %crtc, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %stream = getelementptr inbounds %struct.dm_crtc_state, ptr %state, i32 0, i32 1
  %0 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %stream, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_stream_release(ptr noundef nonnull %1) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  tail call void @__drm_atomic_helper_crtc_destroy_state(ptr noundef %state) #20
  tail call void @kfree(ptr noundef %state) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_crtc_set_crc_source(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_crtc_verify_crc_source(ptr noundef, ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_dm_crtc_get_crc_sources(ptr noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_enable_vblank(ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtc, align 8
  %state.i = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 22
  %2 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %state.i, align 4
  %freesync_config.i.i = getelementptr inbounds %struct.dm_crtc_state, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %freesync_config.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %freesync_config.i.i, align 4
  %6 = add i32 %5, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %6)
  %7 = icmp ult i32 %6, 2
  br i1 %7, label %if.then5.i, label %entry.if.end11.i_crit_edge

entry.if.end11.i_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end11.i

if.then5.i:                                       ; preds = %entry
  %otg_inst.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 42
  %8 = ptrtoint ptr %otg_inst.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %otg_inst.i.i, align 4
  %add.i.i = add i32 %9, 72
  %dm.i.i = getelementptr i8, ptr %1, i32 82840
  %10 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dm.i.i, align 8
  %call1.i.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %11, i32 noundef %add.i.i, i1 noundef zeroext true) #20
  %cond.i.i = select i1 %call1.i.i, i32 0, i32 -16
  %crtc_id.i.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 1
  %12 = ptrtoint ptr %crtc_id.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %crtc_id.i.i, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %13, ptr noundef nonnull @.str.326, i32 noundef %cond.i.i) #20
  br i1 %call1.i.i, label %if.then5.i.if.end11.i_crit_edge, label %if.then5.i.dm_set_vblank.exit_crit_edge

if.then5.i.dm_set_vblank.exit_crit_edge:          ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_set_vblank.exit

if.then5.i.if.end11.i_crit_edge:                  ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end11.i

if.end11.i:                                       ; preds = %if.then5.i.if.end11.i_crit_edge, %entry.if.end11.i_crit_edge
  %otg_inst.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 42
  %14 = ptrtoint ptr %otg_inst.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %otg_inst.i, align 4
  %add.i = add i32 %15, 78
  %dm.i = getelementptr i8, ptr %1, i32 82840
  %16 = ptrtoint ptr %dm.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %dm.i, align 8
  %call13.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %17, i32 noundef %add.i, i1 noundef zeroext true) #20
  br i1 %call13.i, label %if.end15.i, label %if.end11.i.dm_set_vblank.exit_crit_edge

if.end11.i.dm_set_vblank.exit_crit_edge:          ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_set_vblank.exit

if.end15.i:                                       ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  %in_gpu_reset.i.i = getelementptr i8, ptr %1, i32 91020
  %call.i.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i.i, i32 noundef 4) #20
  %18 = ptrtoint ptr %in_gpu_reset.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %in_gpu_reset.i.i, align 4
  br label %dm_set_vblank.exit

dm_set_vblank.exit:                               ; preds = %if.end15.i, %if.end11.i.dm_set_vblank.exit_crit_edge, %if.then5.i.dm_set_vblank.exit_crit_edge
  %retval.0.i = phi i32 [ -16, %if.then5.i.dm_set_vblank.exit_crit_edge ], [ -16, %if.end11.i.dm_set_vblank.exit_crit_edge ], [ 0, %if.end15.i ]
  ret i32 %retval.0.i
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_disable_vblank(ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtc, align 8
  %otg_inst.i31.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 42
  %2 = ptrtoint ptr %otg_inst.i31.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %otg_inst.i31.i, align 4
  %add.i32.i = add i32 %3, 72
  %dm.i33.i = getelementptr i8, ptr %1, i32 82840
  %4 = ptrtoint ptr %dm.i33.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dm.i33.i, align 8
  %call1.i34.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %5, i32 noundef %add.i32.i, i1 noundef zeroext false) #20
  %cond.i35.i = select i1 %call1.i34.i, i32 0, i32 -16
  %crtc_id.i36.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %crtc, i32 0, i32 1
  %6 = ptrtoint ptr %crtc_id.i36.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %crtc_id.i36.i, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %7, ptr noundef nonnull @.str.327, i32 noundef %cond.i35.i) #20
  br i1 %call1.i34.i, label %if.end11.i, label %entry.dm_set_vblank.exit_crit_edge

entry.dm_set_vblank.exit_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_set_vblank.exit

if.end11.i:                                       ; preds = %entry
  %8 = ptrtoint ptr %otg_inst.i31.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %otg_inst.i31.i, align 4
  %add.i = add i32 %9, 78
  %10 = ptrtoint ptr %dm.i33.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dm.i33.i, align 8
  %call13.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %11, i32 noundef %add.i, i1 noundef zeroext false) #20
  br i1 %call13.i, label %if.end15.i, label %if.end11.i.dm_set_vblank.exit_crit_edge

if.end11.i.dm_set_vblank.exit_crit_edge:          ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_set_vblank.exit

if.end15.i:                                       ; preds = %if.end11.i
  call void @__sanitizer_cov_trace_pc() #22
  %in_gpu_reset.i.i = getelementptr i8, ptr %1, i32 91020
  %call.i.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i.i, i32 noundef 4) #20
  %12 = ptrtoint ptr %in_gpu_reset.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile i32, ptr %in_gpu_reset.i.i, align 4
  br label %dm_set_vblank.exit

dm_set_vblank.exit:                               ; preds = %if.end15.i, %if.end11.i.dm_set_vblank.exit_crit_edge, %entry.dm_set_vblank.exit_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_crtc_vblank_helper_get_vblank_timestamp(ptr noundef, ptr noundef, ptr noundef, i1 noundef zeroext) #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_crtc_reset(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_cleanup(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_crtc_duplicate_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_crtc_destroy_state(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_read(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal zeroext i1 @dm_crtc_helper_mode_fixup(ptr nocapture noundef readnone %crtc, ptr nocapture noundef readnone %mode, ptr nocapture noundef readnone %adjusted_mode) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i1 true
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal void @dm_crtc_helper_disable(ptr nocapture noundef %crtc) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dm_crtc_helper_atomic_check(ptr nocapture noundef readonly %crtc, ptr nocapture noundef readonly %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %crtcs.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  %0 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtcs.i, align 4
  %index.i.i = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 8
  %2 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index.i.i, align 4
  %new_state.i = getelementptr %struct.__drm_crtcs_state, ptr %1, i32 %3, i32 3
  %4 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %new_state.i, align 4
  %6 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %crtc, align 8
  %dm = getelementptr i8, ptr %7, i32 82840
  %8 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %dm, align 8
  tail call fastcc void @trace_amdgpu_dm_crtc_atomic_check(ptr noundef %5)
  %active_planes.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 6
  %10 = ptrtoint ptr %active_planes.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %active_planes.i, align 4
  %stream.i = getelementptr inbounds %struct.dm_crtc_state, ptr %5, i32 0, i32 1
  %11 = ptrtoint ptr %stream.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %stream.i, align 4
  %tobool.not.i = icmp eq ptr %12, null
  br i1 %tobool.not.i, label %land.rhs, label %if.end.i

if.end.i:                                         ; preds = %entry
  %state1.i.i = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 20
  %13 = ptrtoint ptr %state1.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %state1.i.i, align 4
  %dev.i.i = getelementptr inbounds %struct.drm_atomic_state, ptr %14, i32 0, i32 1
  %15 = ptrtoint ptr %dev.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dev.i.i, align 4
  %plane_list.i.i = getelementptr inbounds %struct.drm_device, ptr %16, i32 0, i32 30, i32 18
  %17 = ptrtoint ptr %plane_list.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %.pn33.i.i = load ptr, ptr %plane_list.i.i, align 4
  %cmp.not34.i.i = icmp eq ptr %.pn33.i.i, %plane_list.i.i
  br i1 %cmp.not34.i.i, label %if.end.i.if.end33_crit_edge, label %for.body.lr.ph.i.i

if.end.i.if.end33_crit_edge:                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

for.body.lr.ph.i.i:                               ; preds = %if.end.i
  %plane_mask.i.i = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 4
  %18 = ptrtoint ptr %plane_mask.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %plane_mask.i.i, align 4
  %planes.i.i.i = getelementptr inbounds %struct.drm_atomic_state, ptr %14, i32 0, i32 3
  br label %for.body.i.i

for.body.i.i:                                     ; preds = %for.inc.i.i.for.body.i.i_crit_edge, %for.body.lr.ph.i.i
  %.pn36.i.i = phi ptr [ %.pn33.i.i, %for.body.lr.ph.i.i ], [ %.pn.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %num_active.035.i.i = phi i32 [ 0, %for.body.lr.ph.i.i ], [ %num_active.2.i.i, %for.inc.i.i.for.body.i.i_crit_edge ]
  %index.i.i.i.i = getelementptr i8, ptr %.pn36.i.i, i32 480
  %20 = ptrtoint ptr %index.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %index.i.i.i.i, align 4
  %shl.i.i.i = shl nuw i32 1, %21
  %and.i.i = and i32 %shl.i.i.i, %19
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %for.body.i.i.for.inc.i.i_crit_edge, label %if.else.i.i

for.body.i.i.for.inc.i.i_crit_edge:               ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.else.i.i:                                      ; preds = %for.body.i.i
  %type.i.i = getelementptr i8, ptr %.pn36.i.i, i32 476
  %22 = ptrtoint ptr %type.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %type.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %23)
  %cmp5.i.i = icmp eq i32 %23, 2
  br i1 %cmp5.i.i, label %if.else.i.i.for.inc.i.i_crit_edge, label %if.end.i.i

if.else.i.i.for.inc.i.i_crit_edge:                ; preds = %if.else.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

if.end.i.i:                                       ; preds = %if.else.i.i
  %24 = ptrtoint ptr %planes.i.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %planes.i.i.i, align 4
  %new_state.i.i.i = getelementptr %struct.__drm_planes_state, ptr %25, i32 %21, i32 3
  %26 = ptrtoint ptr %new_state.i.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %new_state.i.i.i, align 4
  %tobool8.not.i.i = icmp eq ptr %27, null
  br i1 %tobool8.not.i.i, label %if.then9.i.i, label %if.end10.i.i

if.then9.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %add.i.i = add i32 %num_active.035.i.i, 1
  br label %for.inc.i.i

if.end10.i.i:                                     ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %fb.i.i = getelementptr inbounds %struct.drm_plane_state, ptr %27, i32 0, i32 2
  %28 = ptrtoint ptr %fb.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %fb.i.i, align 4
  %cmp11.i.i = icmp ne ptr %29, null
  %conv.i.i = zext i1 %cmp11.i.i to i32
  %add12.i.i = add i32 %num_active.035.i.i, %conv.i.i
  br label %for.inc.i.i

for.inc.i.i:                                      ; preds = %if.end10.i.i, %if.then9.i.i, %if.else.i.i.for.inc.i.i_crit_edge, %for.body.i.i.for.inc.i.i_crit_edge
  %num_active.2.i.i = phi i32 [ %num_active.035.i.i, %for.body.i.i.for.inc.i.i_crit_edge ], [ %add12.i.i, %if.end10.i.i ], [ %add.i.i, %if.then9.i.i ], [ %num_active.035.i.i, %if.else.i.i.for.inc.i.i_crit_edge ]
  %30 = ptrtoint ptr %.pn36.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %.pn.i.i = load ptr, ptr %.pn36.i.i, align 4
  %cmp.not.i.i = icmp eq ptr %.pn.i.i, %plane_list.i.i
  br i1 %cmp.not.i.i, label %dm_update_crtc_active_planes.exit, label %for.inc.i.i.for.body.i.i_crit_edge

for.inc.i.i.for.body.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i

dm_update_crtc_active_planes.exit:                ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %31 = ptrtoint ptr %active_planes.i to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %num_active.2.i.i, ptr %active_planes.i, align 4
  br label %if.end33

land.rhs:                                         ; preds = %entry
  %active.i = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 2
  %32 = ptrtoint ptr %active.i to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %active.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %33)
  %tobool.not.i65 = icmp eq i8 %33, 0
  br i1 %tobool.not.i65, label %land.rhs.if.end33_crit_edge, label %modeset_required.exit

land.rhs.if.end33_crit_edge:                      ; preds = %land.rhs
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

modeset_required.exit:                            ; preds = %land.rhs
  %mode_changed.i.i = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 3
  %34 = ptrtoint ptr %mode_changed.i.i to i32
  call void @__asan_load1_noabort(i32 %34)
  %bf.load.i.i = load i8, ptr %mode_changed.i.i, align 2
  %35 = and i8 %bf.load.i.i, 112
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %.not = icmp eq i8 %35, 0
  br i1 %.not, label %modeset_required.exit.if.end33_crit_edge, label %do.end, !prof !974

modeset_required.exit.if.end33_crit_edge:         ; preds = %modeset_required.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

do.end:                                           ; preds = %modeset_required.exit
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 7290, i32 noundef 9, ptr noundef null) #20
  br label %cleanup

if.end33:                                         ; preds = %modeset_required.exit.if.end33_crit_edge, %land.rhs.if.end33_crit_edge, %dm_update_crtc_active_planes.exit, %if.end.i.if.end33_crit_edge
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 1
  %36 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool34.not = icmp eq i8 %37, 0
  br i1 %tobool34.not, label %if.end33.if.end38_crit_edge, label %land.lhs.true

if.end33.if.end38_crit_edge:                      ; preds = %if.end33
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end38

land.lhs.true:                                    ; preds = %if.end33
  %plane_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %5, i32 0, i32 4
  %38 = ptrtoint ptr %plane_mask to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %plane_mask, align 4
  %primary = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 6
  %40 = ptrtoint ptr %primary to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %primary, align 4
  %index.i.i66 = getelementptr inbounds %struct.drm_plane, ptr %41, i32 0, i32 17
  %42 = ptrtoint ptr %index.i.i66 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %index.i.i66, align 4
  %shl.i = shl nuw i32 1, %43
  %and = and i32 %shl.i, %39
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool36.not = icmp eq i32 %and, 0
  br i1 %tobool36.not, label %if.then37, label %land.lhs.true.if.end38_crit_edge

land.lhs.true.if.end38_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end38

if.then37:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.359) #20
  br label %cleanup

if.end38:                                         ; preds = %land.lhs.true.if.end38_crit_edge, %if.end33.if.end38_crit_edge
  br i1 %tobool.not.i, label %if.end38.cleanup_crit_edge, label %if.end42

if.end38.cleanup_crit_edge:                       ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end42:                                         ; preds = %if.end38
  %call44 = tail call i32 @dc_validate_stream(ptr noundef %9, ptr noundef nonnull %12) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call44)
  %cmp = icmp eq i32 %call44, 1
  br i1 %cmp, label %if.end42.cleanup_crit_edge, label %if.end46

if.end42.cleanup_crit_edge:                       ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end46:                                         ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 16, ptr noundef nonnull @.str.360) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end46, %if.end42.cleanup_crit_edge, %if.end38.cleanup_crit_edge, %if.then37, %do.end
  %retval.0 = phi i32 [ -22, %do.end ], [ -22, %if.end46 ], [ -22, %if.then37 ], [ 0, %if.end38.cleanup_crit_edge ], [ 0, %if.end42.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_crtc_get_scanout_position(ptr noundef, i1 noundef zeroext, ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_crtc_atomic_check(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_crtc_atomic_check, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1008
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1009
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1009
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_crtc_atomic_check.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_crtc_atomic_check.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 220, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_validate_stream(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_encoder_init(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_encoder_destroy(ptr noundef %encoder) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @drm_encoder_cleanup(ptr noundef %encoder) #20
  tail call void @kfree(ptr noundef %encoder) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_encoder_cleanup(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @i2c_add_adapter(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_init_with_ddc(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_attach_encoder(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_initialize_dp_connector(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @snprintf(ptr noalias nocapture noundef writeonly, i32 noundef, ptr nocapture noundef readonly, ...) local_unnamed_addr #18

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_i2c_xfer(ptr nocapture noundef readonly %i2c_adap, ptr nocapture noundef readonly %msgs, i32 noundef %num) #0 align 64 {
entry:
  %cmd = alloca %struct.i2c_command, align 8
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.i2c_adapter, ptr %i2c_adap, i32 0, i32 9, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %ddc_service1 = getelementptr inbounds %struct.amdgpu_i2c_adapter, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %ddc_service1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %ddc_service1, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %cmd) #20
  %4 = ptrtoint ptr %cmd to i32
  call void @__asan_store8_noabort(i32 %4)
  store i64 -1, ptr %cmd, align 8
  %5 = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %num, i32 12) #20
  %6 = extractvalue { i32, i1 } %5, 1
  br i1 %6, label %entry.cleanup_crit_edge, label %if.end7.i.i, !prof !975

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end7.i.i:                                      ; preds = %entry
  %7 = extractvalue { i32, i1 } %5, 0
  %call8.i.i = tail call noalias align 128 ptr @__kmalloc(i32 noundef %7, i32 noundef 3520) #27
  %8 = ptrtoint ptr %cmd to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call8.i.i, ptr %cmd, align 8
  %tobool.not = icmp eq ptr %call8.i.i, null
  br i1 %tobool.not, label %if.end7.i.i.cleanup_crit_edge, label %if.end

if.end7.i.i.cleanup_crit_edge:                    ; preds = %if.end7.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %if.end7.i.i
  %conv = trunc i32 %num to i8
  %number_of_payloads = getelementptr inbounds %struct.i2c_command, ptr %cmd, i32 0, i32 1
  %9 = ptrtoint ptr %number_of_payloads to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 %conv, ptr %number_of_payloads, align 4
  %engine = getelementptr inbounds %struct.i2c_command, ptr %cmd, i32 0, i32 2
  %10 = ptrtoint ptr %engine to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %engine, align 8
  %speed = getelementptr inbounds %struct.i2c_command, ptr %cmd, i32 0, i32 3
  %11 = ptrtoint ptr %speed to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 100, ptr %speed, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %num)
  %cmp50.not = icmp eq i32 %num, 0
  br i1 %cmp50.not, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.051 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.i2c_msg, ptr %msgs, i32 %i.051
  %flags = getelementptr %struct.i2c_msg, ptr %msgs, i32 %i.051, i32 1
  %12 = ptrtoint ptr %flags to i32
  call void @__asan_load2_noabort(i32 %12)
  %13 = load i16, ptr %flags, align 2
  %14 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %cmd, align 8
  %arrayidx8 = getelementptr %struct.i2c_payload, ptr %15, i32 %i.051
  %16 = trunc i16 %13 to i8
  %17 = and i8 %16, 1
  %18 = xor i8 %17, 1
  %19 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 %18, ptr %arrayidx8, align 4
  %20 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load2_noabort(i32 %20)
  %21 = load i16, ptr %arrayidx, align 4
  %conv10 = trunc i16 %21 to i8
  %22 = load ptr, ptr %cmd, align 8
  %address = getelementptr %struct.i2c_payload, ptr %22, i32 %i.051, i32 1
  %23 = ptrtoint ptr %address to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %conv10, ptr %address, align 1
  %len = getelementptr %struct.i2c_msg, ptr %msgs, i32 %i.051, i32 2
  %24 = ptrtoint ptr %len to i32
  call void @__asan_load2_noabort(i32 %24)
  %25 = load i16, ptr %len, align 4
  %conv14 = zext i16 %25 to i32
  %26 = load ptr, ptr %cmd, align 8
  %length = getelementptr %struct.i2c_payload, ptr %26, i32 %i.051, i32 2
  %27 = ptrtoint ptr %length to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %conv14, ptr %length, align 4
  %buf = getelementptr %struct.i2c_msg, ptr %msgs, i32 %i.051, i32 3
  %28 = ptrtoint ptr %buf to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %buf, align 4
  %30 = load ptr, ptr %cmd, align 8
  %data = getelementptr %struct.i2c_payload, ptr %30, i32 %i.051, i32 3
  %31 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %31)
  store ptr %29, ptr %data, align 4
  %inc = add nuw nsw i32 %i.051, 1
  %exitcond.not = icmp eq i32 %inc, %num
  br i1 %exitcond.not, label %for.body.for.end_crit_edge, label %for.body.for.body_crit_edge

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end.for.end_crit_edge
  %ctx = getelementptr inbounds %struct.ddc_service, ptr %3, i32 0, i32 5
  %32 = ptrtoint ptr %ctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %ctx, align 4
  %34 = ptrtoint ptr %33 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %33, align 8
  %36 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %3, align 4
  %ddc_channel = getelementptr inbounds %struct.ddc, ptr %37, i32 0, i32 2, i32 1
  %38 = ptrtoint ptr %ddc_channel to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %ddc_channel, align 4
  %call20 = call zeroext i1 @dc_submit_i2c(ptr noundef %35, i32 noundef %39, ptr noundef nonnull %cmd) #20
  %spec.select = select i1 %call20, i32 %num, i32 -5
  %40 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %cmd, align 8
  call void @kfree(ptr noundef %41) #20
  br label %cleanup

cleanup:                                          ; preds = %for.end, %if.end7.i.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %spec.select, %for.end ], [ -5, %if.end7.i.i.cleanup_crit_edge ], [ -5, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %cmd) #20
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @amdgpu_dm_i2c_func(ptr nocapture noundef readnone %adap) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 251592713
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_submit_i2c(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_connector_detect(ptr noundef %connector, i1 noundef zeroext %force) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %force1 = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 37
  %0 = ptrtoint ptr %force1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %force1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp = icmp eq i32 %1, 0
  br i1 %cmp, label %land.lhs.true, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %fake_enable = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 19
  %2 = ptrtoint ptr %fake_enable to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %fake_enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.then, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %4 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dc_sink, align 4
  %cmp2 = icmp ne ptr %5, null
  br label %if.end

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %1)
  %cmp6 = icmp eq i32 %1, 2
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %connected.0.in = phi i1 [ %cmp6, %if.else ], [ %cmp2, %if.then ]
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 6
  %6 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dc_link.i, align 8
  %connector_type.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 10
  %8 = ptrtoint ptr %connector_type.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %connector_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %9)
  %cmp.not.i = icmp eq i32 %9, 10
  br i1 %cmp.not.i, label %if.end.i, label %if.end.update_subconnector_property.exit_crit_edge

if.end.update_subconnector_property.exit_crit_edge: ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %update_subconnector_property.exit

if.end.i:                                         ; preds = %if.end
  %dc_sink.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %10 = ptrtoint ptr %dc_sink.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %dc_sink.i, align 4
  %tobool.not.i = icmp eq ptr %11, null
  br i1 %tobool.not.i, label %if.end.i.if.end2.i_crit_edge, label %if.then1.i

if.end.i.if.end2.i_crit_edge:                     ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i

if.then1.i:                                       ; preds = %if.end.i
  %dongle_type.i.i = getelementptr inbounds %struct.dc_link, ptr %7, i32 0, i32 43, i32 6
  %12 = ptrtoint ptr %dongle_type.i.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %dongle_type.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %13)
  %14 = icmp ult i32 %13, 6
  br i1 %14, label %switch.lookup, label %if.then1.i.if.end2.i_crit_edge

if.then1.i.if.end2.i_crit_edge:                   ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end2.i

switch.lookup:                                    ; preds = %if.then1.i
  call void @__sanitizer_cov_trace_pc() #22
  %switch.gep = getelementptr inbounds [6 x i32], ptr @switch.table.amdgpu_dm_connector_detect, i32 0, i32 %13
  %15 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %15)
  %switch.load = load i32, ptr %switch.gep, align 4
  br label %if.end2.i

if.end2.i:                                        ; preds = %switch.lookup, %if.then1.i.if.end2.i_crit_edge, %if.end.i.if.end2.i_crit_edge
  %subconnector.0.i = phi i32 [ 0, %if.end.i.if.end2.i_crit_edge ], [ %switch.load, %switch.lookup ], [ 0, %if.then1.i.if.end2.i_crit_edge ]
  %base3.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 6
  %16 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %connector, align 8
  %dp_subconnector_property.i = getelementptr inbounds %struct.drm_device, ptr %17, i32 0, i32 30, i32 59
  %18 = ptrtoint ptr %dp_subconnector_property.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dp_subconnector_property.i, align 4
  %conv.i = zext i32 %subconnector.0.i to i64
  %call4.i = tail call i32 @drm_object_property_set_value(ptr noundef %base3.i, ptr noundef %19, i64 noundef %conv.i) #20
  br label %update_subconnector_property.exit

update_subconnector_property.exit:                ; preds = %if.end2.i, %if.end.update_subconnector_property.exit_crit_edge
  %cond = select i1 %connected.0.in, i32 1, i32 2
  ret i32 %cond
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_helper_probe_single_connector_modes(ptr noundef, i32 noundef, i32 noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_connector_late_register(ptr noundef %connector) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %connector_type = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 10
  %0 = ptrtoint ptr %connector_type to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %connector_type, align 8
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.466)
  switch i32 %1, label %entry.if.end6_crit_edge [
    i32 10, label %entry.if.then_crit_edge
    i32 14, label %entry.if.then_crit_edge14
  ]

entry.if.then_crit_edge14:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

entry.if.end6_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end6

if.then:                                          ; preds = %entry.if.then_crit_edge, %entry.if.then_crit_edge14
  %kdev = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 1
  %3 = ptrtoint ptr %kdev to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %kdev, align 4
  %dm_dp_aux = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 9
  %dev = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 9, i32 0, i32 2
  %5 = ptrtoint ptr %dev to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %4, ptr %dev, align 8
  %call = tail call i32 @drm_dp_aux_register(ptr noundef %dm_dp_aux) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then.if.end6_crit_edge, label %if.then.cleanup_crit_edge

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.then.if.end6_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end6

if.end6:                                          ; preds = %if.then.if.end6_crit_edge, %entry.if.end6_crit_edge
  tail call void @connector_debugfs_init(ptr noundef %connector) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end6 ], [ %call, %if.then.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_connector_unregister(ptr noundef %connector) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dm_dp_aux = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 9
  tail call void @drm_dp_aux_unregister(ptr noundef %dm_dp_aux) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @amdgpu_dm_connector_destroy(ptr noundef %connector) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 6
  %0 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dc_link, align 8
  %2 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %connector, align 8
  %add.ptr.i = getelementptr i8, ptr %3, i32 -8
  %dev2 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 8, i32 1
  %4 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dev2, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %mst_mgr = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 8
  tail call void @drm_dp_mst_topology_mgr_destroy(ptr noundef %mst_mgr) #20
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %num_of_edps = getelementptr i8, ptr %3, i32 85324
  %6 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %num_of_edps, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %cmp62.not = icmp eq i8 %7, 0
  br i1 %cmp62.not, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.063 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 30, i32 %i.063
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 4
  %cmp5 = icmp eq ptr %1, %9
  br i1 %cmp5, label %land.lhs.true, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true:                                    ; preds = %for.body
  %arrayidx7 = getelementptr %struct.amdgpu_device, ptr %add.ptr.i, i32 0, i32 117, i32 29, i32 %i.063
  %10 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx7, align 4
  %tobool8.not = icmp eq ptr %11, null
  br i1 %tobool8.not, label %land.lhs.true.for.inc_crit_edge, label %if.then9

land.lhs.true.for.inc_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.then9:                                         ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @backlight_device_unregister(ptr noundef nonnull %11) #20
  %12 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_store4_noabort(i32 %12)
  store ptr null, ptr %arrayidx7, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.then9, %land.lhs.true.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.063, 1
  %13 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %num_of_edps, align 4
  %conv = zext i8 %14 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.end.for.end_crit_edge
  %dc_em_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 7
  %15 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %dc_em_sink, align 4
  %tobool15.not = icmp eq ptr %16, null
  br i1 %tobool15.not, label %for.end.if.end18_crit_edge, label %if.then16

for.end.if.end18_crit_edge:                       ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18

if.then16:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_release(ptr noundef nonnull %16) #20
  br label %if.end18

if.end18:                                         ; preds = %if.then16, %for.end.if.end18_crit_edge
  %17 = ptrtoint ptr %dc_em_sink to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr null, ptr %dc_em_sink, align 4
  %dc_sink = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 5
  %18 = ptrtoint ptr %dc_sink to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %dc_sink, align 4
  %tobool20.not = icmp eq ptr %19, null
  br i1 %tobool20.not, label %if.end18.if.end23_crit_edge, label %if.then21

if.end18.if.end23_crit_edge:                      ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end23

if.then21:                                        ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @dc_sink_release(ptr noundef nonnull %19) #20
  br label %if.end23

if.end23:                                         ; preds = %if.then21, %if.end18.if.end23_crit_edge
  %20 = ptrtoint ptr %dc_sink to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr null, ptr %dc_sink, align 4
  %dm_dp_aux = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 9
  tail call void @drm_dp_cec_unregister_connector(ptr noundef %dm_dp_aux) #20
  tail call void @drm_connector_unregister(ptr noundef %connector) #20
  tail call void @drm_connector_cleanup(ptr noundef %connector) #20
  %i2c = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 13
  %21 = ptrtoint ptr %i2c to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %i2c, align 4
  %tobool25.not = icmp eq ptr %22, null
  br i1 %tobool25.not, label %if.end23.if.end29_crit_edge, label %if.then26

if.end23.if.end29_crit_edge:                      ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end29

if.then26:                                        ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @i2c_del_adapter(ptr noundef nonnull %22) #20
  %23 = ptrtoint ptr %i2c to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %i2c, align 4
  tail call void @kfree(ptr noundef %24) #20
  br label %if.end29

if.end29:                                         ; preds = %if.then26, %if.end23.if.end29_crit_edge
  %25 = ptrtoint ptr %dm_dp_aux to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %dm_dp_aux, align 8
  tail call void @kfree(ptr noundef %26) #20
  tail call void @kfree(ptr noundef %connector) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_helper_connector_destroy_state(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_aux_register(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @connector_debugfs_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_aux_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_mst_topology_mgr_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @backlight_device_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_cec_unregister_connector(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_connector_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_connector_cleanup(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @i2c_del_adapter(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @get_modes(ptr noundef %connector) #0 align 64 {
entry:
  %common_modes.i.i = alloca [11 x %struct.mode_size], align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %edid1.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 2
  %0 = ptrtoint ptr %edid1.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %edid1.i, align 4
  %2 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %connector, align 8
  %encoder_list.i.i = getelementptr inbounds %struct.drm_device, ptr %3, i32 0, i32 30, i32 16
  %possible_encoders.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 40
  br label %for.cond.i.i

for.cond.i.i:                                     ; preds = %for.body.i.i.for.cond.i.i_crit_edge, %entry
  %.pn.in.i.i = phi ptr [ %encoder_list.i.i, %entry ], [ %.pn.i.i, %for.body.i.i.for.cond.i.i_crit_edge ]
  %4 = ptrtoint ptr %.pn.in.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %.pn.i.i = load ptr, ptr %.pn.in.i.i, align 4
  %cmp.not.i.i = icmp eq ptr %.pn.i.i, %encoder_list.i.i
  br i1 %cmp.not.i.i, label %for.cond.i.i.amdgpu_dm_connector_to_encoder.exit.i_crit_edge, label %for.body.i.i

for.cond.i.i.amdgpu_dm_connector_to_encoder.exit.i_crit_edge: ; preds = %for.cond.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_to_encoder.exit.i

for.body.i.i:                                     ; preds = %for.cond.i.i
  %5 = ptrtoint ptr %possible_encoders.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %possible_encoders.i.i, align 8
  %index.i.i.i.i = getelementptr i8, ptr %.pn.i.i, i32 36
  %7 = ptrtoint ptr %index.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %index.i.i.i.i, align 4
  %shl.i.i.i = shl nuw i32 1, %8
  %and.i.i = and i32 %shl.i.i.i, %6
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %for.body.i.i.for.cond.i.i_crit_edge, label %cleanup.split.loop.exit14.i.i

for.body.i.i.for.cond.i.i_crit_edge:              ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i.i

cleanup.split.loop.exit14.i.i:                    ; preds = %for.body.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %encoder.0.le.i.i = getelementptr i8, ptr %.pn.i.i, i32 -4
  br label %amdgpu_dm_connector_to_encoder.exit.i

amdgpu_dm_connector_to_encoder.exit.i:            ; preds = %cleanup.split.loop.exit14.i.i, %for.cond.i.i.amdgpu_dm_connector_to_encoder.exit.i_crit_edge
  %retval.0.i.i = phi ptr [ %encoder.0.le.i.i, %cleanup.split.loop.exit14.i.i ], [ null, %for.cond.i.i.amdgpu_dm_connector_to_encoder.exit.i_crit_edge ]
  %call2.i = tail call zeroext i1 @drm_edid_is_valid(ptr noundef %1) #20
  br i1 %call2.i, label %if.else.i, label %if.then.i

if.then.i:                                        ; preds = %amdgpu_dm_connector_to_encoder.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  %call3.i = tail call i32 @drm_add_modes_noedid(ptr noundef %connector, i32 noundef 640, i32 noundef 480) #20
  %num_modes.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 4
  %9 = ptrtoint ptr %num_modes.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %call3.i, ptr %num_modes.i, align 8
  br label %if.end.i

if.else.i:                                        ; preds = %amdgpu_dm_connector_to_encoder.exit.i
  %tobool.not.i15.i = icmp eq ptr %1, null
  br i1 %tobool.not.i15.i, label %if.else.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %if.else.i
  %probed_modes.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 19
  %10 = ptrtoint ptr %probed_modes.i.i to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile ptr %probed_modes.i.i, ptr %probed_modes.i.i, align 4
  %prev.i.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 19, i32 1
  %11 = ptrtoint ptr %prev.i.i.i to i32
  call void @__asan_store4_noabort(i32 %11)
  store ptr %probed_modes.i.i, ptr %prev.i.i.i, align 4
  %call.i.i = tail call i32 @drm_add_edid_modes(ptr noundef %connector, ptr noundef nonnull %1) #20
  %num_modes.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 4
  %12 = ptrtoint ptr %num_modes.i.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %call.i.i, ptr %num_modes.i.i, align 8
  tail call void @drm_mode_sort(ptr noundef %probed_modes.i.i) #20
  %13 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %connector, align 8
  %encoder_list.i.i.i.i = getelementptr inbounds %struct.drm_device, ptr %14, i32 0, i32 30, i32 16
  br label %for.cond.i.i.i.i

for.cond.i.i.i.i:                                 ; preds = %for.body.i.i.i.i.for.cond.i.i.i.i_crit_edge, %if.then.i.i
  %.pn.in.i.i.i.i = phi ptr [ %encoder_list.i.i.i.i, %if.then.i.i ], [ %.pn.i.i.i.i, %for.body.i.i.i.i.for.cond.i.i.i.i_crit_edge ]
  %15 = ptrtoint ptr %.pn.in.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %.pn.i.i.i.i = load ptr, ptr %.pn.in.i.i.i.i, align 4
  %cmp.not.i.i.i.i = icmp eq ptr %.pn.i.i.i.i, %encoder_list.i.i.i.i
  br i1 %cmp.not.i.i.i.i, label %for.cond.i.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, label %for.body.i.i.i.i

for.cond.i.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge: ; preds = %for.cond.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_get_native_mode.exit.i.i

for.body.i.i.i.i:                                 ; preds = %for.cond.i.i.i.i
  %16 = ptrtoint ptr %possible_encoders.i.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %possible_encoders.i.i, align 8
  %index.i.i.i.i.i.i = getelementptr i8, ptr %.pn.i.i.i.i, i32 36
  %18 = ptrtoint ptr %index.i.i.i.i.i.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %index.i.i.i.i.i.i, align 4
  %shl.i.i.i.i.i = shl nuw i32 1, %19
  %and.i.i.i.i = and i32 %shl.i.i.i.i.i, %17
  %tobool.not.i.i.i.i = icmp eq i32 %and.i.i.i.i, 0
  br i1 %tobool.not.i.i.i.i, label %for.body.i.i.i.i.for.cond.i.i.i.i_crit_edge, label %amdgpu_dm_connector_to_encoder.exit.i.i.i

for.body.i.i.i.i.for.cond.i.i.i.i_crit_edge:      ; preds = %for.body.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i.i.i.i

amdgpu_dm_connector_to_encoder.exit.i.i.i:        ; preds = %for.body.i.i.i.i
  %encoder.0.le.i.i.i.i = getelementptr i8, ptr %.pn.i.i.i.i, i32 -4
  %cmp.i.i.i = icmp eq ptr %encoder.0.le.i.i.i.i, null
  br i1 %cmp.i.i.i, label %amdgpu_dm_connector_to_encoder.exit.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, label %if.end.i.i.i

amdgpu_dm_connector_to_encoder.exit.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge: ; preds = %amdgpu_dm_connector_to_encoder.exit.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_get_native_mode.exit.i.i

if.end.i.i.i:                                     ; preds = %amdgpu_dm_connector_to_encoder.exit.i.i.i
  %native_mode.i.i.i = getelementptr i8, ptr %.pn.i.i.i.i, i32 108
  %20 = ptrtoint ptr %native_mode.i.i.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 0, ptr %native_mode.i.i.i, align 4
  %21 = ptrtoint ptr %probed_modes.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load volatile ptr, ptr %probed_modes.i.i, align 4
  %cmp.i.i.i.i = icmp eq ptr %22, %probed_modes.i.i
  br i1 %cmp.i.i.i.i, label %if.end.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, label %if.then2.i.i.i

if.end.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge: ; preds = %if.end.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_get_native_mode.exit.i.i

if.then2.i.i.i:                                   ; preds = %if.end.i.i.i
  %type.i.i.i = getelementptr i8, ptr %22, i32 -2
  %23 = ptrtoint ptr %type.i.i.i to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %type.i.i.i, align 2
  %25 = and i8 %24, 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool9.not.i.i.i = icmp eq i8 %25, 0
  br i1 %tobool9.not.i.i.i, label %if.then2.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, label %if.then10.i.i.i

if.then2.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge: ; preds = %if.then2.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_get_native_mode.exit.i.i

if.then10.i.i.i:                                  ; preds = %if.then2.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %add.ptr6.i.i.i = getelementptr i8, ptr %22, i32 -64
  %26 = call ptr @memcpy(ptr %native_mode.i.i.i, ptr %add.ptr6.i.i.i, i32 112)
  br label %amdgpu_dm_get_native_mode.exit.i.i

amdgpu_dm_get_native_mode.exit.i.i:               ; preds = %if.then10.i.i.i, %if.then2.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, %if.end.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, %amdgpu_dm_connector_to_encoder.exit.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge, %for.cond.i.i.i.i.amdgpu_dm_get_native_mode.exit.i.i_crit_edge
  tail call void @amdgpu_dm_update_freesync_caps(ptr noundef %connector, ptr noundef nonnull %1) #20
  %connector_type.i.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 10
  %27 = ptrtoint ptr %connector_type.i.i.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %connector_type.i.i.i, align 8
  %29 = zext i32 %28 to i64
  call void @__sanitizer_cov_trace_switch(i64 %29, ptr @__sancov_gen_cov_switch_values.467)
  switch i32 %28, label %amdgpu_dm_get_native_mode.exit.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge [
    i32 14, label %amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge
    i32 7, label %amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge19
  ]

amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge19: ; preds = %amdgpu_dm_get_native_mode.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i14.i.i

amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge: ; preds = %amdgpu_dm_get_native_mode.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i14.i.i

amdgpu_dm_get_native_mode.exit.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge: ; preds = %amdgpu_dm_get_native_mode.exit.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

if.end.i14.i.i:                                   ; preds = %amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge, %amdgpu_dm_get_native_mode.exit.i.i.if.end.i14.i.i_crit_edge19
  %30 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %connector, align 8
  %encoder_list.i.i12.i.i = getelementptr inbounds %struct.drm_device, ptr %31, i32 0, i32 30, i32 16
  br label %for.cond.i.i18.i.i

for.cond.i.i18.i.i:                               ; preds = %for.body.i.i23.i.i.for.cond.i.i18.i.i_crit_edge, %if.end.i14.i.i
  %.pn.in.i.i15.i.i = phi ptr [ %encoder_list.i.i12.i.i, %if.end.i14.i.i ], [ %.pn.i.i16.i.i, %for.body.i.i23.i.i.for.cond.i.i18.i.i_crit_edge ]
  %32 = ptrtoint ptr %.pn.in.i.i15.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %.pn.i.i16.i.i = load ptr, ptr %.pn.in.i.i15.i.i, align 4
  %cmp.not.i.i17.i.i = icmp eq ptr %.pn.i.i16.i.i, %encoder_list.i.i12.i.i
  br i1 %cmp.not.i.i17.i.i, label %for.cond.i.i18.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, label %for.body.i.i23.i.i

for.cond.i.i18.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge: ; preds = %for.cond.i.i18.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

for.body.i.i23.i.i:                               ; preds = %for.cond.i.i18.i.i
  %33 = ptrtoint ptr %possible_encoders.i.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %possible_encoders.i.i, align 8
  %index.i.i.i.i19.i.i = getelementptr i8, ptr %.pn.i.i16.i.i, i32 36
  %35 = ptrtoint ptr %index.i.i.i.i19.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %index.i.i.i.i19.i.i, align 4
  %shl.i.i.i20.i.i = shl nuw i32 1, %36
  %and.i.i21.i.i = and i32 %shl.i.i.i20.i.i, %34
  %tobool.not.i.i22.i.i = icmp eq i32 %and.i.i21.i.i, 0
  br i1 %tobool.not.i.i22.i.i, label %for.body.i.i23.i.i.for.cond.i.i18.i.i_crit_edge, label %amdgpu_dm_connector_to_encoder.exit.i25.i.i

for.body.i.i23.i.i.for.cond.i.i18.i.i_crit_edge:  ; preds = %for.body.i.i23.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i.i18.i.i

amdgpu_dm_connector_to_encoder.exit.i25.i.i:      ; preds = %for.body.i.i23.i.i
  %encoder.0.le.i.i24.i.i = getelementptr i8, ptr %.pn.i.i16.i.i, i32 -4
  %tobool.not.i.i.i = icmp eq ptr %encoder.0.le.i.i24.i.i, null
  br i1 %tobool.not.i.i.i, label %amdgpu_dm_connector_to_encoder.exit.i25.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, label %if.end4.i.i.i

amdgpu_dm_connector_to_encoder.exit.i25.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge: ; preds = %amdgpu_dm_connector_to_encoder.exit.i25.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

if.end4.i.i.i:                                    ; preds = %amdgpu_dm_connector_to_encoder.exit.i25.i.i
  %hdisplay.i.i.i = getelementptr i8, ptr %.pn.i.i16.i.i, i32 112
  %37 = ptrtoint ptr %hdisplay.i.i.i to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %hdisplay.i.i.i, align 4
  %conv.i.i.i = zext i16 %38 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %38)
  %cmp6.i.i.i = icmp eq i16 %38, 0
  br i1 %cmp6.i.i.i, label %if.end4.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, label %lor.lhs.false.i.i.i

if.end4.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge: ; preds = %if.end4.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

lor.lhs.false.i.i.i:                              ; preds = %if.end4.i.i.i
  %vdisplay.i.i.i = getelementptr i8, ptr %.pn.i.i16.i.i, i32 122
  %39 = ptrtoint ptr %vdisplay.i.i.i to i32
  call void @__asan_load2_noabort(i32 %39)
  %40 = load i16, ptr %vdisplay.i.i.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %40)
  %cmp9.i.i.i = icmp eq i16 %40, 0
  br i1 %cmp9.i.i.i, label %lor.lhs.false.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, label %if.end12.i.i.i

lor.lhs.false.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge: ; preds = %lor.lhs.false.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

if.end12.i.i.i:                                   ; preds = %lor.lhs.false.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %conv8.i.i.i = zext i16 %40 to i32
  %call17.i.i.i = tail call i32 @drm_connector_set_panel_orientation_with_quirk(ptr noundef %connector, i32 noundef -1, i32 noundef %conv.i.i.i, i32 noundef %conv8.i.i.i) #20
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

if.else.i.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  %num_modes2.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 4
  %41 = ptrtoint ptr %num_modes2.i.i to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 0, ptr %num_modes2.i.i, align 8
  br label %amdgpu_dm_connector_ddc_get_modes.exit.i

amdgpu_dm_connector_ddc_get_modes.exit.i:         ; preds = %if.else.i.i, %if.end12.i.i.i, %lor.lhs.false.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, %if.end4.i.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, %amdgpu_dm_connector_to_encoder.exit.i25.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, %for.cond.i.i18.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge, %amdgpu_dm_get_native_mode.exit.i.i.amdgpu_dm_connector_ddc_get_modes.exit.i_crit_edge
  call void @llvm.lifetime.start.p0(i64 440, ptr nonnull %common_modes.i.i) #20
  %42 = call ptr @memcpy(ptr %common_modes.i.i, ptr @__const.amdgpu_dm_connector_add_common_modes.common_modes, i32 440)
  %hdisplay.i.i = getelementptr inbounds %struct.amdgpu_encoder, ptr %retval.0.i.i, i32 0, i32 11, i32 1
  %vdisplay.i.i = getelementptr inbounds %struct.amdgpu_encoder, ptr %retval.0.i.i, i32 0, i32 11, i32 6
  %probed_modes.i16.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 19
  %native_mode2.i.i.i = getelementptr inbounds %struct.amdgpu_encoder, ptr %retval.0.i.i, i32 0, i32 11
  %num_modes.i17.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 4
  br label %for.body.i18.i

for.body.i18.i:                                   ; preds = %cleanup.i.i.for.body.i18.i_crit_edge, %amdgpu_dm_connector_ddc_get_modes.exit.i
  %i.087.i.i = phi i32 [ 0, %amdgpu_dm_connector_ddc_get_modes.exit.i ], [ %inc61.i.i, %cleanup.i.i.for.body.i18.i_crit_edge ]
  %arrayidx.i.i = getelementptr [11 x %struct.mode_size], ptr %common_modes.i.i, i32 0, i32 %i.087.i.i
  %w.i.i = getelementptr [11 x %struct.mode_size], ptr %common_modes.i.i, i32 0, i32 %i.087.i.i, i32 1
  %43 = ptrtoint ptr %w.i.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %w.i.i, align 4
  %45 = ptrtoint ptr %hdisplay.i.i to i32
  call void @__asan_load2_noabort(i32 %45)
  %46 = load i16, ptr %hdisplay.i.i, align 4
  %conv.i.i = zext i16 %46 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %conv.i.i)
  %cmp5.i.i = icmp sgt i32 %44, %conv.i.i
  br i1 %cmp5.i.i, label %for.body.i18.i.cleanup.i.i_crit_edge, label %lor.lhs.false.i.i

for.body.i18.i.cleanup.i.i_crit_edge:             ; preds = %for.body.i18.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.i.i

lor.lhs.false.i.i:                                ; preds = %for.body.i18.i
  %h.i.i = getelementptr [11 x %struct.mode_size], ptr %common_modes.i.i, i32 0, i32 %i.087.i.i, i32 2
  %47 = ptrtoint ptr %h.i.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %h.i.i, align 4
  %49 = ptrtoint ptr %vdisplay.i.i to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %vdisplay.i.i, align 2
  %conv8.i.i = zext i16 %50 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %48, i32 %conv8.i.i)
  %cmp9.i.i = icmp sgt i32 %48, %conv8.i.i
  br i1 %cmp9.i.i, label %lor.lhs.false.i.i.cleanup.i.i_crit_edge, label %lor.lhs.false11.i.i

lor.lhs.false.i.i.cleanup.i.i_crit_edge:          ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.i.i

lor.lhs.false11.i.i:                              ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %conv.i.i)
  %cmp16.i.i = icmp eq i32 %44, %conv.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %48, i32 %conv8.i.i)
  %cmp22.i.i = icmp eq i32 %48, %conv8.i.i
  %or.cond.i.i = select i1 %cmp16.i.i, i1 %cmp22.i.i, i1 false
  br i1 %or.cond.i.i, label %lor.lhs.false11.i.i.cleanup.i.i_crit_edge, label %if.end.i.i

lor.lhs.false11.i.i.cleanup.i.i_crit_edge:        ; preds = %lor.lhs.false11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.i.i

if.end.i.i:                                       ; preds = %lor.lhs.false11.i.i
  %51 = ptrtoint ptr %probed_modes.i16.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %.pn84.i.i = load ptr, ptr %probed_modes.i16.i, align 4
  %cmp29.not85.i.i = icmp eq ptr %.pn84.i.i, %probed_modes.i16.i
  br i1 %cmp29.not85.i.i, label %if.end.i.i.if.end53.i.i_crit_edge, label %if.end.i.i.for.body31.i.i_crit_edge

if.end.i.i.for.body31.i.i_crit_edge:              ; preds = %if.end.i.i
  br label %for.body31.i.i

if.end.i.i.if.end53.i.i_crit_edge:                ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end53.i.i

for.body31.i.i:                                   ; preds = %for.inc.i.i.for.body31.i.i_crit_edge, %if.end.i.i.for.body31.i.i_crit_edge
  %.pn86.i.i = phi ptr [ %.pn.i19.i, %for.inc.i.i.for.body31.i.i_crit_edge ], [ %.pn84.i.i, %if.end.i.i.for.body31.i.i_crit_edge ]
  %hdisplay34.i.i = getelementptr i8, ptr %.pn86.i.i, i32 -60
  %52 = ptrtoint ptr %hdisplay34.i.i to i32
  call void @__asan_load2_noabort(i32 %52)
  %53 = load i16, ptr %hdisplay34.i.i, align 4
  %conv35.i.i = zext i16 %53 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %44, i32 %conv35.i.i)
  %cmp36.i.i = icmp eq i32 %44, %conv35.i.i
  br i1 %cmp36.i.i, label %land.lhs.true38.i.i, label %for.body31.i.i.for.inc.i.i_crit_edge

for.body31.i.i.for.inc.i.i_crit_edge:             ; preds = %for.body31.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

land.lhs.true38.i.i:                              ; preds = %for.body31.i.i
  %vdisplay41.i.i = getelementptr i8, ptr %.pn86.i.i, i32 -50
  %54 = ptrtoint ptr %vdisplay41.i.i to i32
  call void @__asan_load2_noabort(i32 %54)
  %55 = load i16, ptr %vdisplay41.i.i, align 2
  %conv42.i.i = zext i16 %55 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %48, i32 %conv42.i.i)
  %cmp43.i.i = icmp eq i32 %48, %conv42.i.i
  br i1 %cmp43.i.i, label %land.lhs.true38.i.i.cleanup.i.i_crit_edge, label %land.lhs.true38.i.i.for.inc.i.i_crit_edge

land.lhs.true38.i.i.for.inc.i.i_crit_edge:        ; preds = %land.lhs.true38.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i

land.lhs.true38.i.i.cleanup.i.i_crit_edge:        ; preds = %land.lhs.true38.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.i.i

for.inc.i.i:                                      ; preds = %land.lhs.true38.i.i.for.inc.i.i_crit_edge, %for.body31.i.i.for.inc.i.i_crit_edge
  %56 = ptrtoint ptr %.pn86.i.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %.pn.i19.i = load ptr, ptr %.pn86.i.i, align 4
  %cmp29.not.i.i = icmp eq ptr %.pn.i19.i, %probed_modes.i16.i
  br i1 %cmp29.not.i.i, label %for.inc.i.i.if.end53.i.i_crit_edge, label %for.inc.i.i.for.body31.i.i_crit_edge

for.inc.i.i.for.body31.i.i_crit_edge:             ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body31.i.i

for.inc.i.i.if.end53.i.i_crit_edge:               ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end53.i.i

if.end53.i.i:                                     ; preds = %for.inc.i.i.if.end53.i.i_crit_edge, %if.end.i.i.if.end53.i.i_crit_edge
  %57 = ptrtoint ptr %retval.0.i.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %retval.0.i.i, align 4
  %call.i.i.i = call ptr @drm_mode_duplicate(ptr noundef %58, ptr noundef %native_mode2.i.i.i) #20
  %cmp.i.i20.i = icmp eq ptr %call.i.i.i, null
  br i1 %cmp.i.i20.i, label %if.end53.i.i.amdgpu_dm_create_common_mode.exit.i.i_crit_edge, label %if.end.i.i23.i

if.end53.i.i.amdgpu_dm_create_common_mode.exit.i.i_crit_edge: ; preds = %if.end53.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_create_common_mode.exit.i.i

if.end.i.i23.i:                                   ; preds = %if.end53.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %conv.i.i21.i = trunc i32 %44 to i16
  %hdisplay3.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i.i, i32 0, i32 1
  %59 = ptrtoint ptr %hdisplay3.i.i.i to i32
  call void @__asan_store2_noabort(i32 %59)
  store i16 %conv.i.i21.i, ptr %hdisplay3.i.i.i, align 4
  %conv4.i.i.i = trunc i32 %48 to i16
  %vdisplay5.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i.i, i32 0, i32 6
  %60 = ptrtoint ptr %vdisplay5.i.i.i to i32
  call void @__asan_store2_noabort(i32 %60)
  store i16 %conv4.i.i.i, ptr %vdisplay5.i.i.i, align 2
  %type.i.i22.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i.i, i32 0, i32 28
  %61 = ptrtoint ptr %type.i.i22.i to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %type.i.i22.i, align 2
  %63 = and i8 %62, -9
  store i8 %63, ptr %type.i.i22.i, align 2
  %name8.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i.i, i32 0, i32 31
  %call9.i.i.i = call i32 @strscpy(ptr noundef %name8.i.i.i, ptr noundef %arrayidx.i.i, i32 noundef 32) #20
  br label %amdgpu_dm_create_common_mode.exit.i.i

amdgpu_dm_create_common_mode.exit.i.i:            ; preds = %if.end.i.i23.i, %if.end53.i.i.amdgpu_dm_create_common_mode.exit.i.i_crit_edge
  call void @drm_mode_probed_add(ptr noundef %connector, ptr noundef %call.i.i.i) #20
  %64 = ptrtoint ptr %num_modes.i17.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %num_modes.i17.i, align 8
  %inc.i.i = add i32 %65, 1
  store i32 %inc.i.i, ptr %num_modes.i17.i, align 8
  br label %cleanup.i.i

cleanup.i.i:                                      ; preds = %amdgpu_dm_create_common_mode.exit.i.i, %land.lhs.true38.i.i.cleanup.i.i_crit_edge, %lor.lhs.false11.i.i.cleanup.i.i_crit_edge, %lor.lhs.false.i.i.cleanup.i.i_crit_edge, %for.body.i18.i.cleanup.i.i_crit_edge
  %inc61.i.i = add nuw nsw i32 %i.087.i.i, 1
  %exitcond.not.i.i = icmp eq i32 %inc61.i.i, 11
  br i1 %exitcond.not.i.i, label %amdgpu_dm_connector_add_common_modes.exit.i, label %cleanup.i.i.for.body.i18.i_crit_edge

cleanup.i.i.for.body.i18.i_crit_edge:             ; preds = %cleanup.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i18.i

amdgpu_dm_connector_add_common_modes.exit.i:      ; preds = %cleanup.i.i
  call void @llvm.lifetime.end.p0(i64 440, ptr nonnull %common_modes.i.i) #20
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_freesync_vid_mode to i32))
  %66 = load i32, ptr @amdgpu_freesync_vid_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %66)
  %tobool.not.i24.i = icmp eq i32 %66, 0
  %or.cond.i25.i = or i1 %tobool.not.i15.i, %tobool.not.i24.i
  br i1 %or.cond.i25.i, label %amdgpu_dm_connector_add_common_modes.exit.i.if.end.i_crit_edge, label %if.end.i26.i

amdgpu_dm_connector_add_common_modes.exit.i.if.end.i_crit_edge: ; preds = %amdgpu_dm_connector_add_common_modes.exit.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

if.end.i26.i:                                     ; preds = %amdgpu_dm_connector_add_common_modes.exit.i
  %max_vfreq.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 15
  %67 = ptrtoint ptr %max_vfreq.i.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %max_vfreq.i.i, align 4
  %min_vfreq.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 14
  %69 = ptrtoint ptr %min_vfreq.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %min_vfreq.i.i, align 8
  %sub.i.i = sub i32 %68, %70
  call void @__sanitizer_cov_trace_const_cmp4(i32 10, i32 %sub.i.i)
  %cmp.i.i = icmp sgt i32 %sub.i.i, 10
  br i1 %cmp.i.i, label %if.then2.i.i, label %if.end.i26.i.if.end.i_crit_edge

if.end.i26.i.if.end.i_crit_edge:                  ; preds = %if.end.i26.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end.i

if.then2.i.i:                                     ; preds = %if.end.i26.i
  %call.i.i27.i = call fastcc ptr @get_highest_refresh_rate_mode(ptr noundef %connector, i1 noundef zeroext true) #20
  %tobool.not.i.i28.i = icmp eq ptr %call.i.i27.i, null
  br i1 %tobool.not.i.i28.i, label %if.then2.i.i.add_fs_modes.exit.i.i_crit_edge, label %for.cond.preheader.i.i.i

if.then2.i.i.add_fs_modes.exit.i.i_crit_edge:     ; preds = %if.then2.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_fs_modes.exit.i.i

for.cond.preheader.i.i.i:                         ; preds = %if.then2.i.i
  %htotal.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i27.i, i32 0, i32 4
  %vtotal.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i27.i, i32 0, i32 9
  %vsync_start.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i27.i, i32 0, i32 7
  %vdisplay.i.i29.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i27.i, i32 0, i32 6
  %vsync_end.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call.i.i27.i, i32 0, i32 8
  br label %for.body.i.i.i

for.body.i.i.i:                                   ; preds = %for.inc.i.i.i.for.body.i.i.i_crit_edge, %for.cond.preheader.i.i.i
  %new_modes_count.0124.i.i.i = phi i32 [ 0, %for.cond.preheader.i.i.i ], [ %new_modes_count.2.ph.i.i.i, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %i.0123.i.i.i = phi i32 [ 0, %for.cond.preheader.i.i.i ], [ %inc.i.i.i, %for.inc.i.i.i.for.body.i.i.i_crit_edge ]
  %call1.i.i.i = call i32 @drm_mode_vrefresh(ptr noundef nonnull %call.i.i27.i) #20
  %mul.i.i.i = mul i32 %call1.i.i.i, 1000
  %arrayidx.i.i.i = getelementptr [11 x i32], ptr @add_fs_modes.common_rates, i32 0, i32 %i.0123.i.i.i
  %71 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %arrayidx.i.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %mul.i.i.i, i32 %72)
  %cmp2.i.i.i = icmp ult i32 %mul.i.i.i, %72
  br i1 %cmp2.i.i.i, label %for.body.i.i.i.for.inc.i.i.i_crit_edge, label %if.end4.i.i30.i

for.body.i.i.i.for.inc.i.i.i_crit_edge:           ; preds = %for.body.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

if.end4.i.i30.i:                                  ; preds = %for.body.i.i.i
  %73 = ptrtoint ptr %min_vfreq.i.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %min_vfreq.i.i, align 8
  %mul6.i.i.i = mul i32 %74, 1000
  call void @__sanitizer_cov_trace_cmp4(i32 %72, i32 %mul6.i.i.i)
  %cmp7.i.i.i = icmp ult i32 %72, %mul6.i.i.i
  br i1 %cmp7.i.i.i, label %if.end4.i.i30.i.for.inc.i.i.i_crit_edge, label %lor.lhs.false.i.i31.i

if.end4.i.i30.i.for.inc.i.i.i_crit_edge:          ; preds = %if.end4.i.i30.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

lor.lhs.false.i.i31.i:                            ; preds = %if.end4.i.i30.i
  %75 = ptrtoint ptr %max_vfreq.i.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %max_vfreq.i.i, align 4
  %mul9.i.i.i = mul i32 %76, 1000
  call void @__sanitizer_cov_trace_cmp4(i32 %72, i32 %mul9.i.i.i)
  %cmp10.i.i.i = icmp ugt i32 %72, %mul9.i.i.i
  br i1 %cmp10.i.i.i, label %lor.lhs.false.i.i31.i.for.inc.i.i.i_crit_edge, label %if.end12.i.i33.i

lor.lhs.false.i.i31.i.for.inc.i.i.i_crit_edge:    ; preds = %lor.lhs.false.i.i31.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

if.end12.i.i33.i:                                 ; preds = %lor.lhs.false.i.i31.i
  %77 = ptrtoint ptr %call.i.i27.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %call.i.i27.i, align 4
  %conv.i.i32.i = sext i32 %78 to i64
  %mul14.i.i.i = mul nsw i64 %conv.i.i32.i, 1000000
  %79 = ptrtoint ptr %htotal.i.i.i to i32
  call void @__asan_load2_noabort(i32 %79)
  %80 = load i16, ptr %htotal.i.i.i, align 2
  %conv17.i.i.i = zext i16 %80 to i32
  %mul18.i.i.i = mul i32 %72, %conv17.i.i.i
  call void @__sanitizer_cov_trace_const_cmp8(i64 4294967296, i64 %mul14.i.i.i)
  %cmp164.i.i.i.i.i = icmp ult i64 %mul14.i.i.i, 4294967296
  br i1 %cmp164.i.i.i.i.i, label %if.then168.i.i.i.i.i, label %if.else174.i.i.i.i.i, !prof !974

if.then168.i.i.i.i.i:                             ; preds = %if.end12.i.i33.i
  call void @__sanitizer_cov_trace_pc() #22
  %conv169.i.i.i.i.i = trunc i64 %mul14.i.i.i to i32
  %div172.i.i.i.i.i = udiv i32 %conv169.i.i.i.i.i, %mul18.i.i.i
  %conv173.i.i.i.i.i = zext i32 %div172.i.i.i.i.i to i64
  br label %div_u64.exit.i.i.i

if.else174.i.i.i.i.i:                             ; preds = %if.end12.i.i33.i
  call void @__sanitizer_cov_trace_pc() #22
  %81 = call { i64, i64 } asm ".ifnc $0,r0; .ifnc $0r0,fpr11; .ifnc $0r0,r11fp; .ifnc $0r0,ipr12; .ifnc $0r0,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $1,r2; .ifnc $1r2,fpr11; .ifnc $1r2,r11fp; .ifnc $1r2,ipr12; .ifnc $1r2,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09.ifnc $2,r4; .ifnc $2r4,fpr11; .ifnc $2r4,r11fp; .ifnc $2r4,ipr12; .ifnc $2r4,r12ip; .err; .endif; .endif; .endif; .endif; .endif\0A\09bl\09__do_div64", "={r0},={r2},{r4},{r0},~{r12},~{lr},~{cc}"(i32 %mul18.i.i.i, i64 %mul14.i.i.i) #28, !srcloc !991
  %asmresult1.i.i.i.i.i.i = extractvalue { i64, i64 } %81, 1
  br label %div_u64.exit.i.i.i

div_u64.exit.i.i.i:                               ; preds = %if.else174.i.i.i.i.i, %if.then168.i.i.i.i.i
  %dividend.addr.0.i.i.i.i.i = phi i64 [ %conv173.i.i.i.i.i, %if.then168.i.i.i.i.i ], [ %asmresult1.i.i.i.i.i.i, %if.else174.i.i.i.i.i ]
  %82 = ptrtoint ptr %vtotal.i.i.i to i32
  call void @__asan_load2_noabort(i32 %82)
  %83 = load i16, ptr %vtotal.i.i.i, align 4
  %conv21.i.i.i = zext i16 %83 to i64
  %sub.i.i.i = sub i64 %dividend.addr.0.i.i.i.i.i, %conv21.i.i.i
  %84 = ptrtoint ptr %vsync_start.i.i.i to i32
  call void @__asan_load2_noabort(i32 %84)
  %85 = load i16, ptr %vsync_start.i.i.i, align 4
  %conv22.i.i.i = zext i16 %85 to i64
  %add.i.i.i = add i64 %sub.i.i.i, %conv22.i.i.i
  %86 = ptrtoint ptr %vdisplay.i.i29.i to i32
  call void @__asan_load2_noabort(i32 %86)
  %87 = load i16, ptr %vdisplay.i.i29.i, align 2
  %conv23.i.i.i = zext i16 %87 to i64
  call void @__sanitizer_cov_trace_cmp8(i64 %add.i.i.i, i64 %conv23.i.i.i)
  %cmp24.i.i.i = icmp ult i64 %add.i.i.i, %conv23.i.i.i
  br i1 %cmp24.i.i.i, label %div_u64.exit.i.i.i.for.inc.i.i.i_crit_edge, label %lor.lhs.false26.i.i.i

div_u64.exit.i.i.i.for.inc.i.i.i_crit_edge:       ; preds = %div_u64.exit.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

lor.lhs.false26.i.i.i:                            ; preds = %div_u64.exit.i.i.i
  %88 = ptrtoint ptr %vsync_end.i.i.i to i32
  call void @__asan_load2_noabort(i32 %88)
  %89 = load i16, ptr %vsync_end.i.i.i, align 2
  %conv27.i.i.i = zext i16 %89 to i64
  %add28.i.i.i = add i64 %sub.i.i.i, %conv27.i.i.i
  call void @__sanitizer_cov_trace_cmp8(i64 %add28.i.i.i, i64 %conv22.i.i.i)
  %cmp31.i.i.i = icmp ult i64 %add28.i.i.i, %conv22.i.i.i
  call void @__sanitizer_cov_trace_cmp8(i64 %dividend.addr.0.i.i.i.i.i, i64 %conv27.i.i.i)
  %cmp39.i.i.i = icmp ult i64 %dividend.addr.0.i.i.i.i.i, %conv27.i.i.i
  %or.cond.i.i.i = select i1 %cmp31.i.i.i, i1 true, i1 %cmp39.i.i.i
  br i1 %or.cond.i.i.i, label %lor.lhs.false26.i.i.i.for.inc.i.i.i_crit_edge, label %if.end42.i.i.i

lor.lhs.false26.i.i.i.for.inc.i.i.i_crit_edge:    ; preds = %lor.lhs.false26.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc.i.i.i

if.end42.i.i.i:                                   ; preds = %lor.lhs.false26.i.i.i
  %90 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %connector, align 8
  %call43.i.i.i = call ptr @drm_mode_duplicate(ptr noundef %91, ptr noundef nonnull %call.i.i27.i) #20
  %tobool44.not.i.i.i = icmp eq ptr %call43.i.i.i, null
  br i1 %tobool44.not.i.i.i, label %if.end42.i.i.i.add_fs_modes.exit.i.i_crit_edge, label %if.end46.i.i.i

if.end42.i.i.i.add_fs_modes.exit.i.i_crit_edge:   ; preds = %if.end42.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_fs_modes.exit.i.i

if.end46.i.i.i:                                   ; preds = %if.end42.i.i.i
  %conv47.i.i.i = trunc i64 %sub.i.i.i to i16
  %vtotal49.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call43.i.i.i, i32 0, i32 9
  %92 = ptrtoint ptr %vtotal49.i.i.i to i32
  call void @__asan_load2_noabort(i32 %92)
  %93 = load i16, ptr %vtotal49.i.i.i, align 4
  %conv52.i.i.i = add i16 %93, %conv47.i.i.i
  store i16 %conv52.i.i.i, ptr %vtotal49.i.i.i, align 4
  %vsync_start55.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call43.i.i.i, i32 0, i32 7
  %94 = ptrtoint ptr %vsync_start55.i.i.i to i32
  call void @__asan_load2_noabort(i32 %94)
  %95 = load i16, ptr %vsync_start55.i.i.i, align 4
  %conv58.i.i.i = add i16 %95, %conv47.i.i.i
  store i16 %conv58.i.i.i, ptr %vsync_start55.i.i.i, align 4
  %vsync_end61.i.i.i = getelementptr inbounds %struct.drm_display_mode, ptr %call43.i.i.i, i32 0, i32 8
  %96 = ptrtoint ptr %vsync_end61.i.i.i to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %vsync_end61.i.i.i, align 2
  %add63.i.i.i = add i16 %97, %conv47.i.i.i
  store i16 %add63.i.i.i, ptr %vsync_end61.i.i.i, align 2
  %type.i.i35.i = getelementptr inbounds %struct.drm_display_mode, ptr %call43.i.i.i, i32 0, i32 28
  %98 = ptrtoint ptr %type.i.i35.i to i32
  call void @__asan_load1_noabort(i32 %98)
  %99 = load i8, ptr %type.i.i35.i, align 2
  %100 = and i8 %99, -73
  %101 = or i8 %100, 64
  store i8 %101, ptr %type.i.i35.i, align 2
  br label %for.cond.i.i.i39.i

for.cond.i.i.i39.i:                               ; preds = %for.body.i.i.i40.i.for.cond.i.i.i39.i_crit_edge, %if.end46.i.i.i
  %.pn.in.i.i.i36.i = phi ptr [ %probed_modes.i16.i, %if.end46.i.i.i ], [ %.pn.i.i.i37.i, %for.body.i.i.i40.i.for.cond.i.i.i39.i_crit_edge ]
  %102 = ptrtoint ptr %.pn.in.i.i.i36.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %.pn.i.i.i37.i = load ptr, ptr %.pn.in.i.i.i36.i, align 4
  %cmp.not.i.i.i38.i = icmp eq ptr %.pn.i.i.i37.i, %probed_modes.i16.i
  br i1 %cmp.not.i.i.i38.i, label %if.then71.i.i.i, label %for.body.i.i.i40.i

for.body.i.i.i40.i:                               ; preds = %for.cond.i.i.i39.i
  %m.0.i.i.i.i = getelementptr i8, ptr %.pn.i.i.i37.i, i32 -64
  %call.i.i.i.i = call zeroext i1 @drm_mode_equal(ptr noundef %m.0.i.i.i.i, ptr noundef nonnull %call43.i.i.i) #20
  br i1 %call.i.i.i.i, label %if.else.i.i.i, label %for.body.i.i.i40.i.for.cond.i.i.i39.i_crit_edge

for.body.i.i.i40.i.for.cond.i.i.i39.i_crit_edge:  ; preds = %for.body.i.i.i40.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i.i.i39.i

if.then71.i.i.i:                                  ; preds = %for.cond.i.i.i39.i
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_mode_probed_add(ptr noundef %connector, ptr noundef nonnull %call43.i.i.i) #20
  %add73.i.i.i = add i32 %new_modes_count.0124.i.i.i, 1
  br label %for.inc.i.i.i

if.else.i.i.i:                                    ; preds = %for.body.i.i.i40.i
  call void @__sanitizer_cov_trace_pc() #22
  %103 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %connector, align 8
  call void @drm_mode_destroy(ptr noundef %104, ptr noundef nonnull %call43.i.i.i) #20
  br label %for.inc.i.i.i

for.inc.i.i.i:                                    ; preds = %if.else.i.i.i, %if.then71.i.i.i, %lor.lhs.false26.i.i.i.for.inc.i.i.i_crit_edge, %div_u64.exit.i.i.i.for.inc.i.i.i_crit_edge, %lor.lhs.false.i.i31.i.for.inc.i.i.i_crit_edge, %if.end4.i.i30.i.for.inc.i.i.i_crit_edge, %for.body.i.i.i.for.inc.i.i.i_crit_edge
  %new_modes_count.2.ph.i.i.i = phi i32 [ %add73.i.i.i, %if.then71.i.i.i ], [ %new_modes_count.0124.i.i.i, %if.else.i.i.i ], [ %new_modes_count.0124.i.i.i, %div_u64.exit.i.i.i.for.inc.i.i.i_crit_edge ], [ %new_modes_count.0124.i.i.i, %lor.lhs.false26.i.i.i.for.inc.i.i.i_crit_edge ], [ %new_modes_count.0124.i.i.i, %if.end4.i.i30.i.for.inc.i.i.i_crit_edge ], [ %new_modes_count.0124.i.i.i, %lor.lhs.false.i.i31.i.for.inc.i.i.i_crit_edge ], [ %new_modes_count.0124.i.i.i, %for.body.i.i.i.for.inc.i.i.i_crit_edge ]
  %inc.i.i.i = add nuw nsw i32 %i.0123.i.i.i, 1
  %exitcond.not.i.i.i = icmp eq i32 %inc.i.i.i, 11
  br i1 %exitcond.not.i.i.i, label %for.inc.i.i.i.add_fs_modes.exit.i.i_crit_edge, label %for.inc.i.i.i.for.body.i.i.i_crit_edge

for.inc.i.i.i.for.body.i.i.i_crit_edge:           ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i.i.i

for.inc.i.i.i.add_fs_modes.exit.i.i_crit_edge:    ; preds = %for.inc.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %add_fs_modes.exit.i.i

add_fs_modes.exit.i.i:                            ; preds = %for.inc.i.i.i.add_fs_modes.exit.i.i_crit_edge, %if.end42.i.i.i.add_fs_modes.exit.i.i_crit_edge, %if.then2.i.i.add_fs_modes.exit.i.i_crit_edge
  %retval.0.i.i.i = phi i32 [ 0, %if.then2.i.i.add_fs_modes.exit.i.i_crit_edge ], [ %new_modes_count.0124.i.i.i, %if.end42.i.i.i.add_fs_modes.exit.i.i_crit_edge ], [ %new_modes_count.2.ph.i.i.i, %for.inc.i.i.i.add_fs_modes.exit.i.i_crit_edge ]
  %105 = ptrtoint ptr %num_modes.i17.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %num_modes.i17.i, align 8
  %add.i.i = add i32 %106, %retval.0.i.i.i
  store i32 %add.i.i, ptr %num_modes.i17.i, align 8
  br label %if.end.i

if.end.i:                                         ; preds = %add_fs_modes.exit.i.i, %if.end.i26.i.if.end.i_crit_edge, %amdgpu_dm_connector_add_common_modes.exit.i.if.end.i_crit_edge, %if.then.i
  %107 = ptrtoint ptr %connector to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load ptr, ptr %connector, align 8
  %add.ptr.i.i.i = getelementptr i8, ptr %108, i32 -8
  %dm.i.i = getelementptr i8, ptr %108, i32 82840
  %compressor2.i.i = getelementptr i8, ptr %108, i32 85392
  %109 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %dm.i.i, align 8
  %fbc_compressor.i.i = getelementptr inbounds %struct.dc, ptr %110, i32 0, i32 21
  %111 = ptrtoint ptr %fbc_compressor.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %fbc_compressor.i.i, align 4
  %cmp.i43.i = icmp eq ptr %112, null
  br i1 %cmp.i43.i, label %if.end.i.amdgpu_dm_connector_get_modes.exit_crit_edge, label %if.end.i44.i

if.end.i.amdgpu_dm_connector_get_modes.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_get_modes.exit

if.end.i44.i:                                     ; preds = %if.end.i
  %dc_link.i.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 6
  %113 = ptrtoint ptr %dc_link.i.i to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %dc_link.i.i, align 8
  %connector_signal.i.i = getelementptr inbounds %struct.dc_link, ptr %114, i32 0, i32 5
  %115 = ptrtoint ptr %connector_signal.i.i to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load i32, ptr %connector_signal.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %116)
  %cmp4.not.i.i = icmp eq i32 %116, 128
  br i1 %cmp4.not.i.i, label %if.end6.i.i, label %if.end.i44.i.amdgpu_dm_connector_get_modes.exit_crit_edge

if.end.i44.i.amdgpu_dm_connector_get_modes.exit_crit_edge: ; preds = %if.end.i44.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_get_modes.exit

if.end6.i.i:                                      ; preds = %if.end.i44.i
  %bo_ptr.i.i = getelementptr i8, ptr %108, i32 85396
  %117 = ptrtoint ptr %bo_ptr.i.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %bo_ptr.i.i, align 4
  %tobool.not.i45.i = icmp eq ptr %118, null
  br i1 %tobool.not.i45.i, label %if.end8.i.i, label %if.end6.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge

if.end6.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge: ; preds = %if.end6.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_get_modes.exit

if.end8.i.i:                                      ; preds = %if.end6.i.i
  %modes.i.i = getelementptr inbounds %struct.drm_connector, ptr %connector, i32 0, i32 17
  %119 = ptrtoint ptr %modes.i.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %.pn67.i.i = load ptr, ptr %modes.i.i, align 4
  %cmp13.not68.i.i = icmp eq ptr %.pn67.i.i, %modes.i.i
  br i1 %cmp13.not68.i.i, label %if.end8.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge, label %if.end8.i.i.for.body.i48.i_crit_edge

if.end8.i.i.for.body.i48.i_crit_edge:             ; preds = %if.end8.i.i
  br label %for.body.i48.i

if.end8.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge: ; preds = %if.end8.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_get_modes.exit

for.body.i48.i:                                   ; preds = %for.body.i48.i.for.body.i48.i_crit_edge, %if.end8.i.i.for.body.i48.i_crit_edge
  %.pn70.i.i = phi ptr [ %.pn.i47.i, %for.body.i48.i.for.body.i48.i_crit_edge ], [ %.pn67.i.i, %if.end8.i.i.for.body.i48.i_crit_edge ]
  %max_size.069.i.i = phi i32 [ %124, %for.body.i48.i.for.body.i48.i_crit_edge ], [ 0, %if.end8.i.i.for.body.i48.i_crit_edge ]
  %htotal.i.i = getelementptr i8, ptr %.pn70.i.i, i32 -54
  %120 = ptrtoint ptr %htotal.i.i to i32
  call void @__asan_load2_noabort(i32 %120)
  %121 = load i16, ptr %htotal.i.i, align 2
  %conv.i46.i = zext i16 %121 to i32
  %vtotal.i.i = getelementptr i8, ptr %.pn70.i.i, i32 -44
  %122 = ptrtoint ptr %vtotal.i.i to i32
  call void @__asan_load2_noabort(i32 %122)
  %123 = load i16, ptr %vtotal.i.i, align 4
  %conv14.i.i = zext i16 %123 to i32
  %mul.i.i = mul nuw i32 %conv14.i.i, %conv.i46.i
  %124 = call i32 @llvm.umax.i32(i32 %max_size.069.i.i, i32 %mul.i.i) #20
  %125 = ptrtoint ptr %.pn70.i.i to i32
  call void @__asan_load4_noabort(i32 %125)
  %.pn.i47.i = load ptr, ptr %.pn70.i.i, align 4
  %cmp13.not.i.i = icmp eq ptr %.pn.i47.i, %modes.i.i
  br i1 %cmp13.not.i.i, label %for.end.i.i, label %for.body.i48.i.for.body.i48.i_crit_edge

for.body.i48.i.for.body.i48.i_crit_edge:          ; preds = %for.body.i48.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body.i48.i

for.end.i.i:                                      ; preds = %for.body.i48.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %124)
  %tobool29.not.i.i = icmp eq i32 %124, 0
  br i1 %tobool29.not.i.i, label %for.end.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge, label %if.then30.i.i

for.end.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge: ; preds = %for.end.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %amdgpu_dm_connector_get_modes.exit

if.then30.i.i:                                    ; preds = %for.end.i.i
  %mul31.i.i = shl i32 %124, 2
  %gpu_addr.i.i = getelementptr i8, ptr %108, i32 85400
  %call33.i.i = call i32 @amdgpu_bo_create_kernel(ptr noundef %add.ptr.i.i.i, i32 noundef %mul31.i.i, i32 noundef 4096, i32 noundef 2, ptr noundef %bo_ptr.i.i, ptr noundef %gpu_addr.i.i, ptr noundef %compressor2.i.i) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call33.i.i)
  %tobool34.not.i.i = icmp eq i32 %call33.i.i, 0
  br i1 %tobool34.not.i.i, label %if.else.i49.i, label %if.then35.i.i

if.then35.i.i:                                    ; preds = %if.then30.i.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.366) #20
  br label %amdgpu_dm_connector_get_modes.exit

if.else.i49.i:                                    ; preds = %if.then30.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %126 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %126)
  %127 = load i64, ptr %gpu_addr.i.i, align 8
  %128 = ptrtoint ptr %dm.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %dm.i.i, align 8
  %ctx.i.i = getelementptr inbounds %struct.dc, ptr %129, i32 0, i32 7
  %130 = ptrtoint ptr %ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %ctx.i.i, align 8
  %fbc_gpu_addr.i.i = getelementptr inbounds %struct.dc_context, ptr %131, i32 0, i32 13
  %132 = ptrtoint ptr %fbc_gpu_addr.i.i to i32
  call void @__asan_store8_noabort(i32 %132)
  store i64 %127, ptr %fbc_gpu_addr.i.i, align 8
  %call41.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.367, i32 noundef %mul31.i.i) #25
  br label %amdgpu_dm_connector_get_modes.exit

amdgpu_dm_connector_get_modes.exit:               ; preds = %if.else.i49.i, %if.then35.i.i, %for.end.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge, %if.end8.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge, %if.end6.i.i.amdgpu_dm_connector_get_modes.exit_crit_edge, %if.end.i44.i.amdgpu_dm_connector_get_modes.exit_crit_edge, %if.end.i.amdgpu_dm_connector_get_modes.exit_crit_edge
  %num_modes4.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %connector, i32 0, i32 4
  %133 = ptrtoint ptr %num_modes4.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %num_modes4.i, align 8
  ret i32 %134
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_connector_atomic_check(ptr nocapture noundef readonly %conn, ptr noundef %state) #0 align 64 {
entry:
  %hdr_infopacket = alloca %struct.dc_info_packet, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %index.i.i = getelementptr inbounds %struct.drm_connector, ptr %conn, i32 0, i32 9
  %0 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %index.i.i, align 4
  %num_connector.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 5
  %2 = ptrtoint ptr %num_connector.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_connector.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not.i = icmp slt i32 %1, %3
  br i1 %cmp.not.i, label %if.end.i40, label %entry.drm_atomic_get_old_connector_state.exit_crit_edge

entry.drm_atomic_get_old_connector_state.exit_crit_edge: ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %drm_atomic_get_old_connector_state.exit

if.end.i40:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %connectors.i = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 6
  %4 = ptrtoint ptr %connectors.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %connectors.i, align 4
  %new_state.i = getelementptr %struct.__drm_connnectors_state, ptr %5, i32 %1, i32 3
  %6 = ptrtoint ptr %new_state.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %new_state.i, align 4
  %old_state.i = getelementptr %struct.__drm_connnectors_state, ptr %5, i32 %1, i32 2
  %8 = ptrtoint ptr %old_state.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %old_state.i, align 4
  br label %drm_atomic_get_old_connector_state.exit

drm_atomic_get_old_connector_state.exit:          ; preds = %if.end.i40, %entry.drm_atomic_get_old_connector_state.exit_crit_edge
  %retval.0.i43 = phi ptr [ %7, %if.end.i40 ], [ null, %entry.drm_atomic_get_old_connector_state.exit_crit_edge ]
  %retval.0.i41 = phi ptr [ %9, %if.end.i40 ], [ null, %entry.drm_atomic_get_old_connector_state.exit_crit_edge ]
  %crtc2 = getelementptr inbounds %struct.drm_connector_state, ptr %retval.0.i43, i32 0, i32 1
  %10 = ptrtoint ptr %crtc2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %crtc2, align 4
  tail call fastcc void @trace_amdgpu_dm_connector_atomic_check(ptr noundef %retval.0.i43)
  %tobool.not = icmp eq ptr %11, null
  br i1 %tobool.not, label %drm_atomic_get_old_connector_state.exit.cleanup19_crit_edge, label %if.end

drm_atomic_get_old_connector_state.exit.cleanup19_crit_edge: ; preds = %drm_atomic_get_old_connector_state.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup19

if.end:                                           ; preds = %drm_atomic_get_old_connector_state.exit
  %call3 = tail call zeroext i1 @drm_connector_atomic_hdr_metadata_equal(ptr noundef %retval.0.i41, ptr noundef %retval.0.i43) #20
  br i1 %call3, label %if.end.cleanup19_crit_edge, label %if.then4

if.end.cleanup19_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup19

if.then4:                                         ; preds = %if.end
  call void @llvm.lifetime.start.p0(i64 37, ptr nonnull %hdr_infopacket) #20
  %12 = call ptr @memset(ptr %hdr_infopacket, i32 255, i32 37)
  %call5 = call fastcc i32 @fill_hdr_info_packet(ptr noundef %retval.0.i43, ptr noundef nonnull %hdr_infopacket)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call5)
  %tobool6.not = icmp eq i32 %call5, 0
  br i1 %tobool6.not, label %if.end8, label %if.then4.cleanup.thread_crit_edge

if.then4.cleanup.thread_crit_edge:                ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup.thread

if.end8:                                          ; preds = %if.then4
  %call9 = call ptr @drm_atomic_get_crtc_state(ptr noundef %state, ptr noundef nonnull %11) #20
  %cmp.i = icmp ugt ptr %call9, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then11, label %if.end13

if.then11:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #22
  %13 = ptrtoint ptr %call9 to i32
  br label %cleanup.thread

if.end13:                                         ; preds = %if.end8
  %hdr_output_metadata = getelementptr inbounds %struct.drm_connector_state, ptr %retval.0.i41, i32 0, i32 18
  %14 = ptrtoint ptr %hdr_output_metadata to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %hdr_output_metadata, align 4
  %tobool14.not = icmp eq ptr %15, null
  br i1 %tobool14.not, label %if.end13.cleanup_crit_edge, label %lor.rhs

if.end13.cleanup_crit_edge:                       ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

lor.rhs:                                          ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #22
  %hdr_output_metadata15 = getelementptr inbounds %struct.drm_connector_state, ptr %retval.0.i43, i32 0, i32 18
  %16 = ptrtoint ptr %hdr_output_metadata15 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %hdr_output_metadata15, align 4
  %tobool16.not = icmp eq ptr %17, null
  %phi.sel = select i1 %tobool16.not, i8 64, i8 0
  br label %cleanup

cleanup.thread:                                   ; preds = %if.then11, %if.then4.cleanup.thread_crit_edge
  %retval.0.ph = phi i32 [ %call5, %if.then4.cleanup.thread_crit_edge ], [ %13, %if.then11 ]
  call void @llvm.lifetime.end.p0(i64 37, ptr nonnull %hdr_infopacket) #20
  br label %cleanup19

cleanup:                                          ; preds = %lor.rhs, %if.end13.cleanup_crit_edge
  %18 = phi i8 [ 64, %if.end13.cleanup_crit_edge ], [ %phi.sel, %lor.rhs ]
  %mode_changed = getelementptr inbounds %struct.drm_crtc_state, ptr %call9, i32 0, i32 3
  %19 = ptrtoint ptr %mode_changed to i32
  call void @__asan_load1_noabort(i32 %19)
  %bf.load = load i8, ptr %mode_changed, align 2
  %bf.clear = and i8 %bf.load, -65
  %bf.set = or i8 %bf.clear, %18
  store i8 %bf.set, ptr %mode_changed, align 2
  call void @llvm.lifetime.end.p0(i64 37, ptr nonnull %hdr_infopacket) #20
  br label %cleanup19

cleanup19:                                        ; preds = %cleanup, %cleanup.thread, %if.end.cleanup19_crit_edge, %drm_atomic_get_old_connector_state.exit.cleanup19_crit_edge
  %retval.1 = phi i32 [ 0, %drm_atomic_get_old_connector_state.exit.cleanup19_crit_edge ], [ %retval.0.ph, %cleanup.thread ], [ 0, %cleanup ], [ 0, %if.end.cleanup19_crit_edge ]
  ret i32 %retval.1
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_edid_is_valid(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_add_modes_noedid(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_add_edid_modes(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_mode_sort(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_connector_set_panel_orientation_with_quirk(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_mode_probed_add(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_mode_duplicate(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @strscpy(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_mode_destroy(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_dm_connector_atomic_check(ptr noundef %state) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_connector_atomic_check, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_dm_connector_atomic_check, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1010
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_connector_atomic_check, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, ptr noundef %state) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1011
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1011
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_dm_connector_atomic_check, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_dm_connector_atomic_check.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_dm_connector_atomic_check.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 156, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_sink_create(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dm_helpers_read_local_edid(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @backlight_device_register(ptr noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_backlight_update_status(ptr noundef readonly %bd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.backlight_device, ptr %bd, i32 0, i32 6, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %num_of_edps = getelementptr inbounds %struct.amdgpu_display_manager, ptr %1, i32 0, i32 31
  %2 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_of_edps, align 4
  %conv = zext i8 %3 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp17.not = icmp eq i8 %3, 0
  br i1 %cmp17.not, label %entry.for.end.thread_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end.thread_crit_edge:                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.thread

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %i.018 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_display_manager, ptr %1, i32 0, i32 29, i32 %i.018
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 4
  %cmp2 = icmp eq ptr %5, %bd
  br i1 %cmp2, label %for.body.for.end_crit_edge, label %for.inc

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw nsw i32 %i.018, 1
  %exitcond.not = icmp eq i32 %inc, %conv
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %for.body.for.end_crit_edge
  %i.0.lcssa = phi i32 [ %conv, %for.inc.for.end_crit_edge ], [ %i.018, %for.body.for.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %i.0.lcssa)
  %cmp4 = icmp ugt i32 %i.0.lcssa, 1
  %spec.select = select i1 %cmp4, i32 0, i32 %i.0.lcssa
  br label %for.end.thread

for.end.thread:                                   ; preds = %for.end, %entry.for.end.thread_crit_edge
  %6 = phi i32 [ 0, %entry.for.end.thread_crit_edge ], [ %spec.select, %for.end ]
  %7 = ptrtoint ptr %bd to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %bd, align 8
  tail call fastcc void @amdgpu_dm_backlight_set_level(ptr noundef %1, i32 noundef %6, i32 noundef %8)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @amdgpu_dm_backlight_get_brightness(ptr noundef readonly %bd) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr inbounds %struct.backlight_device, ptr %bd, i32 0, i32 6, i32 8
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %num_of_edps = getelementptr inbounds %struct.amdgpu_display_manager, ptr %1, i32 0, i32 31
  %2 = ptrtoint ptr %num_of_edps to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_of_edps, align 4
  %conv = zext i8 %3 to i32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp16.not = icmp eq i8 %3, 0
  br i1 %cmp16.not, label %entry.for.end.thread_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end.thread_crit_edge:                   ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end.thread

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %i.017 = phi i32 [ %inc, %for.inc.for.body_crit_edge ], [ 0, %entry.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.amdgpu_display_manager, ptr %1, i32 0, i32 29, i32 %i.017
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 4
  %cmp2 = icmp eq ptr %5, %bd
  br i1 %cmp2, label %for.body.for.end_crit_edge, label %for.inc

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc:                                          ; preds = %for.body
  %inc = add nuw nsw i32 %i.017, 1
  %exitcond.not = icmp eq i32 %inc, %conv
  br i1 %exitcond.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %for.body.for.end_crit_edge
  %i.0.lcssa = phi i32 [ %conv, %for.inc.for.end_crit_edge ], [ %i.017, %for.body.for.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %i.0.lcssa)
  %cmp4 = icmp ugt i32 %i.0.lcssa, 1
  %spec.select = select i1 %cmp4, i32 0, i32 %i.0.lcssa
  br label %for.end.thread

for.end.thread:                                   ; preds = %for.end, %entry.for.end.thread_crit_edge
  %6 = phi i32 [ 0, %entry.for.end.thread_crit_edge ], [ %spec.select, %for.end ]
  %call8 = tail call fastcc i32 @amdgpu_dm_backlight_get_level(ptr noundef %1, i32 noundef %6)
  ret i32 %call8
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dc_interrupt_to_irq_source(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @amdgpu_dm_irq_register_interrupt(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_crtc_high_irq(ptr nocapture noundef readonly %interrupt_params) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %interrupt_params to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %interrupt_params, align 8
  %irq_src = getelementptr inbounds %struct.common_irq_params, ptr %interrupt_params, i32 0, i32 1
  %2 = ptrtoint ptr %irq_src to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %irq_src, align 4
  %sub = add i32 %3, -78
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %sub)
  %cmp.i = icmp eq i32 %sub, -1
  br i1 %cmp.i, label %do.end.i, label %if.end21.i, !prof !975

do.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 320, i32 noundef 9, ptr noundef null) #20
  %crtcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 79, i32 3
  %4 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %crtcs.i, align 4
  br label %get_crtc_by_otg_inst.exit

if.end21.i:                                       ; preds = %entry
  %crtc_list.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 30, i32 20
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %if.end21.i
  %.pn.in.i = phi ptr [ %crtc_list.i, %if.end21.i ], [ %.pn.i, %for.body.i.for.cond.i_crit_edge ]
  %6 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %cmp25.not.i = icmp eq ptr %.pn.i, %crtc_list.i
  br i1 %cmp25.not.i, label %for.cond.i.cleanup_crit_edge, label %for.body.i

for.cond.i.cleanup_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

for.body.i:                                       ; preds = %for.cond.i
  %otg_inst31.i = getelementptr i8, ptr %.pn.i, i32 1532
  %7 = ptrtoint ptr %otg_inst31.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %otg_inst31.i, align 4
  %cmp32.i = icmp eq i32 %8, %sub
  br i1 %cmp32.i, label %cleanup.loopexit.split.loop.exit.i, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i

cleanup.loopexit.split.loop.exit.i:               ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  %crtc.0.le.i = getelementptr i8, ptr %.pn.i, i32 -8
  br label %get_crtc_by_otg_inst.exit

get_crtc_by_otg_inst.exit:                        ; preds = %cleanup.loopexit.split.loop.exit.i, %do.end.i
  %retval.0.i106 = phi ptr [ %5, %do.end.i ], [ %crtc.0.le.i, %cleanup.loopexit.split.loop.exit.i ]
  %tobool.not = icmp eq ptr %retval.0.i106, null
  br i1 %tobool.not, label %get_crtc_by_otg_inst.exit.cleanup_crit_edge, label %if.end

get_crtc_by_otg_inst.exit.cleanup_crit_edge:      ; preds = %get_crtc_by_otg_inst.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %get_crtc_by_otg_inst.exit
  %freesync_config.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 5
  %9 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %freesync_config.i, align 8
  %11 = add i32 %10, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %11)
  %12 = icmp ult i32 %11, 2
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dm_crtc_high_irq.__UNIQUE_ID_ddebug455, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dm_crtc_high_irq, %if.then7)) #20
          to label %do.end [label %if.then7], !srcloc !982

if.then7:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  %conv = zext i1 %12 to i32
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 1
  %13 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %crtc_id, align 8
  %active_planes = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 3
  %15 = ptrtoint ptr %active_planes to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %active_planes, align 8
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dm_crtc_high_irq.__UNIQUE_ID_ddebug455, ptr noundef nonnull @.str.380, i32 noundef %14, i32 noundef %conv, i32 noundef %16) #20
  br label %do.end

do.end:                                           ; preds = %if.then7, %if.end
  br i1 %12, label %do.end.if.end12_crit_edge, label %if.then10

do.end.if.end12_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12

if.then10:                                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #22
  %call11 = tail call zeroext i1 @drm_crtc_handle_vblank(ptr noundef nonnull %retval.0.i106) #20
  br label %if.end12

if.end12:                                         ; preds = %if.then10, %do.end.if.end12_crit_edge
  tail call void @amdgpu_dm_crtc_handle_crc_irq(ptr noundef nonnull %retval.0.i106) #20
  %family = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 6
  %17 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %18)
  %cmp = icmp ult i32 %18, 141
  br i1 %cmp, label %if.end12.cleanup_crit_edge, label %do.body18

if.end12.cleanup_crit_edge:                       ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

do.body18:                                        ; preds = %if.end12
  %event_lock = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 28
  %call24 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock) #20
  %stream = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 2
  %19 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %stream, align 4
  %tobool30.not = icmp eq ptr %20, null
  br i1 %tobool30.not, label %do.body18.if.end49_crit_edge, label %land.lhs.true

do.body18.if.end49_crit_edge:                     ; preds = %do.body18
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end49

land.lhs.true:                                    ; preds = %do.body18
  %vrr_params = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 1
  %21 = ptrtoint ptr %vrr_params to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %vrr_params, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %22)
  %tobool32.not = icmp eq i8 %22, 0
  br i1 %tobool32.not, label %land.lhs.true.if.end49_crit_edge, label %land.lhs.true34

land.lhs.true.if.end49_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end49

land.lhs.true34:                                  ; preds = %land.lhs.true
  %23 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %freesync_config.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %24)
  %cmp36 = icmp eq i32 %24, 3
  br i1 %cmp36, label %if.then38, label %land.lhs.true34.if.end49_crit_edge

land.lhs.true34.if.end49_crit_edge:               ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end49

if.then38:                                        ; preds = %land.lhs.true34
  call void @__sanitizer_cov_trace_pc() #22
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117
  %freesync_module = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 33
  %25 = ptrtoint ptr %freesync_module to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %freesync_module, align 8
  tail call void @mod_freesync_handle_v_update(ptr noundef %26, ptr noundef nonnull %20, ptr noundef %vrr_params) #20
  %27 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dm, align 8
  %29 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %stream, align 4
  %adjust = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 1, i32 8
  %call48 = tail call zeroext i1 @dc_stream_adjust_vmin_vmax(ptr noundef %28, ptr noundef %30, ptr noundef %adjust) #20
  br label %if.end49

if.end49:                                         ; preds = %if.then38, %land.lhs.true34.if.end49_crit_edge, %land.lhs.true.if.end49_crit_edge, %do.body18.if.end49_crit_edge
  %31 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %32)
  %cmp51 = icmp ugt i32 %32, 141
  br i1 %cmp51, label %land.lhs.true53, label %if.end49.if.end70_crit_edge

if.end49.if.end70_crit_edge:                      ; preds = %if.end49
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70

land.lhs.true53:                                  ; preds = %if.end49
  %pflip_status = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 23
  %33 = ptrtoint ptr %pflip_status to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %pflip_status, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %34)
  %cmp54 = icmp eq i32 %34, 2
  br i1 %cmp54, label %land.lhs.true56, label %land.lhs.true53.if.end70_crit_edge

land.lhs.true53.if.end70_crit_edge:               ; preds = %land.lhs.true53
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70

land.lhs.true56:                                  ; preds = %land.lhs.true53
  %active_planes58 = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 25, i32 3
  %35 = ptrtoint ptr %active_planes58 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %active_planes58, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %36)
  %cmp59 = icmp eq i32 %36, 0
  br i1 %cmp59, label %if.then61, label %land.lhs.true56.if.end70_crit_edge

land.lhs.true56.if.end70_crit_edge:               ; preds = %land.lhs.true56
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70

if.then61:                                        ; preds = %land.lhs.true56
  %event = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i106, i32 0, i32 43
  %37 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %event, align 8
  %tobool62.not = icmp eq ptr %38, null
  br i1 %tobool62.not, label %if.then61.if.end68_crit_edge, label %if.then63

if.then61.if.end68_crit_edge:                     ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end68

if.then63:                                        ; preds = %if.then61
  call void @__sanitizer_cov_trace_pc() #22
  tail call void @drm_crtc_send_vblank_event(ptr noundef nonnull %retval.0.i106, ptr noundef nonnull %38) #20
  %39 = ptrtoint ptr %event to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr null, ptr %event, align 8
  tail call void @drm_crtc_vblank_put(ptr noundef nonnull %retval.0.i106) #20
  br label %if.end68

if.end68:                                         ; preds = %if.then63, %if.then61.if.end68_crit_edge
  %40 = ptrtoint ptr %pflip_status to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 0, ptr %pflip_status, align 8
  br label %if.end70

if.end70:                                         ; preds = %if.end68, %land.lhs.true56.if.end70_crit_edge, %land.lhs.true53.if.end70_crit_edge, %if.end49.if.end70_crit_edge
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock, i32 noundef %call24) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end70, %if.end12.cleanup_crit_edge, %get_crtc_by_otg_inst.exit.cleanup_crit_edge, %for.cond.i.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_pflip_high_irq(ptr nocapture noundef readonly %interrupt_params) #0 align 64 {
entry:
  %vpos = alloca i32, align 4
  %hpos = alloca i32, align 4
  %v_blank_start = alloca i32, align 4
  %v_blank_end = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %interrupt_params to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %interrupt_params, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %vpos) #20
  %2 = ptrtoint ptr %vpos to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %vpos, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %hpos) #20
  %3 = ptrtoint ptr %hpos to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 -1, ptr %hpos, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v_blank_start) #20
  %4 = ptrtoint ptr %v_blank_start to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 -1, ptr %v_blank_start, align 4, !annotation !976
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %v_blank_end) #20
  %5 = ptrtoint ptr %v_blank_end to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 -1, ptr %v_blank_end, align 4, !annotation !976
  %irq_src = getelementptr inbounds %struct.common_irq_params, ptr %interrupt_params, i32 0, i32 1
  %6 = ptrtoint ptr %irq_src to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %irq_src, align 4
  %sub = add i32 %7, -26
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %sub)
  %cmp.i = icmp eq i32 %sub, -1
  br i1 %cmp.i, label %do.end.i, label %if.end21.i, !prof !975

do.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 320, i32 noundef 9, ptr noundef null) #20
  %crtcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 79, i32 3
  %8 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %crtcs.i, align 4
  br label %get_crtc_by_otg_inst.exit

if.end21.i:                                       ; preds = %entry
  %crtc_list.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 30, i32 20
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %if.end21.i
  %.pn.in.i = phi ptr [ %crtc_list.i, %if.end21.i ], [ %.pn.i, %for.body.i.for.cond.i_crit_edge ]
  %10 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %cmp25.not.i = icmp eq ptr %.pn.i, %crtc_list.i
  br i1 %cmp25.not.i, label %for.cond.i.do.body_crit_edge, label %for.body.i

for.cond.i.do.body_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

for.body.i:                                       ; preds = %for.cond.i
  %otg_inst31.i = getelementptr i8, ptr %.pn.i, i32 1532
  %11 = ptrtoint ptr %otg_inst31.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %otg_inst31.i, align 4
  %cmp32.i = icmp eq i32 %12, %sub
  br i1 %cmp32.i, label %cleanup.loopexit.split.loop.exit.i, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i

cleanup.loopexit.split.loop.exit.i:               ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  %crtc.0.le.i = getelementptr i8, ptr %.pn.i, i32 -8
  br label %get_crtc_by_otg_inst.exit

get_crtc_by_otg_inst.exit:                        ; preds = %cleanup.loopexit.split.loop.exit.i, %do.end.i
  %retval.0.i173 = phi ptr [ %9, %do.end.i ], [ %crtc.0.le.i, %cleanup.loopexit.split.loop.exit.i ]
  %cmp = icmp eq ptr %retval.0.i173, null
  br i1 %cmp, label %get_crtc_by_otg_inst.exit.do.body_crit_edge, label %do.body8

get_crtc_by_otg_inst.exit.do.body_crit_edge:      ; preds = %get_crtc_by_otg_inst.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

do.body:                                          ; preds = %get_crtc_by_otg_inst.exit.do.body_crit_edge, %for.cond.i.do.body_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug451, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dm_pflip_high_irq, %if.then5)) #20
          to label %cleanup [label %if.then5], !srcloc !982

if.then5:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dm_pflip_high_irq.__UNIQUE_ID_ddebug451, ptr noundef nonnull @.str.383) #20
  br label %cleanup

do.body8:                                         ; preds = %get_crtc_by_otg_inst.exit
  %event_lock = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 28
  %call13 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock) #20
  %pflip_status = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 23
  %13 = ptrtoint ptr %pflip_status to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %pflip_status, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %14)
  %cmp18.not = icmp eq i32 %14, 2
  br i1 %cmp18.not, label %if.end40, label %do.body21

do.body21:                                        ; preds = %do.body8
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug452, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dm_pflip_high_irq, %if.then33)) #20
          to label %do.end37 [label %if.then33], !srcloc !982

if.then33:                                        ; preds = %do.body21
  call void @__sanitizer_cov_trace_pc() #22
  %15 = ptrtoint ptr %pflip_status to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %pflip_status, align 8
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 1
  %17 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %crtc_id, align 8
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dm_pflip_high_irq.__UNIQUE_ID_ddebug452, ptr noundef nonnull @.str.385, i32 noundef %16, i32 noundef 2, i32 noundef %18, ptr noundef nonnull %retval.0.i173) #20
  br label %do.end37

do.end37:                                         ; preds = %if.then33, %do.body21
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock, i32 noundef %call13) #20
  br label %cleanup

if.end40:                                         ; preds = %do.body8
  %event = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 43
  %19 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %event, align 8
  store ptr null, ptr %event, align 8
  %tobool42.not = icmp eq ptr %20, null
  br i1 %tobool42.not, label %do.end60, label %if.end40.if.end66_crit_edge, !prof !975

if.end40.if.end66_crit_edge:                      ; preds = %if.end40
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end66

do.end60:                                         ; preds = %if.end40
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 400, i32 noundef 9, ptr noundef null) #20
  br label %if.end66

if.end66:                                         ; preds = %do.end60, %if.end40.if.end66_crit_edge
  %freesync_config.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 25, i32 5
  %21 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %freesync_config.i, align 8
  %23 = add i32 %22, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %23)
  %24 = icmp ult i32 %23, 2
  br i1 %24, label %lor.lhs.false, label %if.end66.if.then81_crit_edge

if.end66.if.then81_crit_edge:                     ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then81

lor.lhs.false:                                    ; preds = %if.end66
  %stream = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 25, i32 2
  %25 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %stream, align 4
  %call77 = call zeroext i1 @dc_stream_get_scanoutpos(ptr noundef %26, ptr noundef nonnull %v_blank_start, ptr noundef nonnull %v_blank_end, ptr noundef nonnull %hpos, ptr noundef nonnull %vpos) #20
  br i1 %call77, label %lor.lhs.false78, label %lor.lhs.false.if.then81_crit_edge

lor.lhs.false.if.then81_crit_edge:                ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then81

lor.lhs.false78:                                  ; preds = %lor.lhs.false
  %27 = ptrtoint ptr %vpos to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %vpos, align 4
  %29 = ptrtoint ptr %v_blank_start to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %v_blank_start, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %30)
  %cmp79 = icmp ult i32 %28, %30
  br i1 %cmp79, label %lor.lhs.false78.if.then81_crit_edge, label %if.else

lor.lhs.false78.if.then81_crit_edge:              ; preds = %lor.lhs.false78
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then81

if.then81:                                        ; preds = %lor.lhs.false78.if.then81_crit_edge, %lor.lhs.false.if.then81_crit_edge, %if.end66.if.then81_crit_edge
  %call82 = call i64 @drm_crtc_accurate_vblank_count(ptr noundef nonnull %retval.0.i173) #20
  br i1 %tobool42.not, label %if.then81.if.end96_crit_edge, label %if.then84

if.then81.if.end96_crit_edge:                     ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end96

if.then84:                                        ; preds = %if.then81
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_crtc_send_vblank_event(ptr noundef nonnull %retval.0.i173, ptr noundef nonnull %20) #20
  call void @drm_crtc_vblank_put(ptr noundef nonnull %retval.0.i173) #20
  br label %if.end96

if.else:                                          ; preds = %lor.lhs.false78
  br i1 %tobool42.not, label %if.else.if.end96_crit_edge, label %if.then89

if.else.if.end96_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end96

if.then89:                                        ; preds = %if.else
  %call91 = call i64 @drm_crtc_vblank_count(ptr noundef nonnull %retval.0.i173) #20
  %sequence = getelementptr inbounds %struct.drm_pending_vblank_event, ptr %20, i32 0, i32 2
  %31 = ptrtoint ptr %sequence to i32
  call void @__asan_store8_noabort(i32 %31)
  store i64 %call91, ptr %sequence, align 8
  %crtc_id92 = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 1
  %32 = ptrtoint ptr %crtc_id92 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %crtc_id92, align 8
  %pipe = getelementptr inbounds %struct.drm_pending_vblank_event, ptr %20, i32 0, i32 1
  %34 = ptrtoint ptr %pipe to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %pipe, align 4
  %link = getelementptr inbounds %struct.drm_pending_event, ptr %20, i32 0, i32 5
  %vblank_event_list = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 27
  %prev.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 27, i32 1
  %35 = ptrtoint ptr %prev.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %prev.i, align 4
  %call.i.i = call zeroext i1 @__list_add_valid(ptr noundef %link, ptr noundef %36, ptr noundef %vblank_event_list) #20
  br i1 %call.i.i, label %if.end.i.i, label %if.then89.if.end96_crit_edge

if.then89.if.end96_crit_edge:                     ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end96

if.end.i.i:                                       ; preds = %if.then89
  call void @__sanitizer_cov_trace_pc() #22
  %37 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %37)
  store ptr %link, ptr %prev.i, align 4
  %38 = ptrtoint ptr %link to i32
  call void @__asan_store4_noabort(i32 %38)
  store ptr %vblank_event_list, ptr %link, align 4
  %prev3.i.i = getelementptr inbounds %struct.drm_pending_event, ptr %20, i32 0, i32 5, i32 1
  %39 = ptrtoint ptr %prev3.i.i to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %36, ptr %prev3.i.i, align 4
  %40 = ptrtoint ptr %36 to i32
  call void @__asan_store4_noabort(i32 %40)
  store volatile ptr %link, ptr %36, align 4
  br label %if.end96

if.end96:                                         ; preds = %if.end.i.i, %if.then89.if.end96_crit_edge, %if.else.if.end96_crit_edge, %if.then84, %if.then81.if.end96_crit_edge
  %e.0 = phi ptr [ %20, %if.then84 ], [ null, %if.then81.if.end96_crit_edge ], [ null, %if.else.if.end96_crit_edge ], [ null, %if.then89.if.end96_crit_edge ], [ null, %if.end.i.i ]
  %call98 = call i32 @amdgpu_get_vblank_counter_kms(ptr noundef nonnull %retval.0.i173) #20
  %dm_irq_params99 = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 25
  %41 = ptrtoint ptr %dm_irq_params99 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %call98, ptr %dm_irq_params99, align 8
  %42 = ptrtoint ptr %pflip_status to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 0, ptr %pflip_status, align 8
  call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock, i32 noundef %call13) #20
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug453, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dm_pflip_high_irq, %if.then115)) #20
          to label %cleanup [label %if.then115], !srcloc !982

if.then115:                                       ; preds = %if.end96
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_id116 = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i173, i32 0, i32 1
  %43 = ptrtoint ptr %crtc_id116 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %crtc_id116, align 8
  %conv118 = zext i1 %24 to i32
  %tobool119.not = icmp eq ptr %e.0, null
  %lnot.ext121 = zext i1 %tobool119.not to i32
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dm_pflip_high_irq.__UNIQUE_ID_ddebug453, ptr noundef nonnull @.str.387, i32 noundef %44, ptr noundef nonnull %retval.0.i173, i32 noundef %conv118, i32 noundef %lnot.ext121) #20
  br label %cleanup

cleanup:                                          ; preds = %if.then115, %if.end96, %do.end37, %if.then5, %do.body
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v_blank_end) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %v_blank_start) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %hpos) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %vpos) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_crtc_handle_vblank(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_crtc_handle_crc_irq(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_crtc_send_vblank_event(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @drm_crtc_accurate_vblank_count(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @drm_crtc_vblank_count(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @handle_hpd_irq(ptr noundef %param) #0 align 64 {
entry:
  %stream_update.i.i = alloca %struct.dc_stream_update, align 4
  %dpms_off.i.i = alloca i8, align 1
  %new_connection_type.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %param to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %param, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %new_connection_type.i) #20
  %2 = ptrtoint ptr %new_connection_type.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %new_connection_type.i, align 4
  %state.i = getelementptr inbounds %struct.drm_connector, ptr %param, i32 0, i32 52
  %3 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state.i, align 8
  %disable_hpd_irq.i = getelementptr i8, ptr %1, i32 86841
  %5 = ptrtoint ptr %disable_hpd_irq.i to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %disable_hpd_irq.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool.not.i = icmp eq i8 %6, 0
  br i1 %tobool.not.i, label %if.end.i, label %entry.handle_hpd_irq_helper.exit_crit_edge

entry.handle_hpd_irq_helper.exit_crit_edge:       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %handle_hpd_irq_helper.exit

if.end.i:                                         ; preds = %entry
  %state3.i = getelementptr inbounds %struct.drm_connector_state, ptr %4, i32 0, i32 4
  %7 = ptrtoint ptr %state3.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %state3.i, align 8
  %tobool4.not.i = icmp eq ptr %8, null
  br i1 %tobool4.not.i, label %if.end.i.if.end16.i_crit_edge, label %land.lhs.true.i

if.end.i.if.end16.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end16.i

land.lhs.true.i:                                  ; preds = %if.end.i
  %crtc.i = getelementptr inbounds %struct.drm_connector_state, ptr %4, i32 0, i32 1
  %9 = ptrtoint ptr %crtc.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %crtc.i, align 4
  %tobool6.not.i = icmp eq ptr %10, null
  br i1 %tobool6.not.i, label %land.lhs.true.i.if.end16.i_crit_edge, label %if.then7.i

land.lhs.true.i.if.end16.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end16.i

if.then7.i:                                       ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #22
  %call13.i = tail call ptr @drm_atomic_get_crtc_state(ptr noundef nonnull %8, ptr noundef nonnull %10) #20
  br label %if.end16.i

if.end16.i:                                       ; preds = %if.then7.i, %land.lhs.true.i.if.end16.i_crit_edge, %if.end.i.if.end16.i_crit_edge
  %dm_crtc_state.0.i = phi ptr [ %call13.i, %if.then7.i ], [ null, %land.lhs.true.i.if.end16.i_crit_edge ], [ null, %if.end.i.if.end16.i_crit_edge ]
  %hpd_lock.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 18
  tail call void @mutex_lock_nested(ptr noundef %hpd_lock.i, i32 noundef 0) #20
  %hdcp_workqueue.i = getelementptr i8, ptr %1, i32 85380
  %11 = ptrtoint ptr %hdcp_workqueue.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %hdcp_workqueue.i, align 4
  %tobool18.not.i = icmp eq ptr %12, null
  br i1 %tobool18.not.i, label %if.end16.i.if.end22.i_crit_edge, label %if.then19.i

if.end16.i.if.end22.i_crit_edge:                  ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end22.i

if.then19.i:                                      ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #22
  %dc_link.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 6
  %13 = ptrtoint ptr %dc_link.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dc_link.i, align 8
  %link_index.i = getelementptr inbounds %struct.dc_link, ptr %14, i32 0, i32 3
  %15 = ptrtoint ptr %link_index.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %link_index.i, align 8
  tail call void @hdcp_reset_display(ptr noundef nonnull %12, i32 noundef %16) #20
  %update_hdcp.i = getelementptr inbounds %struct.dm_connector_state, ptr %4, i32 0, i32 6
  %17 = ptrtoint ptr %update_hdcp.i to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 1, ptr %update_hdcp.i, align 4
  br label %if.end22.i

if.end22.i:                                       ; preds = %if.then19.i, %if.end16.i.if.end22.i_crit_edge
  %fake_enable.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 19
  %18 = ptrtoint ptr %fake_enable.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %fake_enable.i, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool23.not.i = icmp eq i8 %19, 0
  br i1 %tobool23.not.i, label %if.end22.i.if.end26.i_crit_edge, label %if.then24.i

if.end22.i.if.end26.i_crit_edge:                  ; preds = %if.end22.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end26.i

if.then24.i:                                      ; preds = %if.end22.i
  call void @__sanitizer_cov_trace_pc() #22
  %20 = ptrtoint ptr %fake_enable.i to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 0, ptr %fake_enable.i, align 4
  br label %if.end26.i

if.end26.i:                                       ; preds = %if.then24.i, %if.end22.i.if.end26.i_crit_edge
  %dc_link27.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 6
  %21 = ptrtoint ptr %dc_link27.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %dc_link27.i, align 8
  %call28.i = call zeroext i1 @dc_link_detect_sink(ptr noundef %22, ptr noundef nonnull %new_connection_type.i) #20
  br i1 %call28.i, label %if.end26.i.if.end30.i_crit_edge, label %if.then29.i

if.end26.i.if.end30.i_crit_edge:                  ; preds = %if.end26.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end30.i

if.then29.i:                                      ; preds = %if.end26.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.269) #20
  br label %if.end30.i

if.end30.i:                                       ; preds = %if.then29.i, %if.end26.i.if.end30.i_crit_edge
  %force.i = getelementptr inbounds %struct.drm_connector, ptr %param, i32 0, i32 37
  %23 = ptrtoint ptr %force.i to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %force.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %24)
  %tobool32.not.i = icmp eq i32 %24, 0
  br i1 %tobool32.not.i, label %if.end30.i.if.else.i_crit_edge, label %land.lhs.true33.i

if.end30.i.if.else.i_crit_edge:                   ; preds = %if.end30.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

land.lhs.true33.i:                                ; preds = %if.end30.i
  %25 = ptrtoint ptr %new_connection_type.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %new_connection_type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %cmp.i = icmp eq i32 %26, 0
  br i1 %cmp.i, label %if.then34.i, label %land.lhs.true33.i.if.else.i_crit_edge

land.lhs.true33.i.if.else.i_crit_edge:            ; preds = %land.lhs.true33.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else.i

if.then34.i:                                      ; preds = %land.lhs.true33.i
  %27 = ptrtoint ptr %dc_link27.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dc_link27.i, align 8
  call fastcc void @emulated_link_detect(ptr noundef %28) #20
  call void @drm_modeset_lock_all(ptr noundef %1) #20
  call void @dm_restore_drm_connector_state(ptr undef, ptr noundef %param) #20
  call void @drm_modeset_unlock_all(ptr noundef %1) #20
  %29 = ptrtoint ptr %force.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %force.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %30)
  %cmp38.i = icmp eq i32 %30, 0
  br i1 %cmp38.i, label %if.then34.i.if.end59.sink.split.i_crit_edge, label %if.then34.i.if.end59.i_crit_edge

if.then34.i.if.end59.i_crit_edge:                 ; preds = %if.then34.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.i

if.then34.i.if.end59.sink.split.i_crit_edge:      ; preds = %if.then34.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.sink.split.i

if.else.i:                                        ; preds = %land.lhs.true33.i.if.else.i_crit_edge, %if.end30.i.if.else.i_crit_edge
  %31 = ptrtoint ptr %dc_link27.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %dc_link27.i, align 8
  %call42.i = call zeroext i1 @dc_link_detect(ptr noundef %32, i32 noundef 1) #20
  br i1 %call42.i, label %if.then43.i, label %if.else.i.if.end59.i_crit_edge

if.else.i.if.end59.i_crit_edge:                   ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.i

if.then43.i:                                      ; preds = %if.else.i
  %33 = ptrtoint ptr %new_connection_type.i to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %new_connection_type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %34)
  %cmp44.i = icmp eq i32 %34, 0
  br i1 %cmp44.i, label %land.lhs.true45.i, label %if.then43.i.if.end52.i_crit_edge

if.then43.i.if.end52.i_crit_edge:                 ; preds = %if.then43.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52.i

land.lhs.true45.i:                                ; preds = %if.then43.i
  %35 = ptrtoint ptr %dc_link27.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dc_link27.i, align 8
  %type.i = getelementptr inbounds %struct.dc_link, ptr %36, i32 0, i32 4
  %37 = ptrtoint ptr %type.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %type.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %38)
  %cmp47.i = icmp ne i32 %38, 0
  %tobool49.not.i = icmp eq ptr %dm_crtc_state.0.i, null
  %or.cond.i = select i1 %cmp47.i, i1 true, i1 %tobool49.not.i
  br i1 %or.cond.i, label %land.lhs.true45.i.if.end52.i_crit_edge, label %if.then50.i

land.lhs.true45.i.if.end52.i_crit_edge:           ; preds = %land.lhs.true45.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end52.i

if.then50.i:                                      ; preds = %land.lhs.true45.i
  %priv.i.i = getelementptr inbounds %struct.dc_link, ptr %36, i32 0, i32 32
  %39 = ptrtoint ptr %priv.i.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %priv.i.i, align 8
  %41 = ptrtoint ptr %40 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %40, align 8
  call void @llvm.lifetime.start.p0(i64 112, ptr nonnull %stream_update.i.i) #20
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %dpms_off.i.i) #20
  %43 = ptrtoint ptr %dpms_off.i.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 1, ptr %dpms_off.i.i, align 1
  %44 = getelementptr inbounds i8, ptr %stream_update.i.i, i32 4
  %45 = call ptr @memset(ptr %44, i32 0, i32 108)
  %dpms_off1.i.i = getelementptr inbounds %struct.dc_stream_update, ptr %stream_update.i.i, i32 0, i32 11
  %46 = ptrtoint ptr %dpms_off1.i.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr %dpms_off.i.i, ptr %dpms_off1.i.i, align 4
  %dc_lock.i.i = getelementptr i8, ptr %42, i32 83052
  call void @mutex_lock_nested(ptr noundef %dc_lock.i.i, i32 noundef 0) #20
  %call2.i.i = call ptr @dc_stream_find_from_link(ptr noundef %36) #20
  %cmp.i.i = icmp eq ptr %call2.i.i, null
  br i1 %cmp.i.i, label %if.then.i.i, label %if.end.i.i

if.then.i.i:                                      ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.388) #20
  br label %dm_set_dpms_off.exit.i

if.end.i.i:                                       ; preds = %if.then50.i
  call void @__sanitizer_cov_trace_pc() #22
  %47 = ptrtoint ptr %stream_update.i.i to i32
  call void @__asan_store4_noabort(i32 %47)
  store ptr %call2.i.i, ptr %stream_update.i.i, align 4
  %force_dpms_off.i.i = getelementptr inbounds %struct.dm_crtc_state, ptr %dm_crtc_state.0.i, i32 0, i32 12
  %48 = ptrtoint ptr %force_dpms_off.i.i to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 1, ptr %force_dpms_off.i.i, align 4
  %ctx.i.i = getelementptr inbounds %struct.dc_stream_state, ptr %call2.i.i, i32 0, i32 32
  %49 = ptrtoint ptr %ctx.i.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %ctx.i.i, align 4
  %51 = ptrtoint ptr %50 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %50, align 8
  %current_state.i.i = getelementptr inbounds %struct.dc, ptr %52, i32 0, i32 11
  %53 = ptrtoint ptr %current_state.i.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %current_state.i.i, align 4
  call void @dc_commit_updates_for_stream(ptr noundef %52, ptr noundef null, i32 noundef 0, ptr noundef nonnull %call2.i.i, ptr noundef nonnull %stream_update.i.i, ptr noundef %54) #20
  br label %dm_set_dpms_off.exit.i

dm_set_dpms_off.exit.i:                           ; preds = %if.end.i.i, %if.then.i.i
  call void @mutex_unlock(ptr noundef %dc_lock.i.i) #20
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %dpms_off.i.i) #20
  call void @llvm.lifetime.end.p0(i64 112, ptr nonnull %stream_update.i.i) #20
  br label %if.end52.i

if.end52.i:                                       ; preds = %dm_set_dpms_off.exit.i, %land.lhs.true45.i.if.end52.i_crit_edge, %if.then43.i.if.end52.i_crit_edge
  call void @amdgpu_dm_update_connector_after_detect(ptr noundef %param) #20
  call void @drm_modeset_lock_all(ptr noundef %1) #20
  call void @dm_restore_drm_connector_state(ptr undef, ptr noundef %param) #20
  call void @drm_modeset_unlock_all(ptr noundef %1) #20
  %55 = ptrtoint ptr %force.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %force.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %56)
  %cmp55.i = icmp eq i32 %56, 0
  br i1 %cmp55.i, label %if.end52.i.if.end59.sink.split.i_crit_edge, label %if.end52.i.if.end59.i_crit_edge

if.end52.i.if.end59.i_crit_edge:                  ; preds = %if.end52.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.i

if.end52.i.if.end59.sink.split.i_crit_edge:       ; preds = %if.end52.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end59.sink.split.i

if.end59.sink.split.i:                            ; preds = %if.end52.i.if.end59.sink.split.i_crit_edge, %if.then34.i.if.end59.sink.split.i_crit_edge
  call void @drm_kms_helper_connector_hotplug_event(ptr noundef %param) #20
  br label %if.end59.i

if.end59.i:                                       ; preds = %if.end59.sink.split.i, %if.end52.i.if.end59.i_crit_edge, %if.else.i.if.end59.i_crit_edge, %if.then34.i.if.end59.i_crit_edge
  call void @mutex_unlock(ptr noundef %hpd_lock.i) #20
  br label %handle_hpd_irq_helper.exit

handle_hpd_irq_helper.exit:                       ; preds = %if.end59.i, %entry.handle_hpd_irq_helper.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type.i) #20
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @handle_hpd_rx_irq(ptr noundef %param) #0 align 64 {
entry:
  %esi.i = alloca [4 x i8], align 4
  %new_irq_handled.i = alloca i8, align 1
  %new_connection_type = alloca i32, align 4
  %hpd_irq_data = alloca %union.hpd_irq_data, align 4
  %link_loss = alloca i8, align 1
  %has_left_work = alloca i8, align 1
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %param to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %param, align 8
  %dc_link2 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 6
  %2 = ptrtoint ptr %dc_link2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dc_link2, align 8
  %mst_state = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 8, i32 13
  %4 = ptrtoint ptr %mst_state to i32
  call void @__asan_load1_noabort(i32 %4)
  %bf.load = load i8, ptr %mst_state, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %bf.load)
  %bf.cast.not = icmp slt i8 %bf.load, 0
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %new_connection_type) #20
  %5 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 0, ptr %new_connection_type, align 4
  call void @llvm.lifetime.start.p0(i64 6, ptr nonnull %hpd_irq_data) #20
  %6 = getelementptr inbounds %struct.anon.244, ptr %hpd_irq_data, i32 0, i32 1
  %7 = getelementptr inbounds %struct.anon.244, ptr %hpd_irq_data, i32 0, i32 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %link_loss) #20
  %8 = ptrtoint ptr %link_loss to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 0, ptr %link_loss, align 1
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %has_left_work) #20
  %9 = ptrtoint ptr %has_left_work to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 0, ptr %has_left_work, align 1
  %index = getelementptr inbounds %struct.drm_connector, ptr %param, i32 0, i32 9
  %10 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %index, align 4
  %hpd_rx_offload_wq = getelementptr i8, ptr %1, i32 85420
  %12 = ptrtoint ptr %hpd_rx_offload_wq to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %hpd_rx_offload_wq, align 4
  %arrayidx = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %13, i32 %11
  %14 = call ptr @memset(ptr %hpd_irq_data, i32 0, i32 6)
  %disable_hpd_irq = getelementptr i8, ptr %1, i32 86841
  %15 = ptrtoint ptr %disable_hpd_irq to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %disable_hpd_irq, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool.not = icmp eq i8 %16, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup

if.end:                                           ; preds = %entry
  %hpd_lock = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 18
  tail call void @mutex_lock_nested(ptr noundef %hpd_lock, i32 noundef 0) #20
  %call5 = call zeroext i1 @dc_link_handle_hpd_rx_irq(ptr noundef %3, ptr noundef nonnull %hpd_irq_data, ptr noundef nonnull %link_loss, i1 noundef zeroext true, ptr noundef nonnull %has_left_work) #20
  %17 = ptrtoint ptr %has_left_work to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %has_left_work, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %tobool7.not = icmp eq i8 %18, 0
  br i1 %tobool7.not, label %if.end.out_crit_edge, label %if.end9

if.end.out_crit_edge:                             ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %out

if.end9:                                          ; preds = %if.end
  %19 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %19)
  %bf.load10 = load i8, ptr %6, align 1
  %20 = and i8 %bf.load10, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %tobool12.not = icmp eq i8 %20, 0
  br i1 %tobool12.not, label %if.end14, label %if.then13

if.then13:                                        ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  %21 = ptrtoint ptr %hpd_irq_data to i32
  call void @__asan_load4_noabort(i32 %21)
  %coerce.dive.coerce.sroa.0.0.copyload = load i32, ptr %hpd_irq_data, align 4
  %22 = ptrtoint ptr %7 to i32
  call void @__asan_load2_noabort(i32 %22)
  %coerce.dive.coerce.sroa.2.0.copyload = load i16, ptr %7, align 4
  %coerce.dive.coerce.sroa.2.0.insert.ext = zext i16 %coerce.dive.coerce.sroa.2.0.copyload to i32
  %coerce.dive.coerce.sroa.2.0.insert.shift = shl nuw i32 %coerce.dive.coerce.sroa.2.0.insert.ext, 16
  %.fca.0.insert105 = insertvalue [2 x i32] poison, i32 %coerce.dive.coerce.sroa.0.0.copyload, 0
  %.fca.1.insert106 = insertvalue [2 x i32] %.fca.0.insert105, i32 %coerce.dive.coerce.sroa.2.0.insert.shift, 1
  call fastcc void @schedule_hpd_rx_offload_work(ptr noundef %arrayidx, [2 x i32] %.fca.1.insert106)
  br label %out

if.end14:                                         ; preds = %if.end9
  %call15 = call zeroext i1 @dc_link_dp_allow_hpd_rx_irq(ptr noundef %3) #20
  br i1 %call15, label %if.then16, label %if.end14.out_crit_edge

if.end14.out_crit_edge:                           ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #22
  br label %out

if.then16:                                        ; preds = %if.end14
  %23 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %23)
  %bf.load18 = load i8, ptr %6, align 1
  %24 = and i8 %bf.load18, 12
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %24)
  %25 = icmp eq i8 %24, 0
  br i1 %25, label %if.end29, label %if.then28

if.then28:                                        ; preds = %if.then16
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %esi.i) #20
  %26 = ptrtoint ptr %esi.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 0, ptr %esi.i, align 4
  call void @llvm.lifetime.start.p0(i64 1, ptr nonnull %new_irq_handled.i) #20
  %27 = ptrtoint ptr %new_irq_handled.i to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 0, ptr %new_irq_handled.i, align 1
  %28 = ptrtoint ptr %dc_link2 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %dc_link2, align 8
  %call.i = call ptr @dc_link_get_status(ptr noundef %29) #20
  %dpcd_caps.i = getelementptr inbounds %struct.dc_link_status, ptr %call.i, i32 0, i32 1
  %30 = ptrtoint ptr %dpcd_caps.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %dpcd_caps.i, align 4
  %32 = ptrtoint ptr %31 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %31, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 18, i8 %33)
  %cmp.i = icmp ult i8 %33, 18
  %..i = select i1 %cmp.i, i32 2, i32 4
  %.63.i = select i1 %cmp.i, i32 512, i32 8194
  %dm_dp_aux.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 9
  %call2.i = call i32 @drm_dp_dpcd_read(ptr noundef %dm_dp_aux.i, i32 noundef %.63.i, ptr noundef nonnull %esi.i, i32 noundef %..i) #20
  %conv469.i = and i32 %call2.i, 255
  call void @__sanitizer_cov_trace_cmp4(i32 %conv469.i, i32 %..i)
  %cmp570.i = icmp eq i32 %conv469.i, %..i
  br i1 %cmp570.i, label %while.body.lr.ph.i, label %if.then28.dm_handle_mst_sideband_msg.exit_crit_edge

if.then28.dm_handle_mst_sideband_msg.exit_crit_edge: ; preds = %if.then28
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_handle_mst_sideband_msg.exit

while.body.lr.ph.i:                               ; preds = %if.then28
  %arrayidx10.i = getelementptr inbounds [4 x i8], ptr %esi.i, i32 0, i32 1
  %arrayidx12.i = getelementptr inbounds [4 x i8], ptr %esi.i, i32 0, i32 2
  %mst_mgr.i = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 8
  %sub.i = add nsw i32 %..i, -1
  %add.i = or i32 %.63.i, 1
  br label %while.body.i

while.body.i:                                     ; preds = %cleanup41.i.while.body.i_crit_edge, %while.body.lr.ph.i
  %process_count.071.i = phi i32 [ 0, %while.body.lr.ph.i ], [ %inc.i, %cleanup41.i.while.body.i_crit_edge ]
  %inc.i = add nuw nsw i32 %process_count.071.i, 1
  %34 = ptrtoint ptr %esi.i to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %esi.i, align 4
  %conv9.i = zext i8 %35 to i32
  %36 = ptrtoint ptr %arrayidx10.i to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %arrayidx10.i, align 1
  %conv11.i = zext i8 %37 to i32
  %38 = ptrtoint ptr %arrayidx12.i to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx12.i, align 2
  %conv13.i = zext i8 %39 to i32
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.393, i32 noundef %conv9.i, i32 noundef %conv11.i, i32 noundef %conv13.i) #20
  %40 = ptrtoint ptr %mst_state to i32
  call void @__asan_load1_noabort(i32 %40)
  %bf.load.i = load i8, ptr %mst_state, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 -1, i8 %bf.load.i)
  %bf.cast.not.i = icmp sgt i8 %bf.load.i, -1
  br i1 %bf.cast.not.i, label %while.body.i.if.end18.i_crit_edge, label %if.then14.i

while.body.i.if.end18.i_crit_edge:                ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end18.i

if.then14.i:                                      ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #22
  %call17.i = call i32 @drm_dp_mst_hpd_irq(ptr noundef %mst_mgr.i, ptr noundef nonnull %esi.i, ptr noundef nonnull %new_irq_handled.i) #20
  br label %if.end18.i

if.end18.i:                                       ; preds = %if.then14.i, %while.body.i.if.end18.i_crit_edge
  %41 = ptrtoint ptr %new_irq_handled.i to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %new_irq_handled.i, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %42)
  %tobool.not.i = icmp eq i8 %42, 0
  br i1 %tobool.not.i, label %if.end18.i.while.end.i_crit_edge, label %for.body.i

if.end18.i.while.end.i_crit_edge:                 ; preds = %if.end18.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end.i

for.body.i:                                       ; preds = %if.end18.i
  %call26.i = call i32 @drm_dp_dpcd_write(ptr noundef %dm_dp_aux.i, i32 noundef %add.i, ptr noundef %arrayidx10.i, i32 noundef %sub.i) #20
  %conv28.i = and i32 %call26.i, 255
  call void @__sanitizer_cov_trace_cmp4(i32 %conv28.i, i32 %sub.i)
  %cmp29.i.not = icmp eq i32 %conv28.i, %sub.i
  br i1 %cmp29.i.not, label %for.body.i.cleanup41.i_crit_edge, label %for.body.i.1

for.body.i.cleanup41.i_crit_edge:                 ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup41.i

for.body.i.1:                                     ; preds = %for.body.i
  %call26.i.1 = call i32 @drm_dp_dpcd_write(ptr noundef %dm_dp_aux.i, i32 noundef %add.i, ptr noundef %arrayidx10.i, i32 noundef %sub.i) #20
  %conv28.i.1 = and i32 %call26.i.1, 255
  call void @__sanitizer_cov_trace_cmp4(i32 %conv28.i.1, i32 %sub.i)
  %cmp29.i.1.not = icmp eq i32 %conv28.i.1, %sub.i
  br i1 %cmp29.i.1.not, label %for.body.i.1.cleanup41.i_crit_edge, label %for.body.i.2

for.body.i.1.cleanup41.i_crit_edge:               ; preds = %for.body.i.1
  call void @__sanitizer_cov_trace_pc() #22
  br label %cleanup41.i

for.body.i.2:                                     ; preds = %for.body.i.1
  call void @__sanitizer_cov_trace_pc() #22
  %call26.i.2 = call i32 @drm_dp_dpcd_write(ptr noundef %dm_dp_aux.i, i32 noundef %add.i, ptr noundef %arrayidx10.i, i32 noundef %sub.i) #20
  br label %cleanup41.i

cleanup41.i:                                      ; preds = %for.body.i.2, %for.body.i.1.cleanup41.i_crit_edge, %for.body.i.cleanup41.i_crit_edge
  %call37.i = call i32 @drm_dp_dpcd_read(ptr noundef %dm_dp_aux.i, i32 noundef %.63.i, ptr noundef nonnull %esi.i, i32 noundef %..i) #20
  %43 = ptrtoint ptr %new_irq_handled.i to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 0, ptr %new_irq_handled.i, align 1
  %conv4.i = and i32 %call37.i, 255
  call void @__sanitizer_cov_trace_cmp4(i32 %conv4.i, i32 %..i)
  %cmp5.i = icmp eq i32 %conv4.i, %..i
  call void @__sanitizer_cov_trace_const_cmp4(i32 29, i32 %process_count.071.i)
  %cmp7.i = icmp ult i32 %process_count.071.i, 29
  %or.cond.i = select i1 %cmp5.i, i1 %cmp7.i, i1 false
  br i1 %or.cond.i, label %cleanup41.i.while.body.i_crit_edge, label %cleanup41.i.while.end.i_crit_edge

cleanup41.i.while.end.i_crit_edge:                ; preds = %cleanup41.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end.i

cleanup41.i.while.body.i_crit_edge:               ; preds = %cleanup41.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.body.i

while.end.i:                                      ; preds = %cleanup41.i.while.end.i_crit_edge, %if.end18.i.while.end.i_crit_edge
  call void @__sanitizer_cov_trace_const_cmp4(i32 30, i32 %inc.i)
  %phi.cmp.i = icmp eq i32 %inc.i, 30
  br i1 %phi.cmp.i, label %if.then46.i, label %while.end.i.dm_handle_mst_sideband_msg.exit_crit_edge

while.end.i.dm_handle_mst_sideband_msg.exit_crit_edge: ; preds = %while.end.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %dm_handle_mst_sideband_msg.exit

if.then46.i:                                      ; preds = %while.end.i
  call void @__sanitizer_cov_trace_pc() #22
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 2, ptr noundef nonnull @.str.394) #20
  br label %dm_handle_mst_sideband_msg.exit

dm_handle_mst_sideband_msg.exit:                  ; preds = %if.then46.i, %while.end.i.dm_handle_mst_sideband_msg.exit_crit_edge, %if.then28.dm_handle_mst_sideband_msg.exit_crit_edge
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %new_irq_handled.i) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %esi.i) #20
  br label %out

if.end29:                                         ; preds = %if.then16
  %44 = ptrtoint ptr %link_loss to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %link_loss, align 1, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %45)
  %tobool30.not = icmp eq i8 %45, 0
  br i1 %tobool30.not, label %if.end29.out_crit_edge, label %if.then31

if.end29.out_crit_edge:                           ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #22
  br label %out

if.then31:                                        ; preds = %if.end29
  %offload_lock = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %13, i32 %11, i32 1
  call void @_raw_spin_lock(ptr noundef %offload_lock) #20
  %is_handling_link_loss = getelementptr %struct.hpd_rx_irq_offload_work_queue, ptr %13, i32 %11, i32 2
  %46 = ptrtoint ptr %is_handling_link_loss to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %is_handling_link_loss, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %tobool32.not = icmp eq i8 %47, 0
  br i1 %tobool32.not, label %if.then35, label %if.end42.critedge

if.then35:                                        ; preds = %if.then31
  call void @__sanitizer_cov_trace_pc() #22
  %48 = ptrtoint ptr %is_handling_link_loss to i32
  call void @__asan_store1_noabort(i32 %48)
  store i8 1, ptr %is_handling_link_loss, align 4
  call void @_raw_spin_unlock(ptr noundef %offload_lock) #20
  %49 = ptrtoint ptr %hpd_irq_data to i32
  call void @__asan_load4_noabort(i32 %49)
  %coerce.dive41.coerce.sroa.0.0.copyload = load i32, ptr %hpd_irq_data, align 4
  %50 = ptrtoint ptr %7 to i32
  call void @__asan_load2_noabort(i32 %50)
  %coerce.dive41.coerce.sroa.2.0.copyload = load i16, ptr %7, align 4
  %coerce.dive41.coerce.sroa.2.0.insert.ext = zext i16 %coerce.dive41.coerce.sroa.2.0.copyload to i32
  %coerce.dive41.coerce.sroa.2.0.insert.shift = shl nuw i32 %coerce.dive41.coerce.sroa.2.0.insert.ext, 16
  %.fca.0.insert = insertvalue [2 x i32] poison, i32 %coerce.dive41.coerce.sroa.0.0.copyload, 0
  %.fca.1.insert = insertvalue [2 x i32] %.fca.0.insert, i32 %coerce.dive41.coerce.sroa.2.0.insert.shift, 1
  call fastcc void @schedule_hpd_rx_offload_work(ptr noundef %arrayidx, [2 x i32] %.fca.1.insert)
  br label %out

if.end42.critedge:                                ; preds = %if.then31
  call void @__sanitizer_cov_trace_pc() #22
  call void @_raw_spin_unlock(ptr noundef %offload_lock) #20
  br label %out

out:                                              ; preds = %if.end42.critedge, %if.then35, %if.end29.out_crit_edge, %dm_handle_mst_sideband_msg.exit, %if.end14.out_crit_edge, %if.then13, %if.end.out_crit_edge
  %call5.not = xor i1 %call5, true
  %brmerge = select i1 %call5.not, i1 true, i1 %bf.cast.not
  br i1 %brmerge, label %out.if.end70_crit_edge, label %if.then48

out.if.end70_crit_edge:                           ; preds = %out
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70

if.then48:                                        ; preds = %out
  %call49 = call zeroext i1 @dc_link_detect_sink(ptr noundef %3, ptr noundef nonnull %new_connection_type) #20
  br i1 %call49, label %if.then48.if.end51_crit_edge, label %if.then50

if.then48.if.end51_crit_edge:                     ; preds = %if.then48
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end51

if.then50:                                        ; preds = %if.then48
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.269) #20
  br label %if.end51

if.end51:                                         ; preds = %if.then50, %if.then48.if.end51_crit_edge
  %force = getelementptr inbounds %struct.drm_connector, ptr %param, i32 0, i32 37
  %51 = ptrtoint ptr %force to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %force, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %52)
  %tobool53.not = icmp eq i32 %52, 0
  br i1 %tobool53.not, label %if.end51.if.else_crit_edge, label %land.lhs.true54

if.end51.if.else_crit_edge:                       ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

land.lhs.true54:                                  ; preds = %if.end51
  %53 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %new_connection_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %54)
  %cmp = icmp eq i32 %54, 0
  br i1 %cmp, label %if.then56, label %land.lhs.true54.if.else_crit_edge

land.lhs.true54.if.else_crit_edge:                ; preds = %land.lhs.true54
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.else

if.then56:                                        ; preds = %land.lhs.true54
  call fastcc void @emulated_link_detect(ptr noundef %3)
  %fake_enable = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 19
  %55 = ptrtoint ptr %fake_enable to i32
  call void @__asan_load1_noabort(i32 %55)
  %56 = load i8, ptr %fake_enable, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %56)
  %tobool57.not = icmp eq i8 %56, 0
  br i1 %tobool57.not, label %if.then56.if.end70.sink.split_crit_edge, label %if.then56.if.end70.sink.split.sink.split_crit_edge

if.then56.if.end70.sink.split.sink.split_crit_edge: ; preds = %if.then56
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70.sink.split.sink.split

if.then56.if.end70.sink.split_crit_edge:          ; preds = %if.then56
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70.sink.split

if.else:                                          ; preds = %land.lhs.true54.if.else_crit_edge, %if.end51.if.else_crit_edge
  %call61 = call zeroext i1 @dc_link_detect(ptr noundef %3, i32 noundef 2) #20
  br i1 %call61, label %if.then62, label %if.else.if.end70_crit_edge

if.else.if.end70_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70

if.then62:                                        ; preds = %if.else
  %fake_enable63 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 19
  %57 = ptrtoint ptr %fake_enable63 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %fake_enable63, align 4, !range !977
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %58)
  %tobool64.not = icmp eq i8 %58, 0
  br i1 %tobool64.not, label %if.then62.if.end70.sink.split_crit_edge, label %if.then62.if.end70.sink.split.sink.split_crit_edge

if.then62.if.end70.sink.split.sink.split_crit_edge: ; preds = %if.then62
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70.sink.split.sink.split

if.then62.if.end70.sink.split_crit_edge:          ; preds = %if.then62
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end70.sink.split

if.end70.sink.split.sink.split:                   ; preds = %if.then62.if.end70.sink.split.sink.split_crit_edge, %if.then56.if.end70.sink.split.sink.split_crit_edge
  %fake_enable63.sink = phi ptr [ %fake_enable, %if.then56.if.end70.sink.split.sink.split_crit_edge ], [ %fake_enable63, %if.then62.if.end70.sink.split.sink.split_crit_edge ]
  %59 = ptrtoint ptr %fake_enable63.sink to i32
  call void @__asan_store1_noabort(i32 %59)
  store i8 0, ptr %fake_enable63.sink, align 4
  br label %if.end70.sink.split

if.end70.sink.split:                              ; preds = %if.end70.sink.split.sink.split, %if.then62.if.end70.sink.split_crit_edge, %if.then56.if.end70.sink.split_crit_edge
  call void @amdgpu_dm_update_connector_after_detect(ptr noundef %param)
  call void @drm_modeset_lock_all(ptr noundef %1) #20
  call void @dm_restore_drm_connector_state(ptr undef, ptr noundef %param)
  call void @drm_modeset_unlock_all(ptr noundef %1) #20
  call void @drm_kms_helper_connector_hotplug_event(ptr noundef %param) #20
  br label %if.end70

if.end70:                                         ; preds = %if.end70.sink.split, %if.else.if.end70_crit_edge, %out.if.end70_crit_edge
  %60 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %60)
  %bf.load72 = load i8, ptr %6, align 1
  %61 = and i8 %bf.load72, 32
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %61)
  %tobool75.not = icmp eq i8 %61, 0
  br i1 %tobool75.not, label %if.end70.if.end85_crit_edge, label %if.then76

if.end70.if.end85_crit_edge:                      ; preds = %if.end70
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end85

if.then76:                                        ; preds = %if.end70
  %hdcp_workqueue = getelementptr i8, ptr %1, i32 85380
  %62 = ptrtoint ptr %hdcp_workqueue to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %hdcp_workqueue, align 4
  %tobool78.not = icmp eq ptr %63, null
  br i1 %tobool78.not, label %if.then76.if.end85_crit_edge, label %if.then79

if.then76.if.end85_crit_edge:                     ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end85

if.then79:                                        ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #22
  %64 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %index, align 4
  call void @hdcp_handle_cpirq(ptr noundef nonnull %63, i32 noundef %65) #20
  br label %if.end85

if.end85:                                         ; preds = %if.then79, %if.then76.if.end85_crit_edge, %if.end70.if.end85_crit_edge
  %type = getelementptr inbounds %struct.dc_link, ptr %3, i32 0, i32 4
  %66 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %67)
  %cmp86.not = icmp eq i32 %67, 2
  br i1 %cmp86.not, label %if.end85.if.end89_crit_edge, label %if.then88

if.end85.if.end89_crit_edge:                      ; preds = %if.end85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end89

if.then88:                                        ; preds = %if.end85
  call void @__sanitizer_cov_trace_pc() #22
  %dm_dp_aux = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %param, i32 0, i32 9
  call void @drm_dp_cec_irq(ptr noundef %dm_dp_aux) #20
  br label %if.end89

if.end89:                                         ; preds = %if.then88, %if.end85.if.end89_crit_edge
  call void @mutex_unlock(ptr noundef %hpd_lock) #20
  br label %cleanup

cleanup:                                          ; preds = %if.end89, %entry.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %has_left_work) #20
  call void @llvm.lifetime.end.p0(i64 1, ptr nonnull %link_loss) #20
  call void @llvm.lifetime.end.p0(i64 6, ptr nonnull %hpd_irq_data) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_modeset_lock_all(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_modeset_unlock_all(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_kms_helper_connector_hotplug_event(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_stream_find_from_link(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_handle_hpd_rx_irq(ptr noundef, ptr noundef, ptr noundef, i1 noundef zeroext, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @schedule_hpd_rx_offload_work(ptr noundef %offload_wq, [2 x i32] %hpd_irq_data.coerce) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %0 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %0, i32 noundef 3520, i32 noundef 56) #26
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %if.then, label %do.body

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.389) #20
  br label %cleanup

do.body:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  %hpd_irq_data.coerce.fca.1.extract = extractvalue [2 x i32] %hpd_irq_data.coerce, 1
  %tmp.coerce.sroa.2.0.extract.shift = lshr i32 %hpd_irq_data.coerce.fca.1.extract, 16
  %tmp.coerce.sroa.2.0.extract.trunc = trunc i32 %tmp.coerce.sroa.2.0.extract.shift to i16
  %hpd_irq_data.coerce.fca.0.extract = extractvalue [2 x i32] %hpd_irq_data.coerce, 0
  tail call void @__init_work(ptr noundef nonnull %call7.i.i, i32 noundef 0) #20
  %1 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -64, ptr %call7.i.i, align 8
  %lockdep_map = getelementptr inbounds %struct.work_struct, ptr %call7.i.i, i32 0, i32 3
  tail call void @lockdep_init_map_type(ptr noundef %lockdep_map, ptr noundef nonnull @.str.390, ptr noundef nonnull @schedule_hpd_rx_offload_work.__key, i32 noundef 0, i8 noundef zeroext 0, i8 noundef zeroext 0, i8 noundef zeroext 0) #20
  %entry4 = getelementptr inbounds %struct.work_struct, ptr %call7.i.i, i32 0, i32 1
  %2 = ptrtoint ptr %entry4 to i32
  call void @__asan_store4_noabort(i32 %2)
  store volatile ptr %entry4, ptr %entry4, align 4
  %prev.i = getelementptr inbounds %struct.work_struct, ptr %call7.i.i, i32 0, i32 1, i32 1
  %3 = ptrtoint ptr %prev.i to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr %entry4, ptr %prev.i, align 8
  %func = getelementptr inbounds %struct.work_struct, ptr %call7.i.i, i32 0, i32 2
  %4 = ptrtoint ptr %func to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @dm_handle_hpd_rx_offload_work, ptr %func, align 4
  %data6 = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %call7.i.i, i32 0, i32 1
  %5 = ptrtoint ptr %data6 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %hpd_irq_data.coerce.fca.0.extract, ptr %data6, align 4
  %hpd_irq_data.sroa.2.0.data6.sroa_idx = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %call7.i.i, i32 0, i32 1, i32 0, i32 4
  %6 = ptrtoint ptr %hpd_irq_data.sroa.2.0.data6.sroa_idx to i32
  call void @__asan_store2_noabort(i32 %6)
  store i16 %tmp.coerce.sroa.2.0.extract.trunc, ptr %hpd_irq_data.sroa.2.0.data6.sroa_idx, align 8
  %offload_wq7 = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %call7.i.i, i32 0, i32 2
  %7 = ptrtoint ptr %offload_wq7 to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %offload_wq, ptr %offload_wq7, align 4
  %8 = ptrtoint ptr %offload_wq to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %offload_wq, align 4
  %call.i = tail call zeroext i1 @queue_work_on(i32 noundef 4, ptr noundef %9, ptr noundef nonnull %call7.i.i) #20
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 4, ptr noundef nonnull @.str.391) #20
  br label %cleanup

cleanup:                                          ; preds = %do.body, %if.then
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_link_dp_allow_hpd_rx_irq(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @hdcp_handle_cpirq(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_cec_irq(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__init_work(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_handle_hpd_rx_offload_work(ptr noundef %work) #0 align 64 {
entry:
  %new_connection_type = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %new_connection_type) #20
  %0 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 0, ptr %new_connection_type, align 4
  %offload_wq = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %work, i32 0, i32 2
  %1 = ptrtoint ptr %offload_wq to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %offload_wq, align 4
  %aconnector1 = getelementptr inbounds %struct.hpd_rx_irq_offload_work_queue, ptr %2, i32 0, i32 3
  %3 = ptrtoint ptr %aconnector1 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %aconnector1, align 4
  %tobool.not = icmp eq ptr %4, null
  br i1 %tobool.not, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.392) #20
  br label %skip

if.end:                                           ; preds = %entry
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %4, align 8
  %dc_link2 = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %4, i32 0, i32 6
  %7 = ptrtoint ptr %dc_link2 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %dc_link2, align 8
  %hpd_lock = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %4, i32 0, i32 18
  tail call void @mutex_lock_nested(ptr noundef %hpd_lock, i32 noundef 0) #20
  %call3 = call zeroext i1 @dc_link_detect_sink(ptr noundef %8, ptr noundef nonnull %new_connection_type) #20
  br i1 %call3, label %if.end.if.end5_crit_edge, label %if.then4

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end5

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.269) #20
  br label %if.end5

if.end5:                                          ; preds = %if.then4, %if.end.if.end5_crit_edge
  call void @mutex_unlock(ptr noundef %hpd_lock) #20
  %9 = ptrtoint ptr %new_connection_type to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %new_connection_type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %10)
  %cmp = icmp eq i32 %10, 0
  br i1 %cmp, label %if.end5.skip_crit_edge, label %if.end8

if.end5.skip_crit_edge:                           ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip

if.end8:                                          ; preds = %if.end5
  %in_gpu_reset.i = getelementptr i8, ptr %6, i32 91020
  %call.i.i.i = call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i, i32 noundef 4) #20
  %11 = ptrtoint ptr %in_gpu_reset.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %in_gpu_reset.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %12)
  %tobool10.not = icmp eq i32 %12, 0
  br i1 %tobool10.not, label %if.end12, label %if.end8.skip_crit_edge

if.end8.skip_crit_edge:                           ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #22
  br label %skip

if.end12:                                         ; preds = %if.end8
  %dc_lock = getelementptr i8, ptr %6, i32 83052
  call void @mutex_lock_nested(ptr noundef %dc_lock, i32 noundef 0) #20
  %data = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %work, i32 0, i32 1
  %device_service_irq = getelementptr inbounds %struct.hpd_rx_irq_offload_work, ptr %work, i32 0, i32 1, i32 0, i32 1
  %13 = ptrtoint ptr %device_service_irq to i32
  call void @__asan_load1_noabort(i32 %13)
  %bf.load = load i8, ptr %device_service_irq, align 1
  %14 = and i8 %bf.load, 64
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool13.not = icmp eq i8 %14, 0
  br i1 %tobool13.not, label %if.else, label %if.then14

if.then14:                                        ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_link_dp_handle_automated_test(ptr noundef %8) #20
  br label %if.end33

if.else:                                          ; preds = %if.end12
  %connector_signal = getelementptr inbounds %struct.dc_link, ptr %8, i32 0, i32 5
  %15 = ptrtoint ptr %connector_signal to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %connector_signal, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 128, i32 %16)
  %cmp15.not = icmp eq i32 %16, 128
  br i1 %cmp15.not, label %if.else.if.end33_crit_edge, label %land.lhs.true

if.else.if.end33_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

land.lhs.true:                                    ; preds = %if.else
  %call17 = call zeroext i1 @hpd_rx_irq_check_link_loss_status(ptr noundef %8, ptr noundef %data) #20
  br i1 %call17, label %land.lhs.true18, label %land.lhs.true.if.end33_crit_edge

land.lhs.true.if.end33_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

land.lhs.true18:                                  ; preds = %land.lhs.true
  %call19 = call zeroext i1 @dc_link_dp_allow_hpd_rx_irq(ptr noundef %8) #20
  br i1 %call19, label %if.then20, label %land.lhs.true18.if.end33_crit_edge

land.lhs.true18.if.end33_crit_edge:               ; preds = %land.lhs.true18
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end33

if.then20:                                        ; preds = %land.lhs.true18
  call void @__sanitizer_cov_trace_pc() #22
  call void @dc_link_dp_handle_link_loss(ptr noundef %8) #20
  %17 = ptrtoint ptr %offload_wq to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %offload_wq, align 4
  %offload_lock = getelementptr inbounds %struct.hpd_rx_irq_offload_work_queue, ptr %18, i32 0, i32 1
  %call26 = call i32 @_raw_spin_lock_irqsave(ptr noundef %offload_lock) #20
  %19 = ptrtoint ptr %offload_wq to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %offload_wq, align 4
  %is_handling_link_loss = getelementptr inbounds %struct.hpd_rx_irq_offload_work_queue, ptr %20, i32 0, i32 2
  %21 = ptrtoint ptr %is_handling_link_loss to i32
  call void @__asan_store1_noabort(i32 %21)
  store i8 0, ptr %is_handling_link_loss, align 4
  %22 = load ptr, ptr %offload_wq, align 4
  %offload_lock31 = getelementptr inbounds %struct.hpd_rx_irq_offload_work_queue, ptr %22, i32 0, i32 1
  call void @_raw_spin_unlock_irqrestore(ptr noundef %offload_lock31, i32 noundef %call26) #20
  br label %if.end33

if.end33:                                         ; preds = %if.then20, %land.lhs.true18.if.end33_crit_edge, %land.lhs.true.if.end33_crit_edge, %if.else.if.end33_crit_edge, %if.then14
  call void @mutex_unlock(ptr noundef %dc_lock) #20
  br label %skip

skip:                                             ; preds = %if.end33, %if.end8.skip_crit_edge, %if.end5.skip_crit_edge, %if.then
  call void @kfree(ptr noundef %work) #20
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %new_connection_type) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_init_map_type(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i8 noundef zeroext, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_link_dp_handle_automated_test(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @hpd_rx_irq_check_link_loss_status(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_link_dp_handle_link_loss(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @queue_work_on(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_link_get_status(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_dpcd_read(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_mst_hpd_irq(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_dpcd_write(ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dm_vupdate_high_irq(ptr noundef %interrupt_params) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %interrupt_params to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %interrupt_params, align 8
  %irq_src = getelementptr inbounds %struct.common_irq_params, ptr %interrupt_params, i32 0, i32 1
  %2 = ptrtoint ptr %irq_src to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %irq_src, align 4
  %sub = add i32 %3, -72
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %sub)
  %cmp.i = icmp eq i32 %sub, -1
  br i1 %cmp.i, label %do.end.i, label %if.end21.i, !prof !975

do.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 320, i32 noundef 9, ptr noundef null) #20
  %crtcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 79, i32 3
  %4 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %crtcs.i, align 4
  br label %get_crtc_by_otg_inst.exit

if.end21.i:                                       ; preds = %entry
  %crtc_list.i = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 30, i32 20
  br label %for.cond.i

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %if.end21.i
  %.pn.in.i = phi ptr [ %crtc_list.i, %if.end21.i ], [ %.pn.i, %for.body.i.for.cond.i_crit_edge ]
  %6 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %cmp25.not.i = icmp eq ptr %.pn.i, %crtc_list.i
  br i1 %cmp25.not.i, label %for.cond.i.if.end55_crit_edge, label %for.body.i

for.cond.i.if.end55_crit_edge:                    ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end55

for.body.i:                                       ; preds = %for.cond.i
  %otg_inst31.i = getelementptr i8, ptr %.pn.i, i32 1532
  %7 = ptrtoint ptr %otg_inst31.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %otg_inst31.i, align 4
  %cmp32.i = icmp eq i32 %8, %sub
  br i1 %cmp32.i, label %cleanup.loopexit.split.loop.exit.i, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i

cleanup.loopexit.split.loop.exit.i:               ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  %crtc.0.le.i = getelementptr i8, ptr %.pn.i, i32 -8
  br label %get_crtc_by_otg_inst.exit

get_crtc_by_otg_inst.exit:                        ; preds = %cleanup.loopexit.split.loop.exit.i, %do.end.i
  %retval.0.i80 = phi ptr [ %5, %do.end.i ], [ %crtc.0.le.i, %cleanup.loopexit.split.loop.exit.i ]
  %tobool.not = icmp eq ptr %retval.0.i80, null
  br i1 %tobool.not, label %get_crtc_by_otg_inst.exit.if.end55_crit_edge, label %if.then

get_crtc_by_otg_inst.exit.if.end55_crit_edge:     ; preds = %get_crtc_by_otg_inst.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end55

if.then:                                          ; preds = %get_crtc_by_otg_inst.exit
  %freesync_config.i = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i80, i32 0, i32 25, i32 5
  %9 = ptrtoint ptr %freesync_config.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %freesync_config.i, align 8
  %11 = add i32 %10, -3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %11)
  %12 = icmp ult i32 %11, 2
  %conv = zext i1 %12 to i32
  %13 = ptrtoint ptr %retval.0.i80 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %retval.0.i80, align 8
  %vblank3 = getelementptr inbounds %struct.drm_device, ptr %14, i32 0, i32 23
  %15 = ptrtoint ptr %vblank3 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %vblank3, align 4
  %index = getelementptr inbounds %struct.drm_crtc, ptr %retval.0.i80, i32 0, i32 8
  %17 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %index, align 4
  %previous_timestamp5 = getelementptr inbounds %struct.common_irq_params, ptr %interrupt_params, i32 0, i32 2
  %call.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %previous_timestamp5, i32 noundef 8) #20
  %call.i = tail call i64 @generic_atomic64_read(ptr noundef %previous_timestamp5) #20
  %time = getelementptr %struct.drm_vblank_crtc, ptr %16, i32 %18, i32 5
  %19 = ptrtoint ptr %time to i32
  call void @__asan_load8_noabort(i32 %19)
  %20 = load i64, ptr %time, align 8
  %sub7 = sub i64 %20, %call.i
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %sub7)
  %cmp = icmp sgt i64 %sub7, 0
  br i1 %cmp, label %if.then9, label %if.then.do.body_crit_edge

if.then.do.body_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body

if.then9:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %21 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %index, align 4
  %call215.i = tail call i64 @__ktime_divns(i64 noundef 1000000000, i64 noundef %sub7) #20
  %extract.t = trunc i64 %call215.i to i32
  tail call fastcc void @trace_amdgpu_refresh_rate_track(i32 noundef %22, i64 noundef %sub7, i32 noundef %extract.t)
  %23 = ptrtoint ptr %time to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %time, align 8
  %call.i.i79 = tail call zeroext i1 @__kasan_check_write(ptr noundef %previous_timestamp5, i32 noundef 8) #20
  tail call void @generic_atomic64_set(ptr noundef %previous_timestamp5, i64 noundef %24) #20
  br label %do.body

do.body:                                          ; preds = %if.then9, %if.then.do.body_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dm_vupdate_high_irq.__UNIQUE_ID_ddebug454, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dm_vupdate_high_irq, %if.then20)) #20
          to label %do.end [label %if.then20], !srcloc !982

if.then20:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i80, i32 0, i32 1
  %25 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %crtc_id, align 8
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dm_vupdate_high_irq.__UNIQUE_ID_ddebug454, ptr noundef nonnull @.str.398, i32 noundef %26, i32 noundef %conv) #20
  br label %do.end

do.end:                                           ; preds = %if.then20, %do.body
  br i1 %12, label %if.then23, label %do.end.if.end55_crit_edge

do.end.if.end55_crit_edge:                        ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end55

if.then23:                                        ; preds = %do.end
  %call25 = tail call zeroext i1 @drm_crtc_handle_vblank(ptr noundef nonnull %retval.0.i80) #20
  %stream = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i80, i32 0, i32 25, i32 2
  %27 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %stream, align 4
  %tobool26.not = icmp eq ptr %28, null
  br i1 %tobool26.not, label %if.then23.if.end55_crit_edge, label %land.lhs.true

if.then23.if.end55_crit_edge:                     ; preds = %if.then23
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end55

land.lhs.true:                                    ; preds = %if.then23
  %family = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 6
  %29 = ptrtoint ptr %family to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %family, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 141, i32 %30)
  %cmp27 = icmp ult i32 %30, 141
  br i1 %cmp27, label %do.body31, label %land.lhs.true.if.end55_crit_edge

land.lhs.true.if.end55_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end55

do.body31:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  %event_lock = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 2, i32 28
  %call37 = tail call i32 @_raw_spin_lock_irqsave(ptr noundef %event_lock) #20
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117
  %freesync_module = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 117, i32 33
  %31 = ptrtoint ptr %freesync_module to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %freesync_module, align 8
  %33 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %stream, align 4
  %vrr_params = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i80, i32 0, i32 25, i32 1
  tail call void @mod_freesync_handle_v_update(ptr noundef %32, ptr noundef %34, ptr noundef %vrr_params) #20
  %35 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %dm, align 8
  %37 = ptrtoint ptr %stream to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %stream, align 4
  %adjust = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i80, i32 0, i32 25, i32 1, i32 8
  %call50 = tail call zeroext i1 @dc_stream_adjust_vmin_vmax(ptr noundef %36, ptr noundef %38, ptr noundef %adjust) #20
  tail call void @_raw_spin_unlock_irqrestore(ptr noundef %event_lock, i32 noundef %call37) #20
  br label %if.end55

if.end55:                                         ; preds = %do.body31, %land.lhs.true.if.end55_crit_edge, %if.then23.if.end55_crit_edge, %do.end.if.end55_crit_edge, %get_crtc_by_otg_inst.exit.if.end55_crit_edge, %for.cond.i.if.end55_crit_edge
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_amdgpu_refresh_rate_track(i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) unnamed_addr #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_refresh_rate_track, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_amdgpu_refresh_rate_track, %do.body)) #20
          to label %if.end48 [label %do.body], !srcloc !982

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !974

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1012
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_refresh_rate_track, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, i32 noundef %crtc_index, i64 noundef %refresh_rate_ns, i32 noundef %refresh_rate_hz) #20
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1013
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #22
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !1013
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !974

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.292, i32 noundef 108, i32 noundef 9, ptr noundef null) #20
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !985
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_amdgpu_refresh_rate_track, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_amdgpu_refresh_rate_track.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #22
  store i1 true, ptr @trace_amdgpu_refresh_rate_track.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.290, i32 noundef 638, ptr noundef nonnull @.str.291) #20
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #20, !srcloc !986
  %38 = tail call i32 @llvm.read_register.i32(metadata !964) #20
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @generic_atomic64_read(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @__ktime_divns(i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @generic_atomic64_set(ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @hdcp_destroy(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_deinit_callbacks(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_dmub_srv_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @destroy_workqueue(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_cgs_destroy_device(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_freesync_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_private_obj_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_hpd_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dm_irq_fini(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @dm_gpureset_toggle_interrupts(ptr noundef readonly %adev, ptr nocapture noundef readonly %state, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  %stream_count = getelementptr inbounds %struct.dc_state, ptr %state, i32 0, i32 2
  %0 = ptrtoint ptr %stream_count to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %stream_count, align 8
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp51.not = icmp eq i8 %1, 0
  br i1 %cmp51.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %crtc_list.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 2, i32 30, i32 20
  %crtcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 79, i32 3
  %dm = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 117
  %cond11 = select i1 %enable, ptr @.str.326, ptr @.str.327
  %cond16 = select i1 %enable, ptr @.str.49, ptr @.str.401
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.052 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.dc_state, ptr %state, i32 0, i32 1, i32 %i.052
  %2 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %3)
  %cmp.i = icmp eq i32 %3, -1
  br i1 %cmp.i, label %do.end.i, label %for.body.for.cond.i_crit_edge, !prof !975

for.body.for.cond.i_crit_edge:                    ; preds = %for.body
  br label %for.cond.i

do.end.i:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #22
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.5, i32 noundef 320, i32 noundef 9, ptr noundef null) #20
  %4 = ptrtoint ptr %crtcs.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %crtcs.i, align 4
  br label %get_crtc_by_otg_inst.exit

for.cond.i:                                       ; preds = %for.body.i.for.cond.i_crit_edge, %for.body.for.cond.i_crit_edge
  %.pn.in.i = phi ptr [ %.pn.i, %for.body.i.for.cond.i_crit_edge ], [ %crtc_list.i, %for.body.for.cond.i_crit_edge ]
  %6 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %cmp25.not.i = icmp eq ptr %.pn.i, %crtc_list.i
  br i1 %cmp25.not.i, label %for.cond.i.for.inc_crit_edge, label %for.body.i

for.cond.i.for.inc_crit_edge:                     ; preds = %for.cond.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

for.body.i:                                       ; preds = %for.cond.i
  %otg_inst31.i = getelementptr i8, ptr %.pn.i, i32 1532
  %7 = ptrtoint ptr %otg_inst31.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %otg_inst31.i, align 4
  %cmp32.i = icmp eq i32 %8, %3
  br i1 %cmp32.i, label %cleanup.loopexit.split.loop.exit.i, label %for.body.i.for.cond.i_crit_edge

for.body.i.for.cond.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.cond.i

cleanup.loopexit.split.loop.exit.i:               ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #22
  %crtc.0.le.i = getelementptr i8, ptr %.pn.i, i32 -8
  br label %get_crtc_by_otg_inst.exit

get_crtc_by_otg_inst.exit:                        ; preds = %cleanup.loopexit.split.loop.exit.i, %do.end.i
  %retval.0.i = phi ptr [ %5, %do.end.i ], [ %crtc.0.le.i, %cleanup.loopexit.split.loop.exit.i ]
  %tobool.not = icmp eq ptr %retval.0.i, null
  br i1 %tobool.not, label %get_crtc_by_otg_inst.exit.for.inc_crit_edge, label %land.lhs.true

get_crtc_by_otg_inst.exit.for.inc_crit_edge:      ; preds = %get_crtc_by_otg_inst.exit
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

land.lhs.true:                                    ; preds = %get_crtc_by_otg_inst.exit
  %plane_count = getelementptr %struct.dc_state, ptr %state, i32 0, i32 1, i32 %i.052, i32 2
  %9 = ptrtoint ptr %plane_count to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %plane_count, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %10)
  %cmp4.not = icmp eq i32 %10, 0
  br i1 %cmp4.not, label %land.lhs.true.for.inc_crit_edge, label %if.then

land.lhs.true.for.inc_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.then:                                          ; preds = %land.lhs.true
  %otg_inst = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i, i32 0, i32 42
  %11 = ptrtoint ptr %otg_inst to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %otg_inst, align 4
  %add = add i32 %12, 26
  %13 = ptrtoint ptr %dm to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dm, align 8
  %call7 = tail call zeroext i1 @dc_interrupt_set(ptr noundef %14, i32 noundef %add, i1 noundef zeroext %enable) #20
  %cond = select i1 %call7, i32 0, i32 -16
  %crtc_id = getelementptr inbounds %struct.amdgpu_crtc, ptr %retval.0.i, i32 0, i32 1
  %15 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %crtc_id, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %16, ptr noundef nonnull %cond11, i32 noundef %cond) #20
  br i1 %call7, label %if.then.if.end_crit_edge, label %do.end

if.then.if.end_crit_edge:                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end

do.end:                                           ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.399, ptr noundef nonnull %cond16) #25
  br label %if.end

if.end:                                           ; preds = %do.end, %if.then.if.end_crit_edge
  br i1 %enable, label %if.then19, label %if.else

if.then19:                                        ; preds = %if.end
  %call20 = tail call i32 @dm_enable_vblank(ptr noundef nonnull %retval.0.i)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call20)
  %tobool21.not = icmp eq i32 %call20, 0
  br i1 %tobool21.not, label %if.then19.for.inc_crit_edge, label %do.end25

if.then19.for.inc_crit_edge:                      ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

do.end25:                                         ; preds = %if.then19
  call void @__sanitizer_cov_trace_pc() #22
  %call27 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.403) #25
  br label %for.inc

if.else:                                          ; preds = %if.end
  %17 = ptrtoint ptr %retval.0.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %retval.0.i, align 8
  %19 = ptrtoint ptr %otg_inst to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %otg_inst, align 4
  %add.i32.i.i = add i32 %20, 72
  %dm.i33.i.i = getelementptr i8, ptr %18, i32 82840
  %21 = ptrtoint ptr %dm.i33.i.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %dm.i33.i.i, align 8
  %call1.i34.i.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %22, i32 noundef %add.i32.i.i, i1 noundef zeroext false) #20
  %cond.i35.i.i = select i1 %call1.i34.i.i, i32 0, i32 -16
  %23 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %crtc_id, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 32, ptr noundef nonnull @.str.325, i32 noundef %24, ptr noundef nonnull @.str.327, i32 noundef %cond.i35.i.i) #20
  br i1 %call1.i34.i.i, label %if.end11.i.i, label %if.else.for.inc_crit_edge

if.else.for.inc_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end11.i.i:                                     ; preds = %if.else
  %25 = ptrtoint ptr %otg_inst to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %otg_inst, align 4
  %add.i.i = add i32 %26, 78
  %27 = ptrtoint ptr %dm.i33.i.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dm.i33.i.i, align 8
  %call13.i.i = tail call zeroext i1 @dc_interrupt_set(ptr noundef %28, i32 noundef %add.i.i, i1 noundef zeroext false) #20
  br i1 %call13.i.i, label %if.end15.i.i, label %if.end11.i.i.for.inc_crit_edge

if.end11.i.i.for.inc_crit_edge:                   ; preds = %if.end11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.inc

if.end15.i.i:                                     ; preds = %if.end11.i.i
  call void @__sanitizer_cov_trace_pc() #22
  %in_gpu_reset.i.i.i = getelementptr i8, ptr %18, i32 91020
  %call.i.i.i.i.i = tail call zeroext i1 @__kasan_check_read(ptr noundef %in_gpu_reset.i.i.i, i32 noundef 4) #20
  %29 = ptrtoint ptr %in_gpu_reset.i.i.i to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %in_gpu_reset.i.i.i, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.end15.i.i, %if.end11.i.i.for.inc_crit_edge, %if.else.for.inc_crit_edge, %do.end25, %if.then19.for.inc_crit_edge, %land.lhs.true.for.inc_crit_edge, %get_crtc_by_otg_inst.exit.for.inc_crit_edge, %for.cond.i.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.052, 1
  %31 = ptrtoint ptr %stream_count to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %stream_count, align 8
  %conv = zext i8 %32 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #22
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_irq_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_helper_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @s3_handle_mst(ptr noundef %dev, i1 noundef zeroext %suspend) unnamed_addr #0 align 64 {
entry:
  %iter = alloca %struct.drm_connector_list_iter, align 4
  call void @__sanitizer_cov_trace_pc() #22
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %iter) #20
  %0 = ptrtoint ptr %iter to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %iter, align 4, !annotation !976
  %1 = getelementptr inbounds %struct.drm_connector_list_iter, ptr %iter, i32 0, i32 1
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr inttoptr (i32 -1 to ptr), ptr %1, align 4, !annotation !976
  call void @drm_connector_list_iter_begin(ptr noundef %dev, ptr noundef nonnull %iter) #20
  %call2125 = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter) #20
  %tobool.not2226 = icmp eq ptr %call2125, null
  br i1 %tobool.not2226, label %if.end12.critedge, label %entry.while.body.lr.ph_crit_edge

entry.while.body.lr.ph_crit_edge:                 ; preds = %entry
  br label %while.body.lr.ph

while.body.lr.ph:                                 ; preds = %if.end9.while.body.lr.ph_crit_edge, %entry.while.body.lr.ph_crit_edge
  %call2128 = phi ptr [ %call21, %if.end9.while.body.lr.ph_crit_edge ], [ %call2125, %entry.while.body.lr.ph_crit_edge ]
  %need_hotplug.0.off0.ph27 = phi i1 [ %need_hotplug.1.off0, %if.end9.while.body.lr.ph_crit_edge ], [ false, %entry.while.body.lr.ph_crit_edge ]
  br label %while.body

while.body:                                       ; preds = %if.then.while.body_crit_edge, %while.body.lr.ph
  %call23 = phi ptr [ %call2128, %while.body.lr.ph ], [ %call, %if.then.while.body_crit_edge ]
  %dc_link = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call23, i32 0, i32 6
  %3 = ptrtoint ptr %dc_link to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dc_link, align 8
  %type = getelementptr inbounds %struct.dc_link, ptr %4, i32 0, i32 4
  %5 = ptrtoint ptr %type to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %type, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %6)
  %cmp.not = icmp eq i32 %6, 2
  br i1 %cmp.not, label %lor.lhs.false, label %while.body.if.then_crit_edge

while.body.if.then_crit_edge:                     ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

lor.lhs.false:                                    ; preds = %while.body
  %mst_port = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call23, i32 0, i32 11
  %7 = ptrtoint ptr %mst_port to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %mst_port, align 4
  %tobool1.not = icmp eq ptr %8, null
  br i1 %tobool1.not, label %if.end, label %lor.lhs.false.if.then_crit_edge

lor.lhs.false.if.then_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.then

if.then:                                          ; preds = %lor.lhs.false.if.then_crit_edge, %while.body.if.then_crit_edge
  %call = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter) #20
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %if.then.while.end_crit_edge, label %if.then.while.body_crit_edge

if.then.while.body_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.body

if.then.while.end_crit_edge:                      ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

if.end:                                           ; preds = %lor.lhs.false
  %mst_mgr = getelementptr inbounds %struct.amdgpu_dm_connector, ptr %call23, i32 0, i32 8
  br i1 %suspend, label %if.then3, label %if.else

if.then3:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_dp_mst_topology_mgr_suspend(ptr noundef %mst_mgr) #20
  br label %if.end9

if.else:                                          ; preds = %if.end
  %call4 = call i32 @drm_dp_mst_topology_mgr_resume(ptr noundef %mst_mgr, i1 noundef zeroext true) #20
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %cmp5 = icmp slt i32 %call4, 0
  br i1 %cmp5, label %if.then6, label %if.else.if.end9_crit_edge

if.else.if.end9_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end9

if.then6:                                         ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #22
  %call7 = call i32 @drm_dp_mst_topology_mgr_set_mst(ptr noundef %mst_mgr, i1 noundef zeroext false) #20
  br label %if.end9

if.end9:                                          ; preds = %if.then6, %if.else.if.end9_crit_edge, %if.then3
  %need_hotplug.1.off0 = phi i1 [ %need_hotplug.0.off0.ph27, %if.then3 ], [ true, %if.then6 ], [ %need_hotplug.0.off0.ph27, %if.else.if.end9_crit_edge ]
  %call21 = call ptr @drm_connector_list_iter_next(ptr noundef nonnull %iter) #20
  %tobool.not22 = icmp eq ptr %call21, null
  br i1 %tobool.not22, label %if.end9.while.end_crit_edge, label %if.end9.while.body.lr.ph_crit_edge

if.end9.while.body.lr.ph_crit_edge:               ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.body.lr.ph

if.end9.while.end_crit_edge:                      ; preds = %if.end9
  call void @__sanitizer_cov_trace_pc() #22
  br label %while.end

while.end:                                        ; preds = %if.end9.while.end_crit_edge, %if.then.while.end_crit_edge
  %need_hotplug.0.off0.ph.lcssa = phi i1 [ %need_hotplug.0.off0.ph27, %if.then.while.end_crit_edge ], [ %need_hotplug.1.off0, %if.end9.while.end_crit_edge ]
  call void @drm_connector_list_iter_end(ptr noundef nonnull %iter) #20
  br i1 %need_hotplug.0.off0.ph.lcssa, label %if.then11, label %while.end.if.end12_crit_edge

while.end.if.end12_crit_edge:                     ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #22
  br label %if.end12

if.then11:                                        ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_kms_helper_hotplug_event(ptr noundef %dev) #20
  br label %if.end12

if.end12.critedge:                                ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #22
  call void @drm_connector_list_iter_end(ptr noundef nonnull %iter) #20
  br label %if.end12

if.end12:                                         ; preds = %if.end12.critedge, %if.then11, %while.end.if.end12_crit_edge
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %iter) #20
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_set_power_state(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_rem_all_planes_for_stream(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @flush_workqueue(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dp_mst_topology_mgr_suspend(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_mst_topology_mgr_resume(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_kms_helper_hotplug_event(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @link_enc_cfg_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_irq_resume_early(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_dm_irq_resume_late(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dc_resource_state_construct(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_helper_resume(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dmub_srv_is_hw_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @is_support_sw_smu(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_write_watermarks_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_object_property_set_value(ptr noundef, ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @kstrtoint(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_link_add_remote_sink(ptr noundef, ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dc_create_stream_for_sink(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_mode_set_crtcinfo(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @update_stream_signal(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_build_hf_vsif_infopacket(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @mod_build_vsc_infopacket(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_mode_is_420_only(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_mode_is_420_also(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i8 @drm_match_cea_mode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_hdmi_avi_infoframe_from_display_mode(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_hdmi_vendor_infoframe_from_display_mode(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_calc_pbn_mode(i32 noundef, i32 noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_dp_atomic_find_vcpi_slots(ptr noundef, ptr noundef, ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dm_mst_get_pbn_divider(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_state_alloc(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_get_connector_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_atomic_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_state_free(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dm_helpers_dp_read_dpcd(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_dmub_srv_cmd_with_reply_data(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_edid_parser_send_cea(ptr noundef, i32 noundef, i32 noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_edid_parser_recv_amd_vsdb(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @dc_edid_parser_recv_cea_ack(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly nofree nounwind readonly willreturn
declare i32 @bcmp(ptr nocapture, ptr nocapture, i32) local_unnamed_addr #19

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smax.i32(i32, i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umax.i32(i32, i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smin.i32(i32, i32) #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i8 @llvm.umin.i8(i8, i8) #12

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #20

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_loadN_noabort(i32, i32)

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #21 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 524)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #21 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 524)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { argmemonly mustprogress nofree nounwind null_pointer_is_valid willreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #9 = { argmemonly mustprogress nofree nounwind null_pointer_is_valid readonly willreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #10 = { nounwind readonly }
attributes #11 = { nocallback nofree nosync nounwind readnone willreturn }
attributes #12 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #13 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #14 = { null_pointer_is_valid allocsize(0) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #15 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #16 = { mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #17 = { inaccessiblemem_or_argmemonly nocallback nofree nosync nounwind willreturn }
attributes #18 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #19 = { argmemonly nofree nounwind readonly willreturn }
attributes #20 = { nounwind }
attributes #21 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #22 = { nomerge }
attributes #23 = { nobuiltin nounwind }
attributes #24 = { nobuiltin }
attributes #25 = { cold nounwind }
attributes #26 = { nounwind allocsize(2) }
attributes #27 = { nounwind allocsize(0) }
attributes #28 = { nounwind readnone }

!llvm.asan.globals = !{!0, !2, !3, !4, !6, !7, !8, !10, !11, !12, !14, !15, !16, !18, !19, !20, !22, !23, !24, !26, !27, !28, !30, !31, !32, !34, !35, !36, !38, !39, !40, !42, !43, !44, !46, !47, !48, !50, !51, !52, !54, !55, !56, !58, !59, !60, !62, !63, !64, !66, !67, !68, !70, !71, !72, !74, !75, !76, !77, !78, !79, !80, !81, !82, !83, !84, !85, !86, !87, !89, !90, !91, !92, !93, !94, !95, !96, !97, !98, !99, !100, !101, !102, !103, !104, !105, !106, !107, !108, !109, !110, !111, !112, !113, !114, !115, !116, !117, !118, !119, !120, !121, !122, !123, !124, !125, !126, !127, !128, !129, !130, !131, !132, !133, !134, !135, !136, !137, !138, !139, !140, !141, !143, !145, !147, !149, !151, !153, !155, !157, !159, !161, !163, !165, !167, !169, !170, !172, !174, !176, !177, !179, !180, !182, !183, !185, !187, !188, !189, !190, !191, !192, !193, !194, !195, !196, !197, !198, !199, !200, !201, !202, !203, !204, !205, !207, !208, !209, !210, !211, !212, !213, !214, !215, !216, !217, !218, !219, !220, !221, !222, !223, !224, !225, !226, !227, !228, !229, !230, !231, !232, !233, !234, !235, !236, !237, !238, !239, !240, !241, !242, !243, !244, !245, !246, !247, !248, !249, !250, !251, !252, !253, !254, !255, !256, !257, !258, !259, !260, !261, !262, !263, !264, !265, !266, !267, !268, !269, !270, !271, !272, !273, !274, !275, !276, !277, !278, !279, !280, !281, !282, !283, !284, !285, !286, !287, !288, !289, !290, !291, !292, !293, !294, !295, !296, !297, !298, !299, !300, !301, !302, !303, !304, !305, !306, !307, !308, !309, !310, !311, !312, !313, !314, !315, !316, !317, !318, !319, !320, !321, !322, !323, !324, !325, !326, !327, !328, !329, !330, !331, !332, !333, !334, !335, !336, !337, !338, !339, !340, !341, !342, !343, !344, !345, !346, !347, !348, !349, !350, !351, !352, !353, !354, !355, !356, !357, !358, !359, !360, !361, !362, !363, !364, !365, !366, !367, !368, !369, !370, !371, !372, !373, !374, !375, !376, !377, !378, !379, !380, !381, !382, !383, !384, !385, !386, !387, !388, !389, !390, !391, !392, !393, !394, !395, !396, !397, !398, !399, !400, !401, !402, !403, !404, !405, !406, !407, !408, !409, !410, !411, !412, !413, !414, !415, !416, !417, !419, !421, !423, !425, !427, !429, !431, !433, !435, !437, !439, !441, !443, !445, !447, !449, !451, !452, !453, !454, !456, !458, !460, !462, !464, !466, !468, !470, !472, !474, !476, !478, !480, !481, !482, !483, !484, !485, !487, !488, !489, !491, !493, !495, !497, !499, !500, !502, !503, !505, !507, !509, !510, !511, !512, !514, !515, !516, !517, !519, !520, !521, !523, !525, !527, !529, !531, !533, !535, !536, !537, !539, !540, !542, !544, !546, !548, !550, !552, !554, !556, !557, !558, !559, !561, !562, !563, !565, !567, !568, !569, !571, !573, !574, !575, !577, !579, !581, !582, !584, !585, !587, !589, !591, !593, !595, !597, !599, !601, !603, !605, !607, !609, !611, !613, !615, !617, !619, !621, !623, !625, !627, !629, !631, !633, !635, !637, !639, !641, !643, !645, !646, !647, !648, !649, !651, !652, !654, !656, !658, !660, !662, !664, !666, !668, !670, !672, !674, !676, !678, !680, !682, !683, !685, !687, !689, !691, !693, !695, !697, !699, !701, !703, !705, !706, !707, !709, !711, !713, !715, !717, !719, !720, !722, !723, !724, !726, !727, !729, !731, !732, !733, !735, !737, !739, !741, !743, !744, !746, !747, !748, !749, !750, !752, !754, !756, !757, !759, !761, !762, !763, !764, !766, !768, !770, !772, !774, !776, !778, !780, !782, !784, !786, !788, !790, !791, !792, !793, !795, !797, !799, !801, !802, !803, !804, !805, !807, !808, !809, !810, !811, !813, !815, !817, !819, !820, !821, !823, !825, !826, !828, !830, !832, !834, !836, !838, !840, !842, !844, !846, !847, !848, !849, !850, !851, !853, !855, !857, !859, !861, !863, !865, !867, !869, !871, !873, !874, !875, !876, !878, !879, !880, !881, !883, !884, !885, !887, !888, !889, !891, !893, !895, !896, !898, !900, !902, !904, !906, !908, !909, !910, !911, !912, !913, !915, !916, !917, !918, !919, !921, !922, !923, !925, !926, !927, !928, !930, !931, !933, !935, !937, !939, !941, !943, !945, !947, !949, !951, !953, !955, !957, !958, !959, !960, !961, !962, !963}
!llvm.named.register.sp = !{!964}
!llvm.module.flags = !{!965, !966, !967, !968, !969, !970, !971, !972}
!llvm.ident = !{!973}

!0 = !{ptr @__tracepoint_amdgpu_dc_rreg, !1, !"__tracepoint_amdgpu_dc_rreg", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 62, i32 1}
!2 = !{ptr @__tracepoint_ptr_amdgpu_dc_rreg, !1, !"__tracepoint_ptr_amdgpu_dc_rreg", i1 false, i1 false}
!3 = !{ptr @__SCK__tp_func_amdgpu_dc_rreg, !1, !"__SCK__tp_func_amdgpu_dc_rreg", i1 false, i1 false}
!4 = !{ptr @__tracepoint_amdgpu_dc_wreg, !5, !"__tracepoint_amdgpu_dc_wreg", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 66, i32 1}
!6 = !{ptr @__tracepoint_ptr_amdgpu_dc_wreg, !5, !"__tracepoint_ptr_amdgpu_dc_wreg", i1 false, i1 false}
!7 = !{ptr @__SCK__tp_func_amdgpu_dc_wreg, !5, !"__SCK__tp_func_amdgpu_dc_wreg", i1 false, i1 false}
!8 = !{ptr @__tracepoint_amdgpu_dc_performance, !9, !"__tracepoint_amdgpu_dc_performance", i1 false, i1 false}
!9 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 70, i32 1}
!10 = !{ptr @__tracepoint_ptr_amdgpu_dc_performance, !9, !"__tracepoint_ptr_amdgpu_dc_performance", i1 false, i1 false}
!11 = !{ptr @__SCK__tp_func_amdgpu_dc_performance, !9, !"__SCK__tp_func_amdgpu_dc_performance", i1 false, i1 false}
!12 = !{ptr @__tracepoint_amdgpu_dm_connector_atomic_check, !13, !"__tracepoint_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!13 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 101, i32 1}
!14 = !{ptr @__tracepoint_ptr_amdgpu_dm_connector_atomic_check, !13, !"__tracepoint_ptr_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!15 = !{ptr @__SCK__tp_func_amdgpu_dm_connector_atomic_check, !13, !"__SCK__tp_func_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!16 = !{ptr @__tracepoint_amdgpu_dm_crtc_atomic_check, !17, !"__tracepoint_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 158, i32 1}
!18 = !{ptr @__tracepoint_ptr_amdgpu_dm_crtc_atomic_check, !17, !"__tracepoint_ptr_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!19 = !{ptr @__SCK__tp_func_amdgpu_dm_crtc_atomic_check, !17, !"__SCK__tp_func_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!20 = !{ptr @__tracepoint_amdgpu_dm_plane_atomic_check, !21, !"__tracepoint_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!21 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 306, i32 1}
!22 = !{ptr @__tracepoint_ptr_amdgpu_dm_plane_atomic_check, !21, !"__tracepoint_ptr_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!23 = !{ptr @__SCK__tp_func_amdgpu_dm_plane_atomic_check, !21, !"__SCK__tp_func_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!24 = !{ptr @__tracepoint_amdgpu_dm_atomic_update_cursor, !25, !"__tracepoint_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 310, i32 1}
!26 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_update_cursor, !25, !"__tracepoint_ptr_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!27 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_update_cursor, !25, !"__SCK__tp_func_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!28 = !{ptr @__tracepoint_amdgpu_dm_atomic_state_template, !29, !"__tracepoint_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 314, i32 1}
!30 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_state_template, !29, !"__tracepoint_ptr_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!31 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_state_template, !29, !"__SCK__tp_func_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!32 = !{ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_begin, !33, !"__tracepoint_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 346, i32 1}
!34 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_begin, !33, !"__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!35 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_commit_tail_begin, !33, !"__SCK__tp_func_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!36 = !{ptr @__tracepoint_amdgpu_dm_atomic_commit_tail_finish, !37, !"__tracepoint_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 350, i32 1}
!38 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_finish, !37, !"__tracepoint_ptr_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!39 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_commit_tail_finish, !37, !"__SCK__tp_func_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!40 = !{ptr @__tracepoint_amdgpu_dm_atomic_check_begin, !41, !"__tracepoint_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!41 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 354, i32 1}
!42 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_check_begin, !41, !"__tracepoint_ptr_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!43 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_check_begin, !41, !"__SCK__tp_func_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!44 = !{ptr @__tracepoint_amdgpu_dm_atomic_check_finish, !45, !"__tracepoint_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 358, i32 1}
!46 = !{ptr @__tracepoint_ptr_amdgpu_dm_atomic_check_finish, !45, !"__tracepoint_ptr_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!47 = !{ptr @__SCK__tp_func_amdgpu_dm_atomic_check_finish, !45, !"__SCK__tp_func_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!48 = !{ptr @__tracepoint_amdgpu_dm_dc_pipe_state, !49, !"__tracepoint_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 381, i32 1}
!50 = !{ptr @__tracepoint_ptr_amdgpu_dm_dc_pipe_state, !49, !"__tracepoint_ptr_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!51 = !{ptr @__SCK__tp_func_amdgpu_dm_dc_pipe_state, !49, !"__SCK__tp_func_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!52 = !{ptr @__tracepoint_amdgpu_dm_dc_clocks_state, !53, !"__tracepoint_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!53 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 487, i32 1}
!54 = !{ptr @__tracepoint_ptr_amdgpu_dm_dc_clocks_state, !53, !"__tracepoint_ptr_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!55 = !{ptr @__SCK__tp_func_amdgpu_dm_dc_clocks_state, !53, !"__SCK__tp_func_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!56 = !{ptr @__tracepoint_amdgpu_dm_dce_clocks_state, !57, !"__tracepoint_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 556, i32 1}
!58 = !{ptr @__tracepoint_ptr_amdgpu_dm_dce_clocks_state, !57, !"__tracepoint_ptr_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!59 = !{ptr @__SCK__tp_func_amdgpu_dm_dce_clocks_state, !57, !"__SCK__tp_func_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!60 = !{ptr @__tracepoint_amdgpu_dmub_trace_high_irq, !61, !"__tracepoint_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!61 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 600, i32 1}
!62 = !{ptr @__tracepoint_ptr_amdgpu_dmub_trace_high_irq, !61, !"__tracepoint_ptr_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!63 = !{ptr @__SCK__tp_func_amdgpu_dmub_trace_high_irq, !61, !"__SCK__tp_func_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!64 = !{ptr @__tracepoint_amdgpu_refresh_rate_track, !65, !"__tracepoint_amdgpu_refresh_rate_track", i1 false, i1 false}
!65 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 621, i32 1}
!66 = !{ptr @__tracepoint_ptr_amdgpu_refresh_rate_track, !65, !"__tracepoint_ptr_amdgpu_refresh_rate_track", i1 false, i1 false}
!67 = !{ptr @__SCK__tp_func_amdgpu_refresh_rate_track, !65, !"__SCK__tp_func_amdgpu_refresh_rate_track", i1 false, i1 false}
!68 = !{ptr @__tracepoint_dcn_fpu, !69, !"__tracepoint_dcn_fpu", i1 false, i1 false}
!69 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 640, i32 1}
!70 = !{ptr @__tracepoint_ptr_dcn_fpu, !69, !"__tracepoint_ptr_dcn_fpu", i1 false, i1 false}
!71 = !{ptr @__SCK__tp_func_dcn_fpu, !69, !"__SCK__tp_func_dcn_fpu", i1 false, i1 false}
!72 = !{ptr @event_class_amdgpu_dc_reg_template, !73, !"event_class_amdgpu_dc_reg_template", i1 false, i1 false}
!73 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 42, i32 1}
!74 = !{ptr @event_amdgpu_dc_rreg, !1, !"event_amdgpu_dc_rreg", i1 false, i1 false}
!75 = !{ptr @__event_amdgpu_dc_rreg, !1, !"__event_amdgpu_dc_rreg", i1 false, i1 false}
!76 = !{ptr @event_amdgpu_dc_wreg, !5, !"event_amdgpu_dc_wreg", i1 false, i1 false}
!77 = !{ptr @__event_amdgpu_dc_wreg, !5, !"__event_amdgpu_dc_wreg", i1 false, i1 false}
!78 = !{ptr @event_class_amdgpu_dc_performance, !9, !"event_class_amdgpu_dc_performance", i1 false, i1 false}
!79 = !{ptr @event_amdgpu_dc_performance, !9, !"event_amdgpu_dc_performance", i1 false, i1 false}
!80 = !{ptr @__event_amdgpu_dc_performance, !9, !"__event_amdgpu_dc_performance", i1 false, i1 false}
!81 = !{ptr @event_class_amdgpu_dm_connector_atomic_check, !13, !"event_class_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!82 = !{ptr @event_amdgpu_dm_connector_atomic_check, !13, !"event_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!83 = !{ptr @__event_amdgpu_dm_connector_atomic_check, !13, !"__event_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!84 = !{ptr @event_class_amdgpu_dm_crtc_atomic_check, !17, !"event_class_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!85 = !{ptr @event_amdgpu_dm_crtc_atomic_check, !17, !"event_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!86 = !{ptr @__event_amdgpu_dm_crtc_atomic_check, !17, !"__event_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!87 = !{ptr @event_class_amdgpu_dm_plane_state_template, !88, !"event_class_amdgpu_dm_plane_state_template", i1 false, i1 false}
!88 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/./amdgpu_dm_trace.h", i32 222, i32 1}
!89 = !{ptr @event_amdgpu_dm_plane_atomic_check, !21, !"event_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!90 = !{ptr @__event_amdgpu_dm_plane_atomic_check, !21, !"__event_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!91 = !{ptr @event_amdgpu_dm_atomic_update_cursor, !25, !"event_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!92 = !{ptr @__event_amdgpu_dm_atomic_update_cursor, !25, !"__event_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!93 = !{ptr @event_class_amdgpu_dm_atomic_state_template, !29, !"event_class_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!94 = !{ptr @event_amdgpu_dm_atomic_state_template, !29, !"event_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!95 = !{ptr @__event_amdgpu_dm_atomic_state_template, !29, !"__event_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!96 = !{ptr @event_amdgpu_dm_atomic_commit_tail_begin, !33, !"event_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!97 = !{ptr @__event_amdgpu_dm_atomic_commit_tail_begin, !33, !"__event_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!98 = !{ptr @event_amdgpu_dm_atomic_commit_tail_finish, !37, !"event_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!99 = !{ptr @__event_amdgpu_dm_atomic_commit_tail_finish, !37, !"__event_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!100 = !{ptr @event_amdgpu_dm_atomic_check_begin, !41, !"event_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!101 = !{ptr @__event_amdgpu_dm_atomic_check_begin, !41, !"__event_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!102 = !{ptr @event_class_amdgpu_dm_atomic_check_finish, !45, !"event_class_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!103 = !{ptr @event_amdgpu_dm_atomic_check_finish, !45, !"event_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!104 = !{ptr @__event_amdgpu_dm_atomic_check_finish, !45, !"__event_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!105 = !{ptr @event_class_amdgpu_dm_dc_pipe_state, !49, !"event_class_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!106 = !{ptr @event_amdgpu_dm_dc_pipe_state, !49, !"event_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!107 = !{ptr @__event_amdgpu_dm_dc_pipe_state, !49, !"__event_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!108 = !{ptr @event_class_amdgpu_dm_dc_clocks_state, !53, !"event_class_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!109 = !{ptr @event_amdgpu_dm_dc_clocks_state, !53, !"event_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!110 = !{ptr @__event_amdgpu_dm_dc_clocks_state, !53, !"__event_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!111 = !{ptr @event_class_amdgpu_dm_dce_clocks_state, !57, !"event_class_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!112 = !{ptr @event_amdgpu_dm_dce_clocks_state, !57, !"event_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!113 = !{ptr @__event_amdgpu_dm_dce_clocks_state, !57, !"__event_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!114 = !{ptr @event_class_amdgpu_dmub_trace_high_irq, !61, !"event_class_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!115 = !{ptr @event_amdgpu_dmub_trace_high_irq, !61, !"event_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!116 = !{ptr @__event_amdgpu_dmub_trace_high_irq, !61, !"__event_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!117 = !{ptr @event_class_amdgpu_refresh_rate_track, !65, !"event_class_amdgpu_refresh_rate_track", i1 false, i1 false}
!118 = !{ptr @event_amdgpu_refresh_rate_track, !65, !"event_amdgpu_refresh_rate_track", i1 false, i1 false}
!119 = !{ptr @__event_amdgpu_refresh_rate_track, !65, !"__event_amdgpu_refresh_rate_track", i1 false, i1 false}
!120 = !{ptr @event_class_dcn_fpu, !69, !"event_class_dcn_fpu", i1 false, i1 false}
!121 = !{ptr @event_dcn_fpu, !69, !"event_dcn_fpu", i1 false, i1 false}
!122 = !{ptr @__event_dcn_fpu, !69, !"__event_dcn_fpu", i1 false, i1 false}
!123 = !{ptr @__bpf_trace_tp_map_amdgpu_dc_rreg, !1, !"__bpf_trace_tp_map_amdgpu_dc_rreg", i1 false, i1 false}
!124 = !{ptr @__bpf_trace_tp_map_amdgpu_dc_wreg, !5, !"__bpf_trace_tp_map_amdgpu_dc_wreg", i1 false, i1 false}
!125 = !{ptr @__bpf_trace_tp_map_amdgpu_dc_performance, !9, !"__bpf_trace_tp_map_amdgpu_dc_performance", i1 false, i1 false}
!126 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_connector_atomic_check, !13, !"__bpf_trace_tp_map_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!127 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_crtc_atomic_check, !17, !"__bpf_trace_tp_map_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!128 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_plane_atomic_check, !21, !"__bpf_trace_tp_map_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!129 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_update_cursor, !25, !"__bpf_trace_tp_map_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!130 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_state_template, !29, !"__bpf_trace_tp_map_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!131 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_begin, !33, !"__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!132 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_finish, !37, !"__bpf_trace_tp_map_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!133 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_check_begin, !41, !"__bpf_trace_tp_map_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!134 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_atomic_check_finish, !45, !"__bpf_trace_tp_map_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!135 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_dc_pipe_state, !49, !"__bpf_trace_tp_map_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!136 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_dc_clocks_state, !53, !"__bpf_trace_tp_map_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!137 = !{ptr @__bpf_trace_tp_map_amdgpu_dm_dce_clocks_state, !57, !"__bpf_trace_tp_map_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!138 = !{ptr @__bpf_trace_tp_map_amdgpu_dmub_trace_high_irq, !61, !"__bpf_trace_tp_map_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!139 = !{ptr @__bpf_trace_tp_map_amdgpu_refresh_rate_track, !65, !"__bpf_trace_tp_map_amdgpu_refresh_rate_track", i1 false, i1 false}
!140 = !{ptr @__bpf_trace_tp_map_dcn_fpu, !69, !"__bpf_trace_tp_map_dcn_fpu", i1 false, i1 false}
!141 = !{ptr @__UNIQUE_ID_firmware441, !142, !"__UNIQUE_ID_firmware441", i1 false, i1 false}
!142 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 102, i32 1}
!143 = !{ptr @__UNIQUE_ID_firmware442, !144, !"__UNIQUE_ID_firmware442", i1 false, i1 false}
!144 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 104, i32 1}
!145 = !{ptr @__UNIQUE_ID_firmware443, !146, !"__UNIQUE_ID_firmware443", i1 false, i1 false}
!146 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 106, i32 1}
!147 = !{ptr @__UNIQUE_ID_firmware444, !148, !"__UNIQUE_ID_firmware444", i1 false, i1 false}
!148 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 108, i32 1}
!149 = !{ptr @__UNIQUE_ID_firmware445, !150, !"__UNIQUE_ID_firmware445", i1 false, i1 false}
!150 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 110, i32 1}
!151 = !{ptr @__UNIQUE_ID_firmware446, !152, !"__UNIQUE_ID_firmware446", i1 false, i1 false}
!152 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 112, i32 1}
!153 = !{ptr @__UNIQUE_ID_firmware447, !154, !"__UNIQUE_ID_firmware447", i1 false, i1 false}
!154 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 114, i32 1}
!155 = !{ptr @__UNIQUE_ID_firmware448, !156, !"__UNIQUE_ID_firmware448", i1 false, i1 false}
!156 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 116, i32 1}
!157 = !{ptr @__UNIQUE_ID_firmware449, !158, !"__UNIQUE_ID_firmware449", i1 false, i1 false}
!158 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 119, i32 1}
!159 = !{ptr @__UNIQUE_ID_firmware450, !160, !"__UNIQUE_ID_firmware450", i1 false, i1 false}
!160 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 122, i32 1}
!161 = !{ptr @dm_ip_block, !162, !"dm_ip_block", i1 false, i1 false}
!162 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2783, i32 38}
!163 = !{ptr @.str, !164, !"<string literal>", i1 false, i1 false}
!164 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2956, i32 3}
!165 = !{ptr @.str.1, !166, !"<string literal>", i1 false, i1 false}
!166 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2963, i32 2}
!167 = !{ptr @.str.2, !168, !"<string literal>", i1 false, i1 false}
!168 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4450, i32 1}
!169 = !{ptr @dev_attr_s3_debug, !168, !"dev_attr_s3_debug", i1 false, i1 false}
!170 = !{ptr @.str.3, !171, !"<string literal>", i1 false, i1 false}
!171 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7090, i32 3}
!172 = !{ptr @amdgpu_dm_encoder_helper_funcs, !173, !"amdgpu_dm_encoder_helper_funcs", i1 false, i1 false}
!173 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7404, i32 39}
!174 = !{ptr @amdgpu_dm_connector_init_helper.__key, !175, !"__key", i1 false, i1 false}
!175 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8361, i32 2}
!176 = !{ptr @.str.4, !175, !"<string literal>", i1 false, i1 false}
!177 = distinct !{null, !178, !"__already_done", i1 false, i1 false}
!178 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8376, i32 3}
!179 = !{ptr @.str.5, !178, !"<string literal>", i1 false, i1 false}
!180 = !{ptr @.str.6, !181, !"<string literal>", i1 false, i1 false}
!181 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11511, i32 3}
!182 = !{ptr @__func__.amdgpu_dm_update_freesync_caps, !181, !"<string literal>", i1 false, i1 false}
!183 = distinct !{null, !184, !"__already_done", i1 false, i1 false}
!184 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11657, i32 3}
!185 = !{ptr @.str.7, !186, !"<string literal>", i1 false, i1 false}
!186 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11719, i32 3}
!187 = !{ptr @__tpstrtab_amdgpu_dc_rreg, !1, !"__tpstrtab_amdgpu_dc_rreg", i1 false, i1 false}
!188 = !{ptr @__tpstrtab_amdgpu_dc_wreg, !5, !"__tpstrtab_amdgpu_dc_wreg", i1 false, i1 false}
!189 = !{ptr @__tpstrtab_amdgpu_dc_performance, !9, !"__tpstrtab_amdgpu_dc_performance", i1 false, i1 false}
!190 = !{ptr @__tpstrtab_amdgpu_dm_connector_atomic_check, !13, !"__tpstrtab_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!191 = !{ptr @__tpstrtab_amdgpu_dm_crtc_atomic_check, !17, !"__tpstrtab_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!192 = !{ptr @__tpstrtab_amdgpu_dm_plane_atomic_check, !21, !"__tpstrtab_amdgpu_dm_plane_atomic_check", i1 false, i1 false}
!193 = !{ptr @__tpstrtab_amdgpu_dm_atomic_update_cursor, !25, !"__tpstrtab_amdgpu_dm_atomic_update_cursor", i1 false, i1 false}
!194 = !{ptr @__tpstrtab_amdgpu_dm_atomic_state_template, !29, !"__tpstrtab_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!195 = !{ptr @__tpstrtab_amdgpu_dm_atomic_commit_tail_begin, !33, !"__tpstrtab_amdgpu_dm_atomic_commit_tail_begin", i1 false, i1 false}
!196 = !{ptr @__tpstrtab_amdgpu_dm_atomic_commit_tail_finish, !37, !"__tpstrtab_amdgpu_dm_atomic_commit_tail_finish", i1 false, i1 false}
!197 = !{ptr @__tpstrtab_amdgpu_dm_atomic_check_begin, !41, !"__tpstrtab_amdgpu_dm_atomic_check_begin", i1 false, i1 false}
!198 = !{ptr @__tpstrtab_amdgpu_dm_atomic_check_finish, !45, !"__tpstrtab_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!199 = !{ptr @__tpstrtab_amdgpu_dm_dc_pipe_state, !49, !"__tpstrtab_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!200 = !{ptr @__tpstrtab_amdgpu_dm_dc_clocks_state, !53, !"__tpstrtab_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!201 = !{ptr @__tpstrtab_amdgpu_dm_dce_clocks_state, !57, !"__tpstrtab_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!202 = !{ptr @__tpstrtab_amdgpu_dmub_trace_high_irq, !61, !"__tpstrtab_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!203 = !{ptr @__tpstrtab_amdgpu_refresh_rate_track, !65, !"__tpstrtab_amdgpu_refresh_rate_track", i1 false, i1 false}
!204 = !{ptr @__tpstrtab_dcn_fpu, !69, !"__tpstrtab_dcn_fpu", i1 false, i1 false}
!205 = !{ptr @str__amdgpu_dm__trace_system_name, !206, !"str__amdgpu_dm__trace_system_name", i1 false, i1 false}
!206 = !{!"../include/trace/trace_events.h", i32 36, i32 1}
!207 = !{ptr @.str.8, !73, !"<string literal>", i1 false, i1 false}
!208 = !{ptr @.str.9, !73, !"<string literal>", i1 false, i1 false}
!209 = !{ptr @.str.10, !73, !"<string literal>", i1 false, i1 false}
!210 = !{ptr @trace_event_fields_amdgpu_dc_reg_template, !73, !"trace_event_fields_amdgpu_dc_reg_template", i1 false, i1 false}
!211 = !{ptr @trace_event_type_funcs_amdgpu_dc_reg_template, !73, !"trace_event_type_funcs_amdgpu_dc_reg_template", i1 false, i1 false}
!212 = !{ptr @.str.11, !73, !"<string literal>", i1 false, i1 false}
!213 = !{ptr @print_fmt_amdgpu_dc_reg_template, !73, !"print_fmt_amdgpu_dc_reg_template", i1 false, i1 false}
!214 = !{ptr @.str.12, !9, !"<string literal>", i1 false, i1 false}
!215 = !{ptr @.str.13, !9, !"<string literal>", i1 false, i1 false}
!216 = !{ptr @.str.14, !9, !"<string literal>", i1 false, i1 false}
!217 = !{ptr @.str.15, !9, !"<string literal>", i1 false, i1 false}
!218 = !{ptr @.str.16, !9, !"<string literal>", i1 false, i1 false}
!219 = !{ptr @.str.17, !9, !"<string literal>", i1 false, i1 false}
!220 = !{ptr @.str.18, !9, !"<string literal>", i1 false, i1 false}
!221 = !{ptr @.str.19, !9, !"<string literal>", i1 false, i1 false}
!222 = !{ptr @trace_event_fields_amdgpu_dc_performance, !9, !"trace_event_fields_amdgpu_dc_performance", i1 false, i1 false}
!223 = !{ptr @trace_event_type_funcs_amdgpu_dc_performance, !9, !"trace_event_type_funcs_amdgpu_dc_performance", i1 false, i1 false}
!224 = !{ptr @.str.20, !9, !"<string literal>", i1 false, i1 false}
!225 = !{ptr @print_fmt_amdgpu_dc_performance, !9, !"print_fmt_amdgpu_dc_performance", i1 false, i1 false}
!226 = !{ptr @.str.21, !13, !"<string literal>", i1 false, i1 false}
!227 = !{ptr @.str.22, !13, !"<string literal>", i1 false, i1 false}
!228 = !{ptr @.str.23, !13, !"<string literal>", i1 false, i1 false}
!229 = !{ptr @.str.24, !13, !"<string literal>", i1 false, i1 false}
!230 = !{ptr @.str.25, !13, !"<string literal>", i1 false, i1 false}
!231 = !{ptr @.str.26, !13, !"<string literal>", i1 false, i1 false}
!232 = !{ptr @.str.27, !13, !"<string literal>", i1 false, i1 false}
!233 = !{ptr @.str.28, !13, !"<string literal>", i1 false, i1 false}
!234 = !{ptr @.str.29, !13, !"<string literal>", i1 false, i1 false}
!235 = !{ptr @.str.30, !13, !"<string literal>", i1 false, i1 false}
!236 = !{ptr @.str.31, !13, !"<string literal>", i1 false, i1 false}
!237 = !{ptr @.str.32, !13, !"<string literal>", i1 false, i1 false}
!238 = !{ptr @.str.33, !13, !"<string literal>", i1 false, i1 false}
!239 = !{ptr @.str.34, !13, !"<string literal>", i1 false, i1 false}
!240 = !{ptr @.str.35, !13, !"<string literal>", i1 false, i1 false}
!241 = !{ptr @.str.36, !13, !"<string literal>", i1 false, i1 false}
!242 = !{ptr @.str.37, !13, !"<string literal>", i1 false, i1 false}
!243 = !{ptr @.str.38, !13, !"<string literal>", i1 false, i1 false}
!244 = !{ptr @.str.39, !13, !"<string literal>", i1 false, i1 false}
!245 = !{ptr @.str.40, !13, !"<string literal>", i1 false, i1 false}
!246 = !{ptr @.str.41, !13, !"<string literal>", i1 false, i1 false}
!247 = !{ptr @.str.42, !13, !"<string literal>", i1 false, i1 false}
!248 = !{ptr @.str.43, !13, !"<string literal>", i1 false, i1 false}
!249 = !{ptr @.str.44, !13, !"<string literal>", i1 false, i1 false}
!250 = !{ptr @.str.45, !13, !"<string literal>", i1 false, i1 false}
!251 = !{ptr @trace_event_fields_amdgpu_dm_connector_atomic_check, !13, !"trace_event_fields_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!252 = !{ptr @trace_event_type_funcs_amdgpu_dm_connector_atomic_check, !13, !"trace_event_type_funcs_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!253 = !{ptr @.str.46, !13, !"<string literal>", i1 false, i1 false}
!254 = !{ptr @print_fmt_amdgpu_dm_connector_atomic_check, !13, !"print_fmt_amdgpu_dm_connector_atomic_check", i1 false, i1 false}
!255 = !{ptr @.str.47, !17, !"<string literal>", i1 false, i1 false}
!256 = !{ptr @.str.48, !17, !"<string literal>", i1 false, i1 false}
!257 = !{ptr @.str.49, !17, !"<string literal>", i1 false, i1 false}
!258 = !{ptr @.str.50, !17, !"<string literal>", i1 false, i1 false}
!259 = !{ptr @.str.51, !17, !"<string literal>", i1 false, i1 false}
!260 = !{ptr @.str.52, !17, !"<string literal>", i1 false, i1 false}
!261 = !{ptr @.str.53, !17, !"<string literal>", i1 false, i1 false}
!262 = !{ptr @.str.54, !17, !"<string literal>", i1 false, i1 false}
!263 = !{ptr @.str.55, !17, !"<string literal>", i1 false, i1 false}
!264 = !{ptr @.str.56, !17, !"<string literal>", i1 false, i1 false}
!265 = !{ptr @.str.57, !17, !"<string literal>", i1 false, i1 false}
!266 = !{ptr @.str.58, !17, !"<string literal>", i1 false, i1 false}
!267 = !{ptr @.str.59, !17, !"<string literal>", i1 false, i1 false}
!268 = !{ptr @.str.60, !17, !"<string literal>", i1 false, i1 false}
!269 = !{ptr @.str.61, !17, !"<string literal>", i1 false, i1 false}
!270 = !{ptr @.str.62, !17, !"<string literal>", i1 false, i1 false}
!271 = !{ptr @.str.63, !17, !"<string literal>", i1 false, i1 false}
!272 = !{ptr @trace_event_fields_amdgpu_dm_crtc_atomic_check, !17, !"trace_event_fields_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!273 = !{ptr @trace_event_type_funcs_amdgpu_dm_crtc_atomic_check, !17, !"trace_event_type_funcs_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!274 = !{ptr @.str.64, !17, !"<string literal>", i1 false, i1 false}
!275 = !{ptr @print_fmt_amdgpu_dm_crtc_atomic_check, !17, !"print_fmt_amdgpu_dm_crtc_atomic_check", i1 false, i1 false}
!276 = !{ptr @.str.65, !88, !"<string literal>", i1 false, i1 false}
!277 = !{ptr @.str.66, !88, !"<string literal>", i1 false, i1 false}
!278 = !{ptr @.str.67, !88, !"<string literal>", i1 false, i1 false}
!279 = !{ptr @.str.68, !88, !"<string literal>", i1 false, i1 false}
!280 = !{ptr @.str.69, !88, !"<string literal>", i1 false, i1 false}
!281 = !{ptr @.str.70, !88, !"<string literal>", i1 false, i1 false}
!282 = !{ptr @.str.71, !88, !"<string literal>", i1 false, i1 false}
!283 = !{ptr @.str.72, !88, !"<string literal>", i1 false, i1 false}
!284 = !{ptr @.str.73, !88, !"<string literal>", i1 false, i1 false}
!285 = !{ptr @.str.74, !88, !"<string literal>", i1 false, i1 false}
!286 = !{ptr @.str.75, !88, !"<string literal>", i1 false, i1 false}
!287 = !{ptr @.str.76, !88, !"<string literal>", i1 false, i1 false}
!288 = !{ptr @.str.77, !88, !"<string literal>", i1 false, i1 false}
!289 = !{ptr @.str.78, !88, !"<string literal>", i1 false, i1 false}
!290 = !{ptr @.str.79, !88, !"<string literal>", i1 false, i1 false}
!291 = !{ptr @.str.80, !88, !"<string literal>", i1 false, i1 false}
!292 = !{ptr @.str.81, !88, !"<string literal>", i1 false, i1 false}
!293 = !{ptr @.str.82, !88, !"<string literal>", i1 false, i1 false}
!294 = !{ptr @.str.83, !88, !"<string literal>", i1 false, i1 false}
!295 = !{ptr @.str.84, !88, !"<string literal>", i1 false, i1 false}
!296 = !{ptr @.str.85, !88, !"<string literal>", i1 false, i1 false}
!297 = !{ptr @.str.86, !88, !"<string literal>", i1 false, i1 false}
!298 = !{ptr @.str.87, !88, !"<string literal>", i1 false, i1 false}
!299 = !{ptr @.str.88, !88, !"<string literal>", i1 false, i1 false}
!300 = !{ptr @.str.89, !88, !"<string literal>", i1 false, i1 false}
!301 = !{ptr @.str.90, !88, !"<string literal>", i1 false, i1 false}
!302 = !{ptr @.str.91, !88, !"<string literal>", i1 false, i1 false}
!303 = !{ptr @.str.92, !88, !"<string literal>", i1 false, i1 false}
!304 = !{ptr @.str.93, !88, !"<string literal>", i1 false, i1 false}
!305 = !{ptr @.str.94, !88, !"<string literal>", i1 false, i1 false}
!306 = !{ptr @.str.95, !88, !"<string literal>", i1 false, i1 false}
!307 = !{ptr @.str.96, !88, !"<string literal>", i1 false, i1 false}
!308 = !{ptr @trace_event_fields_amdgpu_dm_plane_state_template, !88, !"trace_event_fields_amdgpu_dm_plane_state_template", i1 false, i1 false}
!309 = !{ptr @trace_event_type_funcs_amdgpu_dm_plane_state_template, !88, !"trace_event_type_funcs_amdgpu_dm_plane_state_template", i1 false, i1 false}
!310 = !{ptr @.str.97, !88, !"<string literal>", i1 false, i1 false}
!311 = !{ptr @print_fmt_amdgpu_dm_plane_state_template, !88, !"print_fmt_amdgpu_dm_plane_state_template", i1 false, i1 false}
!312 = !{ptr @.str.98, !29, !"<string literal>", i1 false, i1 false}
!313 = !{ptr @.str.99, !29, !"<string literal>", i1 false, i1 false}
!314 = !{ptr @.str.100, !29, !"<string literal>", i1 false, i1 false}
!315 = !{ptr @.str.101, !29, !"<string literal>", i1 false, i1 false}
!316 = !{ptr @.str.102, !29, !"<string literal>", i1 false, i1 false}
!317 = !{ptr @.str.103, !29, !"<string literal>", i1 false, i1 false}
!318 = !{ptr @.str.104, !29, !"<string literal>", i1 false, i1 false}
!319 = !{ptr @trace_event_fields_amdgpu_dm_atomic_state_template, !29, !"trace_event_fields_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!320 = !{ptr @trace_event_type_funcs_amdgpu_dm_atomic_state_template, !29, !"trace_event_type_funcs_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!321 = !{ptr @.str.105, !29, !"<string literal>", i1 false, i1 false}
!322 = !{ptr @print_fmt_amdgpu_dm_atomic_state_template, !29, !"print_fmt_amdgpu_dm_atomic_state_template", i1 false, i1 false}
!323 = !{ptr @.str.106, !45, !"<string literal>", i1 false, i1 false}
!324 = !{ptr @trace_event_fields_amdgpu_dm_atomic_check_finish, !45, !"trace_event_fields_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!325 = !{ptr @trace_event_type_funcs_amdgpu_dm_atomic_check_finish, !45, !"trace_event_type_funcs_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!326 = !{ptr @.str.107, !45, !"<string literal>", i1 false, i1 false}
!327 = !{ptr @print_fmt_amdgpu_dm_atomic_check_finish, !45, !"print_fmt_amdgpu_dm_atomic_check_finish", i1 false, i1 false}
!328 = !{ptr @.str.108, !49, !"<string literal>", i1 false, i1 false}
!329 = !{ptr @.str.109, !49, !"<string literal>", i1 false, i1 false}
!330 = !{ptr @.str.110, !49, !"<string literal>", i1 false, i1 false}
!331 = !{ptr @.str.111, !49, !"<string literal>", i1 false, i1 false}
!332 = !{ptr @.str.112, !49, !"<string literal>", i1 false, i1 false}
!333 = !{ptr @.str.113, !49, !"<string literal>", i1 false, i1 false}
!334 = !{ptr @.str.114, !49, !"<string literal>", i1 false, i1 false}
!335 = !{ptr @.str.115, !49, !"<string literal>", i1 false, i1 false}
!336 = !{ptr @.str.116, !49, !"<string literal>", i1 false, i1 false}
!337 = !{ptr @.str.117, !49, !"<string literal>", i1 false, i1 false}
!338 = !{ptr @.str.118, !49, !"<string literal>", i1 false, i1 false}
!339 = !{ptr @.str.119, !49, !"<string literal>", i1 false, i1 false}
!340 = !{ptr @.str.120, !49, !"<string literal>", i1 false, i1 false}
!341 = !{ptr @.str.121, !49, !"<string literal>", i1 false, i1 false}
!342 = !{ptr @.str.122, !49, !"<string literal>", i1 false, i1 false}
!343 = !{ptr @.str.123, !49, !"<string literal>", i1 false, i1 false}
!344 = !{ptr @.str.124, !49, !"<string literal>", i1 false, i1 false}
!345 = !{ptr @.str.125, !49, !"<string literal>", i1 false, i1 false}
!346 = !{ptr @.str.126, !49, !"<string literal>", i1 false, i1 false}
!347 = !{ptr @.str.127, !49, !"<string literal>", i1 false, i1 false}
!348 = !{ptr @.str.128, !49, !"<string literal>", i1 false, i1 false}
!349 = !{ptr @.str.129, !49, !"<string literal>", i1 false, i1 false}
!350 = !{ptr @.str.130, !49, !"<string literal>", i1 false, i1 false}
!351 = !{ptr @.str.131, !49, !"<string literal>", i1 false, i1 false}
!352 = !{ptr @.str.132, !49, !"<string literal>", i1 false, i1 false}
!353 = !{ptr @.str.133, !49, !"<string literal>", i1 false, i1 false}
!354 = !{ptr @trace_event_fields_amdgpu_dm_dc_pipe_state, !49, !"trace_event_fields_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!355 = !{ptr @trace_event_type_funcs_amdgpu_dm_dc_pipe_state, !49, !"trace_event_type_funcs_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!356 = !{ptr @.str.134, !49, !"<string literal>", i1 false, i1 false}
!357 = !{ptr @print_fmt_amdgpu_dm_dc_pipe_state, !49, !"print_fmt_amdgpu_dm_dc_pipe_state", i1 false, i1 false}
!358 = !{ptr @.str.135, !53, !"<string literal>", i1 false, i1 false}
!359 = !{ptr @.str.136, !53, !"<string literal>", i1 false, i1 false}
!360 = !{ptr @.str.137, !53, !"<string literal>", i1 false, i1 false}
!361 = !{ptr @.str.138, !53, !"<string literal>", i1 false, i1 false}
!362 = !{ptr @.str.139, !53, !"<string literal>", i1 false, i1 false}
!363 = !{ptr @.str.140, !53, !"<string literal>", i1 false, i1 false}
!364 = !{ptr @.str.141, !53, !"<string literal>", i1 false, i1 false}
!365 = !{ptr @.str.142, !53, !"<string literal>", i1 false, i1 false}
!366 = !{ptr @.str.143, !53, !"<string literal>", i1 false, i1 false}
!367 = !{ptr @.str.144, !53, !"<string literal>", i1 false, i1 false}
!368 = !{ptr @.str.145, !53, !"<string literal>", i1 false, i1 false}
!369 = !{ptr @.str.146, !53, !"<string literal>", i1 false, i1 false}
!370 = !{ptr @.str.147, !53, !"<string literal>", i1 false, i1 false}
!371 = !{ptr @.str.148, !53, !"<string literal>", i1 false, i1 false}
!372 = !{ptr @.str.149, !53, !"<string literal>", i1 false, i1 false}
!373 = !{ptr @.str.150, !53, !"<string literal>", i1 false, i1 false}
!374 = !{ptr @.str.151, !53, !"<string literal>", i1 false, i1 false}
!375 = !{ptr @trace_event_fields_amdgpu_dm_dc_clocks_state, !53, !"trace_event_fields_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!376 = !{ptr @trace_event_type_funcs_amdgpu_dm_dc_clocks_state, !53, !"trace_event_type_funcs_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!377 = !{ptr @.str.152, !53, !"<string literal>", i1 false, i1 false}
!378 = !{ptr @print_fmt_amdgpu_dm_dc_clocks_state, !53, !"print_fmt_amdgpu_dm_dc_clocks_state", i1 false, i1 false}
!379 = !{ptr @.str.153, !57, !"<string literal>", i1 false, i1 false}
!380 = !{ptr @.str.154, !57, !"<string literal>", i1 false, i1 false}
!381 = !{ptr @.str.155, !57, !"<string literal>", i1 false, i1 false}
!382 = !{ptr @.str.156, !57, !"<string literal>", i1 false, i1 false}
!383 = !{ptr @.str.157, !57, !"<string literal>", i1 false, i1 false}
!384 = !{ptr @.str.158, !57, !"<string literal>", i1 false, i1 false}
!385 = !{ptr @.str.159, !57, !"<string literal>", i1 false, i1 false}
!386 = !{ptr @.str.160, !57, !"<string literal>", i1 false, i1 false}
!387 = !{ptr @.str.161, !57, !"<string literal>", i1 false, i1 false}
!388 = !{ptr @trace_event_fields_amdgpu_dm_dce_clocks_state, !57, !"trace_event_fields_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!389 = !{ptr @trace_event_type_funcs_amdgpu_dm_dce_clocks_state, !57, !"trace_event_type_funcs_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!390 = !{ptr @.str.162, !57, !"<string literal>", i1 false, i1 false}
!391 = !{ptr @print_fmt_amdgpu_dm_dce_clocks_state, !57, !"print_fmt_amdgpu_dm_dce_clocks_state", i1 false, i1 false}
!392 = !{ptr @.str.163, !61, !"<string literal>", i1 false, i1 false}
!393 = !{ptr @.str.164, !61, !"<string literal>", i1 false, i1 false}
!394 = !{ptr @.str.165, !61, !"<string literal>", i1 false, i1 false}
!395 = !{ptr @.str.166, !61, !"<string literal>", i1 false, i1 false}
!396 = !{ptr @trace_event_fields_amdgpu_dmub_trace_high_irq, !61, !"trace_event_fields_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!397 = !{ptr @trace_event_type_funcs_amdgpu_dmub_trace_high_irq, !61, !"trace_event_type_funcs_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!398 = !{ptr @.str.167, !61, !"<string literal>", i1 false, i1 false}
!399 = !{ptr @print_fmt_amdgpu_dmub_trace_high_irq, !61, !"print_fmt_amdgpu_dmub_trace_high_irq", i1 false, i1 false}
!400 = !{ptr @.str.168, !65, !"<string literal>", i1 false, i1 false}
!401 = !{ptr @.str.169, !65, !"<string literal>", i1 false, i1 false}
!402 = !{ptr @.str.170, !65, !"<string literal>", i1 false, i1 false}
!403 = !{ptr @.str.171, !65, !"<string literal>", i1 false, i1 false}
!404 = !{ptr @trace_event_fields_amdgpu_refresh_rate_track, !65, !"trace_event_fields_amdgpu_refresh_rate_track", i1 false, i1 false}
!405 = !{ptr @trace_event_type_funcs_amdgpu_refresh_rate_track, !65, !"trace_event_type_funcs_amdgpu_refresh_rate_track", i1 false, i1 false}
!406 = !{ptr @.str.172, !65, !"<string literal>", i1 false, i1 false}
!407 = !{ptr @print_fmt_amdgpu_refresh_rate_track, !65, !"print_fmt_amdgpu_refresh_rate_track", i1 false, i1 false}
!408 = !{ptr @.str.173, !69, !"<string literal>", i1 false, i1 false}
!409 = !{ptr @.str.174, !69, !"<string literal>", i1 false, i1 false}
!410 = !{ptr @.str.175, !69, !"<string literal>", i1 false, i1 false}
!411 = !{ptr @.str.176, !69, !"<string literal>", i1 false, i1 false}
!412 = !{ptr @trace_event_fields_dcn_fpu, !69, !"trace_event_fields_dcn_fpu", i1 false, i1 false}
!413 = !{ptr @trace_event_type_funcs_dcn_fpu, !69, !"trace_event_type_funcs_dcn_fpu", i1 false, i1 false}
!414 = !{ptr @.str.177, !69, !"<string literal>", i1 false, i1 false}
!415 = !{ptr @.str.178, !69, !"<string literal>", i1 false, i1 false}
!416 = !{ptr @print_fmt_dcn_fpu, !69, !"print_fmt_dcn_fpu", i1 false, i1 false}
!417 = !{ptr @.str.179, !418, !"<string literal>", i1 false, i1 false}
!418 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2765, i32 10}
!419 = !{ptr @amdgpu_dm_funcs, !420, !"amdgpu_dm_funcs", i1 false, i1 false}
!420 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2764, i32 34}
!421 = !{ptr @dm_display_funcs, !422, !"dm_display_funcs", i1 false, i1 false}
!422 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4411, i32 42}
!423 = !{ptr @.str.180, !424, !"<string literal>", i1 false, i1 false}
!424 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 247, i32 4}
!425 = !{ptr @.str.181, !426, !"<string literal>", i1 false, i1 false}
!426 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2082, i32 4}
!427 = !{ptr @.str.182, !428, !"<string literal>", i1 false, i1 false}
!428 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2088, i32 5}
!429 = !{ptr @.str.183, !430, !"<string literal>", i1 false, i1 false}
!430 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1892, i32 18}
!431 = !{ptr @.str.184, !432, !"<string literal>", i1 false, i1 false}
!432 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1894, i32 19}
!433 = !{ptr @.str.185, !434, !"<string literal>", i1 false, i1 false}
!434 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1899, i32 19}
!435 = !{ptr @.str.186, !436, !"<string literal>", i1 false, i1 false}
!436 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1902, i32 19}
!437 = !{ptr @.str.187, !438, !"<string literal>", i1 false, i1 false}
!438 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1907, i32 18}
!439 = !{ptr @.str.188, !440, !"<string literal>", i1 false, i1 false}
!440 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1911, i32 18}
!441 = !{ptr @.str.189, !442, !"<string literal>", i1 false, i1 false}
!442 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1915, i32 18}
!443 = !{ptr @.str.190, !444, !"<string literal>", i1 false, i1 false}
!444 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1920, i32 18}
!445 = !{ptr @.str.191, !446, !"<string literal>", i1 false, i1 false}
!446 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1930, i32 3}
!447 = !{ptr @.str.192, !448, !"<string literal>", i1 false, i1 false}
!448 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1936, i32 3}
!449 = !{ptr @.str.193, !450, !"<string literal>", i1 false, i1 false}
!450 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1951, i32 3}
!451 = !{ptr @.str.194, !450, !"<string literal>", i1 false, i1 false}
!452 = !{ptr @dm_dmub_sw_init._entry, !450, !"_entry", i1 false, i1 false}
!453 = !{ptr @dm_dmub_sw_init._entry_ptr, !450, !"_entry_ptr", i1 false, i1 false}
!454 = !{ptr @.str.195, !455, !"<string literal>", i1 false, i1 false}
!455 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1960, i32 3}
!456 = !{ptr @.str.196, !457, !"<string literal>", i1 false, i1 false}
!457 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1973, i32 3}
!458 = !{ptr @.str.197, !459, !"<string literal>", i1 false, i1 false}
!459 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1997, i32 3}
!460 = !{ptr @.str.198, !461, !"<string literal>", i1 false, i1 false}
!461 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2023, i32 3}
!462 = !{ptr @.str.199, !463, !"<string literal>", i1 false, i1 false}
!463 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2030, i32 3}
!464 = distinct !{null, !465, !"<string literal>", i1 false, i1 false}
!465 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1864, i32 9}
!466 = distinct !{null, !467, !"<string literal>", i1 false, i1 false}
!467 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1872, i32 9}
!468 = !{ptr @.str.200, !469, !"<string literal>", i1 false, i1 false}
!469 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1785, i32 18}
!470 = !{ptr @.str.201, !471, !"<string literal>", i1 false, i1 false}
!471 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1789, i32 19}
!472 = !{ptr @.str.202, !473, !"<string literal>", i1 false, i1 false}
!473 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1811, i32 3}
!474 = !{ptr @.str.203, !475, !"<string literal>", i1 false, i1 false}
!475 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1816, i32 3}
!476 = !{ptr @.str.204, !477, !"<string literal>", i1 false, i1 false}
!477 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1823, i32 3}
!478 = !{ptr @.str.205, !479, !"<string literal>", i1 false, i1 false}
!479 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1828, i32 3}
!480 = !{ptr @.str.206, !479, !"<string literal>", i1 false, i1 false}
!481 = !{ptr @.str.207, !479, !"<string literal>", i1 false, i1 false}
!482 = !{ptr @.str.208, !479, !"<string literal>", i1 false, i1 false}
!483 = !{ptr @load_dmcu_fw._entry, !479, !"_entry", i1 false, i1 false}
!484 = !{ptr @load_dmcu_fw._entry_ptr, !479, !"_entry_ptr", i1 false, i1 false}
!485 = !{ptr @.str.210, !486, !"<string literal>", i1 false, i1 false}
!486 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1835, i32 3}
!487 = !{ptr @load_dmcu_fw._entry.209, !486, !"_entry", i1 false, i1 false}
!488 = !{ptr @load_dmcu_fw._entry_ptr.211, !486, !"_entry_ptr", i1 false, i1 false}
!489 = !{ptr @.str.212, !490, !"<string literal>", i1 false, i1 false}
!490 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1855, i32 2}
!491 = !{ptr @amdgpu_dm_audio_component_bind_ops, !492, !"amdgpu_dm_audio_component_bind_ops", i1 false, i1 false}
!492 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 950, i32 35}
!493 = !{ptr @amdgpu_dm_audio_component_ops, !494, !"amdgpu_dm_audio_component_ops", i1 false, i1 false}
!494 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 920, i32 45}
!495 = !{ptr @.str.213, !496, !"<string literal>", i1 false, i1 false}
!496 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 915, i32 2}
!497 = !{ptr @amdgpu_dm_init.__key, !498, !"__key", i1 false, i1 false}
!498 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1410, i32 2}
!499 = !{ptr @.str.214, !498, !"<string literal>", i1 false, i1 false}
!500 = !{ptr @amdgpu_dm_init.__key.215, !501, !"__key", i1 false, i1 false}
!501 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1411, i32 2}
!502 = !{ptr @.str.216, !501, !"<string literal>", i1 false, i1 false}
!503 = !{ptr @.str.217, !504, !"<string literal>", i1 false, i1 false}
!504 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1417, i32 3}
!505 = !{ptr @.str.218, !506, !"<string literal>", i1 false, i1 false}
!506 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1437, i32 3}
!507 = !{ptr @.str.219, !508, !"<string literal>", i1 false, i1 false}
!508 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1504, i32 3}
!509 = !{ptr @.str.220, !508, !"<string literal>", i1 false, i1 false}
!510 = !{ptr @amdgpu_dm_init._entry, !508, !"_entry", i1 false, i1 false}
!511 = !{ptr @amdgpu_dm_init._entry_ptr, !508, !"_entry_ptr", i1 false, i1 false}
!512 = !{ptr @.str.222, !513, !"<string literal>", i1 false, i1 false}
!513 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1512, i32 3}
!514 = !{ptr @amdgpu_dm_init._entry.221, !513, !"_entry", i1 false, i1 false}
!515 = !{ptr @amdgpu_dm_init._entry_ptr.223, !513, !"_entry_ptr", i1 false, i1 false}
!516 = !{ptr @.str.224, !513, !"<string literal>", i1 false, i1 false}
!517 = !{ptr @.str.226, !518, !"<string literal>", i1 false, i1 false}
!518 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1514, i32 3}
!519 = !{ptr @amdgpu_dm_init._entry.225, !518, !"_entry", i1 false, i1 false}
!520 = !{ptr @amdgpu_dm_init._entry_ptr.227, !518, !"_entry_ptr", i1 false, i1 false}
!521 = !{ptr @.str.228, !522, !"<string literal>", i1 false, i1 false}
!522 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1541, i32 3}
!523 = !{ptr @.str.229, !524, !"<string literal>", i1 false, i1 false}
!524 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1549, i32 3}
!525 = !{ptr @.str.230, !526, !"<string literal>", i1 false, i1 false}
!526 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1566, i32 3}
!527 = !{ptr @.str.231, !528, !"<string literal>", i1 false, i1 false}
!528 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1569, i32 3}
!529 = !{ptr @.str.232, !530, !"<string literal>", i1 false, i1 false}
!530 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1588, i32 4}
!531 = !{ptr @.str.233, !532, !"<string literal>", i1 false, i1 false}
!532 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1590, i32 4}
!533 = !{ptr @.str.235, !534, !"<string literal>", i1 false, i1 false}
!534 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1602, i32 4}
!535 = !{ptr @amdgpu_dm_init._entry.234, !534, !"_entry", i1 false, i1 false}
!536 = !{ptr @amdgpu_dm_init._entry_ptr.236, !534, !"_entry_ptr", i1 false, i1 false}
!537 = !{ptr @.str.237, !538, !"<string literal>", i1 false, i1 false}
!538 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1606, i32 29}
!539 = !{ptr @.str.238, !538, !"<string literal>", i1 false, i1 false}
!540 = !{ptr @.str.239, !541, !"<string literal>", i1 false, i1 false}
!541 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1608, i32 4}
!542 = !{ptr @.str.240, !543, !"<string literal>", i1 false, i1 false}
!543 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1631, i32 3}
!544 = !{ptr @.str.241, !545, !"<string literal>", i1 false, i1 false}
!545 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1652, i32 2}
!546 = distinct !{null, !547, !"amdgpu_stutter_quirk_list", i1 false, i1 false}
!547 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1370, i32 42}
!548 = !{ptr @.str.242, !549, !"<string literal>", i1 false, i1 false}
!549 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1037, i32 3}
!550 = !{ptr @.str.243, !551, !"<string literal>", i1 false, i1 false}
!551 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1043, i32 3}
!552 = !{ptr @.str.244, !553, !"<string literal>", i1 false, i1 false}
!553 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1049, i32 3}
!554 = !{ptr @.str.245, !555, !"<string literal>", i1 false, i1 false}
!555 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1054, i32 3}
!556 = !{ptr @.str.246, !555, !"<string literal>", i1 false, i1 false}
!557 = !{ptr @dm_dmub_hw_init._entry, !555, !"_entry", i1 false, i1 false}
!558 = !{ptr @dm_dmub_hw_init._entry_ptr, !555, !"_entry_ptr", i1 false, i1 false}
!559 = !{ptr @.str.248, !560, !"<string literal>", i1 false, i1 false}
!560 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1061, i32 3}
!561 = !{ptr @dm_dmub_hw_init._entry.247, !560, !"_entry", i1 false, i1 false}
!562 = !{ptr @dm_dmub_hw_init._entry_ptr.249, !560, !"_entry_ptr", i1 false, i1 false}
!563 = !{ptr @.str.250, !564, !"<string literal>", i1 false, i1 false}
!564 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1137, i32 3}
!565 = !{ptr @.str.252, !566, !"<string literal>", i1 false, i1 false}
!566 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1144, i32 3}
!567 = !{ptr @dm_dmub_hw_init._entry.251, !566, !"_entry", i1 false, i1 false}
!568 = !{ptr @dm_dmub_hw_init._entry_ptr.253, !566, !"_entry_ptr", i1 false, i1 false}
!569 = !{ptr @.str.254, !570, !"<string literal>", i1 false, i1 false}
!570 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1155, i32 3}
!571 = !{ptr @.str.256, !572, !"<string literal>", i1 false, i1 false}
!572 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1159, i32 2}
!573 = !{ptr @dm_dmub_hw_init._entry.255, !572, !"_entry", i1 false, i1 false}
!574 = !{ptr @dm_dmub_hw_init._entry_ptr.257, !572, !"_entry_ptr", i1 false, i1 false}
!575 = !{ptr @.str.258, !576, !"<string literal>", i1 false, i1 false}
!576 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1349, i32 9}
!577 = !{ptr @.str.259, !578, !"<string literal>", i1 false, i1 false}
!578 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1352, i32 4}
!579 = !{ptr @hpd_rx_irq_create_workqueue.__key, !580, !"__key", i1 false, i1 false}
!580 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1356, i32 3}
!581 = !{ptr @.str.260, !580, !"<string literal>", i1 false, i1 false}
!582 = !{ptr @init_completion.__key, !583, !"__key", i1 false, i1 false}
!583 = !{!"../include/linux/completion.h", i32 87, i32 2}
!584 = !{ptr @.str.261, !583, !"<string literal>", i1 false, i1 false}
!585 = !{ptr @.str.262, !586, !"<string literal>", i1 false, i1 false}
!586 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4169, i32 3}
!587 = distinct !{null, !588, !"__already_done", i1 false, i1 false}
!588 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4175, i32 2}
!589 = !{ptr @.str.263, !590, !"<string literal>", i1 false, i1 false}
!590 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4186, i32 4}
!591 = !{ptr @.str.264, !592, !"<string literal>", i1 false, i1 false}
!592 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4214, i32 4}
!593 = !{ptr @.str.265, !594, !"<string literal>", i1 false, i1 false}
!594 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4224, i32 4}
!595 = !{ptr @.str.266, !596, !"<string literal>", i1 false, i1 false}
!596 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4267, i32 4}
!597 = !{ptr @.str.267, !598, !"<string literal>", i1 false, i1 false}
!598 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4282, i32 4}
!599 = !{ptr @.str.268, !600, !"<string literal>", i1 false, i1 false}
!600 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4287, i32 4}
!601 = !{ptr @.str.269, !602, !"<string literal>", i1 false, i1 false}
!602 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4294, i32 4}
!603 = !{ptr @.str.270, !604, !"<string literal>", i1 false, i1 false}
!604 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4326, i32 4}
!605 = !{ptr @amdgpu_dm_mode_funcs, !606, !"amdgpu_dm_mode_funcs", i1 false, i1 false}
!606 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2799, i32 43}
!607 = !{ptr @.str.271, !608, !"<string literal>", i1 false, i1 false}
!608 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10932, i32 3}
!609 = !{ptr @.str.272, !610, !"<string literal>", i1 false, i1 false}
!610 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10950, i32 4}
!611 = !{ptr @.str.273, !612, !"<string literal>", i1 false, i1 false}
!612 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10984, i32 4}
!613 = !{ptr @.str.274, !614, !"<string literal>", i1 false, i1 false}
!614 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10993, i32 4}
!615 = !{ptr @.str.275, !616, !"<string literal>", i1 false, i1 false}
!616 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10999, i32 4}
!617 = !{ptr @.str.276, !618, !"<string literal>", i1 false, i1 false}
!618 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11038, i32 5}
!619 = !{ptr @.str.277, !620, !"<string literal>", i1 false, i1 false}
!620 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11052, i32 4}
!621 = !{ptr @.str.278, !622, !"<string literal>", i1 false, i1 false}
!622 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11065, i32 4}
!623 = !{ptr @.str.279, !624, !"<string literal>", i1 false, i1 false}
!624 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11078, i32 4}
!625 = !{ptr @.str.280, !626, !"<string literal>", i1 false, i1 false}
!626 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11099, i32 3}
!627 = !{ptr @.str.281, !628, !"<string literal>", i1 false, i1 false}
!628 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11106, i32 4}
!629 = !{ptr @.str.282, !630, !"<string literal>", i1 false, i1 false}
!630 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11113, i32 4}
!631 = !{ptr @.str.283, !632, !"<string literal>", i1 false, i1 false}
!632 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11203, i32 4}
!633 = !{ptr @.str.284, !634, !"<string literal>", i1 false, i1 false}
!634 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11209, i32 4}
!635 = !{ptr @.str.285, !636, !"<string literal>", i1 false, i1 false}
!636 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11234, i32 4}
!637 = !{ptr @.str.286, !638, !"<string literal>", i1 false, i1 false}
!638 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11239, i32 4}
!639 = !{ptr @.str.287, !640, !"<string literal>", i1 false, i1 false}
!640 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11306, i32 3}
!641 = !{ptr @.str.288, !642, !"<string literal>", i1 false, i1 false}
!642 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11308, i32 3}
!643 = !{ptr @.str.289, !644, !"<string literal>", i1 false, i1 false}
!644 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11310, i32 3}
!645 = distinct !{null, !41, !"__already_done", i1 false, i1 false}
!646 = !{ptr @.str.290, !41, !"<string literal>", i1 false, i1 false}
!647 = distinct !{null, !41, !"__warned", i1 false, i1 false}
!648 = !{ptr @.str.291, !41, !"<string literal>", i1 false, i1 false}
!649 = distinct !{null, !650, !"__already_done", i1 false, i1 false}
!650 = !{!"../include/linux/cpumask.h", i32 108, i32 2}
!651 = !{ptr @.str.292, !650, !"<string literal>", i1 false, i1 false}
!652 = !{ptr @.str.293, !653, !"<string literal>", i1 false, i1 false}
!653 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10647, i32 4}
!654 = !{ptr @.str.294, !655, !"<string literal>", i1 false, i1 false}
!655 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10679, i32 3}
!656 = !{ptr @.str.295, !657, !"<string literal>", i1 false, i1 false}
!657 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10729, i32 3}
!658 = !{ptr @.str.296, !659, !"<string literal>", i1 false, i1 false}
!659 = !{!"../include/drm/drm_atomic_helper.h", i32 220, i32 2}
!660 = !{ptr @.str.297, !661, !"<string literal>", i1 false, i1 false}
!661 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10565, i32 3}
!662 = !{ptr @.str.298, !663, !"<string literal>", i1 false, i1 false}
!663 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10580, i32 3}
!664 = !{ptr @.str.299, !665, !"<string literal>", i1 false, i1 false}
!665 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10592, i32 3}
!666 = !{ptr @.str.300, !667, !"<string literal>", i1 false, i1 false}
!667 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10607, i32 4}
!668 = !{ptr @.str.301, !669, !"<string literal>", i1 false, i1 false}
!669 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7680, i32 5}
!670 = !{ptr @.str.302, !671, !"<string literal>", i1 false, i1 false}
!671 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7683, i32 5}
!672 = !{ptr @.str.303, !673, !"<string literal>", i1 false, i1 false}
!673 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7686, i32 5}
!674 = !{ptr @.str.304, !675, !"<string literal>", i1 false, i1 false}
!675 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 5521, i32 3}
!676 = !{ptr @.str.305, !677, !"<string literal>", i1 false, i1 false}
!677 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 5289, i32 3}
!678 = distinct !{null, !679, !"alpha_formats", i1 false, i1 false}
!679 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 5389, i32 25}
!680 = !{ptr @.str.306, !681, !"<string literal>", i1 false, i1 false}
!681 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10246, i32 4}
!682 = !{ptr @__func__.dm_update_crtc_state, !681, !"<string literal>", i1 false, i1 false}
!683 = !{ptr @.str.307, !684, !"<string literal>", i1 false, i1 false}
!684 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10284, i32 4}
!685 = !{ptr @.str.308, !686, !"<string literal>", i1 false, i1 false}
!686 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10293, i32 2}
!687 = !{ptr @.str.309, !688, !"<string literal>", i1 false, i1 false}
!688 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10315, i32 4}
!689 = !{ptr @.str.310, !690, !"<string literal>", i1 false, i1 false}
!690 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10338, i32 3}
!691 = !{ptr @.str.311, !692, !"<string literal>", i1 false, i1 false}
!692 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10382, i32 4}
!693 = !{ptr @.str.312, !694, !"<string literal>", i1 false, i1 false}
!694 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7158, i32 17}
!695 = !{ptr @.str.313, !696, !"<string literal>", i1 false, i1 false}
!696 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7158, i32 29}
!697 = !{ptr @.str.314, !698, !"<string literal>", i1 false, i1 false}
!698 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6306, i32 4}
!699 = !{ptr @.str.315, !700, !"<string literal>", i1 false, i1 false}
!700 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 5679, i32 2}
!701 = !{ptr @.str.316, !702, !"<string literal>", i1 false, i1 false}
!702 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10840, i32 4}
!703 = !{ptr @.str.317, !704, !"<string literal>", i1 false, i1 false}
!704 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10085, i32 4}
!705 = distinct !{null, !45, !"__already_done", i1 false, i1 false}
!706 = distinct !{null, !45, !"__warned", i1 false, i1 false}
!707 = !{ptr @amdgpu_dm_mode_config_helperfuncs, !708, !"amdgpu_dm_mode_config_helperfuncs", i1 false, i1 false}
!708 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2807, i32 44}
!709 = distinct !{null, !710, !"__already_done", i1 false, i1 false}
!710 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9560, i32 3}
!711 = !{ptr @.str.318, !712, !"<string literal>", i1 false, i1 false}
!712 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9622, i32 4}
!713 = !{ptr @__func__.amdgpu_dm_atomic_commit_tail, !714, !"<string literal>", i1 false, i1 false}
!714 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9640, i32 5}
!715 = !{ptr @.str.319, !716, !"<string literal>", i1 false, i1 false}
!716 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9655, i32 4}
!717 = !{ptr @.str.320, !718, !"<string literal>", i1 false, i1 false}
!718 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9698, i32 5}
!719 = !{ptr @.str.321, !718, !"<string literal>", i1 false, i1 false}
!720 = !{ptr @.str.322, !721, !"<string literal>", i1 false, i1 false}
!721 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9885, i32 6}
!722 = distinct !{null, !33, !"__already_done", i1 false, i1 false}
!723 = distinct !{null, !33, !"__warned", i1 false, i1 false}
!724 = !{ptr @.str.323, !725, !"<string literal>", i1 false, i1 false}
!725 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9073, i32 3}
!726 = !{ptr @__func__.amdgpu_dm_handle_vrr_transition, !725, !"<string literal>", i1 false, i1 false}
!727 = !{ptr @.str.324, !728, !"<string literal>", i1 false, i1 false}
!728 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9081, i32 3}
!729 = !{ptr @.str.325, !730, !"<string literal>", i1 false, i1 false}
!730 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6603, i32 2}
!731 = !{ptr @.str.326, !730, !"<string literal>", i1 false, i1 false}
!732 = !{ptr @.str.327, !730, !"<string literal>", i1 false, i1 false}
!733 = !{ptr @.str.328, !734, !"<string literal>", i1 false, i1 false}
!734 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9136, i32 3}
!735 = !{ptr @.str.329, !736, !"<string literal>", i1 false, i1 false}
!736 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9203, i32 4}
!737 = !{ptr @.str.330, !738, !"<string literal>", i1 false, i1 false}
!738 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9212, i32 3}
!739 = !{ptr @.str.331, !740, !"<string literal>", i1 false, i1 false}
!740 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9233, i32 4}
!741 = !{ptr @.str.332, !742, !"<string literal>", i1 false, i1 false}
!742 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 9246, i32 3}
!743 = !{ptr @__func__.amdgpu_dm_commit_planes, !742, !"<string literal>", i1 false, i1 false}
!744 = !{ptr @.str.333, !745, !"<string literal>", i1 false, i1 false}
!745 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8845, i32 2}
!746 = !{ptr @.str.334, !745, !"<string literal>", i1 false, i1 false}
!747 = !{ptr @.str.335, !745, !"<string literal>", i1 false, i1 false}
!748 = !{ptr @handle_cursor_update.__UNIQUE_ID_ddebug472, !745, !"__UNIQUE_ID_ddebug472", i1 false, i1 false}
!749 = !{ptr @.str.336, !745, !"<string literal>", i1 false, i1 false}
!750 = !{ptr @.str.337, !751, !"<string literal>", i1 false, i1 false}
!751 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8884, i32 4}
!752 = !{ptr @.str.338, !753, !"<string literal>", i1 false, i1 false}
!753 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8888, i32 4}
!754 = !{ptr @.str.339, !755, !"<string literal>", i1 false, i1 false}
!755 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8797, i32 3}
!756 = !{ptr @__func__.get_cursor_position, !755, !"<string literal>", i1 false, i1 false}
!757 = !{ptr @.str.340, !758, !"<string literal>", i1 false, i1 false}
!758 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8985, i32 3}
!759 = !{ptr @.str.341, !760, !"<string literal>", i1 false, i1 false}
!760 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8907, i32 2}
!761 = !{ptr @.str.342, !760, !"<string literal>", i1 false, i1 false}
!762 = !{ptr @prepare_flip_isr.__UNIQUE_ID_ddebug473, !760, !"__UNIQUE_ID_ddebug473", i1 false, i1 false}
!763 = !{ptr @.str.343, !760, !"<string literal>", i1 false, i1 false}
!764 = !{ptr @.str.344, !765, !"<string literal>", i1 false, i1 false}
!765 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1010, i32 3}
!766 = !{ptr @.str.345, !767, !"<string literal>", i1 false, i1 false}
!767 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3975, i32 4}
!768 = !{ptr @.str.346, !769, !"<string literal>", i1 false, i1 false}
!769 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3979, i32 4}
!770 = !{ptr @dm_atomic_state_funcs, !771, !"dm_atomic_state_funcs", i1 false, i1 false}
!771 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3806, i32 39}
!772 = !{ptr @.str.347, !773, !"<string literal>", i1 false, i1 false}
!773 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4087, i32 3}
!774 = !{ptr @.str.348, !775, !"<string literal>", i1 false, i1 false}
!775 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4105, i32 3}
!776 = !{ptr @rgb_formats, !777, !"rgb_formats", i1 false, i1 false}
!777 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7795, i32 23}
!778 = !{ptr @overlay_formats, !779, !"overlay_formats", i1 false, i1 false}
!779 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7812, i32 23}
!780 = distinct !{null, !781, !"cursor_formats", i1 false, i1 false}
!781 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7821, i32 18}
!782 = !{ptr @dm_plane_funcs, !783, !"dm_plane_funcs", i1 false, i1 false}
!783 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7533, i32 37}
!784 = !{ptr @dm_plane_helper_funcs, !785, !"dm_plane_helper_funcs", i1 false, i1 false}
!785 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7781, i32 44}
!786 = !{ptr @.str.349, !787, !"<string literal>", i1 false, i1 false}
!787 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7558, i32 3}
!788 = !{ptr @.str.350, !789, !"<string literal>", i1 false, i1 false}
!789 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7574, i32 3}
!790 = !{ptr @.str.351, !789, !"<string literal>", i1 false, i1 false}
!791 = !{ptr @dm_plane_helper_prepare_fb._entry, !789, !"_entry", i1 false, i1 false}
!792 = !{ptr @dm_plane_helper_prepare_fb._entry_ptr, !789, !"_entry_ptr", i1 false, i1 false}
!793 = !{ptr @.str.352, !794, !"<string literal>", i1 false, i1 false}
!794 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7586, i32 4}
!795 = !{ptr @.str.353, !796, !"<string literal>", i1 false, i1 false}
!796 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7595, i32 3}
!797 = !{ptr @.str.354, !798, !"<string literal>", i1 false, i1 false}
!798 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7645, i32 3}
!799 = !{ptr @.str.355, !800, !"<string literal>", i1 false, i1 false}
!800 = !{!"../drivers/gpu/drm/amd/amdgpu/../amdgpu/amdgpu_object.h", i32 179, i32 4}
!801 = !{ptr @.str.356, !800, !"<string literal>", i1 false, i1 false}
!802 = !{ptr @.str.357, !800, !"<string literal>", i1 false, i1 false}
!803 = !{ptr @amdgpu_bo_reserve._entry, !800, !"_entry", i1 false, i1 false}
!804 = !{ptr @amdgpu_bo_reserve._entry_ptr, !800, !"_entry_ptr", i1 false, i1 false}
!805 = distinct !{null, !806, !"<string literal>", i1 false, i1 false}
!806 = !{!"../include/drm/ttm/ttm_bo_driver.h", i32 140, i32 7}
!807 = distinct !{null, !21, !"__already_done", i1 false, i1 false}
!808 = distinct !{null, !21, !"__warned", i1 false, i1 false}
!809 = distinct !{null, !25, !"__already_done", i1 false, i1 false}
!810 = distinct !{null, !25, !"__warned", i1 false, i1 false}
!811 = !{ptr @amdgpu_dm_crtc_funcs, !812, !"amdgpu_dm_crtc_funcs", i1 false, i1 false}
!812 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6674, i32 36}
!813 = !{ptr @amdgpu_dm_crtc_helper_funcs, !814, !"amdgpu_dm_crtc_helper_funcs", i1 false, i1 false}
!814 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7324, i32 43}
!815 = !{ptr @.str.359, !816, !"<string literal>", i1 false, i1 false}
!816 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7302, i32 3}
!817 = !{ptr @.str.360, !818, !"<string literal>", i1 false, i1 false}
!818 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7313, i32 2}
!819 = distinct !{null, !17, !"__already_done", i1 false, i1 false}
!820 = distinct !{null, !17, !"__warned", i1 false, i1 false}
!821 = !{ptr @amdgpu_dm_encoder_funcs, !822, !"amdgpu_dm_encoder_funcs", i1 false, i1 false}
!822 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4602, i32 39}
!823 = !{ptr @.str.361, !824, !"<string literal>", i1 false, i1 false}
!824 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8517, i32 2}
!825 = !{ptr @__func__.amdgpu_dm_connector_init, !824, !"<string literal>", i1 false, i1 false}
!826 = !{ptr @.str.362, !827, !"<string literal>", i1 false, i1 false}
!827 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8521, i32 3}
!828 = !{ptr @.str.363, !829, !"<string literal>", i1 false, i1 false}
!829 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8529, i32 3}
!830 = !{ptr @.str.364, !831, !"<string literal>", i1 false, i1 false}
!831 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8543, i32 3}
!832 = !{ptr @.str.365, !833, !"<string literal>", i1 false, i1 false}
!833 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8490, i32 51}
!834 = !{ptr @amdgpu_dm_i2c_algo, !835, !"amdgpu_dm_i2c_algo", i1 false, i1 false}
!835 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8470, i32 35}
!836 = !{ptr @amdgpu_dm_connector_funcs, !837, !"amdgpu_dm_connector_funcs", i1 false, i1 false}
!837 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6943, i32 41}
!838 = !{ptr @amdgpu_dm_connector_helper_funcs, !839, !"amdgpu_dm_connector_helper_funcs", i1 false, i1 false}
!839 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7212, i32 1}
!840 = !{ptr @add_fs_modes.common_rates, !841, !"common_rates", i1 false, i1 false}
!841 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 8245, i32 24}
!842 = !{ptr @.str.366, !843, !"<string literal>", i1 false, i1 false}
!843 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 874, i32 4}
!844 = !{ptr @.str.367, !845, !"<string literal>", i1 false, i1 false}
!845 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 877, i32 4}
!846 = !{ptr @.str.368, !845, !"<string literal>", i1 false, i1 false}
!847 = !{ptr @amdgpu_dm_fbc_init._entry, !845, !"_entry", i1 false, i1 false}
!848 = !{ptr @amdgpu_dm_fbc_init._entry_ptr, !845, !"_entry_ptr", i1 false, i1 false}
!849 = distinct !{null, !13, !"__already_done", i1 false, i1 false}
!850 = distinct !{null, !13, !"__warned", i1 false, i1 false}
!851 = !{ptr @.str.369, !852, !"<string literal>", i1 false, i1 false}
!852 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2490, i32 3}
!853 = !{ptr @.str.370, !854, !"<string literal>", i1 false, i1 false}
!854 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2500, i32 3}
!855 = !{ptr @.str.371, !856, !"<string literal>", i1 false, i1 false}
!856 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2513, i32 3}
!857 = !{ptr @.str.372, !858, !"<string literal>", i1 false, i1 false}
!858 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4060, i32 37}
!859 = !{ptr @.str.373, !860, !"<string literal>", i1 false, i1 false}
!860 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4070, i32 3}
!861 = !{ptr @.str.374, !862, !"<string literal>", i1 false, i1 false}
!862 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4072, i32 3}
!863 = !{ptr @amdgpu_dm_backlight_ops, !864, !"amdgpu_dm_backlight_ops", i1 false, i1 false}
!864 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 4041, i32 35}
!865 = !{ptr @.str.375, !866, !"<string literal>", i1 false, i1 false}
!866 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3377, i32 4}
!867 = !{ptr @.str.376, !868, !"<string literal>", i1 false, i1 false}
!868 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3399, i32 4}
!869 = !{ptr @.str.377, !870, !"<string literal>", i1 false, i1 false}
!870 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3421, i32 3}
!871 = !{ptr @.str.378, !872, !"<string literal>", i1 false, i1 false}
!872 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 542, i32 2}
!873 = !{ptr @.str.379, !872, !"<string literal>", i1 false, i1 false}
!874 = !{ptr @dm_crtc_high_irq.__UNIQUE_ID_ddebug455, !872, !"__UNIQUE_ID_ddebug455", i1 false, i1 false}
!875 = !{ptr @.str.380, !872, !"<string literal>", i1 false, i1 false}
!876 = !{ptr @.str.381, !877, !"<string literal>", i1 false, i1 false}
!877 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 380, i32 3}
!878 = !{ptr @.str.382, !877, !"<string literal>", i1 false, i1 false}
!879 = !{ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug451, !877, !"__UNIQUE_ID_ddebug451", i1 false, i1 false}
!880 = !{ptr @.str.383, !877, !"<string literal>", i1 false, i1 false}
!881 = !{ptr @.str.384, !882, !"<string literal>", i1 false, i1 false}
!882 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 387, i32 3}
!883 = !{ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug452, !882, !"__UNIQUE_ID_ddebug452", i1 false, i1 false}
!884 = !{ptr @.str.385, !882, !"<string literal>", i1 false, i1 false}
!885 = !{ptr @.str.386, !886, !"<string literal>", i1 false, i1 false}
!886 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 457, i32 2}
!887 = !{ptr @dm_pflip_high_irq.__UNIQUE_ID_ddebug453, !886, !"__UNIQUE_ID_ddebug453", i1 false, i1 false}
!888 = !{ptr @.str.387, !886, !"<string literal>", i1 false, i1 false}
!889 = !{ptr @.str.388, !890, !"<string literal>", i1 false, i1 false}
!890 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2572, i32 3}
!891 = !{ptr @.str.389, !892, !"<string literal>", i1 false, i1 false}
!892 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3181, i32 3}
!893 = !{ptr @schedule_hpd_rx_offload_work.__key, !894, !"__key", i1 false, i1 false}
!894 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3185, i32 2}
!895 = !{ptr @.str.390, !894, !"<string literal>", i1 false, i1 false}
!896 = !{ptr @.str.391, !897, !"<string literal>", i1 false, i1 false}
!897 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3190, i32 2}
!898 = !{ptr @.str.392, !899, !"<string literal>", i1 false, i1 false}
!899 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1299, i32 3}
!900 = !{ptr @.str.393, !901, !"<string literal>", i1 false, i1 false}
!901 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3132, i32 3}
!902 = !{ptr @.str.394, !903, !"<string literal>", i1 false, i1 false}
!903 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3171, i32 3}
!904 = !{ptr @.str.395, !905, !"<string literal>", i1 false, i1 false}
!905 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 3483, i32 4}
!906 = !{ptr @.str.396, !907, !"<string literal>", i1 false, i1 false}
!907 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 489, i32 3}
!908 = !{ptr @.str.397, !907, !"<string literal>", i1 false, i1 false}
!909 = !{ptr @dm_vupdate_high_irq.__UNIQUE_ID_ddebug454, !907, !"__UNIQUE_ID_ddebug454", i1 false, i1 false}
!910 = !{ptr @.str.398, !907, !"<string literal>", i1 false, i1 false}
!911 = distinct !{null, !65, !"__already_done", i1 false, i1 false}
!912 = distinct !{null, !65, !"__warned", i1 false, i1 false}
!913 = !{ptr @.str.399, !914, !"<string literal>", i1 false, i1 false}
!914 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2306, i32 5}
!915 = !{ptr @.str.400, !914, !"<string literal>", i1 false, i1 false}
!916 = !{ptr @dm_gpureset_toggle_interrupts._entry, !914, !"_entry", i1 false, i1 false}
!917 = !{ptr @dm_gpureset_toggle_interrupts._entry_ptr, !914, !"_entry_ptr", i1 false, i1 false}
!918 = !{ptr @.str.401, !914, !"<string literal>", i1 false, i1 false}
!919 = !{ptr @.str.403, !920, !"<string literal>", i1 false, i1 false}
!920 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2312, i32 6}
!921 = !{ptr @dm_gpureset_toggle_interrupts._entry.402, !920, !"_entry", i1 false, i1 false}
!922 = !{ptr @dm_gpureset_toggle_interrupts._entry_ptr.404, !920, !"_entry_ptr", i1 false, i1 false}
!923 = !{ptr @.str.405, !924, !"<string literal>", i1 false, i1 false}
!924 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1178, i32 3}
!925 = !{ptr @.str.406, !924, !"<string literal>", i1 false, i1 false}
!926 = !{ptr @dm_dmub_hw_resume._entry, !924, !"_entry", i1 false, i1 false}
!927 = !{ptr @dm_dmub_hw_resume._entry_ptr, !924, !"_entry_ptr", i1 false, i1 false}
!928 = !{ptr @dm_dmub_hw_resume._entry.407, !929, !"_entry", i1 false, i1 false}
!929 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 1184, i32 4}
!930 = !{ptr @dm_dmub_hw_resume._entry_ptr.408, !929, !"_entry_ptr", i1 false, i1 false}
!931 = !{ptr @.str.409, !932, !"<string literal>", i1 false, i1 false}
!932 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2228, i32 3}
!933 = !{ptr @update_connector_ext_caps.pre_computed_values, !934, !"pre_computed_values", i1 false, i1 false}
!934 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 2819, i32 18}
!935 = !{ptr @.str.410, !936, !"<string literal>", i1 false, i1 false}
!936 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6970, i32 3}
!937 = !{ptr @.str.411, !938, !"<string literal>", i1 false, i1 false}
!938 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7032, i32 4}
!939 = !{ptr @.str.412, !940, !"<string literal>", i1 false, i1 false}
!940 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7039, i32 4}
!941 = !{ptr @.str.413, !942, !"<string literal>", i1 false, i1 false}
!942 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7054, i32 3}
!943 = !{ptr @.str.414, !944, !"<string literal>", i1 false, i1 false}
!944 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6388, i32 3}
!945 = !{ptr @.str.415, !946, !"<string literal>", i1 false, i1 false}
!946 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 6437, i32 3}
!947 = !{ptr @.str.416, !948, !"<string literal>", i1 false, i1 false}
!948 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 7398, i32 3}
!949 = !{ptr @.str.417, !950, !"<string literal>", i1 false, i1 false}
!950 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 10006, i32 3}
!951 = !{ptr @.str.418, !952, !"<string literal>", i1 false, i1 false}
!952 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11366, i32 3}
!953 = !{ptr @.str.419, !954, !"<string literal>", i1 false, i1 false}
!954 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11374, i32 4}
!955 = !{ptr @.str.420, !956, !"<string literal>", i1 false, i1 false}
!956 = !{!"../drivers/gpu/drm/amd/amdgpu/../display/amdgpu_dm/amdgpu_dm.c", i32 11386, i32 3}
!957 = !{ptr @.str.421, !956, !"<string literal>", i1 false, i1 false}
!958 = !{ptr @dm_edid_parser_send_cea._entry, !956, !"_entry", i1 false, i1 false}
!959 = !{ptr @dm_edid_parser_send_cea._entry_ptr, !956, !"_entry_ptr", i1 false, i1 false}
!960 = distinct !{null, !5, !"__already_done", i1 false, i1 false}
!961 = distinct !{null, !5, !"__warned", i1 false, i1 false}
!962 = distinct !{null, !1, !"__already_done", i1 false, i1 false}
!963 = distinct !{null, !1, !"__warned", i1 false, i1 false}
!964 = !{!"sp"}
!965 = !{i32 1, !"wchar_size", i32 2}
!966 = !{i32 1, !"min_enum_size", i32 4}
!967 = !{i32 8, !"branch-target-enforcement", i32 0}
!968 = !{i32 8, !"sign-return-address", i32 0}
!969 = !{i32 8, !"sign-return-address-all", i32 0}
!970 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!971 = !{i32 7, !"uwtable", i32 1}
!972 = !{i32 7, !"frame-pointer", i32 2}
!973 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!974 = !{!"branch_weights", i32 2000, i32 1}
!975 = !{!"branch_weights", i32 1, i32 2000}
!976 = !{!"auto-init"}
!977 = !{i8 0, i8 2}
!978 = !{i64 2148603043}
!979 = !{i64 2148517507, i64 2148517539, i64 2148517568, i64 2148517602, i64 2148517633, i64 2148517656}
!980 = !{i64 2150204752}
!981 = !{ptr @__drm_atomic_state_free, ptr @__drm_crtc_commit_free}
!982 = !{i64 2149080340, i64 2149080345, i64 2149080358, i64 2149080402, i64 2149080436, i64 2149080457}
!983 = !{i64 2158001290}
!984 = !{i64 2158001515}
!985 = !{i64 2149649595}
!986 = !{i64 2149650631}
!987 = !{i64 2157984553}
!988 = !{i64 2157984778}
!989 = !{i64 2158175153}
!990 = !{i64 2158175382}
!991 = !{i64 2149105527, i64 2149105807, i64 2149106141, i64 2149106475}
!992 = !{i64 2163219010, i64 2163219536, i64 2163219047, i64 2163219103, i64 2163219137, i64 2163219161, i64 2163219202, i64 2163219223, i64 2163219251, i64 2163219285}
!993 = !{i64 2148515042, i64 2148515074, i64 2148515103, i64 2148515137, i64 2148515168, i64 2148515191}
!994 = !{i64 2158197023}
!995 = !{i64 2158197264}
!996 = !{i64 2148513512, i64 2148513538, i64 2148513567, i64 2148513601, i64 2148513632, i64 2148513655}
!997 = !{i64 2158134924}
!998 = !{i64 2158135165}
!999 = !{i64 1619983, i64 1620010, i64 1620032, i64 1620060}
!1000 = !{i64 1620391, i64 1620418, i64 1620451, i64 1620472, i64 1620499, i64 1620525}
!1001 = !{i64 2163121401, i64 2163121926, i64 2163121438, i64 2163121494, i64 2163121528, i64 2163121552, i64 2163121593, i64 2163121614, i64 2163121642, i64 2163121676}
!1002 = !{i32 0, i32 33}
!1003 = !{!"branch_weights", i32 1, i32 4000, i32 1}
!1004 = !{i64 2158077393}
!1005 = !{i64 2158077622}
!1006 = !{i64 2158099114}
!1007 = !{i64 2158099347}
!1008 = !{i64 2158059865}
!1009 = !{i64 2158060092}
!1010 = !{i64 2158042109}
!1011 = !{i64 2158042346}
!1012 = !{i64 2158292653}
!1013 = !{i64 2158292954}
