Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "G:/ComputerOrganization/CPU/mips_test_isim_beh.exe" -prj "G:/ComputerOrganization/CPU/mips_test_beh.prj" "work.mips_test" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "G:/ComputerOrganization/CPU/WB_Ext.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/TranspondMux.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/pipline_reg.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/mux.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/MultModule.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/InstrCoder.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/IM.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/GRF.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/EXT.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/DM.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/Control.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/ALU.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/WB.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/Memory.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/Hazard.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/Fetch.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/Execution.v" into library work
WARNING:HDLCompiler:751 - "G:/ComputerOrganization/CPU/Execution.v" Line 49: Redeclaration of ansi port Start is not allowed
Analyzing Verilog file "G:/ComputerOrganization/CPU/Decode.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/mips.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/CPU/mips_test.v" into library work
Analyzing Verilog file "G:/ComputerOrganization/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "G:/ComputerOrganization/CPU/Hazard.v" Line 52: Port mt is not connected to this instance
WARNING:HDLCompiler:1016 - "G:/ComputerOrganization/CPU/Hazard.v" Line 53: Port mt is not connected to this instance
WARNING:HDLCompiler:1016 - "G:/ComputerOrganization/CPU/Hazard.v" Line 54: Port mt is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 180984 KB
Fuse CPU Usage: 889 ms
Compiling module IM
Compiling module IF_ID
Compiling module Fetch
Compiling module Decode_Controller
Compiling module GRF
Compiling module EXT
Compiling module MFRSD
Compiling module MFRTD
Compiling module ID_EX
Compiling module Decode
Compiling module Execution_Controller
Compiling module ALU
Compiling module MultModule
Compiling module ALUSrcmux
Compiling module RegDstmux
Compiling module ALUMultmux
Compiling module MFRSE
Compiling module MFRTE
Compiling module EX_MEM
Compiling module Execution
Compiling module Memory_Controller
Compiling module DM
Compiling module MFRTM
Compiling module MEM_WB
Compiling module Memory
Compiling module WriteBack_Controller
Compiling module WB_Ext
Compiling module MemtoRegmux
Compiling module WriteBack
Compiling module InstrCoder
Compiling module Hazard
Compiling module mips
Compiling module mips_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 27 sub-compilation(s) to finish...
Compiled 34 Verilog Units
Built simulation executable G:/ComputerOrganization/CPU/mips_test_isim_beh.exe
Fuse Memory Usage: 188344 KB
Fuse CPU Usage: 1249 ms
