#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000218cf59ad50 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_00000218cf724110 .scope module, "datapath" "datapath" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENABLE";
    .port_info 2 /INPUT 2 "OP";
    .port_info 3 /INPUT 8 "INP";
    .port_info 4 /OUTPUT 8 "REG_OUT";
    .port_info 5 /OUTPUT 3 "CYCLE";
L_00000218cf71aa20 .functor BUFZ 3, v00000218cf7dd7a0_0, C4<000>, C4<000>, C4<000>;
o00000218cf782c18 .functor BUFZ 1, C4<z>; HiZ drive
v00000218cf7dcb20_0 .net "CLK", 0 0, o00000218cf782c18;  0 drivers
v00000218cf7dc6c0_0 .net "CYCLE", 2 0, L_00000218cf71aa20;  1 drivers
o00000218cf782f18 .functor BUFZ 1, C4<z>; HiZ drive
v00000218cf7dc940_0 .net "ENABLE", 0 0, o00000218cf782f18;  0 drivers
o00000218cf782828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000218cf7dc800_0 .net "INP", 7 0, o00000218cf782828;  0 drivers
o00000218cf782f48 .functor BUFZ 2, C4<zz>; HiZ drive
v00000218cf7ddf20_0 .net "OP", 1 0, o00000218cf782f48;  0 drivers
v00000218cf7dd520_0 .net "REG_OUT", 7 0, v00000218cf7d92e0_0;  1 drivers
v00000218cf7dc8a0_0 .var "RESET", 0 0;
v00000218cf7dd840_0 .var "WE", 0 0;
L_00000218cf7e0118 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000218cf7dc440_0 .net *"_ivl_7", 6 0, L_00000218cf7e0118;  1 drivers
v00000218cf7dd700_0 .var "alu_ctrl", 3 0;
v00000218cf7dd5c0_0 .net "alu_out", 7 0, L_00000218cf7dca80;  1 drivers
v00000218cf7dd7a0_0 .var "cyc", 2 0;
v00000218cf7ddd40_0 .net "mux0_out", 7 0, v00000218cf7d9b00_0;  1 drivers
v00000218cf7dd3e0_0 .net "mux1_out", 7 0, v00000218cf7d9ec0_0;  1 drivers
v00000218cf7dcf80_0 .net "mux2_out", 7 0, L_00000218cf7dd0c0;  1 drivers
v00000218cf7dcc60_0 .var "sel0", 0 0;
v00000218cf7dc9e0_0 .var "sel1", 0 0;
v00000218cf7dc4e0_0 .var "sel2", 0 0;
v00000218cf7dc260_0 .var "shamt", 4 0;
v00000218cf7dc300_0 .var "shifter_ctrl", 1 0;
v00000218cf7dd020_0 .net "shifter_out", 7 0, v00000218cf7d9600_0;  1 drivers
E_00000218cf77cc40 .event anyedge, v00000218cf7dc940_0, v00000218cf7ddf20_0, v00000218cf7dd7a0_0;
L_00000218cf7dd0c0 .concat [ 1 7 0 0], v00000218cf7d91a0_0, L_00000218cf7e0118;
S_00000218cf7755a0 .scope module, "alu" "alu" 3 167, 4 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CIN";
    .port_info 2 /INPUT 4 "CTRL";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 1 "CO";
    .port_info 6 /OUTPUT 1 "OVF";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /OUTPUT 1 "N";
    .port_info 9 /OUTPUT 8 "OUT";
P_00000218cf77d000 .param/l "W" 0 4 1, +C4<00000000000000000000000000001000>;
v00000218cf723fd0_0 .net "A", 7 0, v00000218cf7d9ec0_0;  alias, 1 drivers
v00000218cf756f30_0 .net "B", 7 0, v00000218cf7d9b00_0;  alias, 1 drivers
o00000218cf782468 .functor BUFZ 1, C4<z>; HiZ drive
v00000218cf597040_0 .net "CIN", 0 0, o00000218cf782468;  0 drivers
o00000218cf782498 .functor BUFZ 1, C4<z>; HiZ drive
v00000218cf7242a0_0 .net "CLK", 0 0, o00000218cf782498;  0 drivers
v00000218cf775730_0 .var "CO", 0 0;
v00000218cf7757d0_0 .net "CTRL", 3 0, v00000218cf7dd700_0;  1 drivers
v00000218cf7d96a0_0 .var "N", 0 0;
v00000218cf7d9740_0 .net "OUT", 7 0, L_00000218cf7dca80;  alias, 1 drivers
v00000218cf7d97e0_0 .var "OVF", 0 0;
v00000218cf7d9ce0_0 .var "Z", 0 0;
v00000218cf7d9d80_0 .var "result", 8 0;
E_00000218cf77cf40/0 .event anyedge, v00000218cf7757d0_0, v00000218cf723fd0_0, v00000218cf756f30_0, v00000218cf597040_0;
E_00000218cf77cf40/1 .event anyedge, v00000218cf7d9d80_0;
E_00000218cf77cf40 .event/or E_00000218cf77cf40/0, E_00000218cf77cf40/1;
L_00000218cf7dca80 .part v00000218cf7d9d80_0, 0, 8;
S_00000218cf775870 .scope module, "mux0" "mux_two_to_one" 3 143, 5 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUT";
P_00000218cf77cf80 .param/l "W" 0 5 1, +C4<00000000000000000000000000001000>;
v00000218cf7d9b00_0 .var "OUT", 7 0;
v00000218cf7d94c0_0 .net "d0", 7 0, v00000218cf7d9600_0;  alias, 1 drivers
v00000218cf7d9100_0 .net "d1", 7 0, o00000218cf782828;  alias, 0 drivers
v00000218cf7d9380_0 .net "select", 0 0, v00000218cf7dcc60_0;  1 drivers
E_00000218cf77ca00 .event anyedge, v00000218cf7d9380_0, v00000218cf7d94c0_0, v00000218cf7d9100_0;
S_00000218cf770070 .scope module, "mux1" "mux_two_to_one" 3 151, 5 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUT";
P_00000218cf77cd00 .param/l "W" 0 5 1, +C4<00000000000000000000000000001000>;
v00000218cf7d9ec0_0 .var "OUT", 7 0;
v00000218cf7d9e20_0 .net "d0", 7 0, v00000218cf7d92e0_0;  alias, 1 drivers
v00000218cf7d9c40_0 .net "d1", 7 0, L_00000218cf7dd0c0;  alias, 1 drivers
v00000218cf7d9060_0 .net "select", 0 0, v00000218cf7dc9e0_0;  1 drivers
E_00000218cf77cd40 .event anyedge, v00000218cf7d9060_0, v00000218cf7d9e20_0, v00000218cf7d9c40_0;
S_00000218cf770200 .scope module, "mux2" "mux_two_to_one" 3 159, 5 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "OUT";
P_00000218cf77ce40 .param/l "W" 0 5 1, +C4<00000000000000000000000000000001>;
v00000218cf7d91a0_0 .var "OUT", 0 0;
L_00000218cf7e0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218cf7d9a60_0 .net "d0", 0 0, L_00000218cf7e0088;  1 drivers
L_00000218cf7e00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000218cf7d9f60_0 .net "d1", 0 0, L_00000218cf7e00d0;  1 drivers
v00000218cf7d9ba0_0 .net "select", 0 0, v00000218cf7dc4e0_0;  1 drivers
E_00000218cf77ce80 .event anyedge, v00000218cf7d9ba0_0, v00000218cf7d9a60_0, v00000218cf7d9f60_0;
S_00000218cf76fb70 .scope module, "reg8" "register_with_reset_write" 3 134, 6 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 8 "OUT";
P_00000218cf77cec0 .param/l "W" 0 6 1, +C4<00000000000000000000000000001000>;
v00000218cf7d9240_0 .net "CLK", 0 0, o00000218cf782c18;  alias, 0 drivers
v00000218cf7d92e0_0 .var "OUT", 7 0;
v00000218cf7d9420_0 .net "RESET", 0 0, v00000218cf7dc8a0_0;  1 drivers
v00000218cf7d9880_0 .net "WE", 0 0, v00000218cf7dd840_0;  1 drivers
v00000218cf7d9920_0 .net "data", 7 0, L_00000218cf7dca80;  alias, 1 drivers
E_00000218cf77c540 .event posedge, v00000218cf7d9240_0;
S_00000218cf76fd00 .scope module, "shifter" "shifter" 3 175, 7 1 0, S_00000218cf724110;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "CTRL";
    .port_info 3 /OUTPUT 8 "OUT";
P_00000218cf77cf00 .param/l "W" 0 7 1, +C4<00000000000000000000000000001000>;
v00000218cf7d99c0_0 .net "CTRL", 1 0, v00000218cf7dc300_0;  1 drivers
v00000218cf7d9600_0 .var/s "OUT", 7 0;
v00000218cf7d9560_0 .net/s "data", 7 0, v00000218cf7d92e0_0;  alias, 1 drivers
v00000218cf7ddca0_0 .var/i "i", 31 0;
v00000218cf7dc580_0 .net "shamt", 4 0, v00000218cf7dc260_0;  1 drivers
E_00000218cf77d040 .event anyedge, v00000218cf7d99c0_0, v00000218cf7d9e20_0, v00000218cf7dc580_0, v00000218cf7d94c0_0;
    .scope S_00000218cf76fb70;
T_0 ;
    %wait E_00000218cf77c540;
    %load/vec4 v00000218cf7d9420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000218cf7d92e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000218cf7d9420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v00000218cf7d9880_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000218cf7d9920_0;
    %assign/vec4 v00000218cf7d92e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000218cf775870;
T_1 ;
    %wait E_00000218cf77ca00;
    %load/vec4 v00000218cf7d9380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000218cf7d94c0_0;
    %store/vec4 v00000218cf7d9b00_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000218cf7d9100_0;
    %store/vec4 v00000218cf7d9b00_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000218cf770070;
T_2 ;
    %wait E_00000218cf77cd40;
    %load/vec4 v00000218cf7d9060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000218cf7d9e20_0;
    %store/vec4 v00000218cf7d9ec0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000218cf7d9c40_0;
    %store/vec4 v00000218cf7d9ec0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000218cf770200;
T_3 ;
    %wait E_00000218cf77ce80;
    %load/vec4 v00000218cf7d9ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000218cf7d9a60_0;
    %store/vec4 v00000218cf7d91a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000218cf7d9f60_0;
    %store/vec4 v00000218cf7d91a0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000218cf7755a0;
T_4 ;
    %wait E_00000218cf77cf40;
    %load/vec4 v00000218cf7757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %and;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %xor;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %sub;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %add;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000218cf597040_0;
    %pad/u 9;
    %add;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %sub;
    %load/vec4 v00000218cf597040_0;
    %pad/u 9;
    %add;
    %subi 1, 0, 9;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %sub;
    %load/vec4 v00000218cf597040_0;
    %pad/u 9;
    %add;
    %subi 1, 0, 9;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %or;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v00000218cf723fd0_0;
    %pad/u 9;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %inv;
    %and;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000218cf756f30_0;
    %pad/u 9;
    %inv;
    %store/vec4 v00000218cf7d9d80_0, 0, 9;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_4.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_4.19;
    %jmp/1 T_4.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
T_4.18;
    %jmp/1 T_4.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_or 4, 8;
T_4.17;
    %jmp/1 T_4.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
T_4.16;
    %jmp/1 T_4.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_or 4, 8;
T_4.15;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf775730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7d97e0_0, 0, 1;
T_4.13 ;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/1 T_4.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_4.26;
    %jmp/1 T_4.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
T_4.25;
    %jmp/1 T_4.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
T_4.24;
    %jmp/1 T_4.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
T_4.23;
    %jmp/1 T_4.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000218cf7757d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_4.22;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.29, 4;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf775730_0, 0, 1;
    %jmp T_4.28;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf775730_0, 0, 1;
T_4.28 ;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000218cf723fd0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_4.32, 4;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000218cf756f30_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.32;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %pad/s 1;
    %store/vec4 v00000218cf7d97e0_0, 0, 1;
T_4.20 ;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %pad/s 1;
    %store/vec4 v00000218cf7d9ce0_0, 0, 1;
    %load/vec4 v00000218cf7d9d80_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %pad/s 1;
    %store/vec4 v00000218cf7d96a0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000218cf76fd00;
T_5 ;
    %wait E_00000218cf77d040;
    %load/vec4 v00000218cf7d99c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000218cf7d9560_0;
    %ix/getv 4, v00000218cf7dc580_0;
    %shiftl 4;
    %store/vec4 v00000218cf7d9600_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000218cf7d9560_0;
    %ix/getv 4, v00000218cf7dc580_0;
    %shiftr 4;
    %store/vec4 v00000218cf7d9600_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000218cf7d9560_0;
    %ix/getv 4, v00000218cf7dc580_0;
    %shiftr/s 4;
    %store/vec4 v00000218cf7d9600_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000218cf7d9560_0;
    %store/vec4 v00000218cf7d9600_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000218cf7ddca0_0, 0, 32;
T_5.5 ;
    %load/vec4 v00000218cf7ddca0_0;
    %load/vec4 v00000218cf7dc580_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_5.6, 5;
    %load/vec4 v00000218cf7d9600_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000218cf7d9600_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000218cf7d9600_0, 0, 8;
    %load/vec4 v00000218cf7ddca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000218cf7ddca0_0, 0, 32;
    %jmp T_5.5;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000218cf724110;
T_6 ;
    %wait E_00000218cf77c540;
    %load/vec4 v00000218cf7dc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000218cf7dd7a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000218cf7dd7a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000218cf7dd7a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000218cf7dd7a0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000218cf724110;
T_7 ;
    %wait E_00000218cf77cc40;
    %load/vec4 v00000218cf7dc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000218cf7ddf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000218cf7dd7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dc9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dc4e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000218cf7dc300_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000218cf7dc260_0, 0, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000218cf7dd7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000218cf7dc300_0, 0, 2;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000218cf7dc260_0, 0, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dc9e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000218cf7dd7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.19;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dc9e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000218cf7dc300_0, 0, 2;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000218cf7dc260_0, 0, 5;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dcc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218cf7dc9e0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000218cf7dc260_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000218cf7dc300_0, 0, 2;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000218cf7dd700_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218cf7dd840_0, 0, 1;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Deniz/Documents/EE446/Experiment_1/Exp1-tests/datapath/../../Exp1/datapath.v";
    "C:/Users/Deniz/Documents/EE446/Experiment_1/Exp1-tests/datapath/../../Exp1/alu.v";
    "C:/Users/Deniz/Documents/EE446/Experiment_1/Exp1-tests/datapath/../../Exp1/mux_two_to_one.v";
    "C:/Users/Deniz/Documents/EE446/Experiment_1/Exp1-tests/datapath/../../Exp1/register_with_reset_write.v";
    "C:/Users/Deniz/Documents/EE446/Experiment_1/Exp1-tests/datapath/../../Exp1/shifter.v";
