Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 14 17:40:16 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
| Design       : vga_test
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 291
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 90         |
| TIMING-16 | Warning  | Large setup violation         | 186        |
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#7 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#8 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#9 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#10 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#11 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#12 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#13 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#14 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#15 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#16 Warning
DSP output not registered  
DSP instance edge_detector_unit/blue8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#17 Warning
DSP output not registered  
DSP instance edge_detector_unit/green1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#18 Warning
DSP output not registered  
DSP instance edge_detector_unit/green1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#19 Warning
DSP output not registered  
DSP instance edge_detector_unit/green2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#20 Warning
DSP output not registered  
DSP instance edge_detector_unit/green2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#21 Warning
DSP output not registered  
DSP instance edge_detector_unit/green3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#22 Warning
DSP output not registered  
DSP instance edge_detector_unit/green3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#23 Warning
DSP output not registered  
DSP instance edge_detector_unit/green4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#24 Warning
DSP output not registered  
DSP instance edge_detector_unit/green4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#25 Warning
DSP output not registered  
DSP instance edge_detector_unit/green6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#26 Warning
DSP output not registered  
DSP instance edge_detector_unit/green6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#27 Warning
DSP output not registered  
DSP instance edge_detector_unit/green7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#28 Warning
DSP output not registered  
DSP instance edge_detector_unit/green7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#29 Warning
DSP output not registered  
DSP instance edge_detector_unit/green8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#30 Warning
DSP output not registered  
DSP instance edge_detector_unit/green8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#31 Warning
DSP output not registered  
DSP instance edge_detector_unit/green8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#32 Warning
DSP output not registered  
DSP instance edge_detector_unit/green8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#33 Warning
DSP output not registered  
DSP instance edge_detector_unit/red1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#34 Warning
DSP output not registered  
DSP instance edge_detector_unit/red1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#35 Warning
DSP output not registered  
DSP instance edge_detector_unit/red2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#36 Warning
DSP output not registered  
DSP instance edge_detector_unit/red2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#37 Warning
DSP output not registered  
DSP instance edge_detector_unit/red3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#38 Warning
DSP output not registered  
DSP instance edge_detector_unit/red3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#39 Warning
DSP output not registered  
DSP instance edge_detector_unit/red4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#40 Warning
DSP output not registered  
DSP instance edge_detector_unit/red4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#41 Warning
DSP output not registered  
DSP instance edge_detector_unit/red6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#42 Warning
DSP output not registered  
DSP instance edge_detector_unit/red6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#43 Warning
DSP output not registered  
DSP instance edge_detector_unit/red7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#44 Warning
DSP output not registered  
DSP instance edge_detector_unit/red7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#45 Warning
DSP output not registered  
DSP instance edge_detector_unit/red8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#46 Warning
DSP output not registered  
DSP instance edge_detector_unit/red8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#47 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#48 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#49 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#50 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#51 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#52 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#53 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#54 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#55 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#56 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#57 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#58 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#59 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#60 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#61 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#62 Warning
DSP output not registered  
DSP instance high_boost_9_unit/blue8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#63 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#64 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#65 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#66 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#67 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#68 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#69 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#70 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#71 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#72 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#73 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#74 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#75 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#76 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#77 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#78 Warning
DSP output not registered  
DSP instance high_boost_9_unit/green8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#79 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#80 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#81 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#82 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#83 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#84 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#85 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#86 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#87 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#88 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#89 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#90 Warning
DSP output not registered  
DSP instance high_boost_9_unit/red7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between nolabel_line64/upleft_reg[5]/C (clocked by sys_clk_pin) and sobel_x_unit/green_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between nolabel_line64/upleft_reg[10]/C (clocked by sys_clk_pin) and sobel_y_unit/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between nolabel_line64/upleft_reg[10]/C (clocked by sys_clk_pin) and sobel_y_unit/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between nolabel_line64/upleft_reg[5]/C (clocked by sys_clk_pin) and sobel_x_unit/green_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between nolabel_line64/upleft_reg[5]/C (clocked by sys_clk_pin) and sobel_x_unit/green_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between nolabel_line64/upleft_reg[10]/C (clocked by sys_clk_pin) and sobel_y_unit/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between nolabel_line64/upleft_reg[10]/C (clocked by sys_clk_pin) and sobel_y_unit/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between nolabel_line64/upleft_reg[5]/C (clocked by sys_clk_pin) and sobel_x_unit/green_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between nolabel_line64/upleft_reg[5]/C (clocked by sys_clk_pin) and sobel_x_unit/green_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between nolabel_line64/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x_unit/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.957 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.079 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.432 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.544 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.561 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.614 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.707 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.779 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.783 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.811 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.827 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.928 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.960 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.976 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -2.987 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.990 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.074 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.126 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.156 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.183 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.242 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.252 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.319 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.329 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.335 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.363 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.389 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.409 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.416 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.423 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.430 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.451 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.451 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.482 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.503 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.512 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.514 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.520 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.534 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.541 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.554 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.562 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.565 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.584 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.590 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.598 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.600 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.631 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.638 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.647 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.651 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.655 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.676 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.696 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.714 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.721 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.742 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.745 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.747 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.761 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.769 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.770 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.788 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.789 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.791 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.809 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.813 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.826 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.831 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.835 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.842 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.851 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.856 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.859 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.873 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.875 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.886 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.888 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.903 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.908 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.916 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.924 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.927 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.927 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.935 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.937 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.939 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.943 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.948 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.949 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.951 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.970 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.974 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.984 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.990 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.992 ns between high_boost_9_unit/blue8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/blue_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -4.010 ns between edge_detector_unit/red8/CLK (clocked by sys_clk_pin) and edge_detector_unit/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -4.017 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -4.038 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.044 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.050 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.052 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.053 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.058 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.064 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.064 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between high_boost_9_unit/red1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.132 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.143 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between edge_detector_unit/green8__1/CLK (clocked by sys_clk_pin) and edge_detector_unit/green_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.160 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.166 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -4.182 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -4.199 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.280 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.283 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.295 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.391 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.391 ns between high_boost_9_unit/green8__1/CLK (clocked by sys_clk_pin) and high_boost_9_unit/green_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.399 ns between edge_detector_unit/blue1/CLK (clocked by sys_clk_pin) and edge_detector_unit/blue_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on rgb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on rgb[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on rgb[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on rgb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rgb[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on rgb[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on rgb[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgb[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgb[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgb[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rgb[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rgb[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) sys_clk_pin
Related violations: <none>


