{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 2030 -defaultsOSRD
preplace port DDR -pg 1 -y 1040 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 800 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 720 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2010 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 820 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 700 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 740 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 680 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 760 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1930 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1060 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1690 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 780 -defaultsOSRD
preplace port rst_n -pg 1 -y 1950 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1710 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1150 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 2030 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1130 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1900 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1670 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 9 -y 2030 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1730 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 680 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1680 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1190 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -y 450 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 1580 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 5 -y 660 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1160 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1500 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1000 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1150 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1490 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1680 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -y 420 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1150 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 9 -y 810 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 830 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 730 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 740 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1810 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 670 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 3 -y 770 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1930 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 6 -y 650 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 1670 -defaultsOSRD
preplace inst TxBufferBusy -pg 1 -lvl 8 -y 960 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1190 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1370
preplace netloc tsRegReg_V_ap_vld 1 3 4 NJ 200 NJ 200 NJ 200 3000
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 5 1 2350
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 4 3040 1030 NJ 1030 NJ 1030 4220
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 9 1 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 N
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 4 3040 1020 NJ 1020 NJ 1020 4230
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 740
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 6 1 3040
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 4 1 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 6 390 450 800J 610 1360J 510 1880J 390 NJ 390 2990J
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1870 1590 2350J
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 4 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 760 630 1390J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 9 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 770
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 5 1 2350
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 2 6 850 940 NJ 940 NJ 940 NJ 940 2910 520 3330
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 5 1 2350
preplace netloc processing_system7_0_DDR 1 6 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 9 1 NJ
preplace netloc tsRegReg_V 1 3 4 NJ 320 NJ 320 NJ 320 2980
preplace netloc axi_fifo_mm_s_0_interrupt 1 3 3 1360 1040 NJ 1040 2360J
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 740
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 8 830 420 NJ 420 1860J 370 NJ 370 2950 1080 NJ 1080 NJ 1080 4200
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 50 1950 NJ 1950 NJ 1950 1430 1580 NJ 1580 NJ 1580 2890
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 4 1 N
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2390 1570 NJ 1570 3400
preplace netloc xlslice_1_Dout 1 5 1 2370J
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 1430
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 410 1040 790 1140 1350 1060 1930 990 2370 960 2970J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 750 1120 NJ
preplace netloc xlslice_0_Dout 1 8 1 3700J
preplace netloc ps7_0_axi_periph_M07_AXI 1 2 5 820 920 NJ 920 NJ 920 NJ 920 2920J
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V 1 4 1 N
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 9 1 NJ
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 1420
preplace netloc sys_clk_p_0_1 1 0 9 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ 2010 NJ
preplace netloc rst_n_0_1 1 0 9 40J 1940 NJ 1940 NJ 1940 1420J 1560 NJ 1560 NJ 1560 NJ 1560 3390 1660 3730
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 3 3020J 970 3340J 750 3760
preplace netloc XYTSStreamToRawStream_0_sentCnt_V 1 3 4 1370J 520 1890J 510 2360J 910 2890
preplace netloc Net1 1 5 1 2410
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 50 900 400 1030 780 1130 1440 1050 1910 1250 2380 1400 2960 990 3370J 770 3720
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1440 1780 1870 1990 2390 1590 2920
preplace netloc Net2 1 5 1 2360
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 2930
preplace netloc axi_fifo_mm_s_0_axi_str_rxd_tready 1 2 6 840 930 NJ 930 NJ 930 NJ 930 3020 940 3360
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 8 840 430 NJ 430 1870J 380 NJ 380 2940 1070 NJ 1070 NJ 1070 4210
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 3 800 620 1380J 530 1870J
preplace netloc util_vector_logic_1_Res 1 9 1 4220
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 3 3000J 960 3330J 740 3710
preplace netloc TxBufferBusy_Res 1 8 1 3740J
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 NJ 1670 NJ 1670 NJ 1670 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 9 1 NJ
preplace netloc util_vector_logic_3_Res 1 8 1 3740J
preplace netloc sys_clk_n_0_1 1 0 9 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ
preplace netloc nonMonTSDiffFlgReg_V_ap_vld 1 6 1 2970
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 5 1 2350
preplace netloc LEDShifter_0_LEDs 1 9 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1890 1870 2400J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 730
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 3 3030J 980 3350J 760 3730
preplace netloc nonMonTSDiffFlgReg_V 1 6 1 2930
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 5 1 2350
preplace netloc DVSAERData_AI_0_1 1 0 9 NJ 1900 NJ 1900 790J 1920 1390J 1430 NJ 1430 NJ 1430 2990 1000 3380J 890 3750J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 9 1 NJ
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 2 6 830 950 NJ 950 NJ 950 NJ 950 2900 510 3320
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1920 2000 NJ 2000 2890
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 NJ 1690 NJ 1690 NJ 1690 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 1400
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 NJ 1710 NJ 1710 NJ 1710 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 3740
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 420 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 2910
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 9 1 NJ
preplace netloc const_VCC_dout 1 2 5 810 910 1410 810 1920 980 NJ 980 2890
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 4 1 N
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 430 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 2900
preplace netloc DVSAERReq_ABI_0_1 1 0 9 NJ 1930 NJ 1930 NJ 1930 1410J 1440 NJ 1440 NJ 1440 3010 1010 3400J 900 3760J
preplace netloc xlconstant_0_dout 1 2 1 730
preplace netloc axi_gpio_0_gpio_io_o 1 3 5 1350J 500 1900 970 NJ 970 2980J 950 3320J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 1440
levelinfo -pg 1 0 220 580 1100 1650 2140 2650 3180 3550 3980 4250 -top 0 -bot 2110
",
}
{
   da_axi4_cnt: "41",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "11",
}
