
---------- Begin Simulation Statistics ----------
final_tick                                35532394000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228913                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   358958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.18                       # Real time elapsed on the host
host_tick_rate                              506305389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16065074                       # Number of instructions simulated
sim_ops                                      25191566                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035532                       # Number of seconds simulated
sim_ticks                                 35532394000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    6065074                       # Number of instructions committed
system.cpu0.committedOps                      8828105                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.717050                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1181434                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1143362                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       219984                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4379583                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        17080                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       58887709                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085346                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1411717                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          240                       # TLB misses on write requests
system.cpu0.numCycles                        71064776                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3087499     34.97%     35.00% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.00% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.01% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               653808      7.41%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.42% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.43% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.43% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.45% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.47% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.48% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.48% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.48% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.48%     42.97% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               238076      2.70%     45.67% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           655890      7.43%     53.10% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4140731     46.90%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8828105                       # Class of committed instruction
system.cpu0.tickCycles                       12177067                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.106479                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149556                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2679                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       38372048                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.140717                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764258                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          238                       # TLB misses on write requests
system.cpu1.numCycles                        71064788                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32692740                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       765480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1532007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       918817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1837699                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2660                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             212415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       636528                       # Transaction distribution
system.membus.trans_dist::CleanEvict           128952                       # Transaction distribution
system.membus.trans_dist::ReadExReq            554112                       # Transaction distribution
system.membus.trans_dist::ReadExResp           554112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        212415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2298534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2298534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2298534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89795520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89795520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89795520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            766527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  766527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              766527                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4363444000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4021470250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1400542                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400542                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1400542                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400542                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11108                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11108                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11108                       # number of overall misses
system.cpu0.icache.overall_misses::total        11108                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    288247000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    288247000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    288247000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    288247000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1411650                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1411650                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1411650                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1411650                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007869                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007869                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007869                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007869                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25949.495859                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25949.495859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25949.495859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25949.495859                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11092                       # number of writebacks
system.cpu0.icache.writebacks::total            11092                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11108                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11108                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    277139000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    277139000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    277139000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    277139000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007869                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007869                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007869                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007869                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24949.495859                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24949.495859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24949.495859                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24949.495859                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11092                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1400542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400542                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11108                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11108                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    288247000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    288247000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1411650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1411650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007869                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25949.495859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25949.495859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    277139000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    277139000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007869                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24949.495859                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24949.495859                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1411650                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11108                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           127.084084                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11304308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11304308                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4409425                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4409425                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4409425                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4409425                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       883758                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        883758                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       883758                       # number of overall misses
system.cpu0.dcache.overall_misses::total       883758                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  60852540500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  60852540500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  60852540500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  60852540500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5293183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5293183                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5293183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5293183                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166962                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166962                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166962                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166962                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68856.565372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68856.565372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68856.565372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68856.565372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       548702                       # number of writebacks
system.cpu0.dcache.writebacks::total           548702                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       327995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       327995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       327995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       327995                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       555763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       555763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       555763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       555763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  48134902000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  48134902000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  48134902000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  48134902000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104996                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86610.483246                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86610.483246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86610.483246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86610.483246                       # average overall mshr miss latency
system.cpu0.dcache.replacements                555746                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       913526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         913526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    337644000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    337644000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       922899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       922899                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36023.044916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36023.044916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    314119500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314119500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.009796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34743.888950                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34743.888950                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3495899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3495899                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       874385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       874385                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  60514896500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  60514896500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4370284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4370284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200075                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69208.525421                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69208.525421                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       327663                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       327663                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       546722                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       546722                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  47820782500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47820782500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87468.187671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87468.187671                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4965187                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           555762                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.934017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42901226                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42901226                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4692558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4692558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4692558                       # number of overall hits
system.cpu1.icache.overall_hits::total        4692558                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71636                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71636                       # number of overall misses
system.cpu1.icache.overall_misses::total        71636                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1344942500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1344942500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1344942500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1344942500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764194                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764194                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764194                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764194                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18774.673349                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18774.673349                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18774.673349                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18774.673349                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        71620                       # number of writebacks
system.cpu1.icache.writebacks::total            71620                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        71636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        71636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        71636                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        71636                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1273306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1273306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1273306500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1273306500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015036                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17774.673349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17774.673349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17774.673349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17774.673349                       # average overall mshr miss latency
system.cpu1.icache.replacements                 71620                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4692558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4692558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1344942500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1344942500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18774.673349                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18774.673349                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        71636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        71636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1273306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1273306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17774.673349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17774.673349                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999582                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764194                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            71636                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            66.505584                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999582                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38185188                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38185188                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1809572                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1809572                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1809629                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1809629                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290962                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290962                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       291019                       # number of overall misses
system.cpu1.dcache.overall_misses::total       291019                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  20509200500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20509200500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  20509200500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20509200500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100534                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100648                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138518                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138518                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138538                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138538                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70487.556794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70487.556794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70473.750855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70473.750855                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       153415                       # number of writebacks
system.cpu1.dcache.writebacks::total           153415                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10644                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280375                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280375                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19524625500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19524625500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19525552500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19525552500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133451                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133451                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133471                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133471                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69651.700925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69651.700925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69640.847080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69640.847080                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280359                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192427                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192427                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  19050251000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19050251000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70583.934493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70583.934493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18704169000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18704169000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69679.875573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69679.875573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        21067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1458949500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1458949500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.033009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69252.836189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69252.836189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         9179                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         9179                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    820456500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    820456500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69015.519852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69015.519852                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       927000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       927000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 16263.157895                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16263.157895                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999604                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090004                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.454317                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999604                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17085559                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17085559                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7554                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68741                       # number of demand (read+write) hits
system.l2.demand_hits::total                   152354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9140                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7554                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66919                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68741                       # number of overall hits
system.l2.overall_hits::total                  152354                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            548209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            211634                       # number of demand (read+write) misses
system.l2.demand_misses::total                 766528                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1968                       # number of overall misses
system.l2.overall_misses::.cpu0.data           548209                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4717                       # number of overall misses
system.l2.overall_misses::.cpu1.data           211634                       # number of overall misses
system.l2.overall_misses::total                766528                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    158870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  47216771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    408016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18371730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66155387500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    158870000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  47216771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    408016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18371730500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66155387500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          555763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           71636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               918882                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         555763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          71636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              918882                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.177170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.986408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.065847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.754825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.834196                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.177170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.986408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.065847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.754825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.834196                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80726.626016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86129.142353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86499.046004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86808.974456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86305.245862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80726.626016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86129.142353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86499.046004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86808.974456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86305.245862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              636528                       # number of writebacks
system.l2.writebacks::total                    636528                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       548209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       211634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            766528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       548209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       211634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           766528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    139190000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  41734691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    360846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16255390500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58490117500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    139190000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  41734691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    360846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16255390500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58490117500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.177170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.065847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.177170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.065847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.834196                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70726.626016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76129.160594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76499.046004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76808.974456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76305.258908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70726.626016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76129.160594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76499.046004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76808.974456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76305.258908                       # average overall mshr miss latency
system.l2.replacements                         768117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       702117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           702117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       702117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       702117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        82712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82712                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        82712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82712                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4497                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         545321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              554113                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46982550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    768141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47750691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       546722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            558610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.739569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86155.769721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87368.175614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86175.006722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       545321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         554113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  41529350500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    680221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42209571500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.739569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76155.788059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77368.175614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76175.024769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    158870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    408016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    566886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        71636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.177170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.065847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80726.626016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86499.046004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84799.700823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    139190000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    360846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    500036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.177170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.065847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70726.626016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76499.046004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74799.700823                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        65645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             71798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2888                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       202842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          205730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234220500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17603589500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17837810000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.319434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.755500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.741295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81101.281163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86784.736396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86704.953094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2888                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       205730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    205340500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15575169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15780510000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.319434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.755500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.741295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71101.281163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76784.736396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76704.953094                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.377714                       # Cycle average of tags in use
system.l2.tags.total_refs                     1837675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    769141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.389256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.795120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.472152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      507.692474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       56.053082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      453.364887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.495793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.054739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.442739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999392                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15470733                       # Number of tag accesses
system.l2.tags.data_accesses                 15470733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        125952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35085312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        301888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13544576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49057728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       301888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        427840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40737792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40737792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         548208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         211634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              766527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       636528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             636528                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3544709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        987417622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8496135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        381189514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1380647980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3544709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8496135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12040844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1146497250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1146497250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1146497250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3544709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       987417622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8496135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       381189514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2527145230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    636526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    548170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    211545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000199494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39598                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39598                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2049987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             598128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      766527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     636528                       # Number of write requests accepted
system.mem_ctrls.readBursts                    766527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   636528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             48198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35156                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12476388250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3832000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26846388250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16279.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35029.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   679070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  587924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                766527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               636528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  420626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  285726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  40908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  43186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       135898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    660.654550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   440.304158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.620559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22447     16.52%     16.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17385     12.79%     29.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6479      4.77%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5625      4.14%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3880      2.86%     41.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4133      3.04%     44.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3623      2.67%     46.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3526      2.59%     49.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68800     50.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       135898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.354185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.843214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.319156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          39543     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           24      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.073968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.476917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38414     97.01%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              362      0.91%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              273      0.69%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              263      0.66%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              215      0.54%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39598                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49049600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40735808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49057728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40737792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1380.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1146.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1380.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1146.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35532379000                       # Total gap between requests
system.mem_ctrls.avgGap                      25325.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       125952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     35082880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       301888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13538880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40735808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3544709.089964498300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 987349177.767194628716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8496134.541342752054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 381029209.571412503719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1146441413.432486295700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       548208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       211634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       636528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     58455250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19126454750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    166792250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7494686000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 892216921000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29702.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34889.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35359.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35413.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1401693.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            374785740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            199195755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2313031560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1521478620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2804602320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13175570520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2549222400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22937886915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.548592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6383563000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1186380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27962451000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            595561680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            316537155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3159064440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1801035720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2804602320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15329040210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        735774240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24741615765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.311534                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1633947000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32712067000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            360272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1338645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82712                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          265577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           558610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          558609                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1667271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       214892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2756580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70685696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9168384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27762560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              109037440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          768117                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40737792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1686999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1684339     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2660      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1686999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1703678500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420584455                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         107471964                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         834179425                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16675972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35532394000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
