// Seed: 711193459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always #1 cover (id_5 == id_5);
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_7;
  initial begin
    id_12 <= 1;
  end
  wire  id_14;
  uwire id_15;
  assign id_15 = 1;
  integer id_16 (
      .id_0(1),
      .id_1(1'b0 === id_10),
      .id_2(id_3)
  );
  module_0(
      id_9, id_11, id_15, id_11, id_10
  );
endmodule
