[VHDL-AMS Entity]
NAME = via_isrc
SOURCE = C:\PROGRA~2\VIADES~1\ViaDesignerPkg\hdl\VIADESIGNER_PLATFORM.VHD
LINE = 1338
[Generics]
(i_max real        1.000000e+000)
(vsat real        3.000000e-001)
[Ports]
(PORT TERMINAL p_pos NO-MODE electrical)
(PORT TERMINAL p_neg NO-MODE electrical)

