--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
StageRegclr   |    2.069(R)|    0.896(R)|clk_BUFGP         |   0.000|
StageRegld_str|    1.414(R)|    0.667(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------------+------------+------------------+--------+
                       | clk (edge) |                  | Clock  |
Destination            |   to PAD   |Internal Clock(s) | Phase  |
-----------------------+------------+------------------+--------+
StageRegAddrMode_out<0>|    6.192(R)|clk_BUFGP         |   0.000|
StageRegAddrMode_out<1>|    6.192(R)|clk_BUFGP         |   0.000|
StageRegAddrMode_out<2>|    6.183(R)|clk_BUFGP         |   0.000|
StageRegData_out<0>    |    6.201(R)|clk_BUFGP         |   0.000|
StageRegData_out<1>    |    6.201(R)|clk_BUFGP         |   0.000|
StageRegData_out<2>    |    6.204(R)|clk_BUFGP         |   0.000|
StageRegData_out<3>    |    6.204(R)|clk_BUFGP         |   0.000|
StageRegData_out<4>    |    6.204(R)|clk_BUFGP         |   0.000|
StageRegData_out<5>    |    6.231(R)|clk_BUFGP         |   0.000|
StageRegData_out<6>    |    6.231(R)|clk_BUFGP         |   0.000|
StageRegData_out<7>    |    6.197(R)|clk_BUFGP         |   0.000|
StageRegInstr_out<0>   |    6.205(R)|clk_BUFGP         |   0.000|
StageRegInstr_out<1>   |    6.205(R)|clk_BUFGP         |   0.000|
StageRegInstr_out<2>   |    6.210(R)|clk_BUFGP         |   0.000|
StageRegInstr_out<3>   |    6.210(R)|clk_BUFGP         |   0.000|
StageRegInstr_out<4>   |    6.210(R)|clk_BUFGP         |   0.000|
-----------------------+------------+------------------+--------+


Analysis completed Sat Apr 26 19:20:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



