//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00007d53_00000000-9_laplacian.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/laplacian/laplacian.w2c.cu"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_laplacian_1_1(
	.param .u32 __accrg_laplacian_1_1_param_0,
	.param .u32 __accrg_laplacian_1_1_param_1,
	.param .u32 __accrg_laplacian_1_1_param_2,
	.param .u64 __accrg_laplacian_1_1_param_3,
	.param .f64 __accrg_laplacian_1_1_param_4,
	.param .f64 __accrg_laplacian_1_1_param_5,
	.param .u64 __accrg_laplacian_1_1_param_6
)
{
	.reg .pred 	%p<12>;
	.reg .s32 	%r<58>;
	.reg .s64 	%rd<16>;
	.reg .f64 	%fd<18>;


	ld.param.u32 	%r20, [__accrg_laplacian_1_1_param_0];
	ld.param.u32 	%r21, [__accrg_laplacian_1_1_param_1];
	ld.param.u32 	%r22, [__accrg_laplacian_1_1_param_2];
	ld.param.u64 	%rd1, [__accrg_laplacian_1_1_param_3];
	ld.param.f64 	%fd1, [__accrg_laplacian_1_1_param_4];
	ld.param.f64 	%fd2, [__accrg_laplacian_1_1_param_5];
	ld.param.u64 	%rd2, [__accrg_laplacian_1_1_param_6];
	.loc 3 30 1
	mov.u32 	%r23, %nctaid.y;
	mov.u32 	%r1, %ntid.y;
	mul.lo.s32 	%r2, %r23, %r1;
	.loc 3 31 1
	add.s32 	%r24, %r20, -1;
	.loc 3 29 1
	mov.u32 	%r55, %tid.x;
	.loc 3 31 1
	setp.ge.s32 	%p1, %r55, %r24;
	@%p1 bra 	BB2_11;

	.loc 3 33 1
	mov.u32 	%r25, %ctaid.y;
	.loc 3 34 1
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r4, %r1, %r25, %r26;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;

BB2_2:
	.loc 3 35 1
	add.s32 	%r27, %r21, -1;
	setp.ge.s32 	%p2, %r4, %r27;
	@%p2 bra 	BB2_10;

	.loc 3 42 1
	mul.lo.s32 	%r6, %r55, %r21;
	add.s32 	%r28, %r55, -1;
	mul.lo.s32 	%r7, %r28, %r21;
	add.s32 	%r29, %r55, 1;
	mul.lo.s32 	%r8, %r29, %r21;
	mov.u32 	%r56, %r4;

BB2_4:
	.loc 3 38 1
	mov.u32 	%r9, %r56;
	add.s32 	%r30, %r22, -1;
	.loc 3 37 1
	mov.u32 	%r57, %ctaid.x;
	.loc 3 38 1
	setp.ge.s32 	%p3, %r57, %r30;
	@%p3 bra 	BB2_9;

	add.s32 	%r32, %r9, %r6;
	mul.lo.s32 	%r10, %r32, %r22;
	add.s32 	%r33, %r9, %r7;
	mul.lo.s32 	%r11, %r33, %r22;
	add.s32 	%r34, %r9, %r8;
	mul.lo.s32 	%r12, %r34, %r22;
	add.s32 	%r35, %r32, -1;
	mul.lo.s32 	%r13, %r35, %r22;
	add.s32 	%r36, %r32, 1;
	mul.lo.s32 	%r14, %r36, %r22;

BB2_6:
	.loc 3 40 1
	setp.eq.s32 	%p4, %r55, 0;
	setp.eq.s32 	%p5, %r9, 0;
	or.pred  	%p6, %p4, %p5;
	setp.eq.s32 	%p7, %r57, 0;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB2_8;

	.loc 3 42 1
	add.s32 	%r37, %r10, %r57;
	mul.wide.s32 	%rd5, %r37, 8;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.f64 	%fd3, [%rd6];
	mul.rn.f64 	%fd4, %fd3, %fd1;
	add.s32 	%r39, %r11, %r57;
	mul.wide.s32 	%rd7, %r39, 8;
	add.s64 	%rd8, %rd3, %rd7;
	add.s32 	%r40, %r12, %r57;
	mul.wide.s32 	%rd9, %r40, 8;
	add.s64 	%rd10, %rd3, %rd9;
	add.s32 	%r41, %r13, %r57;
	mul.wide.s32 	%rd11, %r41, 8;
	add.s64 	%rd12, %rd3, %rd11;
	add.s32 	%r42, %r14, %r57;
	mul.wide.s32 	%rd13, %r42, 8;
	add.s64 	%rd14, %rd3, %rd13;
	ld.global.f64 	%fd5, [%rd6+8];
	ld.global.f64 	%fd6, [%rd6+-8];
	add.rn.f64 	%fd7, %fd6, %fd5;
	ld.global.f64 	%fd8, [%rd14];
	add.rn.f64 	%fd9, %fd8, %fd7;
	ld.global.f64 	%fd10, [%rd12];
	add.rn.f64 	%fd11, %fd10, %fd9;
	ld.global.f64 	%fd12, [%rd10];
	add.rn.f64 	%fd13, %fd12, %fd11;
	ld.global.f64 	%fd14, [%rd8];
	add.rn.f64 	%fd15, %fd14, %fd13;
	mul.rn.f64 	%fd16, %fd15, %fd2;
	add.rn.f64 	%fd17, %fd4, %fd16;
	add.s64 	%rd15, %rd4, %rd5;
	st.global.f64 	[%rd15], %fd17;

BB2_8:
	.loc 3 44 1
	mov.u32 	%r50, %nctaid.x;
	add.s32 	%r57, %r50, %r57;
	.loc 3 38 1
	setp.lt.s32 	%p9, %r57, %r30;
	@%p9 bra 	BB2_6;

BB2_9:
	.loc 3 46 1
	add.s32 	%r18, %r9, %r2;
	.loc 3 35 1
	setp.lt.s32 	%p10, %r18, %r27;
	mov.u32 	%r56, %r18;
	@%p10 bra 	BB2_4;

BB2_10:
	.loc 3 48 1
	mov.u32 	%r53, %ntid.x;
	add.s32 	%r55, %r53, %r55;
	.loc 3 31 1
	setp.lt.s32 	%p11, %r55, %r24;
	@%p11 bra 	BB2_2;

BB2_11:
	.loc 3 50 2
	ret;
}


