/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  wire [22:0] _01_;
  wire [22:0] _02_;
  reg [3:0] _03_;
  wire [16:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_28z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[68] ? in_data[63] : in_data[28];
  assign celloutsig_1_1z = celloutsig_1_0z[2] ? in_data[186] : in_data[152];
  assign celloutsig_0_15z = celloutsig_0_5z ? celloutsig_0_11z[3] : celloutsig_0_11z[0];
  assign celloutsig_1_6z = !(celloutsig_1_3z[9] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_7z = !(celloutsig_1_2z[2] ? celloutsig_1_5z[4] : celloutsig_1_5z[15]);
  assign celloutsig_0_52z = { celloutsig_0_2z[16:2], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z } + _00_;
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_17z } + { celloutsig_1_2z[3:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[88:79], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z } + { celloutsig_0_7z[12:1], celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[9:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[65:58], celloutsig_0_0z };
  reg [22:0] _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 23'h000000;
    else _14_ <= { _01_[22:7], celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_16z };
  assign { _02_[22], _00_, _02_[3:0] } = _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_12z[12:9];
  reg [16:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 17'h00000;
    else _16_ <= { _03_[0], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_15z };
  assign { _04_[16], _01_[22:7] } = _16_;
  assign celloutsig_0_19z = { celloutsig_0_7z[12:7], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z } >= celloutsig_0_7z[10:1];
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_12z } >= { celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_9z = { celloutsig_1_8z[5:3], celloutsig_1_6z } > { celloutsig_1_8z[6:4], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_2z[3:2], celloutsig_1_10z, celloutsig_1_7z } > in_data[139:136];
  assign celloutsig_1_10z = { celloutsig_1_8z[4:3], celloutsig_1_4z } <= { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z } <= { celloutsig_0_12z[7:0], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_2z[11:9], celloutsig_0_6z, celloutsig_0_0z } < { celloutsig_0_2z[15], celloutsig_0_3z };
  assign celloutsig_0_22z = { in_data[30:27], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z } < { celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_38z = celloutsig_0_21z[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_14z = celloutsig_0_7z % { 1'h1, celloutsig_0_7z[14:1], in_data[0] };
  assign celloutsig_0_28z = { celloutsig_0_2z[12:3], celloutsig_0_13z } * { celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[119] ? in_data[150:141] : in_data[188:179];
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[153:150] : in_data[181:178];
  assign celloutsig_1_8z = celloutsig_1_5z[13] ? in_data[128:119] : { in_data[126:118], celloutsig_1_7z };
  assign celloutsig_0_3z = ~ celloutsig_0_1z[3:0];
  assign celloutsig_0_21z = { celloutsig_0_2z[6:3], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z } | { celloutsig_0_14z[7:3], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_4z = & in_data[140:133];
  assign celloutsig_0_6z = & { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_17z = | in_data[180:178];
  assign celloutsig_0_16z = | { celloutsig_0_1z[6:5], celloutsig_0_14z };
  assign celloutsig_0_24z = | { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_9z = ~^ celloutsig_0_3z;
  assign celloutsig_0_4z = ^ in_data[3:1];
  assign celloutsig_0_13z = ^ celloutsig_0_2z[10:4];
  assign celloutsig_1_5z = in_data[161:145] >> { in_data[112:100], celloutsig_1_2z };
  assign celloutsig_0_53z = { _03_[1], celloutsig_0_3z } <<< { celloutsig_0_12z[6:4], celloutsig_0_22z, celloutsig_0_38z };
  assign celloutsig_0_20z = celloutsig_0_11z <<< celloutsig_0_3z;
  assign celloutsig_0_2z = { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[67:66], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_28z[9], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_24z } ~^ celloutsig_0_12z[11:7];
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_0z } ~^ in_data[149:138];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } ~^ in_data[75:60];
  assign celloutsig_0_11z = celloutsig_0_7z[8:5] ~^ in_data[93:90];
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_1z[3]) | celloutsig_0_1z[1]);
  assign _01_[6:0] = { celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_16z };
  assign _02_[21:4] = _00_;
  assign _04_[15:0] = _01_[22:7];
  assign { out_data[128], out_data[101:96], out_data[49:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
