INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab4/lab4_3_2/lab4_3_2.srcs/sim_1/new/fun_with_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fun_with_tb
