<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>vitasdk: include/psp2kern/kernel/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="vitasdk"/>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">vitasdk
   </div>
   <div id="projectbrief">Documentation of the vitasdk</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,true,'search.html','Search');
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('ern_2kernel_2cpu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ern_2kernel_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef _PSP2KERN_KERNEL_CPU_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define _PSP2KERN_KERNEL_CPU_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="ern_2types_8h.html">psp2kern/types.h</a>&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sysclib_8h.html">psp2kern/kernel/sysclib.h</a>&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="mmu_8h.html">psp2kern/kernel/sysmem/mmu.h</a>&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html#gaa5b75a3c600994738e933102d28329e3">   23</a></span>&#160;<span class="preprocessor">#define ENTER_SYSCALL(state) \</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">    do { \</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">        asm volatile (&quot;mrc p15, 0, %0, c13, c0, 3&quot; : &quot;=r&quot; (state)); \</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">        asm volatile (&quot;mcr p15, 0, %0, c13, c0, 3&quot; :: &quot;r&quot; (state &lt;&lt; 16) : &quot;memory&quot;); \</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">    } while(0)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">   34</a></span>&#160;<span class="preprocessor">#define EXIT_SYSCALL(state) \</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">    do { \</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">        asm volatile (&quot;mcr p15, 0, %0, c13, c0, 3&quot; :: &quot;r&quot; (state) : &quot;memory&quot;); \</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">ksceKernelCpuDcacheWritebackRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__SceTypesKernel.html#ga65a319f178d71bb18ca0a0f47eb36385">SceInt32</a> ksceKernelCpuSaveContext(<a class="code" href="group__SceSysmemKernel.html#structSceKernelProcessContext">SceKernelProcessContext</a> *context)</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">asm</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c2, c0, 1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (context-&gt;<a class="code" href="group__SceSysmemKernel.html#ga9574e411f583659c0b31e34355d9bdbc">TTBR1</a>));</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keyword">asm</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c3, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (context-&gt;<a class="code" href="group__SceSysmemKernel.html#gaec7a983b281841e13ecd97aa809ac8b3">DACR</a>));</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">asm</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c13, c0, 1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (context-&gt;<a class="code" href="group__SceSysmemKernel.html#gab060266067f3ff4fe795b1b6b6a8bde7">CONTEXTIDR</a>));</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__SceTypesKernel.html#ga65a319f178d71bb18ca0a0f47eb36385">SceInt32</a> ksceKernelCpuRestoreContext(<span class="keyword">const</span> <a class="code" href="group__SceSysmemKernel.html#structSceKernelProcessContext">SceKernelProcessContext</a> *context)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordtype">int</span> cpsr, tmp;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrs %0, cpsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (cpsr));</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (!(cpsr &amp; 0x80))</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsid i&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    }</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mrc p15, 0, %0, c13, c0, 1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (tmp));</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    tmp = (tmp &amp; ~0xFF) | context-&gt;<a class="code" href="group__SceSysmemKernel.html#gab060266067f3ff4fe795b1b6b6a8bde7">CONTEXTIDR</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">asm</span> volatile (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 1&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (0));</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;isb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c2, c0, 1&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (context-&gt;<a class="code" href="group__SceSysmemKernel.html#ga9574e411f583659c0b31e34355d9bdbc">TTBR1</a> | 0x4A));</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;isb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c13, c0, 1&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (tmp));</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mcr p15, 0, %0, c3, c0, 0&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (context-&gt;<a class="code" href="group__SceSysmemKernel.html#gaec7a983b281841e13ecd97aa809ac8b3">DACR</a> &amp; 0x55555555));</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (!(cpsr &amp; 0x80))</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsie i&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> ksceKernelCpuUnrestrictedMemcpy(<span class="keywordtype">void</span> *dst, <span class="keyword">const</span> <span class="keywordtype">void</span> *src, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordtype">int</span> prev_dacr;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mrc p15, 0, %0, c3, c0, 0&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (prev_dacr));</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcr p15, 0, %0, c3, c0, 0&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (0xFFFF0000));</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="group__SceSysclibKernel.html#gaaa9a3c56c10233a05c3e455d9235a5b5">memcpy</a>(dst, src, len);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    len += (<a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a>)(((uintptr_t)dst) &amp; 0x1F);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    dst = (<span class="keywordtype">void</span> *)(((uintptr_t)dst) &amp; ~0x1F);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    len = (len + 0x1F) &amp; ~0x1F;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">ksceKernelCpuDcacheWritebackRange</a>(dst, len);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mcr p15, 0, %0, c3, c0, 0&quot;</span> :: <span class="stringliteral">&quot;r&quot;</span> (prev_dacr));</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">ksceKernelCpuGetCpuId</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">ksceKernelCpuDisableInterrupts</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">ksceKernelCpuEnableInterrupts</a>(<span class="keywordtype">int</span> <a class="code" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">ksceKernelCpuDcacheInvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">ksceKernelCpuDcacheWritebackInvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">ksceKernelCpuDcacheInvalidateAll</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">ksceKernelCpuDcacheWritebackAll</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">ksceKernelCpuDcacheWritebackInvalidateAll</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">ksceKernelCpuDcacheAndL2WritebackRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">ksceKernelCpuDcacheAndL2InvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">ksceKernelCpuDcacheAndL2WritebackInvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">ksceKernelCpuIcacheInvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">ksceKernelCpuIcacheInvalidateAll</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">ksceKernelCpuIcacheAndL2WritebackInvalidateRange</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *ptr, <a class="code" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">ksceKernelCpuSuspendIntr</a>(<span class="keywordtype">int</span> *addr);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">ksceKernelCpuResumeIntr</a>(<span class="keywordtype">int</span> *addr, <span class="keywordtype">int</span> prev_state);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">ksceKernelCpuSpinLockIrqSave</a>(<span class="keywordtype">int</span> *addr);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">ksceKernelCpuSpinLockIrqRestore</a>(<span class="keywordtype">int</span> *addr, <span class="keywordtype">int</span> <a class="code" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> {</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html#ga06ea41abcba52223c6c529ca50f33962">  267</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="group__SceCpuKernel.html#ga06ea41abcba52223c6c529ca50f33962">lock</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html#gac40f8da443b22e7e268a51afffcf5200">  268</a></span>&#160;    int16_t <a class="code" href="group__SceCpuKernel.html#gac40f8da443b22e7e268a51afffcf5200">core_count</a>;</div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__SceCpuKernel.html#ga88d7e243058c17086579c2f4537f0aaf">  269</a></span>&#160;    int16_t <a class="code" href="group__SceCpuKernel.html#ga88d7e243058c17086579c2f4537f0aaf">last_wait_core</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;} <a class="code" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga97fec603f28a6c333e9469fcf1859abb">ksceKernelCorelockInitialize</a>(<a class="code" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga9eeaceac9629151baafa9bcd7e37a971">ksceKernelCorelockLock</a>(<a class="code" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx, <a class="code" href="group__SceTypesKernel.html#gab5754ec0168b4b65a5334d9ddada460a">SceUInt32</a> core);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__SceCpuKernel.html#ga59efe9a7590000a8317bf777c7e9b770">ksceKernelCorelockUnlock</a>(<a class="code" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _PSP2KERN_KERNEL_CPU_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__SceCpuKernel_html_gab0e8774c9f4d2e6f3870ce26adb30c71"><div class="ttname"><a href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">ksceKernelCpuIcacheAndL2WritebackInvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuIcacheAndL2WritebackInvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback and invalidate a range of L1 icache and L2.</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gad9f7f38286e8d0b08837729bab4face8"><div class="ttname"><a href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">ksceKernelCpuResumeIntr</a></div><div class="ttdeci">int ksceKernelCpuResumeIntr(int *addr, int prev_state)</div><div class="ttdoc">Resume all interrupts (enables IRQs)</div></div>
<div class="ttc" id="agroup__SceTypesKernel_html_gab5754ec0168b4b65a5334d9ddada460a"><div class="ttname"><a href="group__SceTypesKernel.html#gab5754ec0168b4b65a5334d9ddada460a">SceUInt32</a></div><div class="ttdeci">uint32_t SceUInt32</div><div class="ttdef"><b>Definition:</b> types.h:42</div></div>
<div class="ttc" id="agroup__SceSysclibKernel_html_gaaa9a3c56c10233a05c3e455d9235a5b5"><div class="ttname"><a href="group__SceSysclibKernel.html#gaaa9a3c56c10233a05c3e455d9235a5b5">memcpy</a></div><div class="ttdeci">void * memcpy(void *dst, const void *src, unsigned int len)</div><div class="ttdoc">Copy memory1 to memory2.</div></div>
<div class="ttc" id="asysclib_8h_html"><div class="ttname"><a href="sysclib_8h.html">sysclib.h</a></div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga1e9446f23dc8fea22955dd21c250743e"><div class="ttname"><a href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">ksceKernelCpuDcacheAndL2InvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheAndL2InvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback and invalidate a range of L1 dcache and L2.</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga59efe9a7590000a8317bf777c7e9b770"><div class="ttname"><a href="group__SceCpuKernel.html#ga59efe9a7590000a8317bf777c7e9b770">ksceKernelCorelockUnlock</a></div><div class="ttdeci">void ksceKernelCorelockUnlock(SceCorelockContext *ctx)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga8a93171fc77d84fa8a70b71b0798d2c8"><div class="ttname"><a href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">ksceKernelCpuDcacheWritebackInvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheWritebackInvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback and invalidate a range of L1 dcache (without L2)</div></div>
<div class="ttc" id="ammu_8h_html"><div class="ttname"><a href="mmu_8h.html">mmu.h</a></div></div>
<div class="ttc" id="agroup__SceKernelDebugKernel_html_gac8bf36fe0577cba66bccda3a6f7e80a4"><div class="ttname"><a href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a></div><div class="ttdeci">int flags</div><div class="ttdoc">Event flags.</div><div class="ttdef"><b>Definition:</b> debug.h:134</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gab4651268bb4ef22633f5b6055061fd64"><div class="ttname"><a href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">ksceKernelCpuGetCpuId</a></div><div class="ttdeci">int ksceKernelCpuGetCpuId(void)</div><div class="ttdoc">Returns the CPU ID of the calling processor.</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gaa7e762b395b3ff620fa62deff747641e"><div class="ttname"><a href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">ksceKernelCpuDcacheWritebackInvalidateAll</a></div><div class="ttdeci">void ksceKernelCpuDcacheWritebackInvalidateAll(void)</div><div class="ttdoc">Writeback and invalidate all the L1 dcache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gae1401f75bbf69455bf24e189207b24e0"><div class="ttname"><a href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">ksceKernelCpuDcacheAndL2WritebackInvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheAndL2WritebackInvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback and invalidate a range of L1 dcache and L2.</div></div>
<div class="ttc" id="agroup__SceSysmemKernel_html_gaec7a983b281841e13ecd97aa809ac8b3"><div class="ttname"><a href="group__SceSysmemKernel.html#gaec7a983b281841e13ecd97aa809ac8b3">SceKernelProcessContext::DACR</a></div><div class="ttdeci">SceUInt32 DACR</div><div class="ttdef"><b>Definition:</b> mmu.h:37</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gaa30b72fe83595ec4dfcafc14bf04b145"><div class="ttname"><a href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">ksceKernelCpuSpinLockIrqSave</a></div><div class="ttdeci">int ksceKernelCpuSpinLockIrqSave(int *addr)</div><div class="ttdoc">Disable interrupts (IRQs) and spin-lock.</div></div>
<div class="ttc" id="agroup__SceSysmemKernel_html_structSceKernelProcessContext"><div class="ttname"><a href="group__SceSysmemKernel.html#structSceKernelProcessContext">SceKernelProcessContext</a></div><div class="ttdef"><b>Definition:</b> mmu.h:35</div></div>
<div class="ttc" id="agroup__SceSysmemKernel_html_ga9574e411f583659c0b31e34355d9bdbc"><div class="ttname"><a href="group__SceSysmemKernel.html#ga9574e411f583659c0b31e34355d9bdbc">SceKernelProcessContext::TTBR1</a></div><div class="ttdeci">SceUInt32 TTBR1</div><div class="ttdef"><b>Definition:</b> mmu.h:36</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga82fbbeae621b85af21dd6986d16898e0"><div class="ttname"><a href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">ksceKernelCpuIcacheInvalidateAll</a></div><div class="ttdeci">int ksceKernelCpuIcacheInvalidateAll(void)</div><div class="ttdoc">Invalidate all the L1 icache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga97fec603f28a6c333e9469fcf1859abb"><div class="ttname"><a href="group__SceCpuKernel.html#ga97fec603f28a6c333e9469fcf1859abb">ksceKernelCorelockInitialize</a></div><div class="ttdeci">void ksceKernelCorelockInitialize(SceCorelockContext *ctx)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gaf2d7c1d3c751c3af9b5fc0b2393b665e"><div class="ttname"><a href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">ksceKernelCpuEnableInterrupts</a></div><div class="ttdeci">void ksceKernelCpuEnableInterrupts(int flags)</div><div class="ttdoc">Enable interrupts.</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga5e4ae03a7a343e652e31eb16f815f543"><div class="ttname"><a href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">ksceKernelCpuDisableInterrupts</a></div><div class="ttdeci">int ksceKernelCpuDisableInterrupts(void)</div><div class="ttdoc">Disabled interrupts.</div></div>
<div class="ttc" id="agroup__SceTypesKernel_html_ga6f2706740670a84a49050f5327a2bf35"><div class="ttname"><a href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a></div><div class="ttdeci">unsigned int SceSize</div><div class="ttdef"><b>Definition:</b> types.h:53</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gaaf2c0255688b5b2114c417484e46644d"><div class="ttname"><a href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">ksceKernelCpuDcacheWritebackAll</a></div><div class="ttdeci">void ksceKernelCpuDcacheWritebackAll(void)</div><div class="ttdoc">Writeback all the L1 dcache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga74cc811b572caa5ef2a7616707f2f766"><div class="ttname"><a href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">ksceKernelCpuSuspendIntr</a></div><div class="ttdeci">int ksceKernelCpuSuspendIntr(int *addr)</div><div class="ttdoc">Suspend all interrupts (disables IRQs)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gac01e2c7db4d22924746468a804771087"><div class="ttname"><a href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">ksceKernelCpuDcacheAndL2WritebackRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheAndL2WritebackRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback a range of L1 dcache and L2.</div></div>
<div class="ttc" id="aern_2types_8h_html"><div class="ttname"><a href="ern_2types_8h.html">types.h</a></div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga58e43bde269f1e1ad556c0f7602960ed"><div class="ttname"><a href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">ksceKernelCpuDcacheInvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheInvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Invalidate a range of L1 dcache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga6986657ca54a772cf65172cc942b80d6"><div class="ttname"><a href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">ksceKernelCpuDcacheInvalidateAll</a></div><div class="ttdeci">void ksceKernelCpuDcacheInvalidateAll(void)</div><div class="ttdoc">Invalidate all the L1 dcache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gac40f8da443b22e7e268a51afffcf5200"><div class="ttname"><a href="group__SceCpuKernel.html#gac40f8da443b22e7e268a51afffcf5200">SceCorelockContext::core_count</a></div><div class="ttdeci">int16_t core_count</div><div class="ttdef"><b>Definition:</b> cpu.h:268</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_structSceCorelockContext"><div class="ttname"><a href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a></div><div class="ttdef"><b>Definition:</b> cpu.h:266</div></div>
<div class="ttc" id="agroup__SceTypesKernel_html_ga65a319f178d71bb18ca0a0f47eb36385"><div class="ttname"><a href="group__SceTypesKernel.html#ga65a319f178d71bb18ca0a0f47eb36385">SceInt32</a></div><div class="ttdeci">int32_t SceInt32</div><div class="ttdef"><b>Definition:</b> types.h:41</div></div>
<div class="ttc" id="agroup__SceSysmemKernel_html_gab060266067f3ff4fe795b1b6b6a8bde7"><div class="ttname"><a href="group__SceSysmemKernel.html#gab060266067f3ff4fe795b1b6b6a8bde7">SceKernelProcessContext::CONTEXTIDR</a></div><div class="ttdeci">SceUInt32 CONTEXTIDR</div><div class="ttdef"><b>Definition:</b> mmu.h:38</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga88d7e243058c17086579c2f4537f0aaf"><div class="ttname"><a href="group__SceCpuKernel.html#ga88d7e243058c17086579c2f4537f0aaf">SceCorelockContext::last_wait_core</a></div><div class="ttdeci">int16_t last_wait_core</div><div class="ttdef"><b>Definition:</b> cpu.h:269</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga34661ab47340a3c061425f5f4bf0fe35"><div class="ttname"><a href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">ksceKernelCpuIcacheInvalidateRange</a></div><div class="ttdeci">void ksceKernelCpuIcacheInvalidateRange(const void *ptr, SceSize len)</div><div class="ttdoc">Invalidate a range of L1 icache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga06ea41abcba52223c6c529ca50f33962"><div class="ttname"><a href="group__SceCpuKernel.html#ga06ea41abcba52223c6c529ca50f33962">SceCorelockContext::lock</a></div><div class="ttdeci">int lock</div><div class="ttdef"><b>Definition:</b> cpu.h:267</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga644001baef7abdd596b8d536b62fe3f0"><div class="ttname"><a href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">ksceKernelCpuDcacheWritebackRange</a></div><div class="ttdeci">void ksceKernelCpuDcacheWritebackRange(const void *ptr, SceSize len)</div><div class="ttdoc">Writeback a range of L1 dcache (without L2)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_ga9eeaceac9629151baafa9bcd7e37a971"><div class="ttname"><a href="group__SceCpuKernel.html#ga9eeaceac9629151baafa9bcd7e37a971">ksceKernelCorelockLock</a></div><div class="ttdeci">void ksceKernelCorelockLock(SceCorelockContext *ctx, SceUInt32 core)</div></div>
<div class="ttc" id="agroup__SceCpuKernel_html_gaf609c6394e271c010838dbd33550a35b"><div class="ttname"><a href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">ksceKernelCpuSpinLockIrqRestore</a></div><div class="ttdeci">int ksceKernelCpuSpinLockIrqRestore(int *addr, int flags)</div><div class="ttdoc">Spin-unlock and restore interrupt state.</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_897e19e60e1fdcde2ca75bb881442839.html">psp2kern</a></li><li class="navelem"><a class="el" href="dir_ec7ce0decaf119d3f3f03563c1567600.html">kernel</a></li><li class="navelem"><a class="el" href="ern_2kernel_2cpu_8h.html">cpu.h</a></li>
    <li class="footer"><a href="http://vitasdk.org">Vita SDK</a></li>
  </ul>
</div>
</body>
</html>
