# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SERDES_simu.srcs/sources_1/new/Deserializer_for_test.v" \
"../../../../SERDES_simu.srcs/sources_1/new/Serializer_FPGA.v" \
"../../../../SERDES_simu.srcs/sim_1/new/tb_serializer.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
