{"sha": "4f69985cf722dff1e447451fbc56f4182619385a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGY2OTk4NWNmNzIyZGZmMWU0NDc0NTFmYmM1NmY0MTgyNjE5Mzg1YQ==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1997-12-15T18:40:42Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1997-12-15T18:40:42Z"}, "message": "Missed this from the -mmemory-latency commit.\n\nFrom-SVN: r17108", "tree": {"sha": "c9c4d7d634035513302b800127d171ceb0ead45f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c9c4d7d634035513302b800127d171ceb0ead45f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4f69985cf722dff1e447451fbc56f4182619385a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f69985cf722dff1e447451fbc56f4182619385a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4f69985cf722dff1e447451fbc56f4182619385a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f69985cf722dff1e447451fbc56f4182619385a/comments", "author": null, "committer": null, "parents": [{"sha": "166cdf4ab4c19a9017c07e95a7af8b77aae3a7f0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/166cdf4ab4c19a9017c07e95a7af8b77aae3a7f0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/166cdf4ab4c19a9017c07e95a7af8b77aae3a7f0"}], "stats": {"total": 26, "additions": 25, "deletions": 1}, "files": [{"sha": "f8c9f9af3f95f4c824e61f22f97403531a49abf7", "filename": "gcc/invoke.texi", "status": "modified", "additions": 25, "deletions": 1, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f69985cf722dff1e447451fbc56f4182619385a/gcc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f69985cf722dff1e447451fbc56f4182619385a/gcc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Finvoke.texi?ref=4f69985cf722dff1e447451fbc56f4182619385a", "patch": "@@ -344,6 +344,7 @@ in the following sections.\n -mtrap-precision=@var{mode}  -mbuild-constants\n -mcpu=@var{cpu type}\n -mbwx -mno-bwx -mcix -mno-cix -mmax -mno-max\n+-mmemory-latency=@var{time}\n \n @emph{Clipper Options}\n -mc300  -mc400\n@@ -5033,7 +5034,6 @@ CIX, and MAX instruction sets.  The default is to use the instruction sets\n supported by the CPU type specified via @samp{-mcpu=} option or that\n of the CPU on which GNU CC was built if none was specified.\n \n-@item -mcpu=@var{cpu type}\n @item -mcpu=@var{cpu_type}\n Set the instruction set, register set, and instruction scheduling\n parameters for machine type @var{cpu_type}.  You can specify either the\n@@ -5059,13 +5059,37 @@ Schedules as an EV5 and has no instruction set extensions.\n Schedules as an EV5 and supports the BWX extension.\n \n @item pca56\n+@itemx 21164pc\n @itemx 21164PC\n Schedules as an EV5 and supports the BWX and MAX extensions.\n \n @item ev6\n @itemx 21264\n Schedules as an EV5 (until Digital releases the scheduling parameters\n for the EV6) and supports the BWX, CIX, and MAX extensions.\n+@end table\n+\n+@item -mmemory-latency=@var{time}\n+Sets the latency the scheduler should assume for typical memory\n+references as seen by the application.  This number is highly\n+dependant on the memory access patterns used by the application\n+and the size of the external cache on the machine.\n+\n+Valid options for @var{time} are\n+\n+@table @samp\n+@item @var{number}\n+A decimal number representing clock cycles.\n+\n+@item L1\n+@itemx L2\n+@itemx L3\n+@itemx main\n+The compiler contains estimates of the number of clock cycles for\n+``typical'' EV4 & EV5 hardware for the Level 1, 2 & 3 caches\n+(also called Dcache, Scache, and Bcache), as well as to main memory.\n+Note that L3 is only valid for EV5.\n+\n @end table\n @end table\n "}]}