
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__0_
die area:    ( 0 0 ) ( 77120 87840 )
trackPts:    12
defvias:     4
#components: 720
#terminals:  60
#snets:      2
#nets:       173

reading guide ...

#guides:     1065
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 32

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 6160
mcon shape region query size = 216
met1 shape region query size = 2235
via shape region query size = 200
met2 shape region query size = 134
via2 shape region query size = 200
met3 shape region query size = 124
via3 shape region query size = 200
met4 shape region query size = 62
via4 shape region query size = 8
met5 shape region query size = 14


start pin access
  complete 32 pins
  complete 26 unique inst patterns
  complete 218 groups
Expt1 runtime (pin-level access point gen): 0.178776
Expt2 runtime (design-level access pattern gen): 0.0281342
#scanned instances     = 720
#unique  instances     = 32
#stdCellGenAp          = 323
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 196
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 438
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 9.68 (MB), peak = 9.82 (MB)

post process guides ...
GCELLGRID X -1 DO 12 STEP 6900 ;
GCELLGRID Y -1 DO 11 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 257
mcon guide region query size = 0
met1 guide region query size = 214
via guide region query size = 0
met2 guide region query size = 159
via2 guide region query size = 0
met3 guide region query size = 59
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 416 vertical wires in 1 frboxes and 273 horizontal wires in 1 frboxes.
Done with 58 vertical wires in 1 frboxes and 38 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.38 (MB), peak = 11.83 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/10-09_11-12//results/routing/sb_0__0_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.50 (MB), peak = 11.83 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 16.93 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:00, memory = 18.91 (MB)
    completing 30% with 31 violations
    elapsed time = 00:00:00, memory = 16.03 (MB)
    completing 40% with 38 violations
    elapsed time = 00:00:01, memory = 14.01 (MB)
  number of violations = 58
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 358.77 (MB), peak = 375.68 (MB)
total wire length = 2270 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 858 um
total wire length on LAYER met2 = 1061 um
total wire length on LAYER met3 = 350 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 792
up-via summary (total 792):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    380
           met2     44
           met3      0
           met4      0
----------------------
                   792


start 1st optimization iteration ...
    completing 10% with 58 violations
    elapsed time = 00:00:00, memory = 358.77 (MB)
    completing 20% with 56 violations
    elapsed time = 00:00:00, memory = 367.32 (MB)
    completing 30% with 53 violations
    elapsed time = 00:00:00, memory = 365.32 (MB)
    completing 40% with 12 violations
    elapsed time = 00:00:00, memory = 366.63 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 361.99 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 2nd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 361.99 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 361.99 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 362.00 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 362.09 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 362.36 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 362.36 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 362.70 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 363.48 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.80 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.80 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.80 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.35 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.35 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 368.07 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.59 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.59 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.12 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 363.12 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 362.77 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.10 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.64 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 363.74 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 363.77 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 364.44 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.16 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 366.16 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.16 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 364.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.35 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 362.83 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.51 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 362.81 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 363.04 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 363.59 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 362.83 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 363.86 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.86 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 362.63 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 362.63 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 362.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 362.24 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 362.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 362.33 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 362.91 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 363.69 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 364.08 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.08 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 363.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 362.99 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.29 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 363.00 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 363.60 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 362.60 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 362.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 363.66 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.66 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 362.34 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 362.34 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.09 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 362.75 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 364.28 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 362.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 362.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 363.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 363.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 364.11 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.11 (MB), peak = 375.82 (MB)
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789


complete detail routing
total wire length = 2257 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 864 um
total wire length on LAYER met2 = 1069 um
total wire length on LAYER met3 = 322 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 789
up-via summary (total 789):

----------------------
 FR_MASTERSLICE      0
            li1    368
           met1    387
           met2     34
           met3      0
           met4      0
----------------------
                   789

cpu time = 00:00:04, elapsed time = 00:00:02, memory = 364.11 (MB), peak = 375.82 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__0_/runs/10-09_11-12//results/routing/sb_0__0_.def.ref at line 2.


Runtime taken (hrt): 3.5337
