$date
	Sat Oct 22 22:51:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#193457
b110 !
1"
#193458
b110 &
b110 %
1$
#193459
0"
#193462
b11 &
b11 %
#193466
b1010 &
b1010 %
#193470
b101 &
b101 %
#193474
b10000 &
b10000 %
#193478
b1000 &
b1000 %
#193482
b100 &
b100 %
#193486
b10 &
b10 %
#193490
b1 &
b1 %
1#
#193494
b0 &
0#
b0 %
0$
#1246901
b10100 !
1"
#1246902
b10100 &
b10100 %
1$
#1246903
0"
#1246906
b1010 &
b1010 %
#1246910
b101 &
b101 %
#1246914
b10000 &
b10000 %
#1246918
b1000 &
b1000 %
#1246922
b100 &
b100 %
#1246926
b10 &
b10 %
#1246930
b1 &
b1 %
1#
#1246934
b0 &
0#
b0 %
0$
#2236659
b111 !
1"
#2236662
b111 &
b111 %
1$
#2236663
0"
#2236666
b10110 &
b10110 %
#2236670
b1011 &
b1011 %
#2236674
b100010 &
b100010 %
#2236678
b10001 &
b10001 %
#2236682
b110100 &
b110100 %
#2236686
b11010 &
b11010 %
#2236690
b1101 &
b1101 %
#2236694
b101000 &
b101000 %
#2236698
b10100 &
b10100 %
#2236702
b1010 &
b1010 %
#2236706
b101 &
b101 %
#2236710
b10000 &
b10000 %
#2236714
b1000 &
b1000 %
#2236718
b100 &
b100 %
#2236722
b10 &
b10 %
#2236726
b1 &
1#
b1 %
#2236730
b0 &
b0 %
0#
0$
#4500012
