# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CarrellataAppelli.srcs/sources_1/new/Reg1119.vhd" \
"../../../../CarrellataAppelli.srcs/sim_1/new/SeimReg1119.vhd" \

# Do not sort compile order
nosort
