library ieee;
use ieee.std_logic_1164.all;


entity EN_MUX41_cond is 
	port (
		A, B, C, D  : in std_logic;
		S0, S1 : in std_logic;
		Y : out std_logic
	);
end EN_MUX41_cond;

architecture RTL of EN_MUX41_cond is

begin
if not S0 and not S1 then 
	y <= A;
elsif S0 and not S1 then 
	y <= B;
elsif not S0 and S1 then 
	y <= C;
elsif S0 and S1 then
	y <= D;
	
end RTL;
	

