5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd sbit_sel1.vcd -o sbit_sel1.cdd -v sbit_sel1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" sbit_sel1.v 1 33 1
2 1 7 d000d 6 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 2 7 b000e 6 23 100c 0 1 1 9 z
2 3 7 70007 0 1 1410 0 0 1 9 a
2 4 7 7000e 6 35 e 2 3
2 5 8 d000d 6 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 6 8 b000e 6 23 1004 0 5 1 9 z
2 7 8 70007 0 1 1410 0 0 1 9 b
2 8 8 7000e 6 35 6 6 7
2 9 9 d000d 6 0 1008 0 0 32 52 5 0 0 0 0 0 0 0
2 10 9 b000e 6 23 100c 0 9 1 9 z
2 11 9 70007 0 1 1410 0 0 1 9 c
2 12 9 7000e 6 35 e 10 11
2 13 10 d000d 6 0 1008 0 0 32 52 10 0 0 0 0 0 0 0
2 14 10 b000e 6 23 100c 0 13 1 9 z
2 15 10 70007 0 1 1410 0 0 1 9 d
2 16 10 7000e 6 35 e 14 15
2 17 11 110011 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 18 11 d000f 2 1 100c 0 0 3 9 sel
2 19 11 d0011 6 6 1288 17 18 32 26 21eaa faa faa faa faa faa faa faa
2 20 11 b0012 6 23 100c 0 19 1 9 z
2 21 11 70007 0 1 1410 0 0 1 9 e
2 22 11 70012 6 35 e 20 21
1 sel 3 3000b 1 0 2 0 3 25 202a
1 z 4 30011 1 0 4 1 4 25 ddaa
1 a 5 30011 1 0 0 0 1 25 1102
1 b 5 30014 1 0 0 0 1 25 2
1 c 5 30017 1 0 0 0 1 25 1102
1 d 5 3001a 1 0 0 0 1 25 1102
1 e 5 3001d 1 0 0 0 1 25 1102
4 4 f 4 4
4 8 f 8 8
4 12 f 12 12
4 16 f 16 16
4 22 f 22 22
3 1 main.$u0 "main.$u0" sbit_sel1.v 0 31 1
