$date
	Sun Oct 23 08:58:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#661682
b11100 &
b11100 %
1$
b11100 !
1"
#661683
0"
#661686
b1110 &
b1110 %
#661690
b111 &
b111 %
#661694
b10110 &
b10110 %
#661698
b1011 &
b1011 %
#661702
b100010 &
b100010 %
#661706
b10001 &
b10001 %
#661710
b110100 &
b110100 %
#661714
b11010 &
b11010 %
#661718
b1101 &
b1101 %
#661722
b101000 &
b101000 %
#661726
b10100 &
b10100 %
#661730
b1010 &
b1010 %
#661734
b101 &
b101 %
#661738
b10000 &
b10000 %
#661742
b1000 &
b1000 %
#661746
b100 &
b100 %
#661750
b10 &
b10 %
#661754
b1 &
b1 %
1#
#661758
b0 &
0#
b0 %
0$
#1681227
1"
#1681230
b11100 &
b11100 %
1$
#1681231
0"
#1681234
b1110 &
b1110 %
#1681238
b111 &
b111 %
#1681242
b10110 &
b10110 %
#1681246
b1011 &
b1011 %
#1681250
b100010 &
b100010 %
#1681254
b10001 &
b10001 %
#1681258
b110100 &
b110100 %
#1681262
b11010 &
b11010 %
#1681266
b1101 &
b1101 %
#1681270
b101000 &
b101000 %
#1681274
b10100 &
b10100 %
#1681278
b1010 &
b1010 %
#1681282
b101 &
b101 %
#1681286
b10000 &
b10000 %
#1681290
b1000 &
b1000 %
#1681294
b100 &
b100 %
#1681298
b10 &
b10 %
#1681302
b1 &
1#
b1 %
#1681306
b0 &
b0 %
0#
0$
#2714241
b11001 !
1"
#2714242
b11001 &
b11001 %
1$
#2714243
0"
#2714246
b1001100 &
b1001100 %
#2714250
b100110 &
b100110 %
#2714254
b10011 &
b10011 %
#2714258
b111010 &
b111010 %
#2714262
b11101 &
b11101 %
#2714266
b1011000 &
b1011000 %
#2714270
b101100 &
b101100 %
#2714274
b10110 &
b10110 %
#2714278
b1011 &
b1011 %
#2714282
b100010 &
b100010 %
#2714286
b10001 &
b10001 %
#2714290
b110100 &
b110100 %
#2714294
b11010 &
b11010 %
#2714298
b1101 &
b1101 %
#2714302
b101000 &
b101000 %
#2714306
b10100 &
b10100 %
#2714310
b1010 &
b1010 %
#2714314
b101 &
b101 %
#2714318
b10000 &
b10000 %
#2714322
b1000 &
b1000 %
#2714326
b100 &
b100 %
#2714330
b10 &
b10 %
#2714334
b1 &
1#
b1 %
#2714338
b0 &
b0 %
0#
0$
#4500012
