Reading timing models for corner max_tt_025C_5v00…
Reading cell library for the 'max_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001365    0.560538 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011530    0.170493    0.735811    1.296349 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.170493    0.000081    1.296430 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007991    0.312748    0.241362    1.537792 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.312748    0.000187    1.537980 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.156377    0.141026    1.679006 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.156377    0.000033    1.679039 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.679039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001365    0.560538 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660538   clock uncertainty
                                  0.000000    0.660538   clock reconvergence pessimism
                                  0.125624    0.786162   library hold time
                                              0.786162   data required time
---------------------------------------------------------------------------------------------
                                              0.786162   data required time
                                             -1.679039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892876   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558    0.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016618    0.212654    0.769957    1.329689 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.212656    0.000367    1.330055 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004608    0.256815    0.199573    1.529628 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.256815    0.000089    1.529717 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004432    0.192111    0.185690    1.715408 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.192111    0.000049    1.715456 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.715456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558    0.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659732   clock uncertainty
                                  0.000000    0.659732   clock reconvergence pessimism
                                  0.118324    0.778056   library hold time
                                              0.778056   data required time
---------------------------------------------------------------------------------------------
                                              0.778056   data required time
                                             -1.715456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.937401   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890    0.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017169    0.217285    0.773650    1.333713 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.217286    0.000356    1.334070 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005660    0.269344    0.220744    1.554814 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.269344    0.000120    1.554934 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003947    0.185891    0.182718    1.737652 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.185891    0.000075    1.737727 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.737727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890    0.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660064   clock uncertainty
                                  0.000000    0.660064   clock reconvergence pessimism
                                  0.119595    0.779658   library hold time
                                              0.779658   data required time
---------------------------------------------------------------------------------------------
                                              0.779658   data required time
                                             -1.737727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.958068   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001198    0.560372 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027076    0.503293    1.097025    1.657396 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.503293    0.000477    1.657873 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003442    0.182863    0.118362    1.776235 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.182863    0.000033    1.776267 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.776267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001198    0.560372 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660372   clock uncertainty
                                  0.000000    0.660372   clock reconvergence pessimism
                                  0.120214    0.780586   library hold time
                                              0.780586   data required time
---------------------------------------------------------------------------------------------
                                              0.780586   data required time
                                             -1.776267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.995682   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001349    0.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019651    0.238759    0.790259    1.350782 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.238759    0.000309    1.351091 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006468    0.305356    0.291808    1.642899 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.305356    0.000134    1.643033 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004006    0.164412    0.147164    1.790197 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.164412    0.000045    1.790242 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.790242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001349    0.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660522   clock uncertainty
                                  0.000000    0.660522   clock reconvergence pessimism
                                  0.123983    0.784505   library hold time
                                              0.784505   data required time
---------------------------------------------------------------------------------------------
                                              0.784505   data required time
                                             -1.790242   data arrival time
---------------------------------------------------------------------------------------------
                                              1.005737   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357    0.560531 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024377    0.280062    0.818962    1.379493 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.280063    0.000315    1.379807 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006768    0.309110    0.309436    1.689243 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.309110    0.000149    1.689392 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.161274    0.144972    1.834364 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.161274    0.000070    1.834434 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.834434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357    0.560531 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660531   clock uncertainty
                                  0.000000    0.660531   clock reconvergence pessimism
                                  0.124624    0.785155   library hold time
                                              0.785155   data required time
---------------------------------------------------------------------------------------------
                                              0.785155   data required time
                                             -1.834434   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049279   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000524    0.555849 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006587    0.197741    0.895996    1.451844 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.197741    0.000090    1.451934 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.013092    0.227300    0.190741    1.642675 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.227300    0.000228    1.642904 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016479    0.350899    0.279432    1.922336 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.350899    0.000262    1.922598 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004055    0.156205    0.118380    2.040978 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.156205    0.000078    2.041056 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.041056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000254    0.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659427   clock uncertainty
                                  0.000000    0.659427   clock reconvergence pessimism
                                  0.125659    0.785086   library hold time
                                              0.785086   data required time
---------------------------------------------------------------------------------------------
                                              0.785086   data required time
                                             -2.041056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.255971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617400    0.002808    5.263742 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890    0.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660064   clock uncertainty
                                  0.000000    0.660064   clock reconvergence pessimism
                                  0.386536    1.046600   library removal time
                                              1.046600   data required time
---------------------------------------------------------------------------------------------
                                              1.046600   data required time
                                             -5.263742   data arrival time
---------------------------------------------------------------------------------------------
                                              4.217142   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617398    0.002743    5.263677 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558    0.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659732   clock uncertainty
                                  0.000000    0.659732   clock reconvergence pessimism
                                  0.386536    1.046268   library removal time
                                              1.046268   data required time
---------------------------------------------------------------------------------------------
                                              1.046268   data required time
                                             -5.263677   data arrival time
---------------------------------------------------------------------------------------------
                                              4.217409   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003020    5.263954 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000254    0.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.659427   clock uncertainty
                                  0.000000    0.659427   clock reconvergence pessimism
                                  0.386537    1.045964   library removal time
                                              1.045964   data required time
---------------------------------------------------------------------------------------------
                                              1.045964   data required time
                                             -5.263954   data arrival time
---------------------------------------------------------------------------------------------
                                              4.217990   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389974    0.000461    5.246603 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.246603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001198    0.560372 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660372   clock uncertainty
                                  0.000000    0.660372   clock reconvergence pessimism
                                  0.368031    1.028403   library removal time
                                              1.028403   data required time
---------------------------------------------------------------------------------------------
                                              1.028403   data required time
                                             -5.246603   data arrival time
---------------------------------------------------------------------------------------------
                                              4.218200   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389986    0.001118    5.247260 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357    0.560531 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660531   clock uncertainty
                                  0.000000    0.660531   clock reconvergence pessimism
                                  0.368032    1.028563   library removal time
                                              1.028563   data required time
---------------------------------------------------------------------------------------------
                                              1.028563   data required time
                                             -5.247260   data arrival time
---------------------------------------------------------------------------------------------
                                              4.218697   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389998    0.001624    5.247767 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001349    0.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660522   clock uncertainty
                                  0.000000    0.660522   clock reconvergence pessimism
                                  0.368033    1.028555   library removal time
                                              1.028555   data required time
---------------------------------------------------------------------------------------------
                                              1.028555   data required time
                                             -5.247767   data arrival time
---------------------------------------------------------------------------------------------
                                              4.219211   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390003    0.001820    5.247962 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000997    0.319522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652    0.559173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001365    0.560538 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.660538   clock uncertainty
                                  0.000000    0.660538   clock reconvergence pessimism
                                  0.368033    1.028571   library removal time
                                              1.028571   data required time
---------------------------------------------------------------------------------------------
                                              1.028571   data required time
                                             -5.247962   data arrival time
---------------------------------------------------------------------------------------------
                                              4.219391   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003025    5.263959 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100046    0.000372    0.555697 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655697   clock uncertainty
                                  0.000000    0.655697   clock reconvergence pessimism
                                  0.385791    1.041488   library removal time
                                              1.041488   data required time
---------------------------------------------------------------------------------------------
                                              1.041488   data required time
                                             -5.263959   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222471   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390028    0.002690    5.248833 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000524    0.555849 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655849   clock uncertainty
                                  0.000000    0.655849   clock reconvergence pessimism
                                  0.367249    1.023098   library removal time
                                              1.023098   data required time
---------------------------------------------------------------------------------------------
                                              1.023098   data required time
                                             -5.248833   data arrival time
---------------------------------------------------------------------------------------------
                                              4.225735   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390030    0.002762    5.248905 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000511    0.555836 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655836   clock uncertainty
                                  0.000000    0.655836   clock reconvergence pessimism
                                  0.367250    1.023085   library removal time
                                              1.023085   data required time
---------------------------------------------------------------------------------------------
                                              1.023085   data required time
                                             -5.248905   data arrival time
---------------------------------------------------------------------------------------------
                                              4.225819   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390032    0.002833    5.248976 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000499    0.555823 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655823   clock uncertainty
                                  0.000000    0.655823   clock reconvergence pessimism
                                  0.367250    1.023073   library removal time
                                              1.023073   data required time
---------------------------------------------------------------------------------------------
                                              1.023073   data required time
                                             -5.248976   data arrival time
---------------------------------------------------------------------------------------------
                                              4.225903   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390045    0.003217    5.249359 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000551    0.555875 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655875   clock uncertainty
                                  0.000000    0.655875   clock reconvergence pessimism
                                  0.367251    1.023126   library removal time
                                              1.023126   data required time
---------------------------------------------------------------------------------------------
                                              1.023126   data required time
                                             -5.249359   data arrival time
---------------------------------------------------------------------------------------------
                                              4.226233   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390046    0.003242    5.249384 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026437    0.141370    0.066110    0.066110 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000    0.066110 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252415    0.318525 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000976    0.319500 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824    0.555324 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000565    0.555890 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655890   clock uncertainty
                                  0.000000    0.655890   clock reconvergence pessimism
                                  0.367251    1.023141   library removal time
                                              1.023141   data required time
---------------------------------------------------------------------------------------------
                                              1.023141   data required time
                                             -5.249384   data arrival time
---------------------------------------------------------------------------------------------
                                              4.226243   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000294    4.659673 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004432    0.414389    0.297478    4.957150 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.414389    0.000049    4.957199 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558   20.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459732   clock uncertainty
                                  0.000000   20.459732   clock reconvergence pessimism
                                 -0.354413   20.105318   library setup time
                                             20.105318   data required time
---------------------------------------------------------------------------------------------
                                             20.105318   data required time
                                             -4.957199   data arrival time
---------------------------------------------------------------------------------------------
                                             15.148120   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000441    4.659819 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003947    0.389791    0.286338    4.946157 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.389791    0.000075    4.946232 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.946232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890   20.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460064   clock uncertainty
                                  0.000000   20.460064   clock reconvergence pessimism
                                 -0.350657   20.109407   library setup time
                                             20.109407   data required time
---------------------------------------------------------------------------------------------
                                             20.109407   data required time
                                             -4.946232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.163176   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000935    4.660313 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004006    0.256126    0.228144    4.888457 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.256126    0.000045    4.888502 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.888502   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001348   20.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460524   clock uncertainty
                                  0.000000   20.460524   clock reconvergence pessimism
                                 -0.327329   20.133194   library setup time
                                             20.133194   data required time
---------------------------------------------------------------------------------------------
                                             20.133194   data required time
                                             -4.888502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.244691   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000863    4.660241 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003761    0.250008    0.223811    4.884052 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.250008    0.000070    4.884122 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.884122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357   20.560532 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460531   clock uncertainty
                                  0.000000   20.460531   clock reconvergence pessimism
                                 -0.326147   20.134386   library setup time
                                             20.134386   data required time
---------------------------------------------------------------------------------------------
                                             20.134386   data required time
                                             -4.884122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.250264   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343721    0.000943    4.660321 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.242358    0.216790    4.877111 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.242358    0.000032    4.877144 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.877144   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001364   20.560539 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460539   clock uncertainty
                                  0.000000   20.460539   clock reconvergence pessimism
                                 -0.324668   20.135870   library setup time
                                             20.135870   data required time
---------------------------------------------------------------------------------------------
                                             20.135870   data required time
                                             -4.877144   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258726   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000823    4.660202 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003442    0.247660    0.210983    4.871184 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.247660    0.000033    4.871217 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.871217   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001197   20.560371 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460371   clock uncertainty
                                  0.000000   20.460371   clock reconvergence pessimism
                                 -0.325693   20.134678   library setup time
                                             20.134678   data required time
---------------------------------------------------------------------------------------------
                                             20.134678   data required time
                                             -4.871217   data arrival time
---------------------------------------------------------------------------------------------
                                             15.263460   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000471    4.387702 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005102    0.244914    0.185981    4.573683 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.244914    0.000100    4.573783 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004055    0.325782    0.270393    4.844176 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.325782    0.000078    4.844254 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.844254   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000252   20.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459427   clock uncertainty
                                  0.000000   20.459427   clock reconvergence pessimism
                                 -0.340793   20.118635   library setup time
                                             20.118635   data required time
---------------------------------------------------------------------------------------------
                                             20.118635   data required time
                                             -4.844254   data arrival time
---------------------------------------------------------------------------------------------
                                             15.274382   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003025    5.263959 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100046    0.000373   20.555698 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455698   clock uncertainty
                                  0.000000   20.455698   clock reconvergence pessimism
                                  0.165285   20.620983   library recovery time
                                             20.620983   data required time
---------------------------------------------------------------------------------------------
                                             20.620983   data required time
                                             -5.263959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.357024   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003020    5.263954 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263954   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105170    0.000252   20.559427 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459427   clock uncertainty
                                  0.000000   20.459427   clock reconvergence pessimism
                                  0.165870   20.625298   library recovery time
                                             20.625298   data required time
---------------------------------------------------------------------------------------------
                                             20.625298   data required time
                                             -5.263954   data arrival time
---------------------------------------------------------------------------------------------
                                             15.361344   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617398    0.002743    5.263677 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263677   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558   20.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459732   clock uncertainty
                                  0.000000   20.459732   clock reconvergence pessimism
                                  0.165873   20.625605   library recovery time
                                             20.625605   data required time
---------------------------------------------------------------------------------------------
                                             20.625605   data required time
                                             -5.263677   data arrival time
---------------------------------------------------------------------------------------------
                                             15.361927   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617400    0.002808    5.263742 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263742   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105172    0.000890   20.560064 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460064   clock uncertainty
                                  0.000000   20.460064   clock reconvergence pessimism
                                  0.165872   20.625937   library recovery time
                                             20.625937   data required time
---------------------------------------------------------------------------------------------
                                             20.625937   data required time
                                             -5.263742   data arrival time
---------------------------------------------------------------------------------------------
                                             15.362194   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390045    0.003217    5.249359 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249359   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000551   20.555876 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455875   clock uncertainty
                                  0.000000   20.455875   clock reconvergence pessimism
                                  0.200980   20.656857   library recovery time
                                             20.656857   data required time
---------------------------------------------------------------------------------------------
                                             20.656857   data required time
                                             -5.249359   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390046    0.003242    5.249384 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.249384   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000565   20.555889 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455891   clock uncertainty
                                  0.000000   20.455891   clock reconvergence pessimism
                                  0.200980   20.656870   library recovery time
                                             20.656870   data required time
---------------------------------------------------------------------------------------------
                                             20.656870   data required time
                                             -5.249384   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407487   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390032    0.002833    5.248976 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248976   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000499   20.555824 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455824   clock uncertainty
                                  0.000000   20.455824   clock reconvergence pessimism
                                  0.200982   20.656807   library recovery time
                                             20.656807   data required time
---------------------------------------------------------------------------------------------
                                             20.656807   data required time
                                             -5.248976   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407832   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390030    0.002762    5.248905 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248905   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000512   20.555838 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455837   clock uncertainty
                                  0.000000   20.455837   clock reconvergence pessimism
                                  0.200983   20.656818   library recovery time
                                             20.656818   data required time
---------------------------------------------------------------------------------------------
                                             20.656818   data required time
                                             -5.248905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407913   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390028    0.002690    5.248833 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.248833   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100047    0.000524   20.555849 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455849   clock uncertainty
                                  0.000000   20.455849   clock reconvergence pessimism
                                  0.200983   20.656832   library recovery time
                                             20.656832   data required time
---------------------------------------------------------------------------------------------
                                             20.656832   data required time
                                             -5.248833   data arrival time
---------------------------------------------------------------------------------------------
                                             15.407999   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.390003    0.001820    5.247962 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247962   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001364   20.560539 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460539   clock uncertainty
                                  0.000000   20.460539   clock reconvergence pessimism
                                  0.201697   20.662235   library recovery time
                                             20.662235   data required time
---------------------------------------------------------------------------------------------
                                             20.662235   data required time
                                             -5.247962   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414273   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389998    0.001624    5.247767 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247767   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001348   20.560522 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460524   clock uncertainty
                                  0.000000   20.460524   clock reconvergence pessimism
                                  0.201698   20.662222   library recovery time
                                             20.662222   data required time
---------------------------------------------------------------------------------------------
                                             20.662222   data required time
                                             -5.247767   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414454   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389986    0.001118    5.247260 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.247260   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105175    0.001357   20.560532 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460531   clock uncertainty
                                  0.000000   20.460531   clock reconvergence pessimism
                                  0.201700   20.662231   library recovery time
                                             20.662231   data required time
---------------------------------------------------------------------------------------------
                                             20.662231   data required time
                                             -5.247260   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544451    0.002830    4.728888 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087435    0.389969    0.517255    5.246142 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.389974    0.000461    5.246603 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.246603   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105174    0.001197   20.560371 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460371   clock uncertainty
                                  0.000000   20.460371   clock reconvergence pessimism
                                  0.201701   20.662073   library recovery time
                                             20.662073   data required time
---------------------------------------------------------------------------------------------
                                             20.662073   data required time
                                             -5.246603   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415470   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004385    0.119861    0.043495    4.043495 ^ rst_n (in)
                                                         rst_n (net)
                      0.119861    0.000000    4.043495 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006948    0.163371    0.229695    4.273190 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.163371    0.000093    4.273283 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.063533    0.544404    0.452775    4.726058 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.544435    0.002309    4.728367 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.072681    0.617359    0.532567    5.260934 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.617406    0.003025    5.263959 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.263959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000977   20.319502 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032579    0.100046    0.235824   20.555325 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100046    0.000373   20.555698 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455698   clock uncertainty
                                  0.000000   20.455698   clock reconvergence pessimism
                                  0.165285   20.620983   library recovery time
                                             20.620983   data required time
---------------------------------------------------------------------------------------------
                                             20.620983   data required time
                                             -5.263959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.357024   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004372    0.119654    0.043371    4.043371 ^ ena (in)
                                                         ena (net)
                      0.119654    0.000000    4.043371 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019210    0.353569    0.343861    4.387232 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.353569    0.000504    4.387735 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037923    0.343720    0.271643    4.659379 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.343720    0.000294    4.659673 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004432    0.414389    0.297478    4.957150 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.414389    0.000049    4.957199 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026437    0.141370    0.066111   20.066111 ^ clk (in)
                                                         clk (net)
                      0.141371    0.000000   20.066111 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049762    0.114819    0.252413   20.318523 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114821    0.000998   20.319523 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038526    0.105170    0.239652   20.559174 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.105171    0.000558   20.559732 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459732   clock uncertainty
                                  0.000000   20.459732   clock reconvergence pessimism
                                 -0.354413   20.105318   library setup time
                                             20.105318   data required time
---------------------------------------------------------------------------------------------
                                             20.105318   data required time
                                             -4.957199   data arrival time
---------------------------------------------------------------------------------------------
                                             15.148120   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.969262e-04 1.019413e-04 1.382280e-08 5.988813e-04  43.5%
Combinational        5.374788e-05 5.290759e-05 1.517233e-08 1.066706e-04   7.8%
Clock                5.190135e-04 1.510840e-04 2.688322e-08 6.701244e-04  48.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.069688e-03 3.059329e-04 5.587833e-08 1.375677e-03 100.0%
                            77.8%        22.2%         0.0%
%OL_METRIC_F power__internal__total 0.0010696877725422382
%OL_METRIC_F power__switching__total 0.00030593291739933193
%OL_METRIC_F power__leakage__total 5.5878331295389216e-8
%OL_METRIC_F power__total 0.0013756765983998775

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_tt_025C_5v00 -0.1048410138379312
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.555697 source latency _231_/CLK ^
-0.560538 target latency _227_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.104841 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_tt_025C_5v00 0.10111071988084198
======================= max_tt_025C_5v00 Corner ===================================

Clock clk
0.560538 source latency _227_/CLK ^
-0.559427 target latency _253_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101111 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_tt_025C_5v00 0.8928762426587888
max_tt_025C_5v00: 0.8928762426587888
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_tt_025C_5v00 15.148119631863358
max_tt_025C_5v00: 15.148119631863358
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_tt_025C_5v00 0
max_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_tt_025C_5v00 0.0
max_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_tt_025C_5v00 0.892876
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:max_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.555697         network latency _231_/CLK
        2.611369 network latency _235_/CLK
---------------
0.555697 2.611369 latency
        2.055672 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.403498         network latency _242_/CLK
        2.288306 network latency _235_/CLK
---------------
1.403498 2.288306 latency
        0.884808 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.513101         network latency _231_/CLK
        0.518283 network latency _227_/CLK
---------------
0.513101 0.518283 latency
        0.005183 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.91 fmax = 343.49
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/max_tt_025C_5v00/tiny_tonegen__max_tt_025C_5v00.lib…
