vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xilinx_vip
vlib modelsim_lib/msim/axi_infrastructure_v1_1_0
vlib modelsim_lib/msim/axi_vip_v1_1_22
vlib modelsim_lib/msim/processing_system7_vip_v1_0_24
vlib modelsim_lib/msim/xil_defaultlib

vmap xilinx_vip modelsim_lib/msim/xilinx_vip
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_22 modelsim_lib/msim/axi_vip_v1_1_22
vmap processing_system7_vip_v1_0_24 modelsim_lib/msim/processing_system7_vip_v1_0_24
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib

vlog -work xilinx_vip  -incr -mfcu  -sv -L axi_vip_v1_1_22 -L processing_system7_vip_v1_0_24 -L xilinx_vip "+incdir+C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/include" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work axi_infrastructure_v1_1_0  -incr -mfcu  "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/ec67/hdl" "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/9a25/hdl" "+incdir+../../../../../../../AMDDesignTools/2025.2.1/Vivado/data/rsb/busdef" "+incdir+C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/include" \
"../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_22  -incr -mfcu  -sv -L axi_vip_v1_1_22 -L processing_system7_vip_v1_0_24 -L xilinx_vip "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/ec67/hdl" "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/9a25/hdl" "+incdir+../../../../../../../AMDDesignTools/2025.2.1/Vivado/data/rsb/busdef" "+incdir+C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/include" \
"../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/b16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_24  -incr -mfcu  -sv -L axi_vip_v1_1_22 -L processing_system7_vip_v1_0_24 -L xilinx_vip "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/ec67/hdl" "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/9a25/hdl" "+incdir+../../../../../../../AMDDesignTools/2025.2.1/Vivado/data/rsb/busdef" "+incdir+C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/include" \
"../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/9a25/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/ec67/hdl" "+incdir+../../../../spi_com_1.gen/sources_1/bd/spi_com/ipshared/9a25/hdl" "+incdir+../../../../../../../AMDDesignTools/2025.2.1/Vivado/data/rsb/busdef" "+incdir+C:/AMDDesignTools/2025.2.1/Vivado/data/xilinx_vip/include" \
"../../../bd/spi_com/ip/spi_com_processing_system7_0_0/sim/spi_com_processing_system7_0_0.v" \
"../../../bd/spi_com/ip/spi_com_spi_logic_0_0/sim/spi_com_spi_logic_0_0.v" \
"../../../bd/spi_com/sim/spi_com.v" \

vlog -work xil_defaultlib \
"glbl.v"

