INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 2.258ns (30.267%)  route 5.202ns (69.733%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X43Y75         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.460     1.184    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X42Y74         LUT5 (Prop_lut5_I0_O)        0.043     1.227 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.227    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.473 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.480    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.530 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.530    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.580 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.580    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.630 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.630    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.680 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.680    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.827 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.436     2.263    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.120     2.383 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=34, routed)          0.564     2.947    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_7
    SLICE_X38Y67         LUT6 (Prop_lut6_I5_O)        0.043     2.990 r  lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_2/O
                         net (fo=1, routed)           0.587     3.577    lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_2_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.043     3.620 r  lsq1/handshake_lsq_lsq1_core/dataReg[6]_i_1/O
                         net (fo=2, routed)           0.833     4.453    load2/data_tehb/control/EffSub_c1_reg[6]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.051     4.504 r  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=3, routed)           0.437     4.941    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.129     5.070 f  load2/data_tehb/control/ltOp_carry__2_i_33/O
                         net (fo=1, routed)           0.415     5.484    load2/data_tehb/control/ltOp_carry__2_i_33_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I4_O)        0.043     5.527 r  load2/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=5, routed)           0.233     5.760    load1/data_tehb/control/signR_c1_reg_0
    SLICE_X51Y82         LUT3 (Prop_lut3_I1_O)        0.043     5.803 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.803    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.990 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.990    addf0/operator/ltOp_carry__2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.117 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.354     6.470    addf0/operator/CO[0]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.134     6.604 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.604    addf0/operator/i__carry_i_4_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.826 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.826    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.928 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.421     7.350    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I4_O)        0.119     7.469 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.153     7.621    load2/data_tehb/control/level4_c1_reg[9]_0
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.043     7.664 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.304     7.968    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X52Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2483, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X52Y80         FDRE (Setup_fdre_C_R)       -0.295     8.852    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  0.884    




