Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 21 17:09:52 2022
| Host         : DESKTOP-IKJPCN9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17280 register/latch pins with no clock driven by root clock pin: switch[15] (HIGH)

 There are 17292 register/latch pins with no clock driven by root clock pin: chip_inst/clk_div_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[20]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[21]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/IFID_inst_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/ALU_RESULT_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_Inst_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_Inst_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_Inst_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_Inst_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_Inst_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_pc_src_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_pc_src_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_reg_write_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/EXMEM_zero_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data1_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Data2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_Inst_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_alu_op_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_alu_op_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_alu_op_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_alu_op_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/IDEX_auipc_flag_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Inst_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Inst_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Inst_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Inst_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Inst_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_Rd_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/MEMWB_reg_write_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/forwardingunit/ForwardA_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/forwardingunit/ForwardA_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/forwardingunit/ForwardB_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: chip_inst/cpu/datapath/forwardingunit/ForwardB_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_inst/ram_unit/clkdiv_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: chip_inst/rom_unit/clkdiv_reg[3]/Q (HIGH)

 There are 17280 register/latch pins with no clock driven by root clock pin: io_manager_inst/button_up_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: io_manager_inst/counter_inst/clkn_reg[10]/Q (HIGH)

 There are 17280 register/latch pins with no clock driven by root clock pin: io_manager_inst/debug_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51320 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.797        0.000                      0                  240        0.185        0.000                      0                  240        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.797        0.000                      0                  240        0.185        0.000                      0                  240        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/button_up_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.642ns (11.775%)  route 4.810ns (88.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.811     5.414    io_manager_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  io_manager_inst/aresetn_reg/Q
                         net (fo=17, routed)          1.161     7.092    io_manager_inst/aresetn
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.216 r  io_manager_inst/addr[0][26]_i_3/O
                         net (fo=17005, routed)       3.650    10.866    io_manager_inst/rst
    SLICE_X29Y88         FDRE                                         r  io_manager_inst/button_up_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.518    14.941    io_manager_inst/clk_IBUF_BUFG
    SLICE_X29Y88         FDRE                                         r  io_manager_inst/button_up_reg[0]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429    14.663    io_manager_inst/button_up_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.854ns (21.053%)  route 3.202ns (78.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.239    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  io_manager_inst/reset_cnt_reg[35]/Q
                         net (fo=2, routed)           0.680     6.375    io_manager_inst/reset_cnt_reg[35]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.499 f  io_manager_inst/reset_cnt[0]_i_6/O
                         net (fo=1, routed)           0.780     7.278    io_manager_inst/reset_cnt[0]_i_6_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.402 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.584     7.987    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.150     8.137 r  io_manager_inst/bdr/reset_cnt[0]_i_1/O
                         net (fo=40, routed)          1.158     9.295    io_manager_inst/bdr_n_7
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.680    15.102    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[4]/C
                         clock pessimism              0.187    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.631    14.623    io_manager_inst/reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.854ns (21.053%)  route 3.202ns (78.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.239    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  io_manager_inst/reset_cnt_reg[35]/Q
                         net (fo=2, routed)           0.680     6.375    io_manager_inst/reset_cnt_reg[35]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.499 f  io_manager_inst/reset_cnt[0]_i_6/O
                         net (fo=1, routed)           0.780     7.278    io_manager_inst/reset_cnt[0]_i_6_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.402 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.584     7.987    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.150     8.137 r  io_manager_inst/bdr/reset_cnt[0]_i_1/O
                         net (fo=40, routed)          1.158     9.295    io_manager_inst/bdr_n_7
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.680    15.102    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[5]/C
                         clock pessimism              0.187    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.631    14.623    io_manager_inst/reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.854ns (21.053%)  route 3.202ns (78.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.239    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  io_manager_inst/reset_cnt_reg[35]/Q
                         net (fo=2, routed)           0.680     6.375    io_manager_inst/reset_cnt_reg[35]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.499 f  io_manager_inst/reset_cnt[0]_i_6/O
                         net (fo=1, routed)           0.780     7.278    io_manager_inst/reset_cnt[0]_i_6_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.402 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.584     7.987    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.150     8.137 r  io_manager_inst/bdr/reset_cnt[0]_i_1/O
                         net (fo=40, routed)          1.158     9.295    io_manager_inst/bdr_n_7
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.680    15.102    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[6]/C
                         clock pessimism              0.187    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.631    14.623    io_manager_inst/reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.854ns (21.053%)  route 3.202ns (78.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.239    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  io_manager_inst/reset_cnt_reg[35]/Q
                         net (fo=2, routed)           0.680     6.375    io_manager_inst/reset_cnt_reg[35]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.499 f  io_manager_inst/reset_cnt[0]_i_6/O
                         net (fo=1, routed)           0.780     7.278    io_manager_inst/reset_cnt[0]_i_6_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.402 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.584     7.987    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.150     8.137 r  io_manager_inst/bdr/reset_cnt[0]_i_1/O
                         net (fo=40, routed)          1.158     9.295    io_manager_inst/bdr_n_7
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.680    15.102    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  io_manager_inst/reset_cnt_reg[7]/C
                         clock pessimism              0.187    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X44Y43         FDRE (Setup_fdre_C_R)       -0.631    14.623    io_manager_inst/reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.642ns (15.596%)  route 3.474ns (84.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.811     5.414    io_manager_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  io_manager_inst/aresetn_reg/Q
                         net (fo=17, routed)          1.161     7.092    io_manager_inst/aresetn
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.216 r  io_manager_inst/addr[0][26]_i_3/O
                         net (fo=17005, routed)       2.314     9.530    io_manager_inst/counter_inst/clkn_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.688    15.110    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[4]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X27Y46         FDRE (Setup_fdre_C_R)       -0.429    14.913    io_manager_inst/counter_inst/clkn_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.642ns (15.596%)  route 3.474ns (84.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.811     5.414    io_manager_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  io_manager_inst/aresetn_reg/Q
                         net (fo=17, routed)          1.161     7.092    io_manager_inst/aresetn
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.216 r  io_manager_inst/addr[0][26]_i_3/O
                         net (fo=17005, routed)       2.314     9.530    io_manager_inst/counter_inst/clkn_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.688    15.110    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[5]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X27Y46         FDRE (Setup_fdre_C_R)       -0.429    14.913    io_manager_inst/counter_inst/clkn_reg[5]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.642ns (15.596%)  route 3.474ns (84.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.811     5.414    io_manager_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  io_manager_inst/aresetn_reg/Q
                         net (fo=17, routed)          1.161     7.092    io_manager_inst/aresetn
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.216 r  io_manager_inst/addr[0][26]_i_3/O
                         net (fo=17005, routed)       2.314     9.530    io_manager_inst/counter_inst/clkn_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.688    15.110    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[6]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X27Y46         FDRE (Setup_fdre_C_R)       -0.429    14.913    io_manager_inst/counter_inst/clkn_reg[6]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 io_manager_inst/aresetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/counter_inst/clkn_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.642ns (15.596%)  route 3.474ns (84.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.811     5.414    io_manager_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  io_manager_inst/aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.932 f  io_manager_inst/aresetn_reg/Q
                         net (fo=17, routed)          1.161     7.092    io_manager_inst/aresetn
    SLICE_X37Y51         LUT1 (Prop_lut1_I0_O)        0.124     7.216 r  io_manager_inst/addr[0][26]_i_3/O
                         net (fo=17005, routed)       2.314     9.530    io_manager_inst/counter_inst/clkn_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.688    15.110    io_manager_inst/counter_inst/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  io_manager_inst/counter_inst/clkn_reg[7]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X27Y46         FDRE (Setup_fdre_C_R)       -0.429    14.913    io_manager_inst/counter_inst/clkn_reg[7]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 io_manager_inst/reset_cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.854ns (21.511%)  route 3.116ns (78.489%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.636     5.239    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  io_manager_inst/reset_cnt_reg[35]/Q
                         net (fo=2, routed)           0.680     6.375    io_manager_inst/reset_cnt_reg[35]
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.499 f  io_manager_inst/reset_cnt[0]_i_6/O
                         net (fo=1, routed)           0.780     7.278    io_manager_inst/reset_cnt[0]_i_6_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.402 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.584     7.987    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I2_O)        0.150     8.137 r  io_manager_inst/bdr/reset_cnt[0]_i_1/O
                         net (fo=40, routed)          1.072     9.209    io_manager_inst/bdr_n_7
    SLICE_X44Y42         FDRE                                         r  io_manager_inst/reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.679    15.101    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  io_manager_inst/reset_cnt_reg[0]/C
                         clock pessimism              0.187    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X44Y42         FDRE (Setup_fdre_C_R)       -0.631    14.622    io_manager_inst/reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.044 r  io_manager_inst/reset_cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.044    io_manager_inst/reset_cnt_reg[32]_i_1_n_12
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[32]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/debug_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.276ns (44.232%)  route 0.348ns (55.768%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     1.488    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  io_manager_inst/reset_cnt_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  io_manager_inst/reset_cnt_reg[38]/Q
                         net (fo=2, routed)           0.064     1.693    io_manager_inst/reset_cnt_reg[38]
    SLICE_X45Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.738 f  io_manager_inst/reset_cnt[0]_i_7/O
                         net (fo=1, routed)           0.173     1.911    io_manager_inst/reset_cnt[0]_i_7_n_5
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.956 r  io_manager_inst/reset_cnt[0]_i_4/O
                         net (fo=4, routed)           0.111     2.067    io_manager_inst/bdr/reset_cnt0
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.045     2.112 r  io_manager_inst/bdr/debug_i_1/O
                         net (fo=1, routed)           0.000     2.112    io_manager_inst/bdr_n_10
    SLICE_X43Y49         FDSE                                         r  io_manager_inst/debug_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.910     2.075    io_manager_inst/clk_IBUF_BUFG
    SLICE_X43Y49         FDSE                                         r  io_manager_inst/debug_reg/C
                         clock pessimism             -0.250     1.824    
    SLICE_X43Y49         FDSE (Hold_fdse_C_D)         0.092     1.916    io_manager_inst/debug_reg
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.055 r  io_manager_inst/reset_cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.055    io_manager_inst/reset_cnt_reg[32]_i_1_n_10
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[34]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.080 r  io_manager_inst/reset_cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.080    io_manager_inst/reset_cnt_reg[32]_i_1_n_11
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[33]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.080 r  io_manager_inst/reset_cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    io_manager_inst/reset_cnt_reg[32]_i_1_n_9
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  io_manager_inst/reset_cnt_reg[35]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 r  io_manager_inst/reset_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    io_manager_inst/reset_cnt_reg[32]_i_1_n_5
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  io_manager_inst/reset_cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    io_manager_inst/reset_cnt_reg[36]_i_1_n_12
    SLICE_X44Y51         FDRE                                         r  io_manager_inst/reset_cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  io_manager_inst/reset_cnt_reg[36]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 io_manager_inst/reset_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/reset_cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.635     1.555    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  io_manager_inst/reset_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  io_manager_inst/reset_cnt_reg[30]/Q
                         net (fo=2, routed)           0.133     1.829    io_manager_inst/reset_cnt_reg[30]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.989 r  io_manager_inst/reset_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.990    io_manager_inst/reset_cnt_reg[28]_i_1_n_5
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.029 r  io_manager_inst/reset_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    io_manager_inst/reset_cnt_reg[32]_i_1_n_5
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.094 r  io_manager_inst/reset_cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.094    io_manager_inst/reset_cnt_reg[36]_i_1_n_10
    SLICE_X44Y51         FDRE                                         r  io_manager_inst/reset_cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     2.004    io_manager_inst/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  io_manager_inst/reset_cnt_reg[38]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.858    io_manager_inst/reset_cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.601     1.520    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  io_manager_inst/bd0/buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  io_manager_inst/bd0/buffer_reg[4]/Q
                         net (fo=6, routed)           0.079     1.740    io_manager_inst/bd0/buffer_reg[4]
    SLICE_X5Y89          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.864 r  io_manager_inst/bd0/buffer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.864    io_manager_inst/bd0/buffer_reg[4]_i_1_n_11
    SLICE_X5Y89          FDRE                                         r  io_manager_inst/bd0/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.872     2.037    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  io_manager_inst/bd0/buffer_reg[5]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    io_manager_inst/bd0/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.602     1.521    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  io_manager_inst/bd0/buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  io_manager_inst/bd0/buffer_reg[12]/Q
                         net (fo=6, routed)           0.079     1.741    io_manager_inst/bd0/buffer_reg[12]
    SLICE_X5Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  io_manager_inst/bd0/buffer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    io_manager_inst/bd0/buffer_reg[12]_i_1_n_11
    SLICE_X5Y91          FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  io_manager_inst/bd0/buffer_reg[13]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    io_manager_inst/bd0/buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 io_manager_inst/bd0/buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_manager_inst/bd0/buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.602     1.521    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  io_manager_inst/bd0/buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  io_manager_inst/bd0/buffer_reg[16]/Q
                         net (fo=7, routed)           0.079     1.741    io_manager_inst/bd0/buffer_reg[16]
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  io_manager_inst/bd0/buffer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    io_manager_inst/bd0/buffer_reg[16]_i_1_n_11
    SLICE_X5Y92          FDRE                                         r  io_manager_inst/bd0/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    io_manager_inst/bd0/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  io_manager_inst/bd0/buffer_reg[17]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    io_manager_inst/bd0/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49    io_manager_inst/aresetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     io_manager_inst/bd0/btn_dbnc_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     io_manager_inst/bd0/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     io_manager_inst/bd0/buffer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     io_manager_inst/bd0/buffer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     io_manager_inst/bd0/buffer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     io_manager_inst/bd0/buffer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     io_manager_inst/bd0/buffer_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     io_manager_inst/bd0/buffer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y47    io_manager_inst/bdr/btn_dbnc_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y47    io_manager_inst/bdr/buffer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y47    io_manager_inst/bdr/buffer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y47    io_manager_inst/bdr/buffer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y47    io_manager_inst/bdr/buffer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y48    io_manager_inst/bdr/buffer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y48    io_manager_inst/bdr/buffer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y48    io_manager_inst/bdr/buffer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y48    io_manager_inst/bdr/buffer_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y42    io_manager_inst/reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y45    io_manager_inst/counter_inst/clkn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y47    io_manager_inst/counter_inst/clkn_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y47    io_manager_inst/counter_inst/clkn_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y48    io_manager_inst/counter_inst/clkn_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y45    io_manager_inst/counter_inst/clkn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y45    io_manager_inst/counter_inst/clkn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y45    io_manager_inst/counter_inst/clkn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y46    io_manager_inst/counter_inst/clkn_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y46    io_manager_inst/counter_inst/clkn_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X27Y46    io_manager_inst/counter_inst/clkn_reg[6]/C



