MIG: 17:01:45 : xml_input_file: board.prj
MIG: 17:01:45 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:01:45 : xml_input_file: board.prj
MIG: 17:01:45 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:01:45 : In updateAllModelParams
MIG: 17:01:45 : ################# RUNNING MIG BATCH ###################
MIG: 17:01:45 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:01:45 : synp_flow:  -- synthesis_mode: Other
MIG: 17:01:45 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:01:45 : vivado_mode: xpg_bd
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 1
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 : isPortInterface: 0
MIG: 17:01:45 :  locked false  
MIG: 17:01:45 : HDL Language: Verilog
MIG: 17:01:45 : compInfo: true
MIG: 17:01:45 : Vivado Options xc7a100t csg324 -1
MIG: 17:01:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:01:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:01:45 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:01:45 : I am in catch area
MIG: 17:01:45 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:01:59 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:01:59 : Component_Name: programator_mig_7series_0_0
MIG: 17:01:59 : Moving programator_mig_7series_0_0 ...
MIG: 17:02:17 : xml_input_file: board.prj
MIG: 17:02:17 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:17 : xml_input_file: board.prj
MIG: 17:02:17 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:17 : In updateAllModelParams
MIG: 17:02:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:17 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:02:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:17 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:02:17 : vivado_mode: xpg_bd
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 1
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 : isPortInterface: 0
MIG: 17:02:17 :  locked false  
MIG: 17:02:17 : HDL Language: Verilog
MIG: 17:02:17 : compInfo: true
MIG: 17:02:17 : Vivado Options xc7a100t csg324 -1
MIG: 17:02:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:02:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:02:17 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:02:17 : I am in catch area
MIG: 17:02:17 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:02:26 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:26 : Component_Name: programator_mig_7series_0_0
MIG: 17:02:26 : Moving programator_mig_7series_0_0 ...
MIG: 17:02:26 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:02:26 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:02:26 : XGUI hdlLanguage: Verilog
MIG: 17:02:26 : xgui vivado_mode: xpg_bd
MIG: 17:02:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:02:26 : Reading E:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/programator_mig_7series_0_0_mig.v ...
MIG: 17:02:27 : 1
MIG: 17:02:28 : Inside fn mem: DDR2
MIG: 17:02:28 : Inside fn detect_uiclk: 81247969
MIG: 17:02:28 : cntrl:  memtype: DDR2
MIG: 17:02:28 : 1200
MIG: 17:02:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:02:28 : DDR2
MIG: 17:02:28 : 1
MIG: 17:02:28 : 81247969
MIG: 17:02:28 : 
MIG: 17:02:28 :  polarity_value: 1
MIG: 17:02:28 : 
MIG: 17:02:28 : 
MIG: 17:02:28 : cntrl:  memtype: DDR2
MIG: 17:02:28 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:02:28 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:02:28 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:02:28 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:02:28 : 2
MIG: 17:02:28 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:02:28 : 16
MIG: 17:02:28 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:02:28 : 2
MIG: 17:02:28 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:02:28 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: ECC ==> OFF
MIG: 17:02:28 : 16
MIG: 17:02:28 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:02:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:02:28 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:02:28 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:02:28 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:02:28 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:02:28 : 13
MIG: 17:02:28 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:02:28 : 27
MIG: 17:02:28 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:02:28 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:02:28 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:02:28 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:02:28 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:02:28 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:02:28 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:02:28 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:02:28 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:02:28 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:02:28 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:02:28 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:02:28 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:02:28 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:02:28 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:02:28 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:02:28 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:02:28 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:02:28 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:02:28 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:02:28 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:02:28 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:02:28 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:02:28 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:02:28 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:02:28 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:02:28 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:02:28 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:02:28 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:02:28 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:02:28 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:02:28 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:02:28 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:02:28 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:02:28 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:02:28 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:02:28 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:02:28 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:02:28 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:02:28 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:02:28 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:02:28 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:02:28 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:02:28 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:02:28 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:02:28 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:02:28 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:02:28 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:02:28 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:02:28 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:02:28 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:02:28 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:02:28 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:02:28 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:02:28 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:02:28 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:02:28 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:02:28 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:02:28 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:02:28 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:02:28 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:02:28 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:02:28 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:02:28 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:02:28 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:02:28 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:02:28 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:02:28 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:02:28 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:02:28 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "PROGRAMATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:02:28 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:02:28 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:02:28 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:02:28 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:02:28 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:02:28 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:02:28 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:02:28 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:02:28 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:02:28 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:02:28 : 4
MIG: 17:02:28 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:02:28 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:02:28 : 1
MIG: 17:02:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:02:28 : 134217728
MIG: 17:02:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:02:28 : 64
MIG: 17:02:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:02:28 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:02:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:02:28 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:02:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:02:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:02:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:02:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:02:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:02:28 : 
MIG: 17:02:28 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:02:28 : 
MIG: 17:02:28 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:02:28 : NOBUF
MIG: 17:02:28 : NONE
MIG: 17:02:28 : 
MIG: 17:02:28 : Same Interface
MIG: 17:02:28 : xml_input_file: board.prj
MIG: 17:02:28 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:28 : In updateAllModelParams
MIG: 17:02:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 17:02:28 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 17:02:28 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:28 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:02:28 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:28 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:02:28 : vivado_mode: xpg_bd
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 1
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 : isPortInterface: 0
MIG: 17:02:28 :  locked false  
MIG: 17:02:28 : HDL Language: Verilog
MIG: 17:02:28 : compInfo: true
MIG: 17:02:28 : Vivado Options xc7a100t csg324 -1
MIG: 17:02:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:02:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:02:28 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:02:28 : I am in catch area
MIG: 17:02:28 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:02:37 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:37 : Component_Name: programator_mig_7series_0_0
MIG: 17:02:37 : Moving programator_mig_7series_0_0 ...
MIG: 17:02:37 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:02:37 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:02:37 : XGUI hdlLanguage: Verilog
MIG: 17:02:37 : xgui vivado_mode: xpg_bd
MIG: 17:02:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:02:37 : Reading E:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/programator_mig_7series_0_0_mig.v ...
MIG: 17:02:38 : 
MIG: 17:02:38 : Inside fn mem: DDR2
MIG: 17:02:38 : Inside fn detect_uiclk: 81247969
MIG: 17:02:38 : cntrl:  memtype: DDR2
MIG: 17:02:38 : 
MIG: 17:02:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 :  polarity_value: 1
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 : cntrl:  memtype: DDR2
MIG: 17:02:38 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:02:38 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:02:38 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:02:38 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:02:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: ECC ==> OFF
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:02:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:02:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:02:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:02:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:02:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:02:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:02:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:02:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:02:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:02:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:02:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:02:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:02:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:02:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:02:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:02:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:02:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:02:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:02:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:02:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:02:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:02:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:02:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:02:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:02:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:02:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:02:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:02:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:02:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:02:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:02:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:02:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:02:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:02:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:02:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:02:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:02:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:02:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:02:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:02:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:02:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:02:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:02:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:02:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:02:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:02:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:02:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:02:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:02:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:02:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:02:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:02:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:02:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:02:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:02:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:02:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:02:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:02:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:02:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:02:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:02:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:02:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:02:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:02:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:02:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:02:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:02:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:02:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:02:38 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:02:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:02:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:02:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:02:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:02:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "PROGRAMATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:02:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:02:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:02:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:02:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:02:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:02:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:02:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:02:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:02:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:02:38 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:02:38 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:02:38 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:02:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:02:38 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:02:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:02:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:02:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:02:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:02:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:02:38 : 
MIG: 17:02:38 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:02:38 : 
MIG: 17:02:38 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 : 
MIG: 17:02:38 : Same Interface
MIG: 17:02:47 : xml_input_file: board.prj
MIG: 17:02:47 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:47 : In updateAllModelParams
MIG: 17:02:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 17:02:47 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 17:02:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:02:47 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:02:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:02:47 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:02:47 : vivado_mode: xpg_bd
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:47 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 1
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 : isPortInterface: 0
MIG: 17:02:48 :  locked false  
MIG: 17:02:48 : HDL Language: Verilog
MIG: 17:02:48 : compInfo: true
MIG: 17:02:48 : Vivado Options xc7a100t csg324 -1
MIG: 17:02:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:02:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:02:48 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:02:48 : I am in catch area
MIG: 17:02:48 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:02:56 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:02:56 : Component_Name: programator_mig_7series_0_0
MIG: 17:02:56 : Moving programator_mig_7series_0_0 ...
MIG: 17:02:57 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:02:57 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:02:57 : XGUI hdlLanguage: Verilog
MIG: 17:02:57 : xgui vivado_mode: xpg_bd
MIG: 17:02:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:02:57 : Reading E:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/programator_mig_7series_0_0_mig.v ...
MIG: 17:02:58 : 
MIG: 17:02:58 : Inside fn mem: DDR2
MIG: 17:02:58 : Inside fn detect_uiclk: 81247969
MIG: 17:02:58 : cntrl:  memtype: DDR2
MIG: 17:02:58 : 
MIG: 17:02:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 :  polarity_value: 1
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 : cntrl:  memtype: DDR2
MIG: 17:02:58 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:02:58 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:02:58 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:02:58 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:02:58 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: ECC ==> OFF
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:02:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:02:58 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:02:58 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:02:58 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:02:58 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:02:58 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:02:58 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:02:58 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:02:58 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:02:58 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:02:58 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:02:58 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:02:58 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:02:58 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:02:58 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:02:58 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:02:58 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:02:58 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:02:58 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:02:58 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:02:58 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:02:58 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:02:58 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:02:58 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:02:58 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:02:58 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:02:58 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:02:58 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:02:58 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:02:58 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:02:58 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:02:58 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:02:58 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:02:58 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:02:58 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:02:58 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:02:58 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:02:58 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:02:58 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:02:58 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:02:58 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:02:58 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:02:58 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:02:58 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:02:58 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:02:58 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:02:58 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:02:58 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:02:58 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:02:58 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:02:58 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:02:58 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:02:58 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:02:58 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:02:58 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:02:58 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:02:58 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:02:58 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:02:58 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:02:58 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:02:58 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:02:58 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:02:58 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:02:58 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:02:58 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:02:58 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:02:58 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:02:58 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:02:58 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:02:58 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:02:58 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:02:58 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:02:58 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:02:58 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "PROGRAMATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:02:58 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:02:58 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:02:58 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:02:58 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:02:58 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:02:58 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:02:58 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:02:58 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:02:58 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:02:58 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:02:58 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:02:58 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:02:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:02:58 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:02:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:02:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:02:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:02:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:02:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:02:58 : 
MIG: 17:02:58 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:02:58 : 
MIG: 17:02:58 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 : 
MIG: 17:02:58 : Same Interface
MIG: 17:03:53 : xml_input_file: board.prj
MIG: 17:03:53 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:03:53 : In updateAllModelParams
MIG: 17:03:53 : XGUI hdlLanguage: Verilog
MIG: 17:03:53 : xgui vivado_mode: xpg_bd
MIG: 17:03:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:03:53 : Reading E:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/programator_mig_7series_0_0_mig.v ...
MIG: 17:03:54 : 
MIG: 17:03:54 : Inside fn mem: DDR2
MIG: 17:03:54 : Inside fn detect_uiclk: 81247969
MIG: 17:03:54 : cntrl:  memtype: DDR2
MIG: 17:03:54 : 
MIG: 17:03:54 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 :  polarity_value: 1
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 : cntrl:  memtype: DDR2
MIG: 17:03:54 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:03:54 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:03:54 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:03:54 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:03:54 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: ECC ==> OFF
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:03:54 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:03:54 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:03:54 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:03:54 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:03:54 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:03:54 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:03:54 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:03:54 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:03:54 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:03:54 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:03:54 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:03:54 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:03:54 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:03:54 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:03:54 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:03:54 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:03:54 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:03:54 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:03:54 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:03:54 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:03:54 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:03:54 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:03:54 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:03:54 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:03:54 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:03:54 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:03:54 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:03:54 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:03:54 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:03:54 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:03:54 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:03:54 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:03:54 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:03:54 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:03:54 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:03:54 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:03:54 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:03:54 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:03:54 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:03:54 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:03:54 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:03:54 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:03:54 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:03:54 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:03:54 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:03:54 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:03:54 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:03:54 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:03:54 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:03:54 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:03:54 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:03:54 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:03:54 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:03:54 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:03:54 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:03:54 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:03:54 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:03:54 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:03:54 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:03:54 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:54 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:03:54 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:03:54 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:03:54 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:03:54 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:03:54 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:03:54 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:03:54 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:03:54 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:03:54 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:03:54 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:03:54 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:03:54 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:03:54 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "PROGRAMATOR_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:03:54 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:03:54 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:03:54 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:03:54 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:03:54 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:03:54 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:03:54 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:03:54 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:03:54 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:03:54 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:03:54 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:03:54 : 2
MIG: 17:03:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:03:54 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:03:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:03:54 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:03:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:03:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:03:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:03:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:03:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:03:54 : 
MIG: 17:03:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:03:54 : 
MIG: 17:03:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 : 
MIG: 17:03:54 : Same Interface
MIG: 17:03:55 : xml_input_file: board.prj
MIG: 17:03:55 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:30:44 : xml_input_file: board.prj
MIG: 15:30:44 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:30:44 : xml_input_file: board.prj
MIG: 15:30:44 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:59:09 : Running synthesis.xit
MIG: 15:59:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 15:59:09 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 15:59:09 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:09 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 15:59:09 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:09 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 15:59:09 : vivado_mode: xpg_bd
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 1
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 : isPortInterface: 0
MIG: 15:59:09 :  locked false  
MIG: 15:59:09 : HDL Language: Verilog
MIG: 15:59:09 : compInfo: false
MIG: 15:59:09 : Vivado Options xc7a100t csg324 -1
MIG: 15:59:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:59:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:59:09 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:59:09 : I am in catch area
MIG: 15:59:09 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:17 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:59:17 : Component_Name: programator_mig_7series_0_0
MIG: 15:59:17 : Moving programator_mig_7series_0_0 ...
MIG: 15:59:17 : Moving programator_mig_7series_0_0.veo ...
MIG: 15:59:17 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 15:59:18 : Running vhdl_synth_rpr.xit
MIG: 15:59:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 15:59:18 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 15:59:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:18 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 15:59:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:18 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 15:59:18 : vivado_mode: xpg_bd
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 1
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 : isPortInterface: 0
MIG: 15:59:18 :  locked false  
MIG: 15:59:18 : HDL Language: Verilog
MIG: 15:59:18 : compInfo: false
MIG: 15:59:18 : Vivado Options xc7a100t csg324 -1
MIG: 15:59:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:59:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:59:18 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:59:18 : I am in catch area
MIG: 15:59:18 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:26 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:59:26 : Component_Name: programator_mig_7series_0_0
MIG: 15:59:26 : Moving programator_mig_7series_0_0 ...
MIG: 15:59:26 : Moving programator_mig_7series_0_0.veo ...
MIG: 15:59:26 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 15:59:26 : Running implementation.xit
MIG: 15:59:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 15:59:26 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 15:59:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:26 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 15:59:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:26 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 15:59:26 : vivado_mode: xpg_bd
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:26 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 1
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 : isPortInterface: 0
MIG: 15:59:27 :  locked false  
MIG: 15:59:27 : HDL Language: Verilog
MIG: 15:59:27 : compInfo: false
MIG: 15:59:27 : Vivado Options xc7a100t csg324 -1
MIG: 15:59:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:59:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 15:59:27 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 15:59:27 : I am in catch area
MIG: 15:59:27 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 15:59:35 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 15:59:35 : Component_Name: programator_mig_7series_0_0
MIG: 15:59:35 : Moving programator_mig_7series_0_0 ...
MIG: 15:59:35 : Moving programator_mig_7series_0_0.veo ...
MIG: 15:59:35 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:35:32 : xml_input_file: board.prj
MIG: 17:35:32 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:35:32 : xml_input_file: board.prj
MIG: 17:35:32 : Absolute path of xml_input_file: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:35:48 : Running synthesis.xit
MIG: 17:35:48 : ################# RUNNING MIG BATCH ###################
MIG: 17:35:48 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:35:48 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:48 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:35:48 : vivado_mode: xpg_bd
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 1
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 : isPortInterface: 0
MIG: 17:35:48 :  locked false  
MIG: 17:35:48 : HDL Language: Verilog
MIG: 17:35:48 : compInfo: false
MIG: 17:35:48 : Vivado Options xc7a100t csg324 -1
MIG: 17:35:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:35:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:35:48 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:35:48 : I am in catch area
MIG: 17:35:48 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:02 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:36:02 : Component_Name: programator_mig_7series_0_0
MIG: 17:36:02 : Moving programator_mig_7series_0_0 ...
MIG: 17:36:02 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:36:02 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:03 : Running vhdl_synth_rpr.xit
MIG: 17:36:03 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 17:36:03 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:03 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:36:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:03 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:36:03 : vivado_mode: xpg_bd
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 1
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 : isPortInterface: 0
MIG: 17:36:03 :  locked false  
MIG: 17:36:03 : HDL Language: Verilog
MIG: 17:36:03 : compInfo: false
MIG: 17:36:03 : Vivado Options xc7a100t csg324 -1
MIG: 17:36:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:36:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:36:03 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:03 : I am in catch area
MIG: 17:36:03 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:11 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:36:11 : Component_Name: programator_mig_7series_0_0
MIG: 17:36:11 : Moving programator_mig_7series_0_0 ...
MIG: 17:36:11 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:36:11 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:11 : Running implementation.xit
MIG: 17:36:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 17:36:12 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 17:36:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:12 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:36:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:12 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:36:12 : vivado_mode: xpg_bd
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 1
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 :  locked false  
MIG: 17:36:12 : HDL Language: Verilog
MIG: 17:36:12 : compInfo: false
MIG: 17:36:12 : Vivado Options xc7a100t csg324 -1
MIG: 17:36:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:36:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:36:12 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:12 : I am in catch area
MIG: 17:36:12 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:20 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:36:20 : Component_Name: programator_mig_7series_0_0
MIG: 17:36:20 : Moving programator_mig_7series_0_0 ...
MIG: 17:36:27 : Running implementation.xit
MIG: 17:36:27 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:27 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 17:36:27 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:27 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 17:36:27 : vivado_mode: xpg_bd
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 1
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 : isPortInterface: 0
MIG: 17:36:27 :  locked false  
MIG: 17:36:27 : HDL Language: Verilog
MIG: 17:36:27 : compInfo: false
MIG: 17:36:27 : Vivado Options xc7a100t csg324 -1
MIG: 17:36:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:36:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:36:27 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:36:27 : I am in catch area
MIG: 17:36:27 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:36 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 17:36:36 : Component_Name: programator_mig_7series_0_0
MIG: 17:36:36 : Moving programator_mig_7series_0_0 ...
MIG: 17:36:36 : Moving programator_mig_7series_0_0.veo ...
MIG: 17:36:36 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 18:07:56 : Running synthesis.xit
MIG: 18:07:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:07:56 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 18:07:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:07:56 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 18:07:56 : vivado_mode: xpg_bd
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 1
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 : isPortInterface: 0
MIG: 18:07:56 :  locked false  
MIG: 18:07:56 : HDL Language: Verilog
MIG: 18:07:56 : compInfo: false
MIG: 18:07:56 : Vivado Options xc7a100t csg324 -1
MIG: 18:07:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:07:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:07:56 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:07:56 : I am in catch area
MIG: 18:07:56 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:05 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 18:08:05 : Component_Name: programator_mig_7series_0_0
MIG: 18:08:05 : Moving programator_mig_7series_0_0 ...
MIG: 18:08:05 : Moving programator_mig_7series_0_0.veo ...
MIG: 18:08:05 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:05 : Running vhdl_synth_rpr.xit
MIG: 18:08:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 18:08:05 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 18:08:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:05 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 18:08:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:05 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 18:08:05 : vivado_mode: xpg_bd
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 1
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 : isPortInterface: 0
MIG: 18:08:05 :  locked false  
MIG: 18:08:05 : HDL Language: Verilog
MIG: 18:08:05 : compInfo: false
MIG: 18:08:05 : Vivado Options xc7a100t csg324 -1
MIG: 18:08:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:08:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:08:05 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:08:05 : I am in catch area
MIG: 18:08:05 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:14 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 18:08:14 : Component_Name: programator_mig_7series_0_0
MIG: 18:08:14 : Moving programator_mig_7series_0_0 ...
MIG: 18:08:14 : Moving programator_mig_7series_0_0.veo ...
MIG: 18:08:14 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:14 : Running implementation.xit
MIG: 18:08:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 18:08:14 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 18:08:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:14 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 18:08:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:14 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 18:08:14 : vivado_mode: xpg_bd
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 1
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 : isPortInterface: 0
MIG: 18:08:14 :  locked false  
MIG: 18:08:14 : HDL Language: Verilog
MIG: 18:08:14 : compInfo: false
MIG: 18:08:14 : Vivado Options xc7a100t csg324 -1
MIG: 18:08:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:08:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:08:14 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:08:14 : I am in catch area
MIG: 18:08:14 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:23 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 18:08:23 : Component_Name: programator_mig_7series_0_0
MIG: 18:08:23 : Moving programator_mig_7series_0_0 ...
MIG: 18:08:30 : Running implementation.xit
MIG: 18:08:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:30 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: e:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 18:08:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:30 : outputDirectory: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 18:08:30 : vivado_mode: xpg_bd
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 1
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 : isPortInterface: 0
MIG: 18:08:30 :  locked false  
MIG: 18:08:30 : HDL Language: Verilog
MIG: 18:08:30 : compInfo: false
MIG: 18:08:30 : Vivado Options xc7a100t csg324 -1
MIG: 18:08:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:08:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:08:30 : xilinx_path: E:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 18:08:30 : I am in catch area
MIG: 18:08:30 : Running E:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:39 : XML_INPUT_FILE: e:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 18:08:39 : Component_Name: programator_mig_7series_0_0
MIG: 18:08:39 : Moving programator_mig_7series_0_0 ...
MIG: 18:08:39 : Moving programator_mig_7series_0_0.veo ...
MIG: 18:08:39 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:46:06 : xml_input_file: board.prj
MIG: 00:46:06 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:46:06 : xml_input_file: board.prj
MIG: 00:46:06 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:46:30 : Running synthesis.xit
MIG: 00:46:30 : ################# RUNNING MIG BATCH ###################
MIG: 00:46:30 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 00:46:30 : synp_flow:  -- synthesis_mode: Other
MIG: 00:46:30 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 00:46:30 : vivado_mode: xpg_bd
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:30 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 1
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 : isPortInterface: 0
MIG: 00:46:31 :  locked false  
MIG: 00:46:31 : HDL Language: Verilog
MIG: 00:46:31 : compInfo: false
MIG: 00:46:31 : Vivado Options xc7a100t csg324 -1
MIG: 00:46:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:46:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 00:46:31 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:46:31 : I am in catch area
MIG: 00:46:31 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:46:46 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:46:46 : Component_Name: programator_mig_7series_0_0
MIG: 00:46:46 : Moving programator_mig_7series_0_0 ...
MIG: 00:46:46 : Moving programator_mig_7series_0_0.veo ...
MIG: 00:46:46 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:46:46 : Running vhdl_synth_rpr.xit
MIG: 00:46:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 00:46:46 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 00:46:47 : ################# RUNNING MIG BATCH ###################
MIG: 00:46:47 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 00:46:47 : synp_flow:  -- synthesis_mode: Other
MIG: 00:46:47 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 00:46:47 : vivado_mode: xpg_bd
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 1
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 : isPortInterface: 0
MIG: 00:46:47 :  locked false  
MIG: 00:46:47 : HDL Language: Verilog
MIG: 00:46:47 : compInfo: false
MIG: 00:46:47 : Vivado Options xc7a100t csg324 -1
MIG: 00:46:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:46:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 00:46:47 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:46:47 : I am in catch area
MIG: 00:46:47 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:00 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:47:00 : Component_Name: programator_mig_7series_0_0
MIG: 00:47:00 : Moving programator_mig_7series_0_0 ...
MIG: 00:47:12 : Running synthesis.xit
MIG: 00:47:12 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:12 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 00:47:12 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:12 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 00:47:12 : vivado_mode: xpg_bd
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 1
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 : isPortInterface: 0
MIG: 00:47:12 :  locked false  
MIG: 00:47:12 : HDL Language: Verilog
MIG: 00:47:12 : compInfo: false
MIG: 00:47:12 : Vivado Options xc7a100t csg324 -1
MIG: 00:47:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:47:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 00:47:12 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:47:12 : I am in catch area
MIG: 00:47:12 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:25 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:47:25 : Component_Name: programator_mig_7series_0_0
MIG: 00:47:25 : Moving programator_mig_7series_0_0 ...
MIG: 00:47:25 : Moving programator_mig_7series_0_0.veo ...
MIG: 00:47:25 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:47:26 : Running vhdl_synth_rpr.xit
MIG: 00:47:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 00:47:26 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 00:47:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:26 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 00:47:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:26 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 00:47:26 : vivado_mode: xpg_bd
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:26 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 1
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 : isPortInterface: 0
MIG: 00:47:27 :  locked false  
MIG: 00:47:27 : HDL Language: Verilog
MIG: 00:47:27 : compInfo: false
MIG: 00:47:27 : Vivado Options xc7a100t csg324 -1
MIG: 00:47:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:47:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 00:47:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:47:27 : I am in catch area
MIG: 00:47:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:39 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:47:39 : Component_Name: programator_mig_7series_0_0
MIG: 00:47:39 : Moving programator_mig_7series_0_0 ...
MIG: 00:47:39 : Moving programator_mig_7series_0_0.veo ...
MIG: 00:47:39 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 00:47:39 : Running implementation.xit
MIG: 00:47:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 00:47:39 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 00:47:39 : ################# RUNNING MIG BATCH ###################
MIG: 00:47:39 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 00:47:39 : synp_flow:  -- synthesis_mode: Other
MIG: 00:47:39 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 00:47:39 : vivado_mode: xpg_bd
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:39 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 1
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 : isPortInterface: 0
MIG: 00:47:40 :  locked false  
MIG: 00:47:40 : HDL Language: Verilog
MIG: 00:47:40 : compInfo: false
MIG: 00:47:40 : Vivado Options xc7a100t csg324 -1
MIG: 00:47:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 00:47:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 00:47:40 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 00:47:40 : I am in catch area
MIG: 00:47:40 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 00:47:53 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 00:47:53 : Component_Name: programator_mig_7series_0_0
MIG: 00:47:53 : Moving programator_mig_7series_0_0 ...
MIG: 00:47:53 : Moving programator_mig_7series_0_0.veo ...
MIG: 00:47:53 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:17 : Running synthesis.xit
MIG: 01:27:17 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:17 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:27:17 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:17 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:27:18 : vivado_mode: xpg_bd
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 1
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 : isPortInterface: 0
MIG: 01:27:18 :  locked false  
MIG: 01:27:18 : HDL Language: Verilog
MIG: 01:27:18 : compInfo: false
MIG: 01:27:18 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:18 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:18 : I am in catch area
MIG: 01:27:18 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:31 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:27:31 : Component_Name: programator_mig_7series_0_0
MIG: 01:27:31 : Moving programator_mig_7series_0_0 ...
MIG: 01:27:31 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:27:31 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:31 : Running vhdl_synth_rpr.xit
MIG: 01:27:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:27:31 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:27:31 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:31 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:27:31 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:31 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:27:31 : vivado_mode: xpg_bd
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:31 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 1
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 : isPortInterface: 0
MIG: 01:27:32 :  locked false  
MIG: 01:27:32 : HDL Language: Verilog
MIG: 01:27:32 : compInfo: false
MIG: 01:27:32 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:32 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:32 : I am in catch area
MIG: 01:27:32 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:44 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:27:44 : Component_Name: programator_mig_7series_0_0
MIG: 01:27:44 : Moving programator_mig_7series_0_0 ...
MIG: 01:27:44 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:27:44 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:27:45 : Running implementation.xit
MIG: 01:27:45 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:27:45 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:27:45 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:45 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:27:45 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:45 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:27:45 : vivado_mode: xpg_bd
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 1
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 : isPortInterface: 0
MIG: 01:27:45 :  locked false  
MIG: 01:27:45 : HDL Language: Verilog
MIG: 01:27:45 : compInfo: false
MIG: 01:27:45 : Vivado Options xc7a100t csg324 -1
MIG: 01:27:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:27:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:45 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:45 : I am in catch area
MIG: 01:27:45 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:27:58 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:27:58 : Component_Name: programator_mig_7series_0_0
MIG: 01:27:58 : Moving programator_mig_7series_0_0 ...
MIG: 01:27:58 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:27:58 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:46:36 : Running simulation.xit
MIG: 02:46:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 02:46:36 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 02:46:36 : ################# RUNNING MIG BATCH ###################
MIG: 02:46:36 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:46:36 : synp_flow:  -- synthesis_mode: Other
MIG: 02:46:36 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:46:36 : vivado_mode: xpg_bd
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:36 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 1
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 : isPortInterface: 0
MIG: 02:46:37 :  locked false  
MIG: 02:46:37 : HDL Language: Verilog
MIG: 02:46:37 : compInfo: false
MIG: 02:46:37 : Vivado Options xc7a100t csg324 -1
MIG: 02:46:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:46:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:46:37 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:46:37 : I am in catch area
MIG: 02:46:37 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:46:52 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:46:52 : Component_Name: programator_mig_7series_0_0
MIG: 02:46:52 : Moving programator_mig_7series_0_0 ...
MIG: 01:18:50 : xml_input_file: board.prj
MIG: 01:18:50 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:18:50 : xml_input_file: board.prj
MIG: 01:18:50 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:21:23 : Running synthesis.xit
MIG: 01:21:23 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:23 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:21:23 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:23 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:21:23 : vivado_mode: xpg_bd
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 1
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 : isPortInterface: 0
MIG: 01:21:23 :  locked false  
MIG: 01:21:23 : HDL Language: Verilog
MIG: 01:21:23 : compInfo: false
MIG: 01:21:23 : Vivado Options xc7a100t csg324 -1
MIG: 01:21:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:21:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:21:23 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:21:23 : I am in catch area
MIG: 01:21:23 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:36 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:21:36 : Component_Name: programator_mig_7series_0_0
MIG: 01:21:36 : Moving programator_mig_7series_0_0 ...
MIG: 01:21:36 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:21:36 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:21:37 : Running vhdl_synth_rpr.xit
MIG: 01:21:37 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:21:37 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:21:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:37 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:21:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:37 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:21:37 : vivado_mode: xpg_bd
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 1
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 : isPortInterface: 0
MIG: 01:21:37 :  locked false  
MIG: 01:21:37 : HDL Language: Verilog
MIG: 01:21:37 : compInfo: false
MIG: 01:21:37 : Vivado Options xc7a100t csg324 -1
MIG: 01:21:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:21:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:21:37 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:21:37 : I am in catch area
MIG: 01:21:37 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:49 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:21:49 : Component_Name: programator_mig_7series_0_0
MIG: 01:21:49 : Moving programator_mig_7series_0_0 ...
MIG: 01:21:49 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:21:49 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:21:49 : Running simulation.xit
MIG: 01:21:49 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:21:49 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:21:49 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:49 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:21:49 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:49 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:21:49 : vivado_mode: xpg_bd
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 1
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 : isPortInterface: 0
MIG: 01:21:49 :  locked false  
MIG: 01:21:49 : HDL Language: Verilog
MIG: 01:21:49 : compInfo: false
MIG: 01:21:49 : Vivado Options xc7a100t csg324 -1
MIG: 01:21:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:21:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:21:49 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:21:49 : I am in catch area
MIG: 01:21:49 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:22:01 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:22:01 : Component_Name: programator_mig_7series_0_0
MIG: 01:22:01 : Moving programator_mig_7series_0_0 ...
MIG: 01:22:01 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:22:01 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:22:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:22:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:22:02 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 01:22:02 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 01:22:02 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:22:02 : vivado_mode: xpg_bd
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 1
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 : isPortInterface: 0
MIG: 01:22:02 :  locked false  
MIG: 01:22:02 : HDL Language: Verilog
MIG: 01:22:02 : compInfo: false
MIG: 01:22:02 : Vivado Options xc7a100t csg324 -1
MIG: 01:22:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:22:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:22:02 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:22:02 : I am in catch area
MIG: 01:22:02 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:22:14 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:22:14 : Component_Name: programator_mig_7series_0_0
MIG: 01:22:14 : Moving programator_mig_7series_0_0 ...
MIG: 01:22:14 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:22:14 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:22:14 : Running implementation.xit
MIG: 01:22:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:22:14 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:22:14 : ################# RUNNING MIG BATCH ###################
MIG: 01:22:14 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:22:14 : synp_flow:  -- synthesis_mode: Other
MIG: 01:22:14 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:22:14 : vivado_mode: xpg_bd
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 1
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 : isPortInterface: 0
MIG: 01:22:14 :  locked false  
MIG: 01:22:14 : HDL Language: Verilog
MIG: 01:22:14 : compInfo: false
MIG: 01:22:14 : Vivado Options xc7a100t csg324 -1
MIG: 01:22:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:22:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:22:14 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:22:14 : I am in catch area
MIG: 01:22:14 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:22:26 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:22:26 : Component_Name: programator_mig_7series_0_0
MIG: 01:22:26 : Moving programator_mig_7series_0_0 ...
MIG: 01:22:26 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:22:26 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:37:48 : xml_input_file: board.prj
MIG: 01:37:48 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:37:48 : xml_input_file: board.prj
MIG: 01:37:48 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:38:13 : Running synthesis.xit
MIG: 01:38:13 : ################# RUNNING MIG BATCH ###################
MIG: 01:38:13 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:38:13 : synp_flow:  -- synthesis_mode: Other
MIG: 01:38:13 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:38:13 : vivado_mode: xpg_bd
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 1
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 : isPortInterface: 0
MIG: 01:38:13 :  locked false  
MIG: 01:38:13 : HDL Language: Verilog
MIG: 01:38:13 : compInfo: false
MIG: 01:38:13 : Vivado Options xc7a100t csg324 -1
MIG: 01:38:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:38:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:38:13 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:38:13 : I am in catch area
MIG: 01:38:13 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:38:26 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:38:26 : Component_Name: programator_mig_7series_0_0
MIG: 01:38:26 : Moving programator_mig_7series_0_0 ...
MIG: 01:38:26 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:38:26 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:38:27 : Running vhdl_synth_rpr.xit
MIG: 01:38:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:38:27 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:38:27 : ################# RUNNING MIG BATCH ###################
MIG: 01:38:27 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:38:27 : synp_flow:  -- synthesis_mode: Other
MIG: 01:38:27 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:38:27 : vivado_mode: xpg_bd
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 1
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 : isPortInterface: 0
MIG: 01:38:27 :  locked false  
MIG: 01:38:27 : HDL Language: Verilog
MIG: 01:38:27 : compInfo: false
MIG: 01:38:27 : Vivado Options xc7a100t csg324 -1
MIG: 01:38:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:38:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:38:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:38:27 : I am in catch area
MIG: 01:38:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:38:39 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:38:39 : Component_Name: programator_mig_7series_0_0
MIG: 01:38:39 : Moving programator_mig_7series_0_0 ...
MIG: 01:38:39 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:38:39 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 01:38:39 : Running implementation.xit
MIG: 01:38:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 01:38:39 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 01:38:39 : ################# RUNNING MIG BATCH ###################
MIG: 01:38:39 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 01:38:39 : synp_flow:  -- synthesis_mode: Other
MIG: 01:38:39 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 01:38:39 : vivado_mode: xpg_bd
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 1
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 : isPortInterface: 0
MIG: 01:38:39 :  locked false  
MIG: 01:38:39 : HDL Language: Verilog
MIG: 01:38:39 : compInfo: false
MIG: 01:38:39 : Vivado Options xc7a100t csg324 -1
MIG: 01:38:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:38:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:38:39 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:38:39 : I am in catch area
MIG: 01:38:39 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 01:38:51 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 01:38:51 : Component_Name: programator_mig_7series_0_0
MIG: 01:38:51 : Moving programator_mig_7series_0_0 ...
MIG: 01:38:51 : Moving programator_mig_7series_0_0.veo ...
MIG: 01:38:51 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:05:04 : Running synthesis.xit
MIG: 02:05:04 : ################# RUNNING MIG BATCH ###################
MIG: 02:05:04 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:05:04 : synp_flow:  -- synthesis_mode: Other
MIG: 02:05:04 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:05:04 : vivado_mode: xpg_bd
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 1
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 : isPortInterface: 0
MIG: 02:05:04 :  locked false  
MIG: 02:05:04 : HDL Language: Verilog
MIG: 02:05:04 : compInfo: false
MIG: 02:05:04 : Vivado Options xc7a100t csg324 -1
MIG: 02:05:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:05:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:05:04 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:05:04 : I am in catch area
MIG: 02:05:04 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:05:16 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:05:16 : Component_Name: programator_mig_7series_0_0
MIG: 02:05:16 : Moving programator_mig_7series_0_0 ...
MIG: 02:05:16 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:05:16 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:05:17 : Running vhdl_synth_rpr.xit
MIG: 02:05:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 02:05:17 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 02:05:17 : ################# RUNNING MIG BATCH ###################
MIG: 02:05:17 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:05:17 : synp_flow:  -- synthesis_mode: Other
MIG: 02:05:17 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:05:17 : vivado_mode: xpg_bd
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 1
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 : isPortInterface: 0
MIG: 02:05:17 :  locked false  
MIG: 02:05:17 : HDL Language: Verilog
MIG: 02:05:17 : compInfo: false
MIG: 02:05:17 : Vivado Options xc7a100t csg324 -1
MIG: 02:05:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:05:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:05:17 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:05:17 : I am in catch area
MIG: 02:05:17 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:05:29 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:05:29 : Component_Name: programator_mig_7series_0_0
MIG: 02:05:29 : Moving programator_mig_7series_0_0 ...
MIG: 02:05:29 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:05:29 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:05:30 : Running implementation.xit
MIG: 02:05:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 02:05:30 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 02:05:30 : ################# RUNNING MIG BATCH ###################
MIG: 02:05:30 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:05:30 : synp_flow:  -- synthesis_mode: Other
MIG: 02:05:30 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:05:30 : vivado_mode: xpg_bd
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 1
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 : isPortInterface: 0
MIG: 02:05:30 :  locked false  
MIG: 02:05:30 : HDL Language: Verilog
MIG: 02:05:30 : compInfo: false
MIG: 02:05:30 : Vivado Options xc7a100t csg324 -1
MIG: 02:05:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:05:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:05:30 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:05:30 : I am in catch area
MIG: 02:05:30 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:05:42 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:05:42 : Component_Name: programator_mig_7series_0_0
MIG: 02:05:42 : Moving programator_mig_7series_0_0 ...
MIG: 02:05:42 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:05:42 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:38:00 : Running synthesis.xit
MIG: 02:38:00 : ################# RUNNING MIG BATCH ###################
MIG: 02:38:00 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:38:00 : synp_flow:  -- synthesis_mode: Other
MIG: 02:38:00 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:38:00 : vivado_mode: xpg_bd
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 1
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 : isPortInterface: 0
MIG: 02:38:00 :  locked false  
MIG: 02:38:00 : HDL Language: Verilog
MIG: 02:38:00 : compInfo: false
MIG: 02:38:00 : Vivado Options xc7a100t csg324 -1
MIG: 02:38:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:38:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:38:00 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:38:00 : I am in catch area
MIG: 02:38:00 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:38:12 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:38:12 : Component_Name: programator_mig_7series_0_0
MIG: 02:38:12 : Moving programator_mig_7series_0_0 ...
MIG: 02:38:12 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:38:12 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:38:13 : Running vhdl_synth_rpr.xit
MIG: 02:38:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 02:38:13 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 02:38:13 : ################# RUNNING MIG BATCH ###################
MIG: 02:38:13 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:38:13 : synp_flow:  -- synthesis_mode: Other
MIG: 02:38:13 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:38:13 : vivado_mode: xpg_bd
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 1
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 : isPortInterface: 0
MIG: 02:38:13 :  locked false  
MIG: 02:38:13 : HDL Language: Verilog
MIG: 02:38:13 : compInfo: false
MIG: 02:38:13 : Vivado Options xc7a100t csg324 -1
MIG: 02:38:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:38:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:38:13 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:38:13 : I am in catch area
MIG: 02:38:13 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:38:25 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:38:25 : Component_Name: programator_mig_7series_0_0
MIG: 02:38:25 : Moving programator_mig_7series_0_0 ...
MIG: 02:38:25 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:38:25 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:38:25 : Running implementation.xit
MIG: 02:38:25 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 02:38:25 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 02:38:25 : ################# RUNNING MIG BATCH ###################
MIG: 02:38:25 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:38:25 : synp_flow:  -- synthesis_mode: Other
MIG: 02:38:25 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:38:25 : vivado_mode: xpg_bd
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:25 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 1
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 : isPortInterface: 0
MIG: 02:38:26 :  locked false  
MIG: 02:38:26 : HDL Language: Verilog
MIG: 02:38:26 : compInfo: false
MIG: 02:38:26 : Vivado Options xc7a100t csg324 -1
MIG: 02:38:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:38:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:38:26 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:38:26 : I am in catch area
MIG: 02:38:26 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:38:38 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:38:38 : Component_Name: programator_mig_7series_0_0
MIG: 02:38:38 : Moving programator_mig_7series_0_0 ...
MIG: 02:38:38 : Moving programator_mig_7series_0_0.veo ...
MIG: 02:38:38 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:17 : Running synthesis.xit
MIG: 03:06:17 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:17 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:06:17 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:17 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:06:17 : vivado_mode: xpg_bd
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 1
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 : isPortInterface: 0
MIG: 03:06:17 :  locked false  
MIG: 03:06:17 : HDL Language: Verilog
MIG: 03:06:17 : compInfo: false
MIG: 03:06:17 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:06:17 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:06:17 : I am in catch area
MIG: 03:06:17 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:30 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:06:30 : Component_Name: programator_mig_7series_0_0
MIG: 03:06:30 : Moving programator_mig_7series_0_0 ...
MIG: 03:06:30 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:06:30 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:30 : Running vhdl_synth_rpr.xit
MIG: 03:06:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 03:06:30 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 03:06:30 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:30 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:06:30 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:30 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:06:30 : vivado_mode: xpg_bd
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 1
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 : isPortInterface: 0
MIG: 03:06:30 :  locked false  
MIG: 03:06:30 : HDL Language: Verilog
MIG: 03:06:30 : compInfo: false
MIG: 03:06:30 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:06:31 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:06:31 : I am in catch area
MIG: 03:06:31 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:43 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:06:43 : Component_Name: programator_mig_7series_0_0
MIG: 03:06:43 : Moving programator_mig_7series_0_0 ...
MIG: 03:06:43 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:06:43 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:06:43 : Running implementation.xit
MIG: 03:06:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 03:06:43 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 03:06:43 : ################# RUNNING MIG BATCH ###################
MIG: 03:06:43 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:06:43 : synp_flow:  -- synthesis_mode: Other
MIG: 03:06:43 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:06:43 : vivado_mode: xpg_bd
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 1
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 : isPortInterface: 0
MIG: 03:06:43 :  locked false  
MIG: 03:06:43 : HDL Language: Verilog
MIG: 03:06:43 : compInfo: false
MIG: 03:06:43 : Vivado Options xc7a100t csg324 -1
MIG: 03:06:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:06:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:06:43 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:06:43 : I am in catch area
MIG: 03:06:43 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:06:55 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:06:55 : Component_Name: programator_mig_7series_0_0
MIG: 03:06:55 : Moving programator_mig_7series_0_0 ...
MIG: 03:06:55 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:06:55 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:39:26 : Running synthesis.xit
MIG: 03:39:27 : ################# RUNNING MIG BATCH ###################
MIG: 03:39:27 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:39:27 : synp_flow:  -- synthesis_mode: Other
MIG: 03:39:27 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:39:27 : vivado_mode: xpg_bd
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 1
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 : isPortInterface: 0
MIG: 03:39:27 :  locked false  
MIG: 03:39:27 : HDL Language: Verilog
MIG: 03:39:27 : compInfo: false
MIG: 03:39:27 : Vivado Options xc7a100t csg324 -1
MIG: 03:39:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:39:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:39:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:39:27 : I am in catch area
MIG: 03:39:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:39:38 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:39:38 : Component_Name: programator_mig_7series_0_0
MIG: 03:39:38 : Moving programator_mig_7series_0_0 ...
MIG: 03:39:38 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:39:38 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:39:39 : Running vhdl_synth_rpr.xit
MIG: 03:39:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 03:39:39 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 03:39:39 : ################# RUNNING MIG BATCH ###################
MIG: 03:39:39 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:39:39 : synp_flow:  -- synthesis_mode: Other
MIG: 03:39:39 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:39:39 : vivado_mode: xpg_bd
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 1
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 : isPortInterface: 0
MIG: 03:39:39 :  locked false  
MIG: 03:39:39 : HDL Language: Verilog
MIG: 03:39:39 : compInfo: false
MIG: 03:39:39 : Vivado Options xc7a100t csg324 -1
MIG: 03:39:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:39:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:39:39 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:39:39 : I am in catch area
MIG: 03:39:39 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:39:52 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:39:52 : Component_Name: programator_mig_7series_0_0
MIG: 03:39:52 : Moving programator_mig_7series_0_0 ...
MIG: 03:39:52 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:39:52 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 03:39:52 : Running implementation.xit
MIG: 03:39:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 03:39:52 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 03:39:52 : ################# RUNNING MIG BATCH ###################
MIG: 03:39:52 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 03:39:52 : synp_flow:  -- synthesis_mode: Other
MIG: 03:39:52 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 03:39:52 : vivado_mode: xpg_bd
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 1
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 : isPortInterface: 0
MIG: 03:39:52 :  locked false  
MIG: 03:39:52 : HDL Language: Verilog
MIG: 03:39:52 : compInfo: false
MIG: 03:39:52 : Vivado Options xc7a100t csg324 -1
MIG: 03:39:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:39:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 03:39:52 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 03:39:52 : I am in catch area
MIG: 03:39:52 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 03:40:04 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 03:40:04 : Component_Name: programator_mig_7series_0_0
MIG: 03:40:04 : Moving programator_mig_7series_0_0 ...
MIG: 03:40:04 : Moving programator_mig_7series_0_0.veo ...
MIG: 03:40:04 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 04:07:18 : Running synthesis.xit
MIG: 04:07:18 : ################# RUNNING MIG BATCH ###################
MIG: 04:07:18 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 04:07:18 : synp_flow:  -- synthesis_mode: Other
MIG: 04:07:18 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 04:07:18 : vivado_mode: xpg_bd
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 1
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 : isPortInterface: 0
MIG: 04:07:18 :  locked false  
MIG: 04:07:18 : HDL Language: Verilog
MIG: 04:07:18 : compInfo: false
MIG: 04:07:18 : Vivado Options xc7a100t csg324 -1
MIG: 04:07:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 04:07:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 04:07:18 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 04:07:18 : I am in catch area
MIG: 04:07:18 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 04:07:30 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 04:07:30 : Component_Name: programator_mig_7series_0_0
MIG: 04:07:30 : Moving programator_mig_7series_0_0 ...
MIG: 04:07:30 : Moving programator_mig_7series_0_0.veo ...
MIG: 04:07:30 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 04:07:31 : Running vhdl_synth_rpr.xit
MIG: 04:07:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 04:07:31 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 04:07:31 : ################# RUNNING MIG BATCH ###################
MIG: 04:07:31 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 04:07:31 : synp_flow:  -- synthesis_mode: Other
MIG: 04:07:31 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 04:07:31 : vivado_mode: xpg_bd
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 1
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 : isPortInterface: 0
MIG: 04:07:31 :  locked false  
MIG: 04:07:31 : HDL Language: Verilog
MIG: 04:07:31 : compInfo: false
MIG: 04:07:31 : Vivado Options xc7a100t csg324 -1
MIG: 04:07:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 04:07:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 04:07:31 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 04:07:31 : I am in catch area
MIG: 04:07:31 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 04:07:44 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 04:07:44 : Component_Name: programator_mig_7series_0_0
MIG: 04:07:44 : Moving programator_mig_7series_0_0 ...
MIG: 04:07:44 : Moving programator_mig_7series_0_0.veo ...
MIG: 04:07:44 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 04:07:44 : Running implementation.xit
MIG: 04:07:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 04:07:44 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 04:07:44 : ################# RUNNING MIG BATCH ###################
MIG: 04:07:44 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 04:07:44 : synp_flow:  -- synthesis_mode: Other
MIG: 04:07:44 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 04:07:44 : vivado_mode: xpg_bd
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 1
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 : isPortInterface: 0
MIG: 04:07:44 :  locked false  
MIG: 04:07:44 : HDL Language: Verilog
MIG: 04:07:44 : compInfo: false
MIG: 04:07:44 : Vivado Options xc7a100t csg324 -1
MIG: 04:07:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 04:07:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 04:07:44 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 04:07:44 : I am in catch area
MIG: 04:07:44 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 04:07:57 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 04:07:57 : Component_Name: programator_mig_7series_0_0
MIG: 04:07:57 : Moving programator_mig_7series_0_0 ...
MIG: 04:07:57 : Moving programator_mig_7series_0_0.veo ...
MIG: 04:07:57 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 02:55:00 : Running simulation.xit
MIG: 02:55:00 : ################# RUNNING MIG BATCH ###################
MIG: 02:55:00 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 02:55:00 : synp_flow:  -- synthesis_mode: Other
MIG: 02:55:00 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 02:55:00 : vivado_mode: xpg_bd
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 1
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 : isPortInterface: 0
MIG: 02:55:00 :  locked false  
MIG: 02:55:00 : HDL Language: Verilog
MIG: 02:55:00 : compInfo: false
MIG: 02:55:00 : Vivado Options xc7a100t csg324 -1
MIG: 02:55:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:55:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 02:55:00 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 02:55:00 : I am in catch area
MIG: 02:55:00 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 02:55:13 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 02:55:13 : Component_Name: programator_mig_7series_0_0
MIG: 02:55:13 : Moving programator_mig_7series_0_0 ...
MIG: 22:47:19 : xml_input_file: board.prj
MIG: 22:47:19 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 22:47:19 : xml_input_file: board.prj
MIG: 22:47:19 : Absolute path of xml_input_file: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 22:49:36 : Running synthesis.xit
MIG: 22:49:37 : ################# RUNNING MIG BATCH ###################
MIG: 22:49:37 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 22:49:37 : synp_flow:  -- synthesis_mode: Other
MIG: 22:49:37 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 22:49:37 : vivado_mode: xpg_bd
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 1
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 : isPortInterface: 0
MIG: 22:49:37 :  locked false  
MIG: 22:49:37 : HDL Language: Verilog
MIG: 22:49:37 : compInfo: false
MIG: 22:49:37 : Vivado Options xc7a100t csg324 -1
MIG: 22:49:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:49:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 22:49:37 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:49:37 : I am in catch area
MIG: 22:49:37 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:49:51 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 22:49:51 : Component_Name: programator_mig_7series_0_0
MIG: 22:49:51 : Moving programator_mig_7series_0_0 ...
MIG: 22:49:51 : Moving programator_mig_7series_0_0.veo ...
MIG: 22:49:51 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:49:52 : Running vhdl_synth_rpr.xit
MIG: 22:49:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 22:49:52 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 22:49:52 : ################# RUNNING MIG BATCH ###################
MIG: 22:49:52 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 22:49:52 : synp_flow:  -- synthesis_mode: Other
MIG: 22:49:52 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 22:49:52 : vivado_mode: xpg_bd
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 1
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 : isPortInterface: 0
MIG: 22:49:52 :  locked false  
MIG: 22:49:52 : HDL Language: Verilog
MIG: 22:49:52 : compInfo: false
MIG: 22:49:52 : Vivado Options xc7a100t csg324 -1
MIG: 22:49:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:49:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 22:49:52 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:49:52 : I am in catch area
MIG: 22:49:52 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:50:05 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 22:50:05 : Component_Name: programator_mig_7series_0_0
MIG: 22:50:05 : Moving programator_mig_7series_0_0 ...
MIG: 22:50:05 : Moving programator_mig_7series_0_0.veo ...
MIG: 22:50:05 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 22:50:06 : Running implementation.xit
MIG: 22:50:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 22:50:06 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 22:50:06 : ################# RUNNING MIG BATCH ###################
MIG: 22:50:06 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 22:50:06 : synp_flow:  -- synthesis_mode: Other
MIG: 22:50:06 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 22:50:06 : vivado_mode: xpg_bd
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 1
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 : isPortInterface: 0
MIG: 22:50:06 :  locked false  
MIG: 22:50:06 : HDL Language: Verilog
MIG: 22:50:06 : compInfo: false
MIG: 22:50:06 : Vivado Options xc7a100t csg324 -1
MIG: 22:50:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:50:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 22:50:06 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 22:50:06 : I am in catch area
MIG: 22:50:06 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 22:50:19 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 22:50:19 : Component_Name: programator_mig_7series_0_0
MIG: 22:50:19 : Moving programator_mig_7series_0_0 ...
MIG: 22:50:19 : Moving programator_mig_7series_0_0.veo ...
MIG: 22:50:19 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:14:58 : Running simulation.xit
MIG: 23:14:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 23:14:58 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 23:14:58 : ################# RUNNING MIG BATCH ###################
MIG: 23:14:58 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 23:14:58 : synp_flow:  -- synthesis_mode: Other
MIG: 23:14:58 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 23:14:58 : vivado_mode: xpg_bd
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:58 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 1
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 : isPortInterface: 0
MIG: 23:14:59 :  locked false  
MIG: 23:14:59 : HDL Language: Verilog
MIG: 23:14:59 : compInfo: false
MIG: 23:14:59 : Vivado Options xc7a100t csg324 -1
MIG: 23:14:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:14:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 23:14:59 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:14:59 : I am in catch area
MIG: 23:14:59 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:12 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 23:15:12 : Component_Name: programator_mig_7series_0_0
MIG: 23:15:12 : Moving programator_mig_7series_0_0 ...
MIG: 23:15:12 : Moving programator_mig_7series_0_0.veo ...
MIG: 23:15:12 : Moving programator_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:15:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>programator_mig_7series_0_0</ModuleName> 
MIG: 23:15:12 : ERR:     <Version>2.2</Version> <==>     <Version>2.3</Version> 
MIG: 23:15:12 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:12 : Writing IN file for 'programator_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0
MIG: 23:15:12 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:12 : outputDirectory: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/_tmp/
MIG: 23:15:12 : vivado_mode: xpg_bd
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 1
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 : isPortInterface: 0
MIG: 23:15:12 :  locked false  
MIG: 23:15:12 : HDL Language: Verilog
MIG: 23:15:12 : compInfo: false
MIG: 23:15:12 : Vivado Options xc7a100t csg324 -1
MIG: 23:15:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 23:15:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 23:15:12 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 23:15:12 : I am in catch area
MIG: 23:15:13 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:26 : XML_INPUT_FILE: d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/board.prj
MIG: 23:15:26 : Component_Name: programator_mig_7series_0_0
MIG: 23:15:26 : Moving programator_mig_7series_0_0 ...
MIG: 23:15:26 : Moving programator_mig_7series_0_0.veo ...
MIG: 23:15:26 : Moving programator_mig_7series_0_0_xmdf.tcl ...
