
drone_swarn_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a778  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  0800a888  0800a888  0001a888  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af8c  0800af8c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800af8c  0800af8c  0001af8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af94  0800af94  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af94  0800af94  0001af94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800af9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  200001dc  0800b178  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000640  0800b178  00020640  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012258  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002701  00000000  00000000  000324a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001210  00000000  00000000  00034ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3e  00000000  00000000  00035db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019cee  00000000  00000000  00036bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001540f  00000000  00000000  000508e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000917c7  00000000  00000000  00065cf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006148  00000000  00000000  000f74bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000fd604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a870 	.word	0x0800a870

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800a870 	.word	0x0800a870

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_uldivmod>:
 800113c:	b953      	cbnz	r3, 8001154 <__aeabi_uldivmod+0x18>
 800113e:	b94a      	cbnz	r2, 8001154 <__aeabi_uldivmod+0x18>
 8001140:	2900      	cmp	r1, #0
 8001142:	bf08      	it	eq
 8001144:	2800      	cmpeq	r0, #0
 8001146:	bf1c      	itt	ne
 8001148:	f04f 31ff 	movne.w	r1, #4294967295
 800114c:	f04f 30ff 	movne.w	r0, #4294967295
 8001150:	f000 b972 	b.w	8001438 <__aeabi_idiv0>
 8001154:	f1ad 0c08 	sub.w	ip, sp, #8
 8001158:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800115c:	f000 f806 	bl	800116c <__udivmoddi4>
 8001160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001168:	b004      	add	sp, #16
 800116a:	4770      	bx	lr

0800116c <__udivmoddi4>:
 800116c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001170:	9e08      	ldr	r6, [sp, #32]
 8001172:	460d      	mov	r5, r1
 8001174:	4604      	mov	r4, r0
 8001176:	468e      	mov	lr, r1
 8001178:	2b00      	cmp	r3, #0
 800117a:	d14c      	bne.n	8001216 <__udivmoddi4+0xaa>
 800117c:	428a      	cmp	r2, r1
 800117e:	4694      	mov	ip, r2
 8001180:	d967      	bls.n	8001252 <__udivmoddi4+0xe6>
 8001182:	fab2 f382 	clz	r3, r2
 8001186:	b153      	cbz	r3, 800119e <__udivmoddi4+0x32>
 8001188:	fa02 fc03 	lsl.w	ip, r2, r3
 800118c:	f1c3 0220 	rsb	r2, r3, #32
 8001190:	fa01 fe03 	lsl.w	lr, r1, r3
 8001194:	fa20 f202 	lsr.w	r2, r0, r2
 8001198:	ea42 0e0e 	orr.w	lr, r2, lr
 800119c:	409c      	lsls	r4, r3
 800119e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011a2:	fbbe f1f7 	udiv	r1, lr, r7
 80011a6:	fa1f f58c 	uxth.w	r5, ip
 80011aa:	fb07 ee11 	mls	lr, r7, r1, lr
 80011ae:	fb01 f005 	mul.w	r0, r1, r5
 80011b2:	0c22      	lsrs	r2, r4, #16
 80011b4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80011b8:	4290      	cmp	r0, r2
 80011ba:	d90a      	bls.n	80011d2 <__udivmoddi4+0x66>
 80011bc:	eb1c 0202 	adds.w	r2, ip, r2
 80011c0:	f101 3eff 	add.w	lr, r1, #4294967295
 80011c4:	f080 8119 	bcs.w	80013fa <__udivmoddi4+0x28e>
 80011c8:	4290      	cmp	r0, r2
 80011ca:	f240 8116 	bls.w	80013fa <__udivmoddi4+0x28e>
 80011ce:	3902      	subs	r1, #2
 80011d0:	4462      	add	r2, ip
 80011d2:	1a12      	subs	r2, r2, r0
 80011d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80011d8:	fb07 2210 	mls	r2, r7, r0, r2
 80011dc:	fb00 f505 	mul.w	r5, r0, r5
 80011e0:	b2a4      	uxth	r4, r4
 80011e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80011e6:	42a5      	cmp	r5, r4
 80011e8:	d90a      	bls.n	8001200 <__udivmoddi4+0x94>
 80011ea:	eb1c 0404 	adds.w	r4, ip, r4
 80011ee:	f100 32ff 	add.w	r2, r0, #4294967295
 80011f2:	f080 8104 	bcs.w	80013fe <__udivmoddi4+0x292>
 80011f6:	42a5      	cmp	r5, r4
 80011f8:	f240 8101 	bls.w	80013fe <__udivmoddi4+0x292>
 80011fc:	4464      	add	r4, ip
 80011fe:	3802      	subs	r0, #2
 8001200:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001204:	2100      	movs	r1, #0
 8001206:	1b64      	subs	r4, r4, r5
 8001208:	b11e      	cbz	r6, 8001212 <__udivmoddi4+0xa6>
 800120a:	40dc      	lsrs	r4, r3
 800120c:	2300      	movs	r3, #0
 800120e:	e9c6 4300 	strd	r4, r3, [r6]
 8001212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001216:	428b      	cmp	r3, r1
 8001218:	d908      	bls.n	800122c <__udivmoddi4+0xc0>
 800121a:	2e00      	cmp	r6, #0
 800121c:	f000 80ea 	beq.w	80013f4 <__udivmoddi4+0x288>
 8001220:	2100      	movs	r1, #0
 8001222:	e9c6 0500 	strd	r0, r5, [r6]
 8001226:	4608      	mov	r0, r1
 8001228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800122c:	fab3 f183 	clz	r1, r3
 8001230:	2900      	cmp	r1, #0
 8001232:	d148      	bne.n	80012c6 <__udivmoddi4+0x15a>
 8001234:	42ab      	cmp	r3, r5
 8001236:	d302      	bcc.n	800123e <__udivmoddi4+0xd2>
 8001238:	4282      	cmp	r2, r0
 800123a:	f200 80f8 	bhi.w	800142e <__udivmoddi4+0x2c2>
 800123e:	1a84      	subs	r4, r0, r2
 8001240:	eb65 0203 	sbc.w	r2, r5, r3
 8001244:	2001      	movs	r0, #1
 8001246:	4696      	mov	lr, r2
 8001248:	2e00      	cmp	r6, #0
 800124a:	d0e2      	beq.n	8001212 <__udivmoddi4+0xa6>
 800124c:	e9c6 4e00 	strd	r4, lr, [r6]
 8001250:	e7df      	b.n	8001212 <__udivmoddi4+0xa6>
 8001252:	b902      	cbnz	r2, 8001256 <__udivmoddi4+0xea>
 8001254:	deff      	udf	#255	; 0xff
 8001256:	fab2 f382 	clz	r3, r2
 800125a:	2b00      	cmp	r3, #0
 800125c:	f040 808e 	bne.w	800137c <__udivmoddi4+0x210>
 8001260:	1a88      	subs	r0, r1, r2
 8001262:	2101      	movs	r1, #1
 8001264:	0c17      	lsrs	r7, r2, #16
 8001266:	fa1f fe82 	uxth.w	lr, r2
 800126a:	fbb0 f5f7 	udiv	r5, r0, r7
 800126e:	fb07 0015 	mls	r0, r7, r5, r0
 8001272:	0c22      	lsrs	r2, r4, #16
 8001274:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001278:	fb0e f005 	mul.w	r0, lr, r5
 800127c:	4290      	cmp	r0, r2
 800127e:	d908      	bls.n	8001292 <__udivmoddi4+0x126>
 8001280:	eb1c 0202 	adds.w	r2, ip, r2
 8001284:	f105 38ff 	add.w	r8, r5, #4294967295
 8001288:	d202      	bcs.n	8001290 <__udivmoddi4+0x124>
 800128a:	4290      	cmp	r0, r2
 800128c:	f200 80cc 	bhi.w	8001428 <__udivmoddi4+0x2bc>
 8001290:	4645      	mov	r5, r8
 8001292:	1a12      	subs	r2, r2, r0
 8001294:	fbb2 f0f7 	udiv	r0, r2, r7
 8001298:	fb07 2210 	mls	r2, r7, r0, r2
 800129c:	fb0e fe00 	mul.w	lr, lr, r0
 80012a0:	b2a4      	uxth	r4, r4
 80012a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80012a6:	45a6      	cmp	lr, r4
 80012a8:	d908      	bls.n	80012bc <__udivmoddi4+0x150>
 80012aa:	eb1c 0404 	adds.w	r4, ip, r4
 80012ae:	f100 32ff 	add.w	r2, r0, #4294967295
 80012b2:	d202      	bcs.n	80012ba <__udivmoddi4+0x14e>
 80012b4:	45a6      	cmp	lr, r4
 80012b6:	f200 80b4 	bhi.w	8001422 <__udivmoddi4+0x2b6>
 80012ba:	4610      	mov	r0, r2
 80012bc:	eba4 040e 	sub.w	r4, r4, lr
 80012c0:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80012c4:	e7a0      	b.n	8001208 <__udivmoddi4+0x9c>
 80012c6:	f1c1 0720 	rsb	r7, r1, #32
 80012ca:	408b      	lsls	r3, r1
 80012cc:	fa22 fc07 	lsr.w	ip, r2, r7
 80012d0:	ea4c 0c03 	orr.w	ip, ip, r3
 80012d4:	fa25 fa07 	lsr.w	sl, r5, r7
 80012d8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012dc:	fbba f8f9 	udiv	r8, sl, r9
 80012e0:	408d      	lsls	r5, r1
 80012e2:	fa20 f307 	lsr.w	r3, r0, r7
 80012e6:	fb09 aa18 	mls	sl, r9, r8, sl
 80012ea:	fa1f fe8c 	uxth.w	lr, ip
 80012ee:	432b      	orrs	r3, r5
 80012f0:	fa00 f501 	lsl.w	r5, r0, r1
 80012f4:	fb08 f00e 	mul.w	r0, r8, lr
 80012f8:	0c1c      	lsrs	r4, r3, #16
 80012fa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80012fe:	42a0      	cmp	r0, r4
 8001300:	fa02 f201 	lsl.w	r2, r2, r1
 8001304:	d90b      	bls.n	800131e <__udivmoddi4+0x1b2>
 8001306:	eb1c 0404 	adds.w	r4, ip, r4
 800130a:	f108 3aff 	add.w	sl, r8, #4294967295
 800130e:	f080 8086 	bcs.w	800141e <__udivmoddi4+0x2b2>
 8001312:	42a0      	cmp	r0, r4
 8001314:	f240 8083 	bls.w	800141e <__udivmoddi4+0x2b2>
 8001318:	f1a8 0802 	sub.w	r8, r8, #2
 800131c:	4464      	add	r4, ip
 800131e:	1a24      	subs	r4, r4, r0
 8001320:	b298      	uxth	r0, r3
 8001322:	fbb4 f3f9 	udiv	r3, r4, r9
 8001326:	fb09 4413 	mls	r4, r9, r3, r4
 800132a:	fb03 fe0e 	mul.w	lr, r3, lr
 800132e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001332:	45a6      	cmp	lr, r4
 8001334:	d908      	bls.n	8001348 <__udivmoddi4+0x1dc>
 8001336:	eb1c 0404 	adds.w	r4, ip, r4
 800133a:	f103 30ff 	add.w	r0, r3, #4294967295
 800133e:	d26a      	bcs.n	8001416 <__udivmoddi4+0x2aa>
 8001340:	45a6      	cmp	lr, r4
 8001342:	d968      	bls.n	8001416 <__udivmoddi4+0x2aa>
 8001344:	3b02      	subs	r3, #2
 8001346:	4464      	add	r4, ip
 8001348:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800134c:	fba0 9302 	umull	r9, r3, r0, r2
 8001350:	eba4 040e 	sub.w	r4, r4, lr
 8001354:	429c      	cmp	r4, r3
 8001356:	46c8      	mov	r8, r9
 8001358:	469e      	mov	lr, r3
 800135a:	d354      	bcc.n	8001406 <__udivmoddi4+0x29a>
 800135c:	d051      	beq.n	8001402 <__udivmoddi4+0x296>
 800135e:	2e00      	cmp	r6, #0
 8001360:	d067      	beq.n	8001432 <__udivmoddi4+0x2c6>
 8001362:	ebb5 0308 	subs.w	r3, r5, r8
 8001366:	eb64 040e 	sbc.w	r4, r4, lr
 800136a:	40cb      	lsrs	r3, r1
 800136c:	fa04 f707 	lsl.w	r7, r4, r7
 8001370:	431f      	orrs	r7, r3
 8001372:	40cc      	lsrs	r4, r1
 8001374:	e9c6 7400 	strd	r7, r4, [r6]
 8001378:	2100      	movs	r1, #0
 800137a:	e74a      	b.n	8001212 <__udivmoddi4+0xa6>
 800137c:	fa02 fc03 	lsl.w	ip, r2, r3
 8001380:	f1c3 0020 	rsb	r0, r3, #32
 8001384:	40c1      	lsrs	r1, r0
 8001386:	409d      	lsls	r5, r3
 8001388:	fa24 f000 	lsr.w	r0, r4, r0
 800138c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001390:	4328      	orrs	r0, r5
 8001392:	fbb1 f5f7 	udiv	r5, r1, r7
 8001396:	fb07 1115 	mls	r1, r7, r5, r1
 800139a:	fa1f fe8c 	uxth.w	lr, ip
 800139e:	0c02      	lsrs	r2, r0, #16
 80013a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013a4:	fb05 f10e 	mul.w	r1, r5, lr
 80013a8:	4291      	cmp	r1, r2
 80013aa:	fa04 f403 	lsl.w	r4, r4, r3
 80013ae:	d908      	bls.n	80013c2 <__udivmoddi4+0x256>
 80013b0:	eb1c 0202 	adds.w	r2, ip, r2
 80013b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80013b8:	d22f      	bcs.n	800141a <__udivmoddi4+0x2ae>
 80013ba:	4291      	cmp	r1, r2
 80013bc:	d92d      	bls.n	800141a <__udivmoddi4+0x2ae>
 80013be:	3d02      	subs	r5, #2
 80013c0:	4462      	add	r2, ip
 80013c2:	1a52      	subs	r2, r2, r1
 80013c4:	fbb2 f1f7 	udiv	r1, r2, r7
 80013c8:	fb07 2211 	mls	r2, r7, r1, r2
 80013cc:	b280      	uxth	r0, r0
 80013ce:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80013d2:	fb01 f20e 	mul.w	r2, r1, lr
 80013d6:	4282      	cmp	r2, r0
 80013d8:	d908      	bls.n	80013ec <__udivmoddi4+0x280>
 80013da:	eb1c 0000 	adds.w	r0, ip, r0
 80013de:	f101 38ff 	add.w	r8, r1, #4294967295
 80013e2:	d216      	bcs.n	8001412 <__udivmoddi4+0x2a6>
 80013e4:	4282      	cmp	r2, r0
 80013e6:	d914      	bls.n	8001412 <__udivmoddi4+0x2a6>
 80013e8:	3902      	subs	r1, #2
 80013ea:	4460      	add	r0, ip
 80013ec:	1a80      	subs	r0, r0, r2
 80013ee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80013f2:	e73a      	b.n	800126a <__udivmoddi4+0xfe>
 80013f4:	4631      	mov	r1, r6
 80013f6:	4630      	mov	r0, r6
 80013f8:	e70b      	b.n	8001212 <__udivmoddi4+0xa6>
 80013fa:	4671      	mov	r1, lr
 80013fc:	e6e9      	b.n	80011d2 <__udivmoddi4+0x66>
 80013fe:	4610      	mov	r0, r2
 8001400:	e6fe      	b.n	8001200 <__udivmoddi4+0x94>
 8001402:	454d      	cmp	r5, r9
 8001404:	d2ab      	bcs.n	800135e <__udivmoddi4+0x1f2>
 8001406:	ebb9 0802 	subs.w	r8, r9, r2
 800140a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800140e:	3801      	subs	r0, #1
 8001410:	e7a5      	b.n	800135e <__udivmoddi4+0x1f2>
 8001412:	4641      	mov	r1, r8
 8001414:	e7ea      	b.n	80013ec <__udivmoddi4+0x280>
 8001416:	4603      	mov	r3, r0
 8001418:	e796      	b.n	8001348 <__udivmoddi4+0x1dc>
 800141a:	4645      	mov	r5, r8
 800141c:	e7d1      	b.n	80013c2 <__udivmoddi4+0x256>
 800141e:	46d0      	mov	r8, sl
 8001420:	e77d      	b.n	800131e <__udivmoddi4+0x1b2>
 8001422:	4464      	add	r4, ip
 8001424:	3802      	subs	r0, #2
 8001426:	e749      	b.n	80012bc <__udivmoddi4+0x150>
 8001428:	3d02      	subs	r5, #2
 800142a:	4462      	add	r2, ip
 800142c:	e731      	b.n	8001292 <__udivmoddi4+0x126>
 800142e:	4608      	mov	r0, r1
 8001430:	e70a      	b.n	8001248 <__udivmoddi4+0xdc>
 8001432:	4631      	mov	r1, r6
 8001434:	e6ed      	b.n	8001212 <__udivmoddi4+0xa6>
 8001436:	bf00      	nop

08001438 <__aeabi_idiv0>:
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001440:	b084      	sub	sp, #16
 8001442:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001444:	f001 f9e4 	bl	8002810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001448:	f000 fa28 	bl	800189c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Init();
 800144c:	f001 f9e0 	bl	8002810 <HAL_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001450:	f000 fc8a 	bl	8001d68 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001454:	f000 fa64 	bl	8001920 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001458:	f000 fc5c 	bl	8001d14 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800145c:	f000 fac6 	bl	80019ec <MX_TIM1_Init>
  MX_TIM3_Init();
 8001460:	f000 fbf0 	bl	8001c44 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001464:	f000 fb6e 	bl	8001b44 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001468:	f000 fa8a 	bl	8001980 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

 fc_powerup();
 800146c:	f000 fcd8 	bl	8001e20 <fc_powerup>
 config_gyro();
 8001470:	f000 fd48 	bl	8001f04 <config_gyro>
 config_motors();
 8001474:	f000 fd18 	bl	8001ea8 <config_motors>
 config_wireless();
 8001478:	f000 fe12 	bl	80020a0 <config_wireless>
 wait_for_pair();
 800147c:	f000 fdae 	bl	8001fdc <wait_for_pair>
 pid_init(&roll_pidController);
 8001480:	4873      	ldr	r0, [pc, #460]	; (8001650 <main+0x214>)
 8001482:	f005 fd5d 	bl	8006f40 <pid_init>
 pid_init(&yaw_pidController);
 8001486:	4873      	ldr	r0, [pc, #460]	; (8001654 <main+0x218>)
 8001488:	f005 fd5a 	bl	8006f40 <pid_init>
 pid_init(&pitch_pidController);
 800148c:	4872      	ldr	r0, [pc, #456]	; (8001658 <main+0x21c>)
 800148e:	f005 fd57 	bl	8006f40 <pid_init>
 // here we are having 50hz cutoff freq and 0.002 sec of sampling time i.e 2ms
 filter_init(&lowpass, 50, 0.002 ) ;
 8001492:	4a72      	ldr	r2, [pc, #456]	; (800165c <main+0x220>)
 8001494:	4972      	ldr	r1, [pc, #456]	; (8001660 <main+0x224>)
 8001496:	4873      	ldr	r0, [pc, #460]	; (8001664 <main+0x228>)
 8001498:	f004 feca 	bl	8006230 <filter_init>
 yaw_pidController.p_gain 				= 10  ;
 800149c:	4b6d      	ldr	r3, [pc, #436]	; (8001654 <main+0x218>)
 800149e:	4a72      	ldr	r2, [pc, #456]	; (8001668 <main+0x22c>)
 80014a0:	601a      	str	r2, [r3, #0]
 yaw_pidController.i_gain               = 0 ;
 80014a2:	4b6c      	ldr	r3, [pc, #432]	; (8001654 <main+0x218>)
 80014a4:	f04f 0200 	mov.w	r2, #0
 80014a8:	605a      	str	r2, [r3, #4]
 yaw_pidController.d_gain               = 0 ;
 80014aa:	4b6a      	ldr	r3, [pc, #424]	; (8001654 <main+0x218>)
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
 yaw_pidController.filter_sampling_time = 0.01  ;
 80014b2:	4b68      	ldr	r3, [pc, #416]	; (8001654 <main+0x218>)
 80014b4:	4a6d      	ldr	r2, [pc, #436]	; (800166c <main+0x230>)
 80014b6:	611a      	str	r2, [r3, #16]
 yaw_pidController.sampling_time        = 0.001 ;
 80014b8:	4b66      	ldr	r3, [pc, #408]	; (8001654 <main+0x218>)
 80014ba:	4a6d      	ldr	r2, [pc, #436]	; (8001670 <main+0x234>)
 80014bc:	60da      	str	r2, [r3, #12]
 yaw_pidController.limitMax             = 250   ;
 80014be:	4b65      	ldr	r3, [pc, #404]	; (8001654 <main+0x218>)
 80014c0:	4a6c      	ldr	r2, [pc, #432]	; (8001674 <main+0x238>)
 80014c2:	625a      	str	r2, [r3, #36]	; 0x24
 yaw_pidController.limitMin             = -250  ;
 80014c4:	4b63      	ldr	r3, [pc, #396]	; (8001654 <main+0x218>)
 80014c6:	4a6c      	ldr	r2, [pc, #432]	; (8001678 <main+0x23c>)
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28
 yaw_pidController.limitMaxInt          = 300;
 80014ca:	4b62      	ldr	r3, [pc, #392]	; (8001654 <main+0x218>)
 80014cc:	4a6b      	ldr	r2, [pc, #428]	; (800167c <main+0x240>)
 80014ce:	62da      	str	r2, [r3, #44]	; 0x2c
 yaw_pidController.limitMinInt          = -300;
 80014d0:	4b60      	ldr	r3, [pc, #384]	; (8001654 <main+0x218>)
 80014d2:	4a6b      	ldr	r2, [pc, #428]	; (8001680 <main+0x244>)
 80014d4:	631a      	str	r2, [r3, #48]	; 0x30

 roll_pidController.p_gain 				 = 10;
 80014d6:	4b5e      	ldr	r3, [pc, #376]	; (8001650 <main+0x214>)
 80014d8:	4a63      	ldr	r2, [pc, #396]	; (8001668 <main+0x22c>)
 80014da:	601a      	str	r2, [r3, #0]
 roll_pidController.i_gain               = 0 ;
 80014dc:	4b5c      	ldr	r3, [pc, #368]	; (8001650 <main+0x214>)
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	605a      	str	r2, [r3, #4]
 roll_pidController.d_gain               = 0 ;
 80014e4:	4b5a      	ldr	r3, [pc, #360]	; (8001650 <main+0x214>)
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
 roll_pidController.filter_sampling_time = 0.01  ;
 80014ec:	4b58      	ldr	r3, [pc, #352]	; (8001650 <main+0x214>)
 80014ee:	4a5f      	ldr	r2, [pc, #380]	; (800166c <main+0x230>)
 80014f0:	611a      	str	r2, [r3, #16]
 roll_pidController.sampling_time        = 0.001 ;
 80014f2:	4b57      	ldr	r3, [pc, #348]	; (8001650 <main+0x214>)
 80014f4:	4a5e      	ldr	r2, [pc, #376]	; (8001670 <main+0x234>)
 80014f6:	60da      	str	r2, [r3, #12]
 roll_pidController.limitMax             =  250 ;
 80014f8:	4b55      	ldr	r3, [pc, #340]	; (8001650 <main+0x214>)
 80014fa:	4a5e      	ldr	r2, [pc, #376]	; (8001674 <main+0x238>)
 80014fc:	625a      	str	r2, [r3, #36]	; 0x24
 roll_pidController.limitMin             = -250 ;
 80014fe:	4b54      	ldr	r3, [pc, #336]	; (8001650 <main+0x214>)
 8001500:	4a5d      	ldr	r2, [pc, #372]	; (8001678 <main+0x23c>)
 8001502:	629a      	str	r2, [r3, #40]	; 0x28
 roll_pidController.limitMaxInt          =  300 ;
 8001504:	4b52      	ldr	r3, [pc, #328]	; (8001650 <main+0x214>)
 8001506:	4a5d      	ldr	r2, [pc, #372]	; (800167c <main+0x240>)
 8001508:	62da      	str	r2, [r3, #44]	; 0x2c
 roll_pidController.limitMinInt          = -300 ;
 800150a:	4b51      	ldr	r3, [pc, #324]	; (8001650 <main+0x214>)
 800150c:	4a5c      	ldr	r2, [pc, #368]	; (8001680 <main+0x244>)
 800150e:	631a      	str	r2, [r3, #48]	; 0x30

 pitch_pidController.p_gain 			  = 10  ;
 8001510:	4b51      	ldr	r3, [pc, #324]	; (8001658 <main+0x21c>)
 8001512:	4a55      	ldr	r2, [pc, #340]	; (8001668 <main+0x22c>)
 8001514:	601a      	str	r2, [r3, #0]
 pitch_pidController.i_gain               = 0 ;
 8001516:	4b50      	ldr	r3, [pc, #320]	; (8001658 <main+0x21c>)
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	605a      	str	r2, [r3, #4]
 pitch_pidController.d_gain               = 0 ;
 800151e:	4b4e      	ldr	r3, [pc, #312]	; (8001658 <main+0x21c>)
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
 pitch_pidController.filter_sampling_time = 0.01  ;
 8001526:	4b4c      	ldr	r3, [pc, #304]	; (8001658 <main+0x21c>)
 8001528:	4a50      	ldr	r2, [pc, #320]	; (800166c <main+0x230>)
 800152a:	611a      	str	r2, [r3, #16]
 pitch_pidController.sampling_time        = 0.001 ;
 800152c:	4b4a      	ldr	r3, [pc, #296]	; (8001658 <main+0x21c>)
 800152e:	4a50      	ldr	r2, [pc, #320]	; (8001670 <main+0x234>)
 8001530:	60da      	str	r2, [r3, #12]
 pitch_pidController.limitMax             =  250 ;
 8001532:	4b49      	ldr	r3, [pc, #292]	; (8001658 <main+0x21c>)
 8001534:	4a4f      	ldr	r2, [pc, #316]	; (8001674 <main+0x238>)
 8001536:	625a      	str	r2, [r3, #36]	; 0x24
 pitch_pidController.limitMin             = -250 ;
 8001538:	4b47      	ldr	r3, [pc, #284]	; (8001658 <main+0x21c>)
 800153a:	4a4f      	ldr	r2, [pc, #316]	; (8001678 <main+0x23c>)
 800153c:	629a      	str	r2, [r3, #40]	; 0x28
 pitch_pidController.limitMaxInt          =  300;
 800153e:	4b46      	ldr	r3, [pc, #280]	; (8001658 <main+0x21c>)
 8001540:	4a4e      	ldr	r2, [pc, #312]	; (800167c <main+0x240>)
 8001542:	62da      	str	r2, [r3, #44]	; 0x2c
 pitch_pidController.limitMinInt          = -300;
 8001544:	4b44      	ldr	r3, [pc, #272]	; (8001658 <main+0x21c>)
 8001546:	4a4e      	ldr	r2, [pc, #312]	; (8001680 <main+0x244>)
 8001548:	631a      	str	r2, [r3, #48]	; 0x30

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  rcv_channel();
 800154a:	f000 fde9 	bl	8002120 <rcv_channel>
	  get_gyro(&hi2c1, &Gyro_Data, &Gyro_Calib) ;
 800154e:	4a4d      	ldr	r2, [pc, #308]	; (8001684 <main+0x248>)
 8001550:	494d      	ldr	r1, [pc, #308]	; (8001688 <main+0x24c>)
 8001552:	484e      	ldr	r0, [pc, #312]	; (800168c <main+0x250>)
 8001554:	f005 fb14 	bl	8006b80 <get_gyro>
	  // low pass all the gyro data
	  Gyro_Data.pitch =  filter_update(&lowpass, Gyro_Data.pitch ) ;
 8001558:	4b4b      	ldr	r3, [pc, #300]	; (8001688 <main+0x24c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	4841      	ldr	r0, [pc, #260]	; (8001664 <main+0x228>)
 8001560:	f004 fea0 	bl	80062a4 <filter_update>
 8001564:	4603      	mov	r3, r0
 8001566:	4a48      	ldr	r2, [pc, #288]	; (8001688 <main+0x24c>)
 8001568:	6013      	str	r3, [r2, #0]
	  Gyro_Data.yaw =  filter_update(&lowpass, Gyro_Data.yaw) ;
 800156a:	4b47      	ldr	r3, [pc, #284]	; (8001688 <main+0x24c>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	4619      	mov	r1, r3
 8001570:	483c      	ldr	r0, [pc, #240]	; (8001664 <main+0x228>)
 8001572:	f004 fe97 	bl	80062a4 <filter_update>
 8001576:	4603      	mov	r3, r0
 8001578:	4a43      	ldr	r2, [pc, #268]	; (8001688 <main+0x24c>)
 800157a:	6093      	str	r3, [r2, #8]
	  Gyro_Data.roll =  filter_update(&lowpass, Gyro_Data.roll) ;
 800157c:	4b42      	ldr	r3, [pc, #264]	; (8001688 <main+0x24c>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	4619      	mov	r1, r3
 8001582:	4838      	ldr	r0, [pc, #224]	; (8001664 <main+0x228>)
 8001584:	f004 fe8e 	bl	80062a4 <filter_update>
 8001588:	4603      	mov	r3, r0
 800158a:	4a3f      	ldr	r2, [pc, #252]	; (8001688 <main+0x24c>)
 800158c:	6053      	str	r3, [r2, #4]

	  printf(" %f  , %f  ,  %f \r" , Gyro_Data.pitch , Gyro_Data.yaw , Gyro_Data.roll ) ;
 800158e:	4b3e      	ldr	r3, [pc, #248]	; (8001688 <main+0x24c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ff48 	bl	8000428 <__aeabi_f2d>
 8001598:	4680      	mov	r8, r0
 800159a:	4689      	mov	r9, r1
 800159c:	4b3a      	ldr	r3, [pc, #232]	; (8001688 <main+0x24c>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ff41 	bl	8000428 <__aeabi_f2d>
 80015a6:	4604      	mov	r4, r0
 80015a8:	460d      	mov	r5, r1
 80015aa:	4b37      	ldr	r3, [pc, #220]	; (8001688 <main+0x24c>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ff3a 	bl	8000428 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015bc:	e9cd 4500 	strd	r4, r5, [sp]
 80015c0:	4642      	mov	r2, r8
 80015c2:	464b      	mov	r3, r9
 80015c4:	4832      	ldr	r0, [pc, #200]	; (8001690 <main+0x254>)
 80015c6:	f006 fcb7 	bl	8007f38 <iprintf>

	  // limit the throttle channel to have some margins for pid corrections
	  if (recived_channels.Throtle > MAX_ALLOWED_THROTTLE_INPUT) {
 80015ca:	4b32      	ldr	r3, [pc, #200]	; (8001694 <main+0x258>)
 80015cc:	889b      	ldrh	r3, [r3, #4]
 80015ce:	f240 32b6 	movw	r2, #950	; 0x3b6
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d904      	bls.n	80015e0 <main+0x1a4>
		  recived_channels.Throtle = MAX_ALLOWED_THROTTLE_INPUT ;
 80015d6:	4b2f      	ldr	r3, [pc, #188]	; (8001694 <main+0x258>)
 80015d8:	f240 32b6 	movw	r2, #950	; 0x3b6
 80015dc:	809a      	strh	r2, [r3, #4]
 80015de:	e007      	b.n	80015f0 <main+0x1b4>
	     }
	  else if (recived_channels.Throtle < MIN_ALLOWED_THROTTLE_INPUT) {
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <main+0x258>)
 80015e2:	889b      	ldrh	r3, [r3, #4]
 80015e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015e8:	d202      	bcs.n	80015f0 <main+0x1b4>
			  recived_channels.Throtle = 0 ;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <main+0x258>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	809a      	strh	r2, [r3, #4]
		}

	  // limit the yaw channel to have some margins for pid corrections
	  if (recived_channels.Yaw > MAX_ALLOWED_YAW_INPUT) {
 80015f0:	4b28      	ldr	r3, [pc, #160]	; (8001694 <main+0x258>)
 80015f2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015f6:	2b3c      	cmp	r3, #60	; 0x3c
 80015f8:	dd03      	ble.n	8001602 <main+0x1c6>
		  recived_channels.Yaw = MAX_ALLOWED_YAW_INPUT;
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <main+0x258>)
 80015fc:	223c      	movs	r2, #60	; 0x3c
 80015fe:	80da      	strh	r2, [r3, #6]
 8001600:	e009      	b.n	8001616 <main+0x1da>
	     }
	  else if (recived_channels.Yaw < MIN_ALLOWED_YAW_INPUT) {
 8001602:	4b24      	ldr	r3, [pc, #144]	; (8001694 <main+0x258>)
 8001604:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001608:	f113 0f3c 	cmn.w	r3, #60	; 0x3c
 800160c:	da03      	bge.n	8001616 <main+0x1da>
	      recived_channels.Yaw = MIN_ALLOWED_YAW_INPUT;
 800160e:	4b21      	ldr	r3, [pc, #132]	; (8001694 <main+0x258>)
 8001610:	f64f 72c4 	movw	r2, #65476	; 0xffc4
 8001614:	80da      	strh	r2, [r3, #6]
		}

	  // limit the roll channel to have some margins for pid corrections
	  if (recived_channels.Roll > MAX_ALLOWED_ROLL_INPUT) {
 8001616:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <main+0x258>)
 8001618:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161c:	2b3c      	cmp	r3, #60	; 0x3c
 800161e:	dd03      	ble.n	8001628 <main+0x1ec>
		  recived_channels.Roll = MAX_ALLOWED_ROLL_INPUT ;
 8001620:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <main+0x258>)
 8001622:	223c      	movs	r2, #60	; 0x3c
 8001624:	801a      	strh	r2, [r3, #0]
 8001626:	e009      	b.n	800163c <main+0x200>
	     }
	  else if (recived_channels.Roll < MIN_ALLOWED_ROLL_INPUT) {
 8001628:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <main+0x258>)
 800162a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800162e:	f113 0f3c 	cmn.w	r3, #60	; 0x3c
 8001632:	da03      	bge.n	800163c <main+0x200>
		  recived_channels.Roll= MIN_ALLOWED_ROLL_INPUT;
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <main+0x258>)
 8001636:	f64f 72c4 	movw	r2, #65476	; 0xffc4
 800163a:	801a      	strh	r2, [r3, #0]
		}

	  // limit the pitch channel to have some margins for pid corrections
	  if (recived_channels.Pitch > MAX_ALLOWED_PITCH_INPUT) {
 800163c:	4b15      	ldr	r3, [pc, #84]	; (8001694 <main+0x258>)
 800163e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001642:	2b3c      	cmp	r3, #60	; 0x3c
 8001644:	dd28      	ble.n	8001698 <main+0x25c>
		  recived_channels.Pitch = MAX_ALLOWED_PITCH_INPUT ;
 8001646:	4b13      	ldr	r3, [pc, #76]	; (8001694 <main+0x258>)
 8001648:	223c      	movs	r2, #60	; 0x3c
 800164a:	805a      	strh	r2, [r3, #2]
 800164c:	e02e      	b.n	80016ac <main+0x270>
 800164e:	bf00      	nop
 8001650:	20000498 	.word	0x20000498
 8001654:	20000428 	.word	0x20000428
 8001658:	20000460 	.word	0x20000460
 800165c:	3b03126f 	.word	0x3b03126f
 8001660:	42480000 	.word	0x42480000
 8001664:	200004d0 	.word	0x200004d0
 8001668:	41200000 	.word	0x41200000
 800166c:	3c23d70a 	.word	0x3c23d70a
 8001670:	3a83126f 	.word	0x3a83126f
 8001674:	437a0000 	.word	0x437a0000
 8001678:	c37a0000 	.word	0xc37a0000
 800167c:	43960000 	.word	0x43960000
 8001680:	c3960000 	.word	0xc3960000
 8001684:	200003dc 	.word	0x200003dc
 8001688:	200003d0 	.word	0x200003d0
 800168c:	200001f8 	.word	0x200001f8
 8001690:	0800a888 	.word	0x0800a888
 8001694:	20000420 	.word	0x20000420
	     }
	  else if (recived_channels.Pitch < MIN_ALLOWED_PITCH_INPUT) {
 8001698:	4b76      	ldr	r3, [pc, #472]	; (8001874 <main+0x438>)
 800169a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800169e:	f113 0f3c 	cmn.w	r3, #60	; 0x3c
 80016a2:	da03      	bge.n	80016ac <main+0x270>
		  recived_channels.Pitch = MIN_ALLOWED_PITCH_INPUT;
 80016a4:	4b73      	ldr	r3, [pc, #460]	; (8001874 <main+0x438>)
 80016a6:	f64f 72c4 	movw	r2, #65476	; 0xffc4
 80016aa:	805a      	strh	r2, [r3, #2]
		}

	  pid_update(&pitch_pidController,recived_channels.Pitch ,Gyro_Data.pitch ) ;
 80016ac:	4b71      	ldr	r3, [pc, #452]	; (8001874 <main+0x438>)
 80016ae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff faf2 	bl	8000c9c <__aeabi_i2f>
 80016b8:	4601      	mov	r1, r0
 80016ba:	4b6f      	ldr	r3, [pc, #444]	; (8001878 <main+0x43c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	486e      	ldr	r0, [pc, #440]	; (800187c <main+0x440>)
 80016c2:	f005 fc5a 	bl	8006f7a <pid_update>
	  pid_update(&yaw_pidController,recived_channels.Yaw   ,Gyro_Data.yaw ) ;
 80016c6:	4b6b      	ldr	r3, [pc, #428]	; (8001874 <main+0x438>)
 80016c8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fae5 	bl	8000c9c <__aeabi_i2f>
 80016d2:	4601      	mov	r1, r0
 80016d4:	4b68      	ldr	r3, [pc, #416]	; (8001878 <main+0x43c>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	461a      	mov	r2, r3
 80016da:	4869      	ldr	r0, [pc, #420]	; (8001880 <main+0x444>)
 80016dc:	f005 fc4d 	bl	8006f7a <pid_update>
	  pid_update(&roll_pidController,recived_channels.Roll  ,Gyro_Data.roll ) ;
 80016e0:	4b64      	ldr	r3, [pc, #400]	; (8001874 <main+0x438>)
 80016e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fad8 	bl	8000c9c <__aeabi_i2f>
 80016ec:	4601      	mov	r1, r0
 80016ee:	4b62      	ldr	r3, [pc, #392]	; (8001878 <main+0x43c>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	461a      	mov	r2, r3
 80016f4:	4863      	ldr	r0, [pc, #396]	; (8001884 <main+0x448>)
 80016f6:	f005 fc40 	bl	8006f7a <pid_update>

	  m1_out = (recived_channels.Throtle - pitch_pidController.out - yaw_pidController.out - roll_pidController.out )*PID_OUT_CONVERTER;
 80016fa:	4b5e      	ldr	r3, [pc, #376]	; (8001874 <main+0x438>)
 80016fc:	889b      	ldrh	r3, [r3, #4]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff facc 	bl	8000c9c <__aeabi_i2f>
 8001704:	4602      	mov	r2, r0
 8001706:	4b5d      	ldr	r3, [pc, #372]	; (800187c <main+0x440>)
 8001708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800170a:	4619      	mov	r1, r3
 800170c:	4610      	mov	r0, r2
 800170e:	f7ff fa0f 	bl	8000b30 <__aeabi_fsub>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b5a      	ldr	r3, [pc, #360]	; (8001880 <main+0x444>)
 8001718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800171a:	4619      	mov	r1, r3
 800171c:	4610      	mov	r0, r2
 800171e:	f7ff fa07 	bl	8000b30 <__aeabi_fsub>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	4b57      	ldr	r3, [pc, #348]	; (8001884 <main+0x448>)
 8001728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800172a:	4619      	mov	r1, r3
 800172c:	4610      	mov	r0, r2
 800172e:	f7ff f9ff 	bl	8000b30 <__aeabi_fsub>
 8001732:	4603      	mov	r3, r0
 8001734:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fb03 	bl	8000d44 <__aeabi_fmul>
 800173e:	4603      	mov	r3, r0
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fcdb 	bl	80010fc <__aeabi_f2uiz>
 8001746:	4603      	mov	r3, r0
 8001748:	b29a      	uxth	r2, r3
 800174a:	4b4f      	ldr	r3, [pc, #316]	; (8001888 <main+0x44c>)
 800174c:	801a      	strh	r2, [r3, #0]
	  m2_out = (recived_channels.Throtle + pitch_pidController.out + yaw_pidController.out - roll_pidController.out )*PID_OUT_CONVERTER;
 800174e:	4b49      	ldr	r3, [pc, #292]	; (8001874 <main+0x438>)
 8001750:	889b      	ldrh	r3, [r3, #4]
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff faa2 	bl	8000c9c <__aeabi_i2f>
 8001758:	4602      	mov	r2, r0
 800175a:	4b48      	ldr	r3, [pc, #288]	; (800187c <main+0x440>)
 800175c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800175e:	4619      	mov	r1, r3
 8001760:	4610      	mov	r0, r2
 8001762:	f7ff f9e7 	bl	8000b34 <__addsf3>
 8001766:	4603      	mov	r3, r0
 8001768:	461a      	mov	r2, r3
 800176a:	4b45      	ldr	r3, [pc, #276]	; (8001880 <main+0x444>)
 800176c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800176e:	4619      	mov	r1, r3
 8001770:	4610      	mov	r0, r2
 8001772:	f7ff f9df 	bl	8000b34 <__addsf3>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b42      	ldr	r3, [pc, #264]	; (8001884 <main+0x448>)
 800177c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177e:	4619      	mov	r1, r3
 8001780:	4610      	mov	r0, r2
 8001782:	f7ff f9d5 	bl	8000b30 <__aeabi_fsub>
 8001786:	4603      	mov	r3, r0
 8001788:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fad9 	bl	8000d44 <__aeabi_fmul>
 8001792:	4603      	mov	r3, r0
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fcb1 	bl	80010fc <__aeabi_f2uiz>
 800179a:	4603      	mov	r3, r0
 800179c:	b29a      	uxth	r2, r3
 800179e:	4b3b      	ldr	r3, [pc, #236]	; (800188c <main+0x450>)
 80017a0:	801a      	strh	r2, [r3, #0]
	  m3_out = (recived_channels.Throtle + pitch_pidController.out - yaw_pidController.out + roll_pidController.out )*PID_OUT_CONVERTER;
 80017a2:	4b34      	ldr	r3, [pc, #208]	; (8001874 <main+0x438>)
 80017a4:	889b      	ldrh	r3, [r3, #4]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fa78 	bl	8000c9c <__aeabi_i2f>
 80017ac:	4602      	mov	r2, r0
 80017ae:	4b33      	ldr	r3, [pc, #204]	; (800187c <main+0x440>)
 80017b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b2:	4619      	mov	r1, r3
 80017b4:	4610      	mov	r0, r2
 80017b6:	f7ff f9bd 	bl	8000b34 <__addsf3>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4b30      	ldr	r3, [pc, #192]	; (8001880 <main+0x444>)
 80017c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017c2:	4619      	mov	r1, r3
 80017c4:	4610      	mov	r0, r2
 80017c6:	f7ff f9b3 	bl	8000b30 <__aeabi_fsub>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b2d      	ldr	r3, [pc, #180]	; (8001884 <main+0x448>)
 80017d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d2:	4619      	mov	r1, r3
 80017d4:	4610      	mov	r0, r2
 80017d6:	f7ff f9ad 	bl	8000b34 <__addsf3>
 80017da:	4603      	mov	r3, r0
 80017dc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff faaf 	bl	8000d44 <__aeabi_fmul>
 80017e6:	4603      	mov	r3, r0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fc87 	bl	80010fc <__aeabi_f2uiz>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	4b27      	ldr	r3, [pc, #156]	; (8001890 <main+0x454>)
 80017f4:	801a      	strh	r2, [r3, #0]
	  m4_out = (recived_channels.Throtle - pitch_pidController.out + yaw_pidController.out + roll_pidController.out )*PID_OUT_CONVERTER;
 80017f6:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <main+0x438>)
 80017f8:	889b      	ldrh	r3, [r3, #4]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fa4e 	bl	8000c9c <__aeabi_i2f>
 8001800:	4602      	mov	r2, r0
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <main+0x440>)
 8001804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001806:	4619      	mov	r1, r3
 8001808:	4610      	mov	r0, r2
 800180a:	f7ff f991 	bl	8000b30 <__aeabi_fsub>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <main+0x444>)
 8001814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001816:	4619      	mov	r1, r3
 8001818:	4610      	mov	r0, r2
 800181a:	f7ff f98b 	bl	8000b34 <__addsf3>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <main+0x448>)
 8001824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001826:	4619      	mov	r1, r3
 8001828:	4610      	mov	r0, r2
 800182a:	f7ff f983 	bl	8000b34 <__addsf3>
 800182e:	4603      	mov	r3, r0
 8001830:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fa85 	bl	8000d44 <__aeabi_fmul>
 800183a:	4603      	mov	r3, r0
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fc5d 	bl	80010fc <__aeabi_f2uiz>
 8001842:	4603      	mov	r3, r0
 8001844:	b29a      	uxth	r2, r3
 8001846:	4b13      	ldr	r3, [pc, #76]	; (8001894 <main+0x458>)
 8001848:	801a      	strh	r2, [r3, #0]

	  __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_1, m1_out) ;
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <main+0x44c>)
 800184c:	881a      	ldrh	r2, [r3, #0]
 800184e:	4b12      	ldr	r3, [pc, #72]	; (8001898 <main+0x45c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_2, m2_out) ;
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <main+0x450>)
 8001856:	881a      	ldrh	r2, [r3, #0]
 8001858:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <main+0x45c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_3, m3_out) ;
 800185e:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <main+0x454>)
 8001860:	881a      	ldrh	r2, [r3, #0]
 8001862:	4b0d      	ldr	r3, [pc, #52]	; (8001898 <main+0x45c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_4, m4_out) ;
 8001868:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <main+0x458>)
 800186a:	881a      	ldrh	r2, [r3, #0]
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <main+0x45c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	641a      	str	r2, [r3, #64]	; 0x40
	  rcv_channel();
 8001872:	e66a      	b.n	800154a <main+0x10e>
 8001874:	20000420 	.word	0x20000420
 8001878:	200003d0 	.word	0x200003d0
 800187c:	20000460 	.word	0x20000460
 8001880:	20000428 	.word	0x20000428
 8001884:	20000498 	.word	0x20000498
 8001888:	200004e0 	.word	0x200004e0
 800188c:	200004e2 	.word	0x200004e2
 8001890:	200004e4 	.word	0x200004e4
 8001894:	200004e6 	.word	0x200004e6
 8001898:	200002a4 	.word	0x200002a4

0800189c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b090      	sub	sp, #64	; 0x40
 80018a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a2:	f107 0318 	add.w	r3, r7, #24
 80018a6:	2228      	movs	r2, #40	; 0x28
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f006 fc9a 	bl	80081e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b0:	1d3b      	adds	r3, r7, #4
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
 80018bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018be:	2302      	movs	r3, #2
 80018c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c2:	2301      	movs	r3, #1
 80018c4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c6:	2310      	movs	r3, #16
 80018c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ca:	2302      	movs	r3, #2
 80018cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018ce:	2300      	movs	r3, #0
 80018d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80018d2:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 80018d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d8:	f107 0318 	add.w	r3, r7, #24
 80018dc:	4618      	mov	r0, r3
 80018de:	f002 fb21 	bl	8003f24 <HAL_RCC_OscConfig>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <SystemClock_Config+0x50>
  {
    Error_Handler();
 80018e8:	f000 fc8e 	bl	8002208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ec:	230f      	movs	r3, #15
 80018ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f0:	2302      	movs	r3, #2
 80018f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	2101      	movs	r1, #1
 8001906:	4618      	mov	r0, r3
 8001908:	f002 fd8e 	bl	8004428 <HAL_RCC_ClockConfig>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001912:	f000 fc79 	bl	8002208 <Error_Handler>
  }
}
 8001916:	bf00      	nop
 8001918:	3740      	adds	r7, #64	; 0x40
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
	...

08001920 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <MX_I2C1_Init+0x54>)
 8001926:	4a14      	ldr	r2, [pc, #80]	; (8001978 <MX_I2C1_Init+0x58>)
 8001928:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800192a:	4b12      	ldr	r3, [pc, #72]	; (8001974 <MX_I2C1_Init+0x54>)
 800192c:	4a13      	ldr	r2, [pc, #76]	; (800197c <MX_I2C1_Init+0x5c>)
 800192e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <MX_I2C1_Init+0x54>)
 8001932:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001936:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001938:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_I2C1_Init+0x54>)
 800193a:	2200      	movs	r2, #0
 800193c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800193e:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <MX_I2C1_Init+0x54>)
 8001940:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001944:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <MX_I2C1_Init+0x54>)
 8001948:	2200      	movs	r2, #0
 800194a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800194c:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_I2C1_Init+0x54>)
 800194e:	2200      	movs	r2, #0
 8001950:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001952:	4b08      	ldr	r3, [pc, #32]	; (8001974 <MX_I2C1_Init+0x54>)
 8001954:	2200      	movs	r2, #0
 8001956:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001958:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_I2C1_Init+0x54>)
 800195a:	2200      	movs	r2, #0
 800195c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800195e:	4805      	ldr	r0, [pc, #20]	; (8001974 <MX_I2C1_Init+0x54>)
 8001960:	f001 fa86 	bl	8002e70 <HAL_I2C_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800196a:	f000 fc4d 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200001f8 	.word	0x200001f8
 8001978:	40005400 	.word	0x40005400
 800197c:	00061a80 	.word	0x00061a80

08001980 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001986:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <MX_SPI1_Init+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_SPI1_Init+0x64>)
 800198c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001990:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001992:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019b4:	2210      	movs	r2, #16
 80019b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019cc:	220a      	movs	r2, #10
 80019ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019d2:	f002 feb7 	bl	8004744 <HAL_SPI_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019dc:	f000 fc14 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	2000024c 	.word	0x2000024c
 80019e8:	40013000 	.word	0x40013000

080019ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b092      	sub	sp, #72	; 0x48
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
 8001a0c:	615a      	str	r2, [r3, #20]
 8001a0e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	2220      	movs	r2, #32
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f006 fbe4 	bl	80081e4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a1c:	4b47      	ldr	r3, [pc, #284]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a1e:	4a48      	ldr	r2, [pc, #288]	; (8001b40 <MX_TIM1_Init+0x154>)
 8001a20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a22:	4b46      	ldr	r3, [pc, #280]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a28:	4b44      	ldr	r3, [pc, #272]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 32000;
 8001a2e:	4b43      	ldr	r3, [pc, #268]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a30:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001a34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a36:	4b41      	ldr	r3, [pc, #260]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a3c:	4b3f      	ldr	r3, [pc, #252]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a42:	4b3e      	ldr	r3, [pc, #248]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a48:	483c      	ldr	r0, [pc, #240]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a4a:	f003 fc0f 	bl	800526c <HAL_TIM_PWM_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001a54:	f000 fbd8 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a64:	4619      	mov	r1, r3
 8001a66:	4835      	ldr	r0, [pc, #212]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a68:	f004 f952 	bl	8005d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a72:	f000 fbc9 	bl	8002208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a76:	2360      	movs	r3, #96	; 0x60
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a82:	2300      	movs	r3, #0
 8001a84:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a96:	2200      	movs	r2, #0
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4828      	ldr	r0, [pc, #160]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001a9c:	f003 fe44 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001aa6:	f000 fbaf 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 6400;
 8001aaa:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab4:	2204      	movs	r2, #4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4820      	ldr	r0, [pc, #128]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001aba:	f003 fe35 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001ac4:	f000 fba0 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4819      	ldr	r0, [pc, #100]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001ad6:	f003 fe27 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ae0:	f000 fb92 	bl	8002208 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae8:	220c      	movs	r2, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	4813      	ldr	r0, [pc, #76]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001aee:	f003 fe1b 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001af8:	f000 fb86 	bl	8002208 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b14:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4807      	ldr	r0, [pc, #28]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001b20:	f004 f954 	bl	8005dcc <HAL_TIMEx_ConfigBreakDeadTime>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001b2a:	f000 fb6d 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b2e:	4803      	ldr	r0, [pc, #12]	; (8001b3c <MX_TIM1_Init+0x150>)
 8001b30:	f000 fc66 	bl	8002400 <HAL_TIM_MspPostInit>

}
 8001b34:	bf00      	nop
 8001b36:	3748      	adds	r7, #72	; 0x48
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200002a4 	.word	0x200002a4
 8001b40:	40012c00 	.word	0x40012c00

08001b44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08a      	sub	sp, #40	; 0x28
 8001b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4a:	f107 0320 	add.w	r3, r7, #32
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
 8001b60:	611a      	str	r2, [r3, #16]
 8001b62:	615a      	str	r2, [r3, #20]
 8001b64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b66:	4b36      	ldr	r3, [pc, #216]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 500;
 8001b6e:	4b34      	ldr	r3, [pc, #208]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b70:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b76:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64;
 8001b7c:	4b30      	ldr	r3, [pc, #192]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b7e:	2240      	movs	r2, #64	; 0x40
 8001b80:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b82:	4b2f      	ldr	r3, [pc, #188]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b8e:	482c      	ldr	r0, [pc, #176]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001b90:	f003 fb6c 	bl	800526c <HAL_TIM_PWM_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b9a:	f000 fb35 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ba6:	f107 0320 	add.w	r3, r7, #32
 8001baa:	4619      	mov	r1, r3
 8001bac:	4824      	ldr	r0, [pc, #144]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001bae:	f004 f8af 	bl	8005d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001bb8:	f000 fb26 	bl	8002208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bbc:	2360      	movs	r3, #96	; 0x60
 8001bbe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 160;
 8001bc0:	23a0      	movs	r3, #160	; 0xa0
 8001bc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	2200      	movs	r2, #0
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	481b      	ldr	r0, [pc, #108]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001bd4:	f003 fda8 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bde:	f000 fb13 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 80;
 8001be2:	2350      	movs	r3, #80	; 0x50
 8001be4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	2204      	movs	r2, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4814      	ldr	r0, [pc, #80]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001bee:	f003 fd9b 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001bf8:	f000 fb06 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 40;
 8001bfc:	2328      	movs	r3, #40	; 0x28
 8001bfe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c00:	1d3b      	adds	r3, r7, #4
 8001c02:	2208      	movs	r2, #8
 8001c04:	4619      	mov	r1, r3
 8001c06:	480e      	ldr	r0, [pc, #56]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001c08:	f003 fd8e 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001c12:	f000 faf9 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 20;
 8001c16:	2314      	movs	r3, #20
 8001c18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	220c      	movs	r2, #12
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4807      	ldr	r0, [pc, #28]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001c22:	f003 fd81 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8001c2c:	f000 faec 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c30:	4803      	ldr	r0, [pc, #12]	; (8001c40 <MX_TIM2_Init+0xfc>)
 8001c32:	f000 fbe5 	bl	8002400 <HAL_TIM_MspPostInit>

}
 8001c36:	bf00      	nop
 8001c38:	3728      	adds	r7, #40	; 0x28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200002ec 	.word	0x200002ec

08001c44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08a      	sub	sp, #40	; 0x28
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c4a:	f107 0320 	add.w	r3, r7, #32
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	60da      	str	r2, [r3, #12]
 8001c60:	611a      	str	r2, [r3, #16]
 8001c62:	615a      	str	r2, [r3, #20]
 8001c64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c66:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c68:	4a29      	ldr	r2, [pc, #164]	; (8001d10 <MX_TIM3_Init+0xcc>)
 8001c6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000;
 8001c6c:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8001c7a:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c7c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001c80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c82:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c8e:	481f      	ldr	r0, [pc, #124]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001c90:	f003 faec 	bl	800526c <HAL_TIM_PWM_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001c9a:	f000 fab5 	bl	8002208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca6:	f107 0320 	add.w	r3, r7, #32
 8001caa:	4619      	mov	r1, r3
 8001cac:	4817      	ldr	r0, [pc, #92]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001cae:	f004 f82f 	bl	8005d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001cb8:	f000 faa6 	bl	8002208 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbc:	2360      	movs	r3, #96	; 0x60
 8001cbe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 16000;
 8001cc0:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8001cc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2208      	movs	r2, #8
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480d      	ldr	r0, [pc, #52]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001cd6:	f003 fd27 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001ce0:	f000 fa92 	bl	8002208 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	220c      	movs	r2, #12
 8001cec:	4619      	mov	r1, r3
 8001cee:	4807      	ldr	r0, [pc, #28]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001cf0:	f003 fd1a 	bl	8005728 <HAL_TIM_PWM_ConfigChannel>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001cfa:	f000 fa85 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cfe:	4803      	ldr	r0, [pc, #12]	; (8001d0c <MX_TIM3_Init+0xc8>)
 8001d00:	f000 fb7e 	bl	8002400 <HAL_TIM_MspPostInit>

}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	; 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000334 	.word	0x20000334
 8001d10:	40000400 	.word	0x40000400

08001d14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d1a:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <MX_USART2_UART_Init+0x50>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <MX_USART2_UART_Init+0x4c>)
 8001d4c:	f004 f8a1 	bl	8005e92 <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d56:	f000 fa57 	bl	8002208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2000037c 	.word	0x2000037c
 8001d64:	40004400 	.word	0x40004400

08001d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6e:	f107 0308 	add.w	r3, r7, #8
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	4b25      	ldr	r3, [pc, #148]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4a24      	ldr	r2, [pc, #144]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6193      	str	r3, [r2, #24]
 8001d88:	4b22      	ldr	r3, [pc, #136]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	4b1f      	ldr	r3, [pc, #124]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a1e      	ldr	r2, [pc, #120]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001d9a:	f043 0308 	orr.w	r3, r3, #8
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <MX_GPIO_Init+0xac>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	603b      	str	r3, [r7, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2110      	movs	r1, #16
 8001db0:	4819      	ldr	r0, [pc, #100]	; (8001e18 <MX_GPIO_Init+0xb0>)
 8001db2:	f001 f845 	bl	8002e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001db6:	2201      	movs	r2, #1
 8001db8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dbc:	4817      	ldr	r0, [pc, #92]	; (8001e1c <MX_GPIO_Init+0xb4>)
 8001dbe:	f001 f83f 	bl	8002e40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001dc2:	2310      	movs	r3, #16
 8001dc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	480f      	ldr	r0, [pc, #60]	; (8001e18 <MX_GPIO_Init+0xb0>)
 8001dda:	f000 fead 	bl	8002b38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001de2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df0:	f107 0308 	add.w	r3, r7, #8
 8001df4:	4619      	mov	r1, r3
 8001df6:	4809      	ldr	r0, [pc, #36]	; (8001e1c <MX_GPIO_Init+0xb4>)
 8001df8:	f000 fe9e 	bl	8002b38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e00:	f107 0308 	add.w	r3, r7, #8
 8001e04:	4619      	mov	r1, r3
 8001e06:	4805      	ldr	r0, [pc, #20]	; (8001e1c <MX_GPIO_Init+0xb4>)
 8001e08:	f000 fe96 	bl	8002b38 <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 8001e0c:	bf00      	nop
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010800 	.word	0x40010800
 8001e1c:	40010c00 	.word	0x40010c00

08001e20 <fc_powerup>:

/* USER CODE BEGIN 4 */
void  fc_powerup(){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
// turn the white and red led ON for a bit
	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_3 ,0);
 8001e24:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <fc_powerup+0x84>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,0);
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ea4 <fc_powerup+0x84>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2200      	movs	r2, #0
 8001e32:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) ;
 8001e34:	2108      	movs	r1, #8
 8001e36:	481b      	ldr	r0, [pc, #108]	; (8001ea4 <fc_powerup+0x84>)
 8001e38:	f003 fa68 	bl	800530c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) ;
 8001e3c:	210c      	movs	r1, #12
 8001e3e:	4819      	ldr	r0, [pc, #100]	; (8001ea4 <fc_powerup+0x84>)
 8001e40:	f003 fa64 	bl	800530c <HAL_TIM_PWM_Start>
	HAL_Delay(1000) ;
 8001e44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e48:	f000 fd44 	bl	80028d4 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3) ;
 8001e4c:	2108      	movs	r1, #8
 8001e4e:	4815      	ldr	r0, [pc, #84]	; (8001ea4 <fc_powerup+0x84>)
 8001e50:	f003 fafe 	bl	8005450 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4) ;
 8001e54:	210c      	movs	r1, #12
 8001e56:	4813      	ldr	r0, [pc, #76]	; (8001ea4 <fc_powerup+0x84>)
 8001e58:	f003 fafa 	bl	8005450 <HAL_TIM_PWM_Stop>

	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_3 ,32000);
 8001e5c:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <fc_powerup+0x84>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001e64:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,32000);
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <fc_powerup+0x84>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001e6e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) ;
 8001e70:	2108      	movs	r1, #8
 8001e72:	480c      	ldr	r0, [pc, #48]	; (8001ea4 <fc_powerup+0x84>)
 8001e74:	f003 fa4a 	bl	800530c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) ;
 8001e78:	210c      	movs	r1, #12
 8001e7a:	480a      	ldr	r0, [pc, #40]	; (8001ea4 <fc_powerup+0x84>)
 8001e7c:	f003 fa46 	bl	800530c <HAL_TIM_PWM_Start>
	HAL_Delay(1000) ;
 8001e80:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e84:	f000 fd26 	bl	80028d4 <HAL_Delay>
	HAL_Delay(1000) ;
 8001e88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e8c:	f000 fd22 	bl	80028d4 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3) ;
 8001e90:	2108      	movs	r1, #8
 8001e92:	4804      	ldr	r0, [pc, #16]	; (8001ea4 <fc_powerup+0x84>)
 8001e94:	f003 fadc 	bl	8005450 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4) ;
 8001e98:	210c      	movs	r1, #12
 8001e9a:	4802      	ldr	r0, [pc, #8]	; (8001ea4 <fc_powerup+0x84>)
 8001e9c:	f003 fad8 	bl	8005450 <HAL_TIM_PWM_Stop>

}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000334 	.word	0x20000334

08001ea8 <config_motors>:

void config_motors() {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0

   __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_1,0) ;
 8001eac:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <config_motors+0x58>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_2,0) ;
 8001eb4:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <config_motors+0x58>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	639a      	str	r2, [r3, #56]	; 0x38
   __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_3,0) ;
 8001ebc:	4b10      	ldr	r3, [pc, #64]	; (8001f00 <config_motors+0x58>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	63da      	str	r2, [r3, #60]	; 0x3c
   __HAL_TIM_SET_COMPARE(&htim1 ,TIM_CHANNEL_4,0) ;
 8001ec4:	4b0e      	ldr	r3, [pc, #56]	; (8001f00 <config_motors+0x58>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	641a      	str	r2, [r3, #64]	; 0x40

   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ecc:	2100      	movs	r1, #0
 8001ece:	480c      	ldr	r0, [pc, #48]	; (8001f00 <config_motors+0x58>)
 8001ed0:	f003 fa1c 	bl	800530c <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001ed4:	2104      	movs	r1, #4
 8001ed6:	480a      	ldr	r0, [pc, #40]	; (8001f00 <config_motors+0x58>)
 8001ed8:	f003 fa18 	bl	800530c <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001edc:	2108      	movs	r1, #8
 8001ede:	4808      	ldr	r0, [pc, #32]	; (8001f00 <config_motors+0x58>)
 8001ee0:	f003 fa14 	bl	800530c <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001ee4:	210c      	movs	r1, #12
 8001ee6:	4806      	ldr	r0, [pc, #24]	; (8001f00 <config_motors+0x58>)
 8001ee8:	f003 fa10 	bl	800530c <HAL_TIM_PWM_Start>

   HAL_Delay(1000) ;
 8001eec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef0:	f000 fcf0 	bl	80028d4 <HAL_Delay>
   HAL_Delay(1000) ;
 8001ef4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef8:	f000 fcec 	bl	80028d4 <HAL_Delay>

}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200002a4 	.word	0x200002a4

08001f04 <config_gyro>:
void config_gyro() {
 8001f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f08:	b090      	sub	sp, #64	; 0x40
 8001f0a:	af0a      	add	r7, sp, #40	; 0x28
   Self_test_mpu6050(&hi2c1) ;
 8001f0c:	482e      	ldr	r0, [pc, #184]	; (8001fc8 <config_gyro+0xc4>)
 8001f0e:	f004 f9f3 	bl	80062f8 <Self_test_mpu6050>
   Mpu6050_Init(&hi2c1) ;			//initalise gyroscope
 8001f12:	482d      	ldr	r0, [pc, #180]	; (8001fc8 <config_gyro+0xc4>)
 8001f14:	f004 fc70 	bl	80067f8 <Mpu6050_Init>
   gyro_calibrate(&hi2c1,  &Gyro_Calib);
 8001f18:	492c      	ldr	r1, [pc, #176]	; (8001fcc <config_gyro+0xc8>)
 8001f1a:	482b      	ldr	r0, [pc, #172]	; (8001fc8 <config_gyro+0xc4>)
 8001f1c:	f004 fed0 	bl	8006cc0 <gyro_calibrate>

   get_gyro(&hi2c1, &Gyro_Data, &Gyro_Calib) ;
 8001f20:	4a2a      	ldr	r2, [pc, #168]	; (8001fcc <config_gyro+0xc8>)
 8001f22:	492b      	ldr	r1, [pc, #172]	; (8001fd0 <config_gyro+0xcc>)
 8001f24:	4828      	ldr	r0, [pc, #160]	; (8001fc8 <config_gyro+0xc4>)
 8001f26:	f004 fe2b 	bl	8006b80 <get_gyro>
   get_Accl(&hi2c1, &Accl_Data) ;
 8001f2a:	492a      	ldr	r1, [pc, #168]	; (8001fd4 <config_gyro+0xd0>)
 8001f2c:	4826      	ldr	r0, [pc, #152]	; (8001fc8 <config_gyro+0xc4>)
 8001f2e:	f004 fdb7 	bl	8006aa0 <get_Accl>
//    take 200 readings from the imu
   for (uint8_t i = 0 ; i < 200 ; i++){
 8001f32:	2300      	movs	r3, #0
 8001f34:	75fb      	strb	r3, [r7, #23]
 8001f36:	e03d      	b.n	8001fb4 <config_gyro+0xb0>
	     printf(" %0.2lf , %0.2lf , %0.2lf ,%0.2lf , %0.2lf , %0.2lf \r" , Gyro_Data.pitch , Gyro_Data.roll, Gyro_Data.yaw , Accl_Data.pitch , Accl_Data.roll, Accl_Data.yaw);
 8001f38:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <config_gyro+0xcc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe fa73 	bl	8000428 <__aeabi_f2d>
 8001f42:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001f46:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <config_gyro+0xcc>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fa6c 	bl	8000428 <__aeabi_f2d>
 8001f50:	4604      	mov	r4, r0
 8001f52:	460d      	mov	r5, r1
 8001f54:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <config_gyro+0xcc>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe fa65 	bl	8000428 <__aeabi_f2d>
 8001f5e:	4680      	mov	r8, r0
 8001f60:	4689      	mov	r9, r1
 8001f62:	4b1c      	ldr	r3, [pc, #112]	; (8001fd4 <config_gyro+0xd0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fa5e 	bl	8000428 <__aeabi_f2d>
 8001f6c:	4682      	mov	sl, r0
 8001f6e:	468b      	mov	fp, r1
 8001f70:	4b18      	ldr	r3, [pc, #96]	; (8001fd4 <config_gyro+0xd0>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fa57 	bl	8000428 <__aeabi_f2d>
 8001f7a:	e9c7 0100 	strd	r0, r1, [r7]
 8001f7e:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <config_gyro+0xd0>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fa50 	bl	8000428 <__aeabi_f2d>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001f90:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001f94:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8001f98:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001f9c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001fa0:	e9cd 4500 	strd	r4, r5, [sp]
 8001fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fa8:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <config_gyro+0xd4>)
 8001faa:	f005 ffc5 	bl	8007f38 <iprintf>
   for (uint8_t i = 0 ; i < 200 ; i++){
 8001fae:	7dfb      	ldrb	r3, [r7, #23]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	75fb      	strb	r3, [r7, #23]
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	2bc7      	cmp	r3, #199	; 0xc7
 8001fb8:	d9be      	bls.n	8001f38 <config_gyro+0x34>
	     }

}
 8001fba:	bf00      	nop
 8001fbc:	bf00      	nop
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200001f8 	.word	0x200001f8
 8001fcc:	200003dc 	.word	0x200003dc
 8001fd0:	200003d0 	.word	0x200003d0
 8001fd4:	200003c4 	.word	0x200003c4
 8001fd8:	0800a89c 	.word	0x0800a89c

08001fdc <wait_for_pair>:
void wait_for_pair() {
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af02      	add	r7, sp, #8
uint8_t Key [4] = {0xAA ,0xBB , 0xCC ,0xDD };
 8001fe2:	4b29      	ldr	r3, [pc, #164]	; (8002088 <wait_for_pair+0xac>)
 8001fe4:	60bb      	str	r3, [r7, #8]
uint8_t ret = 0 ;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	73bb      	strb	r3, [r7, #14]
uint8_t temp_buff [4] = {0} ;
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]

while(1){

  ret = lora_prasePacket(&lora);
 8001fee:	4827      	ldr	r0, [pc, #156]	; (800208c <wait_for_pair+0xb0>)
 8001ff0:	f005 f9ae 	bl	8007350 <lora_prasePacket>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	73bb      	strb	r3, [r7, #14]
  if(ret){
 8001ff8:	7bbb      	ldrb	r3, [r7, #14]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d01f      	beq.n	800203e <wait_for_pair+0x62>
	uint8_t i=0;
 8001ffe:	2300      	movs	r3, #0
 8002000:	73fb      	strb	r3, [r7, #15]
	while( i <  4){
 8002002:	e00d      	b.n	8002020 <wait_for_pair+0x44>
	temp_buff[i] = lora_read(&lora);
 8002004:	7bfc      	ldrb	r4, [r7, #15]
 8002006:	4821      	ldr	r0, [pc, #132]	; (800208c <wait_for_pair+0xb0>)
 8002008:	f005 fa12 	bl	8007430 <lora_read>
 800200c:	4603      	mov	r3, r0
 800200e:	461a      	mov	r2, r3
 8002010:	f104 0310 	add.w	r3, r4, #16
 8002014:	443b      	add	r3, r7
 8002016:	f803 2c0c 	strb.w	r2, [r3, #-12]
	i++;
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	3301      	adds	r3, #1
 800201e:	73fb      	strb	r3, [r7, #15]
	while( i <  4){
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b03      	cmp	r3, #3
 8002024:	d9ee      	bls.n	8002004 <wait_for_pair+0x28>
    }
	printf("%x  %x  %x  %x  \n" , temp_buff[0] , temp_buff[1] , temp_buff[2] , temp_buff[3]   ) ;
 8002026:	793b      	ldrb	r3, [r7, #4]
 8002028:	4619      	mov	r1, r3
 800202a:	797b      	ldrb	r3, [r7, #5]
 800202c:	461a      	mov	r2, r3
 800202e:	79bb      	ldrb	r3, [r7, #6]
 8002030:	4618      	mov	r0, r3
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	4603      	mov	r3, r0
 8002038:	4815      	ldr	r0, [pc, #84]	; (8002090 <wait_for_pair+0xb4>)
 800203a:	f005 ff7d 	bl	8007f38 <iprintf>
  }
  if (memcmp(Key , temp_buff , 4) == 0) {
 800203e:	1d39      	adds	r1, r7, #4
 8002040:	f107 0308 	add.w	r3, r7, #8
 8002044:	2204      	movs	r2, #4
 8002046:	4618      	mov	r0, r3
 8002048:	f006 f8bc 	bl	80081c4 <memcmp>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10b      	bne.n	800206a <wait_for_pair+0x8e>
	printf("key matched \n ") ;
 8002052:	4810      	ldr	r0, [pc, #64]	; (8002094 <wait_for_pair+0xb8>)
 8002054:	f005 ff70 	bl	8007f38 <iprintf>
	HAL_Delay(1000) ;
 8002058:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800205c:	f000 fc3a 	bl	80028d4 <HAL_Delay>
	HAL_Delay(1000) ;
 8002060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002064:	f000 fc36 	bl	80028d4 <HAL_Delay>

  break ;
 8002068:	e003      	b.n	8002072 <wait_for_pair+0x96>
  }
  printf("looking for pair ") ;
 800206a:	480b      	ldr	r0, [pc, #44]	; (8002098 <wait_for_pair+0xbc>)
 800206c:	f005 ff64 	bl	8007f38 <iprintf>
  ret = lora_prasePacket(&lora);
 8002070:	e7bd      	b.n	8001fee <wait_for_pair+0x12>
 }

printf("done paring  \n") ;
 8002072:	480a      	ldr	r0, [pc, #40]	; (800209c <wait_for_pair+0xc0>)
 8002074:	f005 ffc6 	bl	8008004 <puts>
HAL_Delay(1000) ;
 8002078:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800207c:	f000 fc2a 	bl	80028d4 <HAL_Delay>

}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	bd90      	pop	{r4, r7, pc}
 8002088:	ddccbbaa 	.word	0xddccbbaa
 800208c:	20000404 	.word	0x20000404
 8002090:	0800a8d4 	.word	0x0800a8d4
 8002094:	0800a8e8 	.word	0x0800a8e8
 8002098:	0800a8f8 	.word	0x0800a8f8
 800209c:	0800a90c 	.word	0x0800a90c

080020a0 <config_wireless>:

void check_if_under_range() {

}
void config_wireless(){
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
	lora_pins.dio0.port  = LORA_DIO0_PORT;
 80020a4:	4b17      	ldr	r3, [pc, #92]	; (8002104 <config_wireless+0x64>)
 80020a6:	4a18      	ldr	r2, [pc, #96]	; (8002108 <config_wireless+0x68>)
 80020a8:	60da      	str	r2, [r3, #12]
	lora_pins.dio0.pin   = LORA_DIO0_PIN;
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <config_wireless+0x64>)
 80020ac:	2220      	movs	r2, #32
 80020ae:	609a      	str	r2, [r3, #8]
	lora_pins.nss.port   = LORA_SS_PORT;	// NSS pin to which port is connected
 80020b0:	4b14      	ldr	r3, [pc, #80]	; (8002104 <config_wireless+0x64>)
 80020b2:	4a16      	ldr	r2, [pc, #88]	; (800210c <config_wireless+0x6c>)
 80020b4:	615a      	str	r2, [r3, #20]
	lora_pins.nss.pin    = LORA_SS_PIN;		// NSS pin to which pin is connected
 80020b6:	4b13      	ldr	r3, [pc, #76]	; (8002104 <config_wireless+0x64>)
 80020b8:	2210      	movs	r2, #16
 80020ba:	611a      	str	r2, [r3, #16]
	lora_pins.reset.port = LORA_RESET_PORT;	// RESET pin to which port is connected
 80020bc:	4b11      	ldr	r3, [pc, #68]	; (8002104 <config_wireless+0x64>)
 80020be:	4a12      	ldr	r2, [pc, #72]	; (8002108 <config_wireless+0x68>)
 80020c0:	605a      	str	r2, [r3, #4]
	lora_pins.reset.pin  = LORA_RESET_PIN;	// RESET pin to which pin is connected
 80020c2:	4b10      	ldr	r3, [pc, #64]	; (8002104 <config_wireless+0x64>)
 80020c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020c8:	601a      	str	r2, [r3, #0]
	lora_pins.spi  			 = &hspi1;
 80020ca:	4b0e      	ldr	r3, [pc, #56]	; (8002104 <config_wireless+0x64>)
 80020cc:	4a10      	ldr	r2, [pc, #64]	; (8002110 <config_wireless+0x70>)
 80020ce:	619a      	str	r2, [r3, #24]
	lora.pin = &lora_pins;
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <config_wireless+0x74>)
 80020d2:	4a0c      	ldr	r2, [pc, #48]	; (8002104 <config_wireless+0x64>)
 80020d4:	601a      	str	r2, [r3, #0]
	lora.frequency = FREQ_433MHZ;	// 433MHZ Frequency
 80020d6:	4b0f      	ldr	r3, [pc, #60]	; (8002114 <config_wireless+0x74>)
 80020d8:	2200      	movs	r2, #0
 80020da:	711a      	strb	r2, [r3, #4]

	while(lora_init(&lora)){										// Initialize the lora module
 80020dc:	e006      	b.n	80020ec <config_wireless+0x4c>
	printf("init Failed \n");
 80020de:	480e      	ldr	r0, [pc, #56]	; (8002118 <config_wireless+0x78>)
 80020e0:	f005 ff90 	bl	8008004 <puts>
	HAL_Delay(1000);
 80020e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020e8:	f000 fbf4 	bl	80028d4 <HAL_Delay>
	while(lora_init(&lora)){										// Initialize the lora module
 80020ec:	4809      	ldr	r0, [pc, #36]	; (8002114 <config_wireless+0x74>)
 80020ee:	f005 f8bf 	bl	8007270 <lora_init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1f2      	bne.n	80020de <config_wireless+0x3e>
	}
	printf("init success \n");
 80020f8:	4808      	ldr	r0, [pc, #32]	; (800211c <config_wireless+0x7c>)
 80020fa:	f005 ff83 	bl	8008004 <puts>

}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	200003e8 	.word	0x200003e8
 8002108:	40010c00 	.word	0x40010c00
 800210c:	40010800 	.word	0x40010800
 8002110:	2000024c 	.word	0x2000024c
 8002114:	20000404 	.word	0x20000404
 8002118:	0800a91c 	.word	0x0800a91c
 800211c:	0800a92c 	.word	0x0800a92c

08002120 <rcv_channel>:

void rcv_channel(){
 8002120:	b590      	push	{r4, r7, lr}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0

	  ret = lora_prasePacket(&lora);
 8002126:	4826      	ldr	r0, [pc, #152]	; (80021c0 <rcv_channel+0xa0>)
 8002128:	f005 f912 	bl	8007350 <lora_prasePacket>
 800212c:	4603      	mov	r3, r0
 800212e:	b2da      	uxtb	r2, r3
 8002130:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <rcv_channel+0xa4>)
 8002132:	701a      	strb	r2, [r3, #0]
	  if(ret){
 8002134:	4b23      	ldr	r3, [pc, #140]	; (80021c4 <rcv_channel+0xa4>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d010      	beq.n	800215e <rcv_channel+0x3e>
		uint8_t i=0;
 800213c:	2300      	movs	r3, #0
 800213e:	71fb      	strb	r3, [r7, #7]
		while( i <  sizeof(recived_channels)){
 8002140:	e00a      	b.n	8002158 <rcv_channel+0x38>
		buff[i] = lora_read(&lora);
 8002142:	79fc      	ldrb	r4, [r7, #7]
 8002144:	481e      	ldr	r0, [pc, #120]	; (80021c0 <rcv_channel+0xa0>)
 8002146:	f005 f973 	bl	8007430 <lora_read>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <rcv_channel+0xa8>)
 8002150:	551a      	strb	r2, [r3, r4]
		i++;
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	3301      	adds	r3, #1
 8002156:	71fb      	strb	r3, [r7, #7]
		while( i <  sizeof(recived_channels)){
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	2b07      	cmp	r3, #7
 800215c:	d9f1      	bls.n	8002142 <rcv_channel+0x22>
	     }
	  }

	recived_channels.Roll    = buff[1] << 8 | buff[0] ;
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <rcv_channel+0xa8>)
 8002160:	785b      	ldrb	r3, [r3, #1]
 8002162:	021b      	lsls	r3, r3, #8
 8002164:	b21a      	sxth	r2, r3
 8002166:	4b18      	ldr	r3, [pc, #96]	; (80021c8 <rcv_channel+0xa8>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	b21a      	sxth	r2, r3
 8002170:	4b16      	ldr	r3, [pc, #88]	; (80021cc <rcv_channel+0xac>)
 8002172:	801a      	strh	r2, [r3, #0]
	recived_channels.Pitch   = buff[3] << 8 | buff[2] ;
 8002174:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <rcv_channel+0xa8>)
 8002176:	78db      	ldrb	r3, [r3, #3]
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	b21a      	sxth	r2, r3
 800217c:	4b12      	ldr	r3, [pc, #72]	; (80021c8 <rcv_channel+0xa8>)
 800217e:	789b      	ldrb	r3, [r3, #2]
 8002180:	b21b      	sxth	r3, r3
 8002182:	4313      	orrs	r3, r2
 8002184:	b21a      	sxth	r2, r3
 8002186:	4b11      	ldr	r3, [pc, #68]	; (80021cc <rcv_channel+0xac>)
 8002188:	805a      	strh	r2, [r3, #2]
	recived_channels.Throtle = buff[5] << 8 | buff[4] ;
 800218a:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <rcv_channel+0xa8>)
 800218c:	795b      	ldrb	r3, [r3, #5]
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	b21a      	sxth	r2, r3
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <rcv_channel+0xa8>)
 8002194:	791b      	ldrb	r3, [r3, #4]
 8002196:	b21b      	sxth	r3, r3
 8002198:	4313      	orrs	r3, r2
 800219a:	b21b      	sxth	r3, r3
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <rcv_channel+0xac>)
 80021a0:	809a      	strh	r2, [r3, #4]
	recived_channels.Yaw     = buff[7] << 8 | buff[6] ;
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <rcv_channel+0xa8>)
 80021a4:	79db      	ldrb	r3, [r3, #7]
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	b21a      	sxth	r2, r3
 80021aa:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <rcv_channel+0xa8>)
 80021ac:	799b      	ldrb	r3, [r3, #6]
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	4313      	orrs	r3, r2
 80021b2:	b21a      	sxth	r2, r3
 80021b4:	4b05      	ldr	r3, [pc, #20]	; (80021cc <rcv_channel+0xac>)
 80021b6:	80da      	strh	r2, [r3, #6]


}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd90      	pop	{r4, r7, pc}
 80021c0:	20000404 	.word	0x20000404
 80021c4:	2000040c 	.word	0x2000040c
 80021c8:	20000410 	.word	0x20000410
 80021cc:	20000420 	.word	0x20000420

080021d0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]

// for pid calculations
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr
	...

080021e4 <__io_putchar>:

void __io_putchar(int ch) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
//	ITM_SendChar(ch) ;
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80021ec:	1d39      	adds	r1, r7, #4
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
 80021f2:	2201      	movs	r2, #1
 80021f4:	4803      	ldr	r0, [pc, #12]	; (8002204 <__io_putchar+0x20>)
 80021f6:	f003 fe9c 	bl	8005f32 <HAL_UART_Transmit>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000037c 	.word	0x2000037c

08002208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800220c:	b672      	cpsid	i
}
 800220e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002210:	e7fe      	b.n	8002210 <Error_Handler+0x8>
	...

08002214 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <HAL_MspInit+0x40>)
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	4a0d      	ldr	r2, [pc, #52]	; (8002254 <HAL_MspInit+0x40>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6193      	str	r3, [r2, #24]
 8002226:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <HAL_MspInit+0x40>)
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	607b      	str	r3, [r7, #4]
 8002230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <HAL_MspInit+0x40>)
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	4a07      	ldr	r2, [pc, #28]	; (8002254 <HAL_MspInit+0x40>)
 8002238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800223c:	61d3      	str	r3, [r2, #28]
 800223e:	4b05      	ldr	r3, [pc, #20]	; (8002254 <HAL_MspInit+0x40>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	603b      	str	r3, [r7, #0]
 8002248:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	40021000 	.word	0x40021000

08002258 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0310 	add.w	r3, r7, #16
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a15      	ldr	r2, [pc, #84]	; (80022c8 <HAL_I2C_MspInit+0x70>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d123      	bne.n	80022c0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002278:	4b14      	ldr	r3, [pc, #80]	; (80022cc <HAL_I2C_MspInit+0x74>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a13      	ldr	r2, [pc, #76]	; (80022cc <HAL_I2C_MspInit+0x74>)
 800227e:	f043 0308 	orr.w	r3, r3, #8
 8002282:	6193      	str	r3, [r2, #24]
 8002284:	4b11      	ldr	r3, [pc, #68]	; (80022cc <HAL_I2C_MspInit+0x74>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002290:	23c0      	movs	r3, #192	; 0xc0
 8002292:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002294:	2312      	movs	r3, #18
 8002296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002298:	2303      	movs	r3, #3
 800229a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800229c:	f107 0310 	add.w	r3, r7, #16
 80022a0:	4619      	mov	r1, r3
 80022a2:	480b      	ldr	r0, [pc, #44]	; (80022d0 <HAL_I2C_MspInit+0x78>)
 80022a4:	f000 fc48 	bl	8002b38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022a8:	4b08      	ldr	r3, [pc, #32]	; (80022cc <HAL_I2C_MspInit+0x74>)
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	4a07      	ldr	r2, [pc, #28]	; (80022cc <HAL_I2C_MspInit+0x74>)
 80022ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022b2:	61d3      	str	r3, [r2, #28]
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <HAL_I2C_MspInit+0x74>)
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022c0:	bf00      	nop
 80022c2:	3720      	adds	r7, #32
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40005400 	.word	0x40005400
 80022cc:	40021000 	.word	0x40021000
 80022d0:	40010c00 	.word	0x40010c00

080022d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b088      	sub	sp, #32
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0310 	add.w	r3, r7, #16
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a1b      	ldr	r2, [pc, #108]	; (800235c <HAL_SPI_MspInit+0x88>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d12f      	bne.n	8002354 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022f4:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4a19      	ldr	r2, [pc, #100]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 80022fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022fe:	6193      	str	r3, [r2, #24]
 8002300:	4b17      	ldr	r3, [pc, #92]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230c:	4b14      	ldr	r3, [pc, #80]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a13      	ldr	r2, [pc, #76]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 8002312:	f043 0304 	orr.w	r3, r3, #4
 8002316:	6193      	str	r3, [r2, #24]
 8002318:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_SPI_MspInit+0x8c>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002324:	23a0      	movs	r3, #160	; 0xa0
 8002326:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800232c:	2303      	movs	r3, #3
 800232e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	4619      	mov	r1, r3
 8002336:	480b      	ldr	r0, [pc, #44]	; (8002364 <HAL_SPI_MspInit+0x90>)
 8002338:	f000 fbfe 	bl	8002b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800233c:	2340      	movs	r3, #64	; 0x40
 800233e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002348:	f107 0310 	add.w	r3, r7, #16
 800234c:	4619      	mov	r1, r3
 800234e:	4805      	ldr	r0, [pc, #20]	; (8002364 <HAL_SPI_MspInit+0x90>)
 8002350:	f000 fbf2 	bl	8002b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002354:	bf00      	nop
 8002356:	3720      	adds	r7, #32
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40013000 	.word	0x40013000
 8002360:	40021000 	.word	0x40021000
 8002364:	40010800 	.word	0x40010800

08002368 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a1f      	ldr	r2, [pc, #124]	; (80023f4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d10c      	bne.n	8002394 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800237a:	4b1f      	ldr	r3, [pc, #124]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	4a1e      	ldr	r2, [pc, #120]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 8002380:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002384:	6193      	str	r3, [r2, #24]
 8002386:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002392:	e02a      	b.n	80023ea <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM2)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239c:	d114      	bne.n	80023c8 <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800239e:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	4a15      	ldr	r2, [pc, #84]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	61d3      	str	r3, [r2, #28]
 80023aa:	4b13      	ldr	r3, [pc, #76]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	613b      	str	r3, [r7, #16]
 80023b4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2100      	movs	r1, #0
 80023ba:	201c      	movs	r0, #28
 80023bc:	f000 fb85 	bl	8002aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023c0:	201c      	movs	r0, #28
 80023c2:	f000 fb9e 	bl	8002b02 <HAL_NVIC_EnableIRQ>
}
 80023c6:	e010      	b.n	80023ea <HAL_TIM_PWM_MspInit+0x82>
  else if(htim_pwm->Instance==TIM3)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0b      	ldr	r2, [pc, #44]	; (80023fc <HAL_TIM_PWM_MspInit+0x94>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d10b      	bne.n	80023ea <HAL_TIM_PWM_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	4a08      	ldr	r2, [pc, #32]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023d8:	f043 0302 	orr.w	r3, r3, #2
 80023dc:	61d3      	str	r3, [r2, #28]
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_TIM_PWM_MspInit+0x90>)
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
}
 80023ea:	bf00      	nop
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40012c00 	.word	0x40012c00
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40000400 	.word	0x40000400

08002400 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08c      	sub	sp, #48	; 0x30
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002408:	f107 031c 	add.w	r3, r7, #28
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a43      	ldr	r2, [pc, #268]	; (8002528 <HAL_TIM_MspPostInit+0x128>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d119      	bne.n	8002454 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b42      	ldr	r3, [pc, #264]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	4a41      	ldr	r2, [pc, #260]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	6193      	str	r3, [r2, #24]
 800242c:	4b3f      	ldr	r3, [pc, #252]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	61bb      	str	r3, [r7, #24]
 8002436:	69bb      	ldr	r3, [r7, #24]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002438:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800243c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002442:	2302      	movs	r3, #2
 8002444:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f107 031c 	add.w	r3, r7, #28
 800244a:	4619      	mov	r1, r3
 800244c:	4838      	ldr	r0, [pc, #224]	; (8002530 <HAL_TIM_MspPostInit+0x130>)
 800244e:	f000 fb73 	bl	8002b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002452:	e065      	b.n	8002520 <HAL_TIM_MspPostInit+0x120>
  else if(htim->Instance==TIM2)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800245c:	d143      	bne.n	80024e6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800245e:	4b33      	ldr	r3, [pc, #204]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	4a32      	ldr	r2, [pc, #200]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	6193      	str	r3, [r2, #24]
 800246a:	4b30      	ldr	r3, [pc, #192]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	4b2d      	ldr	r3, [pc, #180]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	4a2c      	ldr	r2, [pc, #176]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 800247c:	f043 0308 	orr.w	r3, r3, #8
 8002480:	6193      	str	r3, [r2, #24]
 8002482:	4b2a      	ldr	r3, [pc, #168]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800248e:	2303      	movs	r3, #3
 8002490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	2302      	movs	r3, #2
 8002494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2302      	movs	r3, #2
 8002498:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4619      	mov	r1, r3
 80024a0:	4823      	ldr	r0, [pc, #140]	; (8002530 <HAL_TIM_MspPostInit+0x130>)
 80024a2:	f000 fb49 	bl	8002b38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80024a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80024aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2302      	movs	r3, #2
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4619      	mov	r1, r3
 80024ba:	481e      	ldr	r0, [pc, #120]	; (8002534 <HAL_TIM_MspPostInit+0x134>)
 80024bc:	f000 fb3c 	bl	8002b38 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80024c0:	4b1d      	ldr	r3, [pc, #116]	; (8002538 <HAL_TIM_MspPostInit+0x138>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80024d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024de:	4a16      	ldr	r2, [pc, #88]	; (8002538 <HAL_TIM_MspPostInit+0x138>)
 80024e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e2:	6053      	str	r3, [r2, #4]
}
 80024e4:	e01c      	b.n	8002520 <HAL_TIM_MspPostInit+0x120>
  else if(htim->Instance==TIM3)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a14      	ldr	r2, [pc, #80]	; (800253c <HAL_TIM_MspPostInit+0x13c>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d117      	bne.n	8002520 <HAL_TIM_MspPostInit+0x120>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f0:	4b0e      	ldr	r3, [pc, #56]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4a0d      	ldr	r2, [pc, #52]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 80024f6:	f043 0308 	orr.w	r3, r3, #8
 80024fa:	6193      	str	r3, [r2, #24]
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <HAL_TIM_MspPostInit+0x12c>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f003 0308 	and.w	r3, r3, #8
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002508:	2303      	movs	r3, #3
 800250a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	2302      	movs	r3, #2
 8002512:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002514:	f107 031c 	add.w	r3, r7, #28
 8002518:	4619      	mov	r1, r3
 800251a:	4806      	ldr	r0, [pc, #24]	; (8002534 <HAL_TIM_MspPostInit+0x134>)
 800251c:	f000 fb0c 	bl	8002b38 <HAL_GPIO_Init>
}
 8002520:	bf00      	nop
 8002522:	3730      	adds	r7, #48	; 0x30
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40012c00 	.word	0x40012c00
 800252c:	40021000 	.word	0x40021000
 8002530:	40010800 	.word	0x40010800
 8002534:	40010c00 	.word	0x40010c00
 8002538:	40010000 	.word	0x40010000
 800253c:	40000400 	.word	0x40000400

08002540 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a1b      	ldr	r2, [pc, #108]	; (80025c8 <HAL_UART_MspInit+0x88>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d12f      	bne.n	80025c0 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002560:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <HAL_UART_MspInit+0x8c>)
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	4a19      	ldr	r2, [pc, #100]	; (80025cc <HAL_UART_MspInit+0x8c>)
 8002566:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800256a:	61d3      	str	r3, [r2, #28]
 800256c:	4b17      	ldr	r3, [pc, #92]	; (80025cc <HAL_UART_MspInit+0x8c>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <HAL_UART_MspInit+0x8c>)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	4a13      	ldr	r2, [pc, #76]	; (80025cc <HAL_UART_MspInit+0x8c>)
 800257e:	f043 0304 	orr.w	r3, r3, #4
 8002582:	6193      	str	r3, [r2, #24]
 8002584:	4b11      	ldr	r3, [pc, #68]	; (80025cc <HAL_UART_MspInit+0x8c>)
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002590:	2304      	movs	r3, #4
 8002592:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002594:	2302      	movs	r3, #2
 8002596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002598:	2303      	movs	r3, #3
 800259a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800259c:	f107 0310 	add.w	r3, r7, #16
 80025a0:	4619      	mov	r1, r3
 80025a2:	480b      	ldr	r0, [pc, #44]	; (80025d0 <HAL_UART_MspInit+0x90>)
 80025a4:	f000 fac8 	bl	8002b38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80025a8:	2308      	movs	r3, #8
 80025aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b4:	f107 0310 	add.w	r3, r7, #16
 80025b8:	4619      	mov	r1, r3
 80025ba:	4805      	ldr	r0, [pc, #20]	; (80025d0 <HAL_UART_MspInit+0x90>)
 80025bc:	f000 fabc 	bl	8002b38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025c0:	bf00      	nop
 80025c2:	3720      	adds	r7, #32
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40004400 	.word	0x40004400
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40010800 	.word	0x40010800

080025d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025d8:	e7fe      	b.n	80025d8 <NMI_Handler+0x4>

080025da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025da:	b480      	push	{r7}
 80025dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025de:	e7fe      	b.n	80025de <HardFault_Handler+0x4>

080025e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025e4:	e7fe      	b.n	80025e4 <MemManage_Handler+0x4>

080025e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025e6:	b480      	push	{r7}
 80025e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ea:	e7fe      	b.n	80025ea <BusFault_Handler+0x4>

080025ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025f0:	e7fe      	b.n	80025f0 <UsageFault_Handler+0x4>

080025f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025f2:	b480      	push	{r7}
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr

080025fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr

0800260a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800261a:	f000 f93f 	bl	800289c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002628:	4802      	ldr	r0, [pc, #8]	; (8002634 <TIM2_IRQHandler+0x10>)
 800262a:	f002 ff75 	bl	8005518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	200002ec 	.word	0x200002ec

08002638 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return 1;
 800263c:	2301      	movs	r3, #1
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <_kill>:

int _kill(int pid, int sig)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002650:	f005 fe1a 	bl	8008288 <__errno>
 8002654:	4603      	mov	r3, r0
 8002656:	2216      	movs	r2, #22
 8002658:	601a      	str	r2, [r3, #0]
  return -1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <_exit>:

void _exit (int status)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b082      	sub	sp, #8
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800266e:	f04f 31ff 	mov.w	r1, #4294967295
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ffe7 	bl	8002646 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002678:	e7fe      	b.n	8002678 <_exit+0x12>

0800267a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b086      	sub	sp, #24
 800267e:	af00      	add	r7, sp, #0
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]
 800268a:	e00a      	b.n	80026a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800268c:	f3af 8000 	nop.w
 8002690:	4601      	mov	r1, r0
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	60ba      	str	r2, [r7, #8]
 8002698:	b2ca      	uxtb	r2, r1
 800269a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	3301      	adds	r3, #1
 80026a0:	617b      	str	r3, [r7, #20]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	dbf0      	blt.n	800268c <_read+0x12>
  }

  return len;
 80026aa:	687b      	ldr	r3, [r7, #4]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	e009      	b.n	80026da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1c5a      	adds	r2, r3, #1
 80026ca:	60ba      	str	r2, [r7, #8]
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fd88 	bl	80021e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	3301      	adds	r3, #1
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	429a      	cmp	r2, r3
 80026e0:	dbf1      	blt.n	80026c6 <_write+0x12>
  }
  return len;
 80026e2:	687b      	ldr	r3, [r7, #4]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <_close>:

int _close(int file)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr

08002702 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002712:	605a      	str	r2, [r3, #4]
  return 0;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <_isatty>:

int _isatty(int file)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002728:	2301      	movs	r3, #1
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002754:	4a14      	ldr	r2, [pc, #80]	; (80027a8 <_sbrk+0x5c>)
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <_sbrk+0x60>)
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002760:	4b13      	ldr	r3, [pc, #76]	; (80027b0 <_sbrk+0x64>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002768:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <_sbrk+0x64>)
 800276a:	4a12      	ldr	r2, [pc, #72]	; (80027b4 <_sbrk+0x68>)
 800276c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <_sbrk+0x64>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	429a      	cmp	r2, r3
 800277a:	d207      	bcs.n	800278c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800277c:	f005 fd84 	bl	8008288 <__errno>
 8002780:	4603      	mov	r3, r0
 8002782:	220c      	movs	r2, #12
 8002784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002786:	f04f 33ff 	mov.w	r3, #4294967295
 800278a:	e009      	b.n	80027a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <_sbrk+0x64>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002792:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <_sbrk+0x64>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4413      	add	r3, r2
 800279a:	4a05      	ldr	r2, [pc, #20]	; (80027b0 <_sbrk+0x64>)
 800279c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800279e:	68fb      	ldr	r3, [r7, #12]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20005000 	.word	0x20005000
 80027ac:	00000400 	.word	0x00000400
 80027b0:	200004e8 	.word	0x200004e8
 80027b4:	20000640 	.word	0x20000640

080027b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027c4:	f7ff fff8 	bl	80027b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027c8:	480b      	ldr	r0, [pc, #44]	; (80027f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80027ca:	490c      	ldr	r1, [pc, #48]	; (80027fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80027cc:	4a0c      	ldr	r2, [pc, #48]	; (8002800 <LoopFillZerobss+0x16>)
  movs r3, #0
 80027ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027d0:	e002      	b.n	80027d8 <LoopCopyDataInit>

080027d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027d6:	3304      	adds	r3, #4

080027d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027dc:	d3f9      	bcc.n	80027d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027de:	4a09      	ldr	r2, [pc, #36]	; (8002804 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027e0:	4c09      	ldr	r4, [pc, #36]	; (8002808 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e4:	e001      	b.n	80027ea <LoopFillZerobss>

080027e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e8:	3204      	adds	r2, #4

080027ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ec:	d3fb      	bcc.n	80027e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ee:	f005 fd51 	bl	8008294 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027f2:	f7fe fe23 	bl	800143c <main>
  bx lr
 80027f6:	4770      	bx	lr
  ldr r0, =_sdata
 80027f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027fc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002800:	0800af9c 	.word	0x0800af9c
  ldr r2, =_sbss
 8002804:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002808:	20000640 	.word	0x20000640

0800280c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800280c:	e7fe      	b.n	800280c <ADC1_2_IRQHandler>
	...

08002810 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <HAL_Init+0x28>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a07      	ldr	r2, [pc, #28]	; (8002838 <HAL_Init+0x28>)
 800281a:	f043 0310 	orr.w	r3, r3, #16
 800281e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002820:	2003      	movs	r0, #3
 8002822:	f000 f947 	bl	8002ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002826:	200f      	movs	r0, #15
 8002828:	f000 f808 	bl	800283c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800282c:	f7ff fcf2 	bl	8002214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40022000 	.word	0x40022000

0800283c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002844:	4b12      	ldr	r3, [pc, #72]	; (8002890 <HAL_InitTick+0x54>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b12      	ldr	r3, [pc, #72]	; (8002894 <HAL_InitTick+0x58>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002852:	fbb3 f3f1 	udiv	r3, r3, r1
 8002856:	fbb2 f3f3 	udiv	r3, r2, r3
 800285a:	4618      	mov	r0, r3
 800285c:	f000 f95f 	bl	8002b1e <HAL_SYSTICK_Config>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e00e      	b.n	8002888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b0f      	cmp	r3, #15
 800286e:	d80a      	bhi.n	8002886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002870:	2200      	movs	r2, #0
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	f04f 30ff 	mov.w	r0, #4294967295
 8002878:	f000 f927 	bl	8002aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800287c:	4a06      	ldr	r2, [pc, #24]	; (8002898 <HAL_InitTick+0x5c>)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	e000      	b.n	8002888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
}
 8002888:	4618      	mov	r0, r3
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000000 	.word	0x20000000
 8002894:	20000008 	.word	0x20000008
 8002898:	20000004 	.word	0x20000004

0800289c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_IncTick+0x1c>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_IncTick+0x20>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4413      	add	r3, r2
 80028ac:	4a03      	ldr	r2, [pc, #12]	; (80028bc <HAL_IncTick+0x20>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr
 80028b8:	20000008 	.word	0x20000008
 80028bc:	200004ec 	.word	0x200004ec

080028c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return uwTick;
 80028c4:	4b02      	ldr	r3, [pc, #8]	; (80028d0 <HAL_GetTick+0x10>)
 80028c6:	681b      	ldr	r3, [r3, #0]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr
 80028d0:	200004ec 	.word	0x200004ec

080028d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028dc:	f7ff fff0 	bl	80028c0 <HAL_GetTick>
 80028e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ec:	d005      	beq.n	80028fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <HAL_Delay+0x44>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4413      	add	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028fa:	bf00      	nop
 80028fc:	f7ff ffe0 	bl	80028c0 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	429a      	cmp	r2, r3
 800290a:	d8f7      	bhi.n	80028fc <HAL_Delay+0x28>
  {
  }
}
 800290c:	bf00      	nop
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000008 	.word	0x20000008

0800291c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <__NVIC_SetPriorityGrouping+0x44>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002938:	4013      	ands	r3, r2
 800293a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002944:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800294c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800294e:	4a04      	ldr	r2, [pc, #16]	; (8002960 <__NVIC_SetPriorityGrouping+0x44>)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	60d3      	str	r3, [r2, #12]
}
 8002954:	bf00      	nop
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	e000ed00 	.word	0xe000ed00

08002964 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002968:	4b04      	ldr	r3, [pc, #16]	; (800297c <__NVIC_GetPriorityGrouping+0x18>)
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	f003 0307 	and.w	r3, r3, #7
}
 8002972:	4618      	mov	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000ed00 	.word	0xe000ed00

08002980 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	2b00      	cmp	r3, #0
 8002990:	db0b      	blt.n	80029aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	f003 021f 	and.w	r2, r3, #31
 8002998:	4906      	ldr	r1, [pc, #24]	; (80029b4 <__NVIC_EnableIRQ+0x34>)
 800299a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	2001      	movs	r0, #1
 80029a2:	fa00 f202 	lsl.w	r2, r0, r2
 80029a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr
 80029b4:	e000e100 	.word	0xe000e100

080029b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	db0a      	blt.n	80029e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	490c      	ldr	r1, [pc, #48]	; (8002a04 <__NVIC_SetPriority+0x4c>)
 80029d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d6:	0112      	lsls	r2, r2, #4
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	440b      	add	r3, r1
 80029dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029e0:	e00a      	b.n	80029f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	4908      	ldr	r1, [pc, #32]	; (8002a08 <__NVIC_SetPriority+0x50>)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	3b04      	subs	r3, #4
 80029f0:	0112      	lsls	r2, r2, #4
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	440b      	add	r3, r1
 80029f6:	761a      	strb	r2, [r3, #24]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000e100 	.word	0xe000e100
 8002a08:	e000ed00 	.word	0xe000ed00

08002a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	; 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0307 	and.w	r3, r3, #7
 8002a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f1c3 0307 	rsb	r3, r3, #7
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf28      	it	cs
 8002a2a:	2304      	movcs	r3, #4
 8002a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3304      	adds	r3, #4
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d902      	bls.n	8002a3c <NVIC_EncodePriority+0x30>
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3b03      	subs	r3, #3
 8002a3a:	e000      	b.n	8002a3e <NVIC_EncodePriority+0x32>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	f04f 32ff 	mov.w	r2, #4294967295
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	401a      	ands	r2, r3
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a54:	f04f 31ff 	mov.w	r1, #4294967295
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5e:	43d9      	mvns	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	4313      	orrs	r3, r2
         );
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3724      	adds	r7, #36	; 0x24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr

08002a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a80:	d301      	bcc.n	8002a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a82:	2301      	movs	r3, #1
 8002a84:	e00f      	b.n	8002aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a86:	4a0a      	ldr	r2, [pc, #40]	; (8002ab0 <SysTick_Config+0x40>)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a8e:	210f      	movs	r1, #15
 8002a90:	f04f 30ff 	mov.w	r0, #4294967295
 8002a94:	f7ff ff90 	bl	80029b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <SysTick_Config+0x40>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a9e:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <SysTick_Config+0x40>)
 8002aa0:	2207      	movs	r2, #7
 8002aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	e000e010 	.word	0xe000e010

08002ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7ff ff2d 	bl	800291c <__NVIC_SetPriorityGrouping>
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b086      	sub	sp, #24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002adc:	f7ff ff42 	bl	8002964 <__NVIC_GetPriorityGrouping>
 8002ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	68b9      	ldr	r1, [r7, #8]
 8002ae6:	6978      	ldr	r0, [r7, #20]
 8002ae8:	f7ff ff90 	bl	8002a0c <NVIC_EncodePriority>
 8002aec:	4602      	mov	r2, r0
 8002aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff5f 	bl	80029b8 <__NVIC_SetPriority>
}
 8002afa:	bf00      	nop
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	4603      	mov	r3, r0
 8002b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff ff35 	bl	8002980 <__NVIC_EnableIRQ>
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b082      	sub	sp, #8
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff ffa2 	bl	8002a70 <SysTick_Config>
 8002b2c:	4603      	mov	r3, r0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b08b      	sub	sp, #44	; 0x2c
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b42:	2300      	movs	r3, #0
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b46:	2300      	movs	r3, #0
 8002b48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b4a:	e169      	b.n	8002e20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	69fa      	ldr	r2, [r7, #28]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	f040 8158 	bne.w	8002e1a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	4a9a      	ldr	r2, [pc, #616]	; (8002dd8 <HAL_GPIO_Init+0x2a0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d05e      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
 8002b74:	4a98      	ldr	r2, [pc, #608]	; (8002dd8 <HAL_GPIO_Init+0x2a0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d875      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002b7a:	4a98      	ldr	r2, [pc, #608]	; (8002ddc <HAL_GPIO_Init+0x2a4>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d058      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
 8002b80:	4a96      	ldr	r2, [pc, #600]	; (8002ddc <HAL_GPIO_Init+0x2a4>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d86f      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002b86:	4a96      	ldr	r2, [pc, #600]	; (8002de0 <HAL_GPIO_Init+0x2a8>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d052      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
 8002b8c:	4a94      	ldr	r2, [pc, #592]	; (8002de0 <HAL_GPIO_Init+0x2a8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d869      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002b92:	4a94      	ldr	r2, [pc, #592]	; (8002de4 <HAL_GPIO_Init+0x2ac>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d04c      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
 8002b98:	4a92      	ldr	r2, [pc, #584]	; (8002de4 <HAL_GPIO_Init+0x2ac>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d863      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002b9e:	4a92      	ldr	r2, [pc, #584]	; (8002de8 <HAL_GPIO_Init+0x2b0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d046      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
 8002ba4:	4a90      	ldr	r2, [pc, #576]	; (8002de8 <HAL_GPIO_Init+0x2b0>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d85d      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002baa:	2b12      	cmp	r3, #18
 8002bac:	d82a      	bhi.n	8002c04 <HAL_GPIO_Init+0xcc>
 8002bae:	2b12      	cmp	r3, #18
 8002bb0:	d859      	bhi.n	8002c66 <HAL_GPIO_Init+0x12e>
 8002bb2:	a201      	add	r2, pc, #4	; (adr r2, 8002bb8 <HAL_GPIO_Init+0x80>)
 8002bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb8:	08002c33 	.word	0x08002c33
 8002bbc:	08002c0d 	.word	0x08002c0d
 8002bc0:	08002c1f 	.word	0x08002c1f
 8002bc4:	08002c61 	.word	0x08002c61
 8002bc8:	08002c67 	.word	0x08002c67
 8002bcc:	08002c67 	.word	0x08002c67
 8002bd0:	08002c67 	.word	0x08002c67
 8002bd4:	08002c67 	.word	0x08002c67
 8002bd8:	08002c67 	.word	0x08002c67
 8002bdc:	08002c67 	.word	0x08002c67
 8002be0:	08002c67 	.word	0x08002c67
 8002be4:	08002c67 	.word	0x08002c67
 8002be8:	08002c67 	.word	0x08002c67
 8002bec:	08002c67 	.word	0x08002c67
 8002bf0:	08002c67 	.word	0x08002c67
 8002bf4:	08002c67 	.word	0x08002c67
 8002bf8:	08002c67 	.word	0x08002c67
 8002bfc:	08002c15 	.word	0x08002c15
 8002c00:	08002c29 	.word	0x08002c29
 8002c04:	4a79      	ldr	r2, [pc, #484]	; (8002dec <HAL_GPIO_Init+0x2b4>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d013      	beq.n	8002c32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c0a:	e02c      	b.n	8002c66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	623b      	str	r3, [r7, #32]
          break;
 8002c12:	e029      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	623b      	str	r3, [r7, #32]
          break;
 8002c1c:	e024      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	3308      	adds	r3, #8
 8002c24:	623b      	str	r3, [r7, #32]
          break;
 8002c26:	e01f      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	330c      	adds	r3, #12
 8002c2e:	623b      	str	r3, [r7, #32]
          break;
 8002c30:	e01a      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d102      	bne.n	8002c40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c3a:	2304      	movs	r3, #4
 8002c3c:	623b      	str	r3, [r7, #32]
          break;
 8002c3e:	e013      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d105      	bne.n	8002c54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c48:	2308      	movs	r3, #8
 8002c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69fa      	ldr	r2, [r7, #28]
 8002c50:	611a      	str	r2, [r3, #16]
          break;
 8002c52:	e009      	b.n	8002c68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c54:	2308      	movs	r3, #8
 8002c56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	69fa      	ldr	r2, [r7, #28]
 8002c5c:	615a      	str	r2, [r3, #20]
          break;
 8002c5e:	e003      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c60:	2300      	movs	r3, #0
 8002c62:	623b      	str	r3, [r7, #32]
          break;
 8002c64:	e000      	b.n	8002c68 <HAL_GPIO_Init+0x130>
          break;
 8002c66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2bff      	cmp	r3, #255	; 0xff
 8002c6c:	d801      	bhi.n	8002c72 <HAL_GPIO_Init+0x13a>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	e001      	b.n	8002c76 <HAL_GPIO_Init+0x13e>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	3304      	adds	r3, #4
 8002c76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2bff      	cmp	r3, #255	; 0xff
 8002c7c:	d802      	bhi.n	8002c84 <HAL_GPIO_Init+0x14c>
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	e002      	b.n	8002c8a <HAL_GPIO_Init+0x152>
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	3b08      	subs	r3, #8
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	210f      	movs	r1, #15
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	fa01 f303 	lsl.w	r3, r1, r3
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	401a      	ands	r2, r3
 8002c9c:	6a39      	ldr	r1, [r7, #32]
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 80b1 	beq.w	8002e1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cb8:	4b4d      	ldr	r3, [pc, #308]	; (8002df0 <HAL_GPIO_Init+0x2b8>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	4a4c      	ldr	r2, [pc, #304]	; (8002df0 <HAL_GPIO_Init+0x2b8>)
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	6193      	str	r3, [r2, #24]
 8002cc4:	4b4a      	ldr	r3, [pc, #296]	; (8002df0 <HAL_GPIO_Init+0x2b8>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cd0:	4a48      	ldr	r2, [pc, #288]	; (8002df4 <HAL_GPIO_Init+0x2bc>)
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	089b      	lsrs	r3, r3, #2
 8002cd6:	3302      	adds	r3, #2
 8002cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	f003 0303 	and.w	r3, r3, #3
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	220f      	movs	r2, #15
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a40      	ldr	r2, [pc, #256]	; (8002df8 <HAL_GPIO_Init+0x2c0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d013      	beq.n	8002d24 <HAL_GPIO_Init+0x1ec>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a3f      	ldr	r2, [pc, #252]	; (8002dfc <HAL_GPIO_Init+0x2c4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d00d      	beq.n	8002d20 <HAL_GPIO_Init+0x1e8>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a3e      	ldr	r2, [pc, #248]	; (8002e00 <HAL_GPIO_Init+0x2c8>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d007      	beq.n	8002d1c <HAL_GPIO_Init+0x1e4>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a3d      	ldr	r2, [pc, #244]	; (8002e04 <HAL_GPIO_Init+0x2cc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d101      	bne.n	8002d18 <HAL_GPIO_Init+0x1e0>
 8002d14:	2303      	movs	r3, #3
 8002d16:	e006      	b.n	8002d26 <HAL_GPIO_Init+0x1ee>
 8002d18:	2304      	movs	r3, #4
 8002d1a:	e004      	b.n	8002d26 <HAL_GPIO_Init+0x1ee>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e002      	b.n	8002d26 <HAL_GPIO_Init+0x1ee>
 8002d20:	2301      	movs	r3, #1
 8002d22:	e000      	b.n	8002d26 <HAL_GPIO_Init+0x1ee>
 8002d24:	2300      	movs	r3, #0
 8002d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d28:	f002 0203 	and.w	r2, r2, #3
 8002d2c:	0092      	lsls	r2, r2, #2
 8002d2e:	4093      	lsls	r3, r2
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d36:	492f      	ldr	r1, [pc, #188]	; (8002df4 <HAL_GPIO_Init+0x2bc>)
 8002d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3a:	089b      	lsrs	r3, r3, #2
 8002d3c:	3302      	adds	r3, #2
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d006      	beq.n	8002d5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	492c      	ldr	r1, [pc, #176]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	608b      	str	r3, [r1, #8]
 8002d5c:	e006      	b.n	8002d6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	43db      	mvns	r3, r3
 8002d66:	4928      	ldr	r1, [pc, #160]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d006      	beq.n	8002d86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d78:	4b23      	ldr	r3, [pc, #140]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	4922      	ldr	r1, [pc, #136]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	60cb      	str	r3, [r1, #12]
 8002d84:	e006      	b.n	8002d94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d86:	4b20      	ldr	r3, [pc, #128]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	491e      	ldr	r1, [pc, #120]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d006      	beq.n	8002dae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002da0:	4b19      	ldr	r3, [pc, #100]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4918      	ldr	r1, [pc, #96]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]
 8002dac:	e006      	b.n	8002dbc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dae:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	4914      	ldr	r1, [pc, #80]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d021      	beq.n	8002e0c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dc8:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	490e      	ldr	r1, [pc, #56]	; (8002e08 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	600b      	str	r3, [r1, #0]
 8002dd4:	e021      	b.n	8002e1a <HAL_GPIO_Init+0x2e2>
 8002dd6:	bf00      	nop
 8002dd8:	10320000 	.word	0x10320000
 8002ddc:	10310000 	.word	0x10310000
 8002de0:	10220000 	.word	0x10220000
 8002de4:	10210000 	.word	0x10210000
 8002de8:	10120000 	.word	0x10120000
 8002dec:	10110000 	.word	0x10110000
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40010000 	.word	0x40010000
 8002df8:	40010800 	.word	0x40010800
 8002dfc:	40010c00 	.word	0x40010c00
 8002e00:	40011000 	.word	0x40011000
 8002e04:	40011400 	.word	0x40011400
 8002e08:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <HAL_GPIO_Init+0x304>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	4909      	ldr	r1, [pc, #36]	; (8002e3c <HAL_GPIO_Init+0x304>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f47f ae8e 	bne.w	8002b4c <HAL_GPIO_Init+0x14>
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	372c      	adds	r7, #44	; 0x2c
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr
 8002e3c:	40010400 	.word	0x40010400

08002e40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	807b      	strh	r3, [r7, #2]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e50:	787b      	ldrb	r3, [r7, #1]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e56:	887a      	ldrh	r2, [r7, #2]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e5c:	e003      	b.n	8002e66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e5e:	887b      	ldrh	r3, [r7, #2]
 8002e60:	041a      	lsls	r2, r3, #16
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	611a      	str	r2, [r3, #16]
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e12b      	b.n	80030da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7ff f9de 	bl	8002258 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2224      	movs	r2, #36	; 0x24
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 0201 	bic.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ec2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ed2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ed4:	f001 fbf0 	bl	80046b8 <HAL_RCC_GetPCLK1Freq>
 8002ed8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4a81      	ldr	r2, [pc, #516]	; (80030e4 <HAL_I2C_Init+0x274>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d807      	bhi.n	8002ef4 <HAL_I2C_Init+0x84>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4a80      	ldr	r2, [pc, #512]	; (80030e8 <HAL_I2C_Init+0x278>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	bf94      	ite	ls
 8002eec:	2301      	movls	r3, #1
 8002eee:	2300      	movhi	r3, #0
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	e006      	b.n	8002f02 <HAL_I2C_Init+0x92>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4a7d      	ldr	r2, [pc, #500]	; (80030ec <HAL_I2C_Init+0x27c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	bf94      	ite	ls
 8002efc:	2301      	movls	r3, #1
 8002efe:	2300      	movhi	r3, #0
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e0e7      	b.n	80030da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4a78      	ldr	r2, [pc, #480]	; (80030f0 <HAL_I2C_Init+0x280>)
 8002f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f12:	0c9b      	lsrs	r3, r3, #18
 8002f14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	4a6a      	ldr	r2, [pc, #424]	; (80030e4 <HAL_I2C_Init+0x274>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d802      	bhi.n	8002f44 <HAL_I2C_Init+0xd4>
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	3301      	adds	r3, #1
 8002f42:	e009      	b.n	8002f58 <HAL_I2C_Init+0xe8>
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f4a:	fb02 f303 	mul.w	r3, r2, r3
 8002f4e:	4a69      	ldr	r2, [pc, #420]	; (80030f4 <HAL_I2C_Init+0x284>)
 8002f50:	fba2 2303 	umull	r2, r3, r2, r3
 8002f54:	099b      	lsrs	r3, r3, #6
 8002f56:	3301      	adds	r3, #1
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	430b      	orrs	r3, r1
 8002f5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	495c      	ldr	r1, [pc, #368]	; (80030e4 <HAL_I2C_Init+0x274>)
 8002f74:	428b      	cmp	r3, r1
 8002f76:	d819      	bhi.n	8002fac <HAL_I2C_Init+0x13c>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1e59      	subs	r1, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f86:	1c59      	adds	r1, r3, #1
 8002f88:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f8c:	400b      	ands	r3, r1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <HAL_I2C_Init+0x138>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1e59      	subs	r1, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fa6:	e051      	b.n	800304c <HAL_I2C_Init+0x1dc>
 8002fa8:	2304      	movs	r3, #4
 8002faa:	e04f      	b.n	800304c <HAL_I2C_Init+0x1dc>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d111      	bne.n	8002fd8 <HAL_I2C_Init+0x168>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e58      	subs	r0, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6859      	ldr	r1, [r3, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	440b      	add	r3, r1
 8002fc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bf0c      	ite	eq
 8002fd0:	2301      	moveq	r3, #1
 8002fd2:	2300      	movne	r3, #0
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	e012      	b.n	8002ffe <HAL_I2C_Init+0x18e>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1e58      	subs	r0, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6859      	ldr	r1, [r3, #4]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	0099      	lsls	r1, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <HAL_I2C_Init+0x196>
 8003002:	2301      	movs	r3, #1
 8003004:	e022      	b.n	800304c <HAL_I2C_Init+0x1dc>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10e      	bne.n	800302c <HAL_I2C_Init+0x1bc>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	1e58      	subs	r0, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6859      	ldr	r1, [r3, #4]
 8003016:	460b      	mov	r3, r1
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	440b      	add	r3, r1
 800301c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003020:	3301      	adds	r3, #1
 8003022:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003026:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800302a:	e00f      	b.n	800304c <HAL_I2C_Init+0x1dc>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1e58      	subs	r0, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6859      	ldr	r1, [r3, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	0099      	lsls	r1, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003042:	3301      	adds	r3, #1
 8003044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003048:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	6809      	ldr	r1, [r1, #0]
 8003050:	4313      	orrs	r3, r2
 8003052:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69da      	ldr	r2, [r3, #28]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800307a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6911      	ldr	r1, [r2, #16]
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	68d2      	ldr	r2, [r2, #12]
 8003086:	4311      	orrs	r1, r2
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	6812      	ldr	r2, [r2, #0]
 800308c:	430b      	orrs	r3, r1
 800308e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	000186a0 	.word	0x000186a0
 80030e8:	001e847f 	.word	0x001e847f
 80030ec:	003d08ff 	.word	0x003d08ff
 80030f0:	431bde83 	.word	0x431bde83
 80030f4:	10624dd3 	.word	0x10624dd3

080030f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af02      	add	r7, sp, #8
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	4608      	mov	r0, r1
 8003102:	4611      	mov	r1, r2
 8003104:	461a      	mov	r2, r3
 8003106:	4603      	mov	r3, r0
 8003108:	817b      	strh	r3, [r7, #10]
 800310a:	460b      	mov	r3, r1
 800310c:	813b      	strh	r3, [r7, #8]
 800310e:	4613      	mov	r3, r2
 8003110:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003112:	f7ff fbd5 	bl	80028c0 <HAL_GetTick>
 8003116:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800311e:	b2db      	uxtb	r3, r3
 8003120:	2b20      	cmp	r3, #32
 8003122:	f040 80d9 	bne.w	80032d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	2319      	movs	r3, #25
 800312c:	2201      	movs	r2, #1
 800312e:	496d      	ldr	r1, [pc, #436]	; (80032e4 <HAL_I2C_Mem_Write+0x1ec>)
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 fcc1 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800313c:	2302      	movs	r3, #2
 800313e:	e0cc      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <HAL_I2C_Mem_Write+0x56>
 800314a:	2302      	movs	r3, #2
 800314c:	e0c5      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b01      	cmp	r3, #1
 8003162:	d007      	beq.n	8003174 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f042 0201 	orr.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003182:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2221      	movs	r2, #33	; 0x21
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2240      	movs	r2, #64	; 0x40
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6a3a      	ldr	r2, [r7, #32]
 800319e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a4d      	ldr	r2, [pc, #308]	; (80032e8 <HAL_I2C_Mem_Write+0x1f0>)
 80031b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031b6:	88f8      	ldrh	r0, [r7, #6]
 80031b8:	893a      	ldrh	r2, [r7, #8]
 80031ba:	8979      	ldrh	r1, [r7, #10]
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	4603      	mov	r3, r0
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 faf8 	bl	80037bc <I2C_RequestMemoryWrite>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d052      	beq.n	8003278 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e081      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fd86 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00d      	beq.n	8003202 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d107      	bne.n	80031fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e06b      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003206:	781a      	ldrb	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321c:	3b01      	subs	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b04      	cmp	r3, #4
 800323e:	d11b      	bne.n	8003278 <HAL_I2C_Mem_Write+0x180>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003244:	2b00      	cmp	r3, #0
 8003246:	d017      	beq.n	8003278 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	781a      	ldrb	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1aa      	bne.n	80031d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003284:	68f8      	ldr	r0, [r7, #12]
 8003286:	f000 fd79 	bl	8003d7c <I2C_WaitOnBTFFlagUntilTimeout>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00d      	beq.n	80032ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	2b04      	cmp	r3, #4
 8003296:	d107      	bne.n	80032a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e016      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e000      	b.n	80032da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
  }
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	00100002 	.word	0x00100002
 80032e8:	ffff0000 	.word	0xffff0000

080032ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b08c      	sub	sp, #48	; 0x30
 80032f0:	af02      	add	r7, sp, #8
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	4608      	mov	r0, r1
 80032f6:	4611      	mov	r1, r2
 80032f8:	461a      	mov	r2, r3
 80032fa:	4603      	mov	r3, r0
 80032fc:	817b      	strh	r3, [r7, #10]
 80032fe:	460b      	mov	r3, r1
 8003300:	813b      	strh	r3, [r7, #8]
 8003302:	4613      	mov	r3, r2
 8003304:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003306:	2300      	movs	r3, #0
 8003308:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800330a:	f7ff fad9 	bl	80028c0 <HAL_GetTick>
 800330e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b20      	cmp	r3, #32
 800331a:	f040 8244 	bne.w	80037a6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	2319      	movs	r3, #25
 8003324:	2201      	movs	r2, #1
 8003326:	4982      	ldr	r1, [pc, #520]	; (8003530 <HAL_I2C_Mem_Read+0x244>)
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 fbc5 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003334:	2302      	movs	r3, #2
 8003336:	e237      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800333e:	2b01      	cmp	r3, #1
 8003340:	d101      	bne.n	8003346 <HAL_I2C_Mem_Read+0x5a>
 8003342:	2302      	movs	r3, #2
 8003344:	e230      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b01      	cmp	r3, #1
 800335a:	d007      	beq.n	800336c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2222      	movs	r2, #34	; 0x22
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2240      	movs	r2, #64	; 0x40
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003396:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800339c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4a62      	ldr	r2, [pc, #392]	; (8003534 <HAL_I2C_Mem_Read+0x248>)
 80033ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033ae:	88f8      	ldrh	r0, [r7, #6]
 80033b0:	893a      	ldrh	r2, [r7, #8]
 80033b2:	8979      	ldrh	r1, [r7, #10]
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	9301      	str	r3, [sp, #4]
 80033b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	4603      	mov	r3, r0
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fa92 	bl	80038e8 <I2C_RequestMemoryRead>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e1ec      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d113      	bne.n	80033fe <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	61fb      	str	r3, [r7, #28]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	61fb      	str	r3, [r7, #28]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	61fb      	str	r3, [r7, #28]
 80033ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	e1c0      	b.n	8003780 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003402:	2b01      	cmp	r3, #1
 8003404:	d11e      	bne.n	8003444 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003414:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003416:	b672      	cpsid	i
}
 8003418:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	61bb      	str	r3, [r7, #24]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	61bb      	str	r3, [r7, #24]
 800342e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800343e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003440:	b662      	cpsie	i
}
 8003442:	e035      	b.n	80034b0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003448:	2b02      	cmp	r3, #2
 800344a:	d11e      	bne.n	800348a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800345a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800345c:	b672      	cpsid	i
}
 800345e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003484:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003486:	b662      	cpsie	i
}
 8003488:	e012      	b.n	80034b0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003498:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349a:	2300      	movs	r3, #0
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80034b0:	e166      	b.n	8003780 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	f200 811f 	bhi.w	80036fa <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d123      	bne.n	800350c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 fc9f 	bl	8003e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e167      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	691a      	ldr	r2, [r3, #16]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	1c5a      	adds	r2, r3, #1
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	855a      	strh	r2, [r3, #42]	; 0x2a
 800350a:	e139      	b.n	8003780 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003510:	2b02      	cmp	r3, #2
 8003512:	d152      	bne.n	80035ba <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800351a:	2200      	movs	r2, #0
 800351c:	4906      	ldr	r1, [pc, #24]	; (8003538 <HAL_I2C_Mem_Read+0x24c>)
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 faca 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d008      	beq.n	800353c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e13c      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
 800352e:	bf00      	nop
 8003530:	00100002 	.word	0x00100002
 8003534:	ffff0000 	.word	0xffff0000
 8003538:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800353c:	b672      	cpsid	i
}
 800353e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356c:	3b01      	subs	r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003578:	b29b      	uxth	r3, r3
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003582:	b662      	cpsie	i
}
 8003584:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	691a      	ldr	r2, [r3, #16]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	b2d2      	uxtb	r2, r2
 8003592:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035b8:	e0e2      	b.n	8003780 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035c0:	2200      	movs	r2, #0
 80035c2:	497b      	ldr	r1, [pc, #492]	; (80037b0 <HAL_I2C_Mem_Read+0x4c4>)
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 fa77 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0e9      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035e4:	b672      	cpsid	i
}
 80035e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	691a      	ldr	r2, [r3, #16]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f2:	b2d2      	uxtb	r2, r2
 80035f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800361a:	4b66      	ldr	r3, [pc, #408]	; (80037b4 <HAL_I2C_Mem_Read+0x4c8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	08db      	lsrs	r3, r3, #3
 8003620:	4a65      	ldr	r2, [pc, #404]	; (80037b8 <HAL_I2C_Mem_Read+0x4cc>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	0a1a      	lsrs	r2, r3, #8
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	00da      	lsls	r2, r3, #3
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	3b01      	subs	r3, #1
 8003638:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d118      	bne.n	8003672 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	f043 0220 	orr.w	r2, r3, #32
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003662:	b662      	cpsie	i
}
 8003664:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e09a      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b04      	cmp	r3, #4
 800367e:	d1d9      	bne.n	8003634 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800368e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	691a      	ldr	r2, [r3, #16]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	1c5a      	adds	r2, r3, #1
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80036c2:	b662      	cpsie	i
}
 80036c4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	1c5a      	adds	r2, r3, #1
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036f8:	e042      	b.n	8003780 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fb84 	bl	8003e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e04c      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b04      	cmp	r3, #4
 800374c:	d118      	bne.n	8003780 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	3b01      	subs	r3, #1
 800377a:	b29a      	uxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003784:	2b00      	cmp	r3, #0
 8003786:	f47f ae94 	bne.w	80034b2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2220      	movs	r2, #32
 800378e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	e000      	b.n	80037a8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
  }
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3728      	adds	r7, #40	; 0x28
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	00010004 	.word	0x00010004
 80037b4:	20000000 	.word	0x20000000
 80037b8:	14f8b589 	.word	0x14f8b589

080037bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	4608      	mov	r0, r1
 80037c6:	4611      	mov	r1, r2
 80037c8:	461a      	mov	r2, r3
 80037ca:	4603      	mov	r3, r0
 80037cc:	817b      	strh	r3, [r7, #10]
 80037ce:	460b      	mov	r3, r1
 80037d0:	813b      	strh	r3, [r7, #8]
 80037d2:	4613      	mov	r3, r2
 80037d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 f960 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00d      	beq.n	800381a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003808:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800380c:	d103      	bne.n	8003816 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003814:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e05f      	b.n	80038da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800381a:	897b      	ldrh	r3, [r7, #10]
 800381c:	b2db      	uxtb	r3, r3
 800381e:	461a      	mov	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003828:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	6a3a      	ldr	r2, [r7, #32]
 800382e:	492d      	ldr	r1, [pc, #180]	; (80038e4 <I2C_RequestMemoryWrite+0x128>)
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f000 f9bb 	bl	8003bac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e04c      	b.n	80038da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003858:	6a39      	ldr	r1, [r7, #32]
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 fa46 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00d      	beq.n	8003882 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	2b04      	cmp	r3, #4
 800386c:	d107      	bne.n	800387e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800387c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e02b      	b.n	80038da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003882:	88fb      	ldrh	r3, [r7, #6]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d105      	bne.n	8003894 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003888:	893b      	ldrh	r3, [r7, #8]
 800388a:	b2da      	uxtb	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	611a      	str	r2, [r3, #16]
 8003892:	e021      	b.n	80038d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003894:	893b      	ldrh	r3, [r7, #8]
 8003896:	0a1b      	lsrs	r3, r3, #8
 8003898:	b29b      	uxth	r3, r3
 800389a:	b2da      	uxtb	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a4:	6a39      	ldr	r1, [r7, #32]
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 fa20 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00d      	beq.n	80038ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d107      	bne.n	80038ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e005      	b.n	80038da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038ce:	893b      	ldrh	r3, [r7, #8]
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3718      	adds	r7, #24
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	00010002 	.word	0x00010002

080038e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	4608      	mov	r0, r1
 80038f2:	4611      	mov	r1, r2
 80038f4:	461a      	mov	r2, r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	817b      	strh	r3, [r7, #10]
 80038fa:	460b      	mov	r3, r1
 80038fc:	813b      	strh	r3, [r7, #8]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003910:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003920:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	2200      	movs	r2, #0
 800392a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 f8c2 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00d      	beq.n	8003956 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003948:	d103      	bne.n	8003952 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003950:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e0aa      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003956:	897b      	ldrh	r3, [r7, #10]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	461a      	mov	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003964:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003968:	6a3a      	ldr	r2, [r7, #32]
 800396a:	4952      	ldr	r1, [pc, #328]	; (8003ab4 <I2C_RequestMemoryRead+0x1cc>)
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 f91d 	bl	8003bac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e097      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003994:	6a39      	ldr	r1, [r7, #32]
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 f9a8 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00d      	beq.n	80039be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d107      	bne.n	80039ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e076      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d105      	bne.n	80039d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039c4:	893b      	ldrh	r3, [r7, #8]
 80039c6:	b2da      	uxtb	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	611a      	str	r2, [r3, #16]
 80039ce:	e021      	b.n	8003a14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039d0:	893b      	ldrh	r3, [r7, #8]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e0:	6a39      	ldr	r1, [r7, #32]
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 f982 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00d      	beq.n	8003a0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d107      	bne.n	8003a06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e050      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a0a:	893b      	ldrh	r3, [r7, #8]
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a16:	6a39      	ldr	r1, [r7, #32]
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 f967 	bl	8003cec <I2C_WaitOnTXEFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00d      	beq.n	8003a40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d107      	bne.n	8003a3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e035      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 f82b 	bl	8003ab8 <I2C_WaitOnFlagUntilTimeout>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00d      	beq.n	8003a84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a76:	d103      	bne.n	8003a80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a80:	2303      	movs	r3, #3
 8003a82:	e013      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a84:	897b      	ldrh	r3, [r7, #10]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	6a3a      	ldr	r2, [r7, #32]
 8003a98:	4906      	ldr	r1, [pc, #24]	; (8003ab4 <I2C_RequestMemoryRead+0x1cc>)
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 f886 	bl	8003bac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	00010002 	.word	0x00010002

08003ab8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ac8:	e048      	b.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d044      	beq.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad2:	f7fe fef5 	bl	80028c0 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d302      	bcc.n	8003ae8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d139      	bne.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	0c1b      	lsrs	r3, r3, #16
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d10d      	bne.n	8003b0e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	43da      	mvns	r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	4013      	ands	r3, r2
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	bf0c      	ite	eq
 8003b04:	2301      	moveq	r3, #1
 8003b06:	2300      	movne	r3, #0
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	e00c      	b.n	8003b28 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	43da      	mvns	r2, r3
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	bf0c      	ite	eq
 8003b20:	2301      	moveq	r3, #1
 8003b22:	2300      	movne	r3, #0
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	461a      	mov	r2, r3
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d116      	bne.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b48:	f043 0220 	orr.w	r2, r3, #32
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e023      	b.n	8003ba4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d10d      	bne.n	8003b82 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	e00c      	b.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	43da      	mvns	r2, r3
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	bf0c      	ite	eq
 8003b94:	2301      	moveq	r3, #1
 8003b96:	2300      	movne	r3, #0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d093      	beq.n	8003aca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bba:	e071      	b.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bca:	d123      	bne.n	8003c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bda:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003be4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c00:	f043 0204 	orr.w	r2, r3, #4
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e067      	b.n	8003ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1a:	d041      	beq.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c1c:	f7fe fe50 	bl	80028c0 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d302      	bcc.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d136      	bne.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	0c1b      	lsrs	r3, r3, #16
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d10c      	bne.n	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	43da      	mvns	r2, r3
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	4013      	ands	r3, r2
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	bf14      	ite	ne
 8003c4e:	2301      	movne	r3, #1
 8003c50:	2300      	moveq	r3, #0
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	e00b      	b.n	8003c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	43da      	mvns	r2, r3
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	4013      	ands	r3, r2
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf14      	ite	ne
 8003c68:	2301      	movne	r3, #1
 8003c6a:	2300      	moveq	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d016      	beq.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8c:	f043 0220 	orr.w	r2, r3, #32
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e021      	b.n	8003ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d10c      	bne.n	8003cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	bf14      	ite	ne
 8003cbc:	2301      	movne	r3, #1
 8003cbe:	2300      	moveq	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	e00b      	b.n	8003cdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	43da      	mvns	r2, r3
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	bf14      	ite	ne
 8003cd6:	2301      	movne	r3, #1
 8003cd8:	2300      	moveq	r3, #0
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f47f af6d 	bne.w	8003bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cf8:	e034      	b.n	8003d64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f8e3 	bl	8003ec6 <I2C_IsAcknowledgeFailed>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e034      	b.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d10:	d028      	beq.n	8003d64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d12:	f7fe fdd5 	bl	80028c0 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d302      	bcc.n	8003d28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d11d      	bne.n	8003d64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d32:	2b80      	cmp	r3, #128	; 0x80
 8003d34:	d016      	beq.n	8003d64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d50:	f043 0220 	orr.w	r2, r3, #32
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e007      	b.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6e:	2b80      	cmp	r3, #128	; 0x80
 8003d70:	d1c3      	bne.n	8003cfa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3710      	adds	r7, #16
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d88:	e034      	b.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 f89b 	bl	8003ec6 <I2C_IsAcknowledgeFailed>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e034      	b.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da0:	d028      	beq.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da2:	f7fe fd8d 	bl	80028c0 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d302      	bcc.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d11d      	bne.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0304 	and.w	r3, r3, #4
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d016      	beq.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	f043 0220 	orr.w	r2, r3, #32
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e007      	b.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	f003 0304 	and.w	r3, r3, #4
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d1c3      	bne.n	8003d8a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e18:	e049      	b.n	8003eae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	f003 0310 	and.w	r3, r3, #16
 8003e24:	2b10      	cmp	r3, #16
 8003e26:	d119      	bne.n	8003e5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0210 	mvn.w	r2, #16
 8003e30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e030      	b.n	8003ebe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e5c:	f7fe fd30 	bl	80028c0 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d302      	bcc.n	8003e72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d11d      	bne.n	8003eae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7c:	2b40      	cmp	r3, #64	; 0x40
 8003e7e:	d016      	beq.n	8003eae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f043 0220 	orr.w	r2, r3, #32
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e007      	b.n	8003ebe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb8:	2b40      	cmp	r3, #64	; 0x40
 8003eba:	d1ae      	bne.n	8003e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003edc:	d11b      	bne.n	8003f16 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f02:	f043 0204 	orr.w	r2, r3, #4
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e000      	b.n	8003f18 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e272      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 8087 	beq.w	8004052 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f44:	4b92      	ldr	r3, [pc, #584]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d00c      	beq.n	8003f6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f50:	4b8f      	ldr	r3, [pc, #572]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f003 030c 	and.w	r3, r3, #12
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	d112      	bne.n	8003f82 <HAL_RCC_OscConfig+0x5e>
 8003f5c:	4b8c      	ldr	r3, [pc, #560]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f68:	d10b      	bne.n	8003f82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f6a:	4b89      	ldr	r3, [pc, #548]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d06c      	beq.n	8004050 <HAL_RCC_OscConfig+0x12c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d168      	bne.n	8004050 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e24c      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f8a:	d106      	bne.n	8003f9a <HAL_RCC_OscConfig+0x76>
 8003f8c:	4b80      	ldr	r3, [pc, #512]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a7f      	ldr	r2, [pc, #508]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003f92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f96:	6013      	str	r3, [r2, #0]
 8003f98:	e02e      	b.n	8003ff8 <HAL_RCC_OscConfig+0xd4>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x98>
 8003fa2:	4b7b      	ldr	r3, [pc, #492]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a7a      	ldr	r2, [pc, #488]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	4b78      	ldr	r3, [pc, #480]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a77      	ldr	r2, [pc, #476]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e01d      	b.n	8003ff8 <HAL_RCC_OscConfig+0xd4>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_RCC_OscConfig+0xbc>
 8003fc6:	4b72      	ldr	r3, [pc, #456]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a71      	ldr	r2, [pc, #452]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4b6f      	ldr	r3, [pc, #444]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a6e      	ldr	r2, [pc, #440]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e00b      	b.n	8003ff8 <HAL_RCC_OscConfig+0xd4>
 8003fe0:	4b6b      	ldr	r3, [pc, #428]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a6a      	ldr	r2, [pc, #424]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fe6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	4b68      	ldr	r3, [pc, #416]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a67      	ldr	r2, [pc, #412]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ff6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d013      	beq.n	8004028 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7fe fc5e 	bl	80028c0 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004008:	f7fe fc5a 	bl	80028c0 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	; 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e200      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401a:	4b5d      	ldr	r3, [pc, #372]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0f0      	beq.n	8004008 <HAL_RCC_OscConfig+0xe4>
 8004026:	e014      	b.n	8004052 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fe fc4a 	bl	80028c0 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004030:	f7fe fc46 	bl	80028c0 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b64      	cmp	r3, #100	; 0x64
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e1ec      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004042:	4b53      	ldr	r3, [pc, #332]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x10c>
 800404e:	e000      	b.n	8004052 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004050:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d063      	beq.n	8004126 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800405e:	4b4c      	ldr	r3, [pc, #304]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00b      	beq.n	8004082 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800406a:	4b49      	ldr	r3, [pc, #292]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b08      	cmp	r3, #8
 8004074:	d11c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x18c>
 8004076:	4b46      	ldr	r3, [pc, #280]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d116      	bne.n	80040b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004082:	4b43      	ldr	r3, [pc, #268]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d005      	beq.n	800409a <HAL_RCC_OscConfig+0x176>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d001      	beq.n	800409a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e1c0      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409a:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4939      	ldr	r1, [pc, #228]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ae:	e03a      	b.n	8004126 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d020      	beq.n	80040fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040b8:	4b36      	ldr	r3, [pc, #216]	; (8004194 <HAL_RCC_OscConfig+0x270>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7fe fbff 	bl	80028c0 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c6:	f7fe fbfb 	bl	80028c0 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e1a1      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d8:	4b2d      	ldr	r3, [pc, #180]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e4:	4b2a      	ldr	r3, [pc, #168]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4927      	ldr	r1, [pc, #156]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	600b      	str	r3, [r1, #0]
 80040f8:	e015      	b.n	8004126 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040fa:	4b26      	ldr	r3, [pc, #152]	; (8004194 <HAL_RCC_OscConfig+0x270>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fe fbde 	bl	80028c0 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004108:	f7fe fbda 	bl	80028c0 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e180      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411a:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d03a      	beq.n	80041a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d019      	beq.n	800416e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800413a:	4b17      	ldr	r3, [pc, #92]	; (8004198 <HAL_RCC_OscConfig+0x274>)
 800413c:	2201      	movs	r2, #1
 800413e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004140:	f7fe fbbe 	bl	80028c0 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004148:	f7fe fbba 	bl	80028c0 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e160      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800415a:	4b0d      	ldr	r3, [pc, #52]	; (8004190 <HAL_RCC_OscConfig+0x26c>)
 800415c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0f0      	beq.n	8004148 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004166:	2001      	movs	r0, #1
 8004168:	f000 face 	bl	8004708 <RCC_Delay>
 800416c:	e01c      	b.n	80041a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <HAL_RCC_OscConfig+0x274>)
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004174:	f7fe fba4 	bl	80028c0 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800417a:	e00f      	b.n	800419c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800417c:	f7fe fba0 	bl	80028c0 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d908      	bls.n	800419c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e146      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
 800418e:	bf00      	nop
 8004190:	40021000 	.word	0x40021000
 8004194:	42420000 	.word	0x42420000
 8004198:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800419c:	4b92      	ldr	r3, [pc, #584]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1e9      	bne.n	800417c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 80a6 	beq.w	8004302 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041b6:	2300      	movs	r3, #0
 80041b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ba:	4b8b      	ldr	r3, [pc, #556]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10d      	bne.n	80041e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041c6:	4b88      	ldr	r3, [pc, #544]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	4a87      	ldr	r2, [pc, #540]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80041cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d0:	61d3      	str	r3, [r2, #28]
 80041d2:	4b85      	ldr	r3, [pc, #532]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041da:	60bb      	str	r3, [r7, #8]
 80041dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041de:	2301      	movs	r3, #1
 80041e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e2:	4b82      	ldr	r3, [pc, #520]	; (80043ec <HAL_RCC_OscConfig+0x4c8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d118      	bne.n	8004220 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ee:	4b7f      	ldr	r3, [pc, #508]	; (80043ec <HAL_RCC_OscConfig+0x4c8>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a7e      	ldr	r2, [pc, #504]	; (80043ec <HAL_RCC_OscConfig+0x4c8>)
 80041f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041fa:	f7fe fb61 	bl	80028c0 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004202:	f7fe fb5d 	bl	80028c0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b64      	cmp	r3, #100	; 0x64
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e103      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004214:	4b75      	ldr	r3, [pc, #468]	; (80043ec <HAL_RCC_OscConfig+0x4c8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d106      	bne.n	8004236 <HAL_RCC_OscConfig+0x312>
 8004228:	4b6f      	ldr	r3, [pc, #444]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	4a6e      	ldr	r2, [pc, #440]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	6213      	str	r3, [r2, #32]
 8004234:	e02d      	b.n	8004292 <HAL_RCC_OscConfig+0x36e>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10c      	bne.n	8004258 <HAL_RCC_OscConfig+0x334>
 800423e:	4b6a      	ldr	r3, [pc, #424]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	4a69      	ldr	r2, [pc, #420]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004244:	f023 0301 	bic.w	r3, r3, #1
 8004248:	6213      	str	r3, [r2, #32]
 800424a:	4b67      	ldr	r3, [pc, #412]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	4a66      	ldr	r2, [pc, #408]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004250:	f023 0304 	bic.w	r3, r3, #4
 8004254:	6213      	str	r3, [r2, #32]
 8004256:	e01c      	b.n	8004292 <HAL_RCC_OscConfig+0x36e>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	2b05      	cmp	r3, #5
 800425e:	d10c      	bne.n	800427a <HAL_RCC_OscConfig+0x356>
 8004260:	4b61      	ldr	r3, [pc, #388]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	4a60      	ldr	r2, [pc, #384]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004266:	f043 0304 	orr.w	r3, r3, #4
 800426a:	6213      	str	r3, [r2, #32]
 800426c:	4b5e      	ldr	r3, [pc, #376]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	4a5d      	ldr	r2, [pc, #372]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	6213      	str	r3, [r2, #32]
 8004278:	e00b      	b.n	8004292 <HAL_RCC_OscConfig+0x36e>
 800427a:	4b5b      	ldr	r3, [pc, #364]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	4a5a      	ldr	r2, [pc, #360]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004280:	f023 0301 	bic.w	r3, r3, #1
 8004284:	6213      	str	r3, [r2, #32]
 8004286:	4b58      	ldr	r3, [pc, #352]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	4a57      	ldr	r2, [pc, #348]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800428c:	f023 0304 	bic.w	r3, r3, #4
 8004290:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d015      	beq.n	80042c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800429a:	f7fe fb11 	bl	80028c0 <HAL_GetTick>
 800429e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a0:	e00a      	b.n	80042b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a2:	f7fe fb0d 	bl	80028c0 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e0b1      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b8:	4b4b      	ldr	r3, [pc, #300]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d0ee      	beq.n	80042a2 <HAL_RCC_OscConfig+0x37e>
 80042c4:	e014      	b.n	80042f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c6:	f7fe fafb 	bl	80028c0 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042cc:	e00a      	b.n	80042e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ce:	f7fe faf7 	bl	80028c0 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042dc:	4293      	cmp	r3, r2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e09b      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e4:	4b40      	ldr	r3, [pc, #256]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1ee      	bne.n	80042ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d105      	bne.n	8004302 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f6:	4b3c      	ldr	r3, [pc, #240]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	4a3b      	ldr	r2, [pc, #236]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80042fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004300:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 8087 	beq.w	800441a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800430c:	4b36      	ldr	r3, [pc, #216]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f003 030c 	and.w	r3, r3, #12
 8004314:	2b08      	cmp	r3, #8
 8004316:	d061      	beq.n	80043dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	2b02      	cmp	r3, #2
 800431e:	d146      	bne.n	80043ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004320:	4b33      	ldr	r3, [pc, #204]	; (80043f0 <HAL_RCC_OscConfig+0x4cc>)
 8004322:	2200      	movs	r2, #0
 8004324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004326:	f7fe facb 	bl	80028c0 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432e:	f7fe fac7 	bl	80028c0 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e06d      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004340:	4b29      	ldr	r3, [pc, #164]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1f0      	bne.n	800432e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004354:	d108      	bne.n	8004368 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004356:	4b24      	ldr	r3, [pc, #144]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	4921      	ldr	r1, [pc, #132]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 8004364:	4313      	orrs	r3, r2
 8004366:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004368:	4b1f      	ldr	r3, [pc, #124]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a19      	ldr	r1, [r3, #32]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	430b      	orrs	r3, r1
 800437a:	491b      	ldr	r1, [pc, #108]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 800437c:	4313      	orrs	r3, r2
 800437e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004380:	4b1b      	ldr	r3, [pc, #108]	; (80043f0 <HAL_RCC_OscConfig+0x4cc>)
 8004382:	2201      	movs	r2, #1
 8004384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004386:	f7fe fa9b 	bl	80028c0 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438e:	f7fe fa97 	bl	80028c0 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e03d      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043a0:	4b11      	ldr	r3, [pc, #68]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0f0      	beq.n	800438e <HAL_RCC_OscConfig+0x46a>
 80043ac:	e035      	b.n	800441a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ae:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <HAL_RCC_OscConfig+0x4cc>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b4:	f7fe fa84 	bl	80028c0 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043bc:	f7fe fa80 	bl	80028c0 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e026      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ce:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <HAL_RCC_OscConfig+0x4c4>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x498>
 80043da:	e01e      	b.n	800441a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d107      	bne.n	80043f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e019      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
 80043e8:	40021000 	.word	0x40021000
 80043ec:	40007000 	.word	0x40007000
 80043f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043f4:	4b0b      	ldr	r3, [pc, #44]	; (8004424 <HAL_RCC_OscConfig+0x500>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	429a      	cmp	r2, r3
 8004406:	d106      	bne.n	8004416 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004412:	429a      	cmp	r2, r3
 8004414:	d001      	beq.n	800441a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3718      	adds	r7, #24
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021000 	.word	0x40021000

08004428 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0d0      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800443c:	4b6a      	ldr	r3, [pc, #424]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d910      	bls.n	800446c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b67      	ldr	r3, [pc, #412]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f023 0207 	bic.w	r2, r3, #7
 8004452:	4965      	ldr	r1, [pc, #404]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800445a:	4b63      	ldr	r3, [pc, #396]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0b8      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	2b00      	cmp	r3, #0
 8004476:	d020      	beq.n	80044ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004484:	4b59      	ldr	r3, [pc, #356]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	4a58      	ldr	r2, [pc, #352]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 800448a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800448e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0308 	and.w	r3, r3, #8
 8004498:	2b00      	cmp	r3, #0
 800449a:	d005      	beq.n	80044a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800449c:	4b53      	ldr	r3, [pc, #332]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	4a52      	ldr	r2, [pc, #328]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80044a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044a8:	4b50      	ldr	r3, [pc, #320]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	494d      	ldr	r1, [pc, #308]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d040      	beq.n	8004548 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d107      	bne.n	80044de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ce:	4b47      	ldr	r3, [pc, #284]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d115      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e07f      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d107      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e6:	4b41      	ldr	r3, [pc, #260]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e073      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f6:	4b3d      	ldr	r3, [pc, #244]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e06b      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004506:	4b39      	ldr	r3, [pc, #228]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f023 0203 	bic.w	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4936      	ldr	r1, [pc, #216]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004514:	4313      	orrs	r3, r2
 8004516:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004518:	f7fe f9d2 	bl	80028c0 <HAL_GetTick>
 800451c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800451e:	e00a      	b.n	8004536 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004520:	f7fe f9ce 	bl	80028c0 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	f241 3288 	movw	r2, #5000	; 0x1388
 800452e:	4293      	cmp	r3, r2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e053      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004536:	4b2d      	ldr	r3, [pc, #180]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f003 020c 	and.w	r2, r3, #12
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	429a      	cmp	r2, r3
 8004546:	d1eb      	bne.n	8004520 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004548:	4b27      	ldr	r3, [pc, #156]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d210      	bcs.n	8004578 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004556:	4b24      	ldr	r3, [pc, #144]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f023 0207 	bic.w	r2, r3, #7
 800455e:	4922      	ldr	r1, [pc, #136]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	4313      	orrs	r3, r2
 8004564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004566:	4b20      	ldr	r3, [pc, #128]	; (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d001      	beq.n	8004578 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e032      	b.n	80045de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004584:	4b19      	ldr	r3, [pc, #100]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	4916      	ldr	r1, [pc, #88]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 8004592:	4313      	orrs	r3, r2
 8004594:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d009      	beq.n	80045b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045a2:	4b12      	ldr	r3, [pc, #72]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	490e      	ldr	r1, [pc, #56]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045b6:	f000 f821 	bl	80045fc <HAL_RCC_GetSysClockFreq>
 80045ba:	4602      	mov	r2, r0
 80045bc:	4b0b      	ldr	r3, [pc, #44]	; (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	091b      	lsrs	r3, r3, #4
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	490a      	ldr	r1, [pc, #40]	; (80045f0 <HAL_RCC_ClockConfig+0x1c8>)
 80045c8:	5ccb      	ldrb	r3, [r1, r3]
 80045ca:	fa22 f303 	lsr.w	r3, r2, r3
 80045ce:	4a09      	ldr	r2, [pc, #36]	; (80045f4 <HAL_RCC_ClockConfig+0x1cc>)
 80045d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045d2:	4b09      	ldr	r3, [pc, #36]	; (80045f8 <HAL_RCC_ClockConfig+0x1d0>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fe f930 	bl	800283c <HAL_InitTick>

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40022000 	.word	0x40022000
 80045ec:	40021000 	.word	0x40021000
 80045f0:	0800abb4 	.word	0x0800abb4
 80045f4:	20000000 	.word	0x20000000
 80045f8:	20000004 	.word	0x20000004

080045fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	2300      	movs	r3, #0
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	2300      	movs	r3, #0
 8004610:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004612:	2300      	movs	r3, #0
 8004614:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004616:	4b1e      	ldr	r3, [pc, #120]	; (8004690 <HAL_RCC_GetSysClockFreq+0x94>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b04      	cmp	r3, #4
 8004624:	d002      	beq.n	800462c <HAL_RCC_GetSysClockFreq+0x30>
 8004626:	2b08      	cmp	r3, #8
 8004628:	d003      	beq.n	8004632 <HAL_RCC_GetSysClockFreq+0x36>
 800462a:	e027      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800462c:	4b19      	ldr	r3, [pc, #100]	; (8004694 <HAL_RCC_GetSysClockFreq+0x98>)
 800462e:	613b      	str	r3, [r7, #16]
      break;
 8004630:	e027      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	0c9b      	lsrs	r3, r3, #18
 8004636:	f003 030f 	and.w	r3, r3, #15
 800463a:	4a17      	ldr	r2, [pc, #92]	; (8004698 <HAL_RCC_GetSysClockFreq+0x9c>)
 800463c:	5cd3      	ldrb	r3, [r2, r3]
 800463e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d010      	beq.n	800466c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800464a:	4b11      	ldr	r3, [pc, #68]	; (8004690 <HAL_RCC_GetSysClockFreq+0x94>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	0c5b      	lsrs	r3, r3, #17
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	4a11      	ldr	r2, [pc, #68]	; (800469c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004656:	5cd3      	ldrb	r3, [r2, r3]
 8004658:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a0d      	ldr	r2, [pc, #52]	; (8004694 <HAL_RCC_GetSysClockFreq+0x98>)
 800465e:	fb03 f202 	mul.w	r2, r3, r2
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	fbb2 f3f3 	udiv	r3, r2, r3
 8004668:	617b      	str	r3, [r7, #20]
 800466a:	e004      	b.n	8004676 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a0c      	ldr	r2, [pc, #48]	; (80046a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004670:	fb02 f303 	mul.w	r3, r2, r3
 8004674:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	613b      	str	r3, [r7, #16]
      break;
 800467a:	e002      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b05      	ldr	r3, [pc, #20]	; (8004694 <HAL_RCC_GetSysClockFreq+0x98>)
 800467e:	613b      	str	r3, [r7, #16]
      break;
 8004680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004682:	693b      	ldr	r3, [r7, #16]
}
 8004684:	4618      	mov	r0, r3
 8004686:	371c      	adds	r7, #28
 8004688:	46bd      	mov	sp, r7
 800468a:	bc80      	pop	{r7}
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000
 8004694:	007a1200 	.word	0x007a1200
 8004698:	0800abcc 	.word	0x0800abcc
 800469c:	0800abdc 	.word	0x0800abdc
 80046a0:	003d0900 	.word	0x003d0900

080046a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a8:	4b02      	ldr	r3, [pc, #8]	; (80046b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80046aa:	681b      	ldr	r3, [r3, #0]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr
 80046b4:	20000000 	.word	0x20000000

080046b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046bc:	f7ff fff2 	bl	80046a4 <HAL_RCC_GetHCLKFreq>
 80046c0:	4602      	mov	r2, r0
 80046c2:	4b05      	ldr	r3, [pc, #20]	; (80046d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	0a1b      	lsrs	r3, r3, #8
 80046c8:	f003 0307 	and.w	r3, r3, #7
 80046cc:	4903      	ldr	r1, [pc, #12]	; (80046dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ce:	5ccb      	ldrb	r3, [r1, r3]
 80046d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40021000 	.word	0x40021000
 80046dc:	0800abc4 	.word	0x0800abc4

080046e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046e4:	f7ff ffde 	bl	80046a4 <HAL_RCC_GetHCLKFreq>
 80046e8:	4602      	mov	r2, r0
 80046ea:	4b05      	ldr	r3, [pc, #20]	; (8004700 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	0adb      	lsrs	r3, r3, #11
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	4903      	ldr	r1, [pc, #12]	; (8004704 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046f6:	5ccb      	ldrb	r3, [r1, r3]
 80046f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	40021000 	.word	0x40021000
 8004704:	0800abc4 	.word	0x0800abc4

08004708 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004710:	4b0a      	ldr	r3, [pc, #40]	; (800473c <RCC_Delay+0x34>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a0a      	ldr	r2, [pc, #40]	; (8004740 <RCC_Delay+0x38>)
 8004716:	fba2 2303 	umull	r2, r3, r2, r3
 800471a:	0a5b      	lsrs	r3, r3, #9
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	fb02 f303 	mul.w	r3, r2, r3
 8004722:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004724:	bf00      	nop
  }
  while (Delay --);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1e5a      	subs	r2, r3, #1
 800472a:	60fa      	str	r2, [r7, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1f9      	bne.n	8004724 <RCC_Delay+0x1c>
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr
 800473c:	20000000 	.word	0x20000000
 8004740:	10624dd3 	.word	0x10624dd3

08004744 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e076      	b.n	8004844 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	2b00      	cmp	r3, #0
 800475c:	d108      	bne.n	8004770 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004766:	d009      	beq.n	800477c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	61da      	str	r2, [r3, #28]
 800476e:	e005      	b.n	800477c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fd fd9c 	bl	80022d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004800:	ea42 0103 	orr.w	r1, r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004808:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	0c1a      	lsrs	r2, r3, #16
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f002 0204 	and.w	r2, r2, #4
 8004822:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	69da      	ldr	r2, [r3, #28]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004832:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b088      	sub	sp, #32
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	4613      	mov	r3, r2
 800485a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800485c:	2300      	movs	r3, #0
 800485e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004866:	2b01      	cmp	r3, #1
 8004868:	d101      	bne.n	800486e <HAL_SPI_Transmit+0x22>
 800486a:	2302      	movs	r3, #2
 800486c:	e12d      	b.n	8004aca <HAL_SPI_Transmit+0x27e>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004876:	f7fe f823 	bl	80028c0 <HAL_GetTick>
 800487a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800487c:	88fb      	ldrh	r3, [r7, #6]
 800487e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d002      	beq.n	8004892 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800488c:	2302      	movs	r3, #2
 800488e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004890:	e116      	b.n	8004ac0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_SPI_Transmit+0x52>
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048a2:	e10d      	b.n	8004ac0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2203      	movs	r2, #3
 80048a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	88fa      	ldrh	r2, [r7, #6]
 80048bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	88fa      	ldrh	r2, [r7, #6]
 80048c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048ea:	d10f      	bne.n	800490c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800490a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004916:	2b40      	cmp	r3, #64	; 0x40
 8004918:	d007      	beq.n	800492a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004928:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004932:	d14f      	bne.n	80049d4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_SPI_Transmit+0xf6>
 800493c:	8afb      	ldrh	r3, [r7, #22]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d142      	bne.n	80049c8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	881a      	ldrh	r2, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	1c9a      	adds	r2, r3, #2
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b01      	subs	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004966:	e02f      	b.n	80049c8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b02      	cmp	r3, #2
 8004974:	d112      	bne.n	800499c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	881a      	ldrh	r2, [r3, #0]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	1c9a      	adds	r2, r3, #2
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29a      	uxth	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	86da      	strh	r2, [r3, #54]	; 0x36
 800499a:	e015      	b.n	80049c8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800499c:	f7fd ff90 	bl	80028c0 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d803      	bhi.n	80049b4 <HAL_SPI_Transmit+0x168>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b2:	d102      	bne.n	80049ba <HAL_SPI_Transmit+0x16e>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80049c6:	e07b      	b.n	8004ac0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1ca      	bne.n	8004968 <HAL_SPI_Transmit+0x11c>
 80049d2:	e050      	b.n	8004a76 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_SPI_Transmit+0x196>
 80049dc:	8afb      	ldrh	r3, [r7, #22]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d144      	bne.n	8004a6c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	330c      	adds	r3, #12
 80049ec:	7812      	ldrb	r2, [r2, #0]
 80049ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a08:	e030      	b.n	8004a6c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d113      	bne.n	8004a40 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	330c      	adds	r3, #12
 8004a22:	7812      	ldrb	r2, [r2, #0]
 8004a24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	86da      	strh	r2, [r3, #54]	; 0x36
 8004a3e:	e015      	b.n	8004a6c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a40:	f7fd ff3e 	bl	80028c0 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d803      	bhi.n	8004a58 <HAL_SPI_Transmit+0x20c>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d102      	bne.n	8004a5e <HAL_SPI_Transmit+0x212>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004a6a:	e029      	b.n	8004ac0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1c9      	bne.n	8004a0a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	6839      	ldr	r1, [r7, #0]
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 fbd8 	bl	8005230 <SPI_EndRxTxTransaction>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10a      	bne.n	8004aaa <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a94:	2300      	movs	r3, #0
 8004a96:	613b      	str	r3, [r7, #16]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	613b      	str	r3, [r7, #16]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	613b      	str	r3, [r7, #16]
 8004aa8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d002      	beq.n	8004ab8 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	77fb      	strb	r3, [r7, #31]
 8004ab6:	e003      	b.n	8004ac0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ac8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3720      	adds	r7, #32
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b088      	sub	sp, #32
 8004ad6:	af02      	add	r7, sp, #8
 8004ad8:	60f8      	str	r0, [r7, #12]
 8004ada:	60b9      	str	r1, [r7, #8]
 8004adc:	603b      	str	r3, [r7, #0]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d002      	beq.n	8004af8 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004af2:	2302      	movs	r3, #2
 8004af4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004af6:	e0fb      	b.n	8004cf0 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b00:	d112      	bne.n	8004b28 <HAL_SPI_Receive+0x56>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10e      	bne.n	8004b28 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2204      	movs	r2, #4
 8004b0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b12:	88fa      	ldrh	r2, [r7, #6]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 f8ef 	bl	8004d02 <HAL_SPI_TransmitReceive>
 8004b24:	4603      	mov	r3, r0
 8004b26:	e0e8      	b.n	8004cfa <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <HAL_SPI_Receive+0x64>
 8004b32:	2302      	movs	r3, #2
 8004b34:	e0e1      	b.n	8004cfa <HAL_SPI_Receive+0x228>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b3e:	f7fd febf 	bl	80028c0 <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d002      	beq.n	8004b50 <HAL_SPI_Receive+0x7e>
 8004b4a:	88fb      	ldrh	r3, [r7, #6]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d102      	bne.n	8004b56 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b54:	e0cc      	b.n	8004cf0 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2204      	movs	r2, #4
 8004b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	88fa      	ldrh	r2, [r7, #6]
 8004b6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	88fa      	ldrh	r2, [r7, #6]
 8004b74:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b9c:	d10f      	bne.n	8004bbe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004bbc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc8:	2b40      	cmp	r3, #64	; 0x40
 8004bca:	d007      	beq.n	8004bdc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d16a      	bne.n	8004cba <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004be4:	e032      	b.n	8004c4c <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d115      	bne.n	8004c20 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f103 020c 	add.w	r2, r3, #12
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c00:	7812      	ldrb	r2, [r2, #0]
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c1e:	e015      	b.n	8004c4c <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c20:	f7fd fe4e 	bl	80028c0 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d803      	bhi.n	8004c38 <HAL_SPI_Receive+0x166>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c36:	d102      	bne.n	8004c3e <HAL_SPI_Receive+0x16c>
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d106      	bne.n	8004c4c <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004c4a:	e051      	b.n	8004cf0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1c7      	bne.n	8004be6 <HAL_SPI_Receive+0x114>
 8004c56:	e035      	b.n	8004cc4 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d113      	bne.n	8004c8e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68da      	ldr	r2, [r3, #12]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c70:	b292      	uxth	r2, r2
 8004c72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c78:	1c9a      	adds	r2, r3, #2
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c8c:	e015      	b.n	8004cba <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c8e:	f7fd fe17 	bl	80028c0 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d803      	bhi.n	8004ca6 <HAL_SPI_Receive+0x1d4>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d102      	bne.n	8004cac <HAL_SPI_Receive+0x1da>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004cb8:	e01a      	b.n	8004cf0 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1c9      	bne.n	8004c58 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	6839      	ldr	r1, [r7, #0]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 fa5f 	bl	800518c <SPI_EndRxTransaction>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d002      	beq.n	8004ce8 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	75fb      	strb	r3, [r7, #23]
 8004ce6:	e003      	b.n	8004cf0 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3718      	adds	r7, #24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b08c      	sub	sp, #48	; 0x30
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	60f8      	str	r0, [r7, #12]
 8004d0a:	60b9      	str	r1, [r7, #8]
 8004d0c:	607a      	str	r2, [r7, #4]
 8004d0e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d10:	2301      	movs	r3, #1
 8004d12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_SPI_TransmitReceive+0x26>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e198      	b.n	800505a <HAL_SPI_TransmitReceive+0x358>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d30:	f7fd fdc6 	bl	80028c0 <HAL_GetTick>
 8004d34:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004d46:	887b      	ldrh	r3, [r7, #2]
 8004d48:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d00f      	beq.n	8004d72 <HAL_SPI_TransmitReceive+0x70>
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d58:	d107      	bne.n	8004d6a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d103      	bne.n	8004d6a <HAL_SPI_TransmitReceive+0x68>
 8004d62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d66:	2b04      	cmp	r3, #4
 8004d68:	d003      	beq.n	8004d72 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d70:	e16d      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <HAL_SPI_TransmitReceive+0x82>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_SPI_TransmitReceive+0x82>
 8004d7e:	887b      	ldrh	r3, [r7, #2]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d103      	bne.n	8004d8c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004d8a:	e160      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d003      	beq.n	8004da0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2205      	movs	r2, #5
 8004d9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	887a      	ldrh	r2, [r7, #2]
 8004db0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	887a      	ldrh	r2, [r7, #2]
 8004db6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	887a      	ldrh	r2, [r7, #2]
 8004dc2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	887a      	ldrh	r2, [r7, #2]
 8004dc8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de0:	2b40      	cmp	r3, #64	; 0x40
 8004de2:	d007      	beq.n	8004df4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004df2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dfc:	d17c      	bne.n	8004ef8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d002      	beq.n	8004e0c <HAL_SPI_TransmitReceive+0x10a>
 8004e06:	8b7b      	ldrh	r3, [r7, #26]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d16a      	bne.n	8004ee2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e10:	881a      	ldrh	r2, [r3, #0]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	1c9a      	adds	r2, r3, #2
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e30:	e057      	b.n	8004ee2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f003 0302 	and.w	r3, r3, #2
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d11b      	bne.n	8004e78 <HAL_SPI_TransmitReceive+0x176>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d016      	beq.n	8004e78 <HAL_SPI_TransmitReceive+0x176>
 8004e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d113      	bne.n	8004e78 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e54:	881a      	ldrh	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e60:	1c9a      	adds	r2, r3, #2
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d119      	bne.n	8004eba <HAL_SPI_TransmitReceive+0x1b8>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d014      	beq.n	8004eba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68da      	ldr	r2, [r3, #12]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9a:	b292      	uxth	r2, r2
 8004e9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea2:	1c9a      	adds	r2, r3, #2
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004eba:	f7fd fd01 	bl	80028c0 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d80b      	bhi.n	8004ee2 <HAL_SPI_TransmitReceive+0x1e0>
 8004eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed0:	d007      	beq.n	8004ee2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004ee0:	e0b5      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1a2      	bne.n	8004e32 <HAL_SPI_TransmitReceive+0x130>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d19d      	bne.n	8004e32 <HAL_SPI_TransmitReceive+0x130>
 8004ef6:	e080      	b.n	8004ffa <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d002      	beq.n	8004f06 <HAL_SPI_TransmitReceive+0x204>
 8004f00:	8b7b      	ldrh	r3, [r7, #26]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d16f      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	330c      	adds	r3, #12
 8004f10:	7812      	ldrb	r2, [r2, #0]
 8004f12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f2c:	e05b      	b.n	8004fe6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f003 0302 	and.w	r3, r3, #2
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d11c      	bne.n	8004f76 <HAL_SPI_TransmitReceive+0x274>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d017      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0x274>
 8004f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d114      	bne.n	8004f76 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	330c      	adds	r3, #12
 8004f56:	7812      	ldrb	r2, [r2, #0]
 8004f58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d119      	bne.n	8004fb8 <HAL_SPI_TransmitReceive+0x2b6>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d014      	beq.n	8004fb8 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	b2d2      	uxtb	r2, r2
 8004f9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004fb8:	f7fd fc82 	bl	80028c0 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d803      	bhi.n	8004fd0 <HAL_SPI_TransmitReceive+0x2ce>
 8004fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fce:	d102      	bne.n	8004fd6 <HAL_SPI_TransmitReceive+0x2d4>
 8004fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d107      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004fe4:	e033      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d19e      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x22c>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d199      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f916 	bl	8005230 <SPI_EndRxTxTransaction>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d006      	beq.n	8005018 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2220      	movs	r2, #32
 8005014:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005016:	e01a      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005044:	e003      	b.n	800504e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005056:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800505a:	4618      	mov	r0, r3
 800505c:	3730      	adds	r7, #48	; 0x30
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005070:	b2db      	uxtb	r3, r3
}
 8005072:	4618      	mov	r0, r3
 8005074:	370c      	adds	r7, #12
 8005076:	46bd      	mov	sp, r7
 8005078:	bc80      	pop	{r7}
 800507a:	4770      	bx	lr

0800507c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b088      	sub	sp, #32
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	603b      	str	r3, [r7, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800508c:	f7fd fc18 	bl	80028c0 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005094:	1a9b      	subs	r3, r3, r2
 8005096:	683a      	ldr	r2, [r7, #0]
 8005098:	4413      	add	r3, r2
 800509a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800509c:	f7fd fc10 	bl	80028c0 <HAL_GetTick>
 80050a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050a2:	4b39      	ldr	r3, [pc, #228]	; (8005188 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	015b      	lsls	r3, r3, #5
 80050a8:	0d1b      	lsrs	r3, r3, #20
 80050aa:	69fa      	ldr	r2, [r7, #28]
 80050ac:	fb02 f303 	mul.w	r3, r2, r3
 80050b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050b2:	e054      	b.n	800515e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ba:	d050      	beq.n	800515e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050bc:	f7fd fc00 	bl	80028c0 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	69fa      	ldr	r2, [r7, #28]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d902      	bls.n	80050d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d13d      	bne.n	800514e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ea:	d111      	bne.n	8005110 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050f4:	d004      	beq.n	8005100 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050fe:	d107      	bne.n	8005110 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800510e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005114:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005118:	d10f      	bne.n	800513a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005138:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e017      	b.n	800517e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	3b01      	subs	r3, #1
 800515c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4013      	ands	r3, r2
 8005168:	68ba      	ldr	r2, [r7, #8]
 800516a:	429a      	cmp	r2, r3
 800516c:	bf0c      	ite	eq
 800516e:	2301      	moveq	r3, #1
 8005170:	2300      	movne	r3, #0
 8005172:	b2db      	uxtb	r3, r3
 8005174:	461a      	mov	r2, r3
 8005176:	79fb      	ldrb	r3, [r7, #7]
 8005178:	429a      	cmp	r2, r3
 800517a:	d19b      	bne.n	80050b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3720      	adds	r7, #32
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20000000 	.word	0x20000000

0800518c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af02      	add	r7, sp, #8
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051a0:	d111      	bne.n	80051c6 <SPI_EndRxTransaction+0x3a>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051aa:	d004      	beq.n	80051b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051b4:	d107      	bne.n	80051c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051c4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051ce:	d117      	bne.n	8005200 <SPI_EndRxTransaction+0x74>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051d8:	d112      	bne.n	8005200 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	2200      	movs	r2, #0
 80051e2:	2101      	movs	r1, #1
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f7ff ff49 	bl	800507c <SPI_WaitFlagStateUntilTimeout>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d01a      	beq.n	8005226 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f4:	f043 0220 	orr.w	r2, r3, #32
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e013      	b.n	8005228 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2200      	movs	r2, #0
 8005208:	2180      	movs	r1, #128	; 0x80
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f7ff ff36 	bl	800507c <SPI_WaitFlagStateUntilTimeout>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d007      	beq.n	8005226 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521a:	f043 0220 	orr.w	r2, r3, #32
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e000      	b.n	8005228 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af02      	add	r7, sp, #8
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2200      	movs	r2, #0
 8005244:	2180      	movs	r1, #128	; 0x80
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7ff ff18 	bl	800507c <SPI_WaitFlagStateUntilTimeout>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d007      	beq.n	8005262 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005256:	f043 0220 	orr.w	r2, r3, #32
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e000      	b.n	8005264 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e041      	b.n	8005302 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d106      	bne.n	8005298 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7fd f868 	bl	8002368 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	3304      	adds	r3, #4
 80052a8:	4619      	mov	r1, r3
 80052aa:	4610      	mov	r0, r2
 80052ac:	f000 fb22 	bl	80058f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3708      	adds	r7, #8
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d109      	bne.n	8005330 <HAL_TIM_PWM_Start+0x24>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b01      	cmp	r3, #1
 8005326:	bf14      	ite	ne
 8005328:	2301      	movne	r3, #1
 800532a:	2300      	moveq	r3, #0
 800532c:	b2db      	uxtb	r3, r3
 800532e:	e022      	b.n	8005376 <HAL_TIM_PWM_Start+0x6a>
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	2b04      	cmp	r3, #4
 8005334:	d109      	bne.n	800534a <HAL_TIM_PWM_Start+0x3e>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b01      	cmp	r3, #1
 8005340:	bf14      	ite	ne
 8005342:	2301      	movne	r3, #1
 8005344:	2300      	moveq	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	e015      	b.n	8005376 <HAL_TIM_PWM_Start+0x6a>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b08      	cmp	r3, #8
 800534e:	d109      	bne.n	8005364 <HAL_TIM_PWM_Start+0x58>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	bf14      	ite	ne
 800535c:	2301      	movne	r3, #1
 800535e:	2300      	moveq	r3, #0
 8005360:	b2db      	uxtb	r3, r3
 8005362:	e008      	b.n	8005376 <HAL_TIM_PWM_Start+0x6a>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b01      	cmp	r3, #1
 800536e:	bf14      	ite	ne
 8005370:	2301      	movne	r3, #1
 8005372:	2300      	moveq	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e05e      	b.n	800543c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d104      	bne.n	800538e <HAL_TIM_PWM_Start+0x82>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800538c:	e013      	b.n	80053b6 <HAL_TIM_PWM_Start+0xaa>
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	2b04      	cmp	r3, #4
 8005392:	d104      	bne.n	800539e <HAL_TIM_PWM_Start+0x92>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800539c:	e00b      	b.n	80053b6 <HAL_TIM_PWM_Start+0xaa>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b08      	cmp	r3, #8
 80053a2:	d104      	bne.n	80053ae <HAL_TIM_PWM_Start+0xa2>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053ac:	e003      	b.n	80053b6 <HAL_TIM_PWM_Start+0xaa>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2202      	movs	r2, #2
 80053b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2201      	movs	r2, #1
 80053bc:	6839      	ldr	r1, [r7, #0]
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 fc82 	bl	8005cc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1e      	ldr	r2, [pc, #120]	; (8005444 <HAL_TIM_PWM_Start+0x138>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d107      	bne.n	80053de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a18      	ldr	r2, [pc, #96]	; (8005444 <HAL_TIM_PWM_Start+0x138>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d00e      	beq.n	8005406 <HAL_TIM_PWM_Start+0xfa>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f0:	d009      	beq.n	8005406 <HAL_TIM_PWM_Start+0xfa>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a14      	ldr	r2, [pc, #80]	; (8005448 <HAL_TIM_PWM_Start+0x13c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d004      	beq.n	8005406 <HAL_TIM_PWM_Start+0xfa>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a12      	ldr	r2, [pc, #72]	; (800544c <HAL_TIM_PWM_Start+0x140>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d111      	bne.n	800542a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b06      	cmp	r3, #6
 8005416:	d010      	beq.n	800543a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0201 	orr.w	r2, r2, #1
 8005426:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005428:	e007      	b.n	800543a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0201 	orr.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3710      	adds	r7, #16
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40012c00 	.word	0x40012c00
 8005448:	40000400 	.word	0x40000400
 800544c:	40000800 	.word	0x40000800

08005450 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2200      	movs	r2, #0
 8005460:	6839      	ldr	r1, [r7, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f000 fc30 	bl	8005cc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a29      	ldr	r2, [pc, #164]	; (8005514 <HAL_TIM_PWM_Stop+0xc4>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d117      	bne.n	80054a2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6a1a      	ldr	r2, [r3, #32]
 8005478:	f241 1311 	movw	r3, #4369	; 0x1111
 800547c:	4013      	ands	r3, r2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10f      	bne.n	80054a2 <HAL_TIM_PWM_Stop+0x52>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6a1a      	ldr	r2, [r3, #32]
 8005488:	f240 4344 	movw	r3, #1092	; 0x444
 800548c:	4013      	ands	r3, r2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d107      	bne.n	80054a2 <HAL_TIM_PWM_Stop+0x52>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80054a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6a1a      	ldr	r2, [r3, #32]
 80054a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80054ac:	4013      	ands	r3, r2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10f      	bne.n	80054d2 <HAL_TIM_PWM_Stop+0x82>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6a1a      	ldr	r2, [r3, #32]
 80054b8:	f240 4344 	movw	r3, #1092	; 0x444
 80054bc:	4013      	ands	r3, r2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d107      	bne.n	80054d2 <HAL_TIM_PWM_Stop+0x82>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 0201 	bic.w	r2, r2, #1
 80054d0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d104      	bne.n	80054e2 <HAL_TIM_PWM_Stop+0x92>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054e0:	e013      	b.n	800550a <HAL_TIM_PWM_Stop+0xba>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	d104      	bne.n	80054f2 <HAL_TIM_PWM_Stop+0xa2>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054f0:	e00b      	b.n	800550a <HAL_TIM_PWM_Stop+0xba>
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d104      	bne.n	8005502 <HAL_TIM_PWM_Stop+0xb2>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005500:	e003      	b.n	800550a <HAL_TIM_PWM_Stop+0xba>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40012c00 	.word	0x40012c00

08005518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b02      	cmp	r3, #2
 800552c:	d122      	bne.n	8005574 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b02      	cmp	r3, #2
 800553a:	d11b      	bne.n	8005574 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f06f 0202 	mvn.w	r2, #2
 8005544:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2201      	movs	r2, #1
 800554a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699b      	ldr	r3, [r3, #24]
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f9af 	bl	80058be <HAL_TIM_IC_CaptureCallback>
 8005560:	e005      	b.n	800556e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f9a2 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f9b1 	bl	80058d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b04      	cmp	r3, #4
 8005580:	d122      	bne.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b04      	cmp	r3, #4
 800558e:	d11b      	bne.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f06f 0204 	mvn.w	r2, #4
 8005598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2202      	movs	r2, #2
 800559e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f985 	bl	80058be <HAL_TIM_IC_CaptureCallback>
 80055b4:	e005      	b.n	80055c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f978 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f987 	bl	80058d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b08      	cmp	r3, #8
 80055d4:	d122      	bne.n	800561c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d11b      	bne.n	800561c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f06f 0208 	mvn.w	r2, #8
 80055ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2204      	movs	r2, #4
 80055f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f003 0303 	and.w	r3, r3, #3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f95b 	bl	80058be <HAL_TIM_IC_CaptureCallback>
 8005608:	e005      	b.n	8005616 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f94e 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 f95d 	bl	80058d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b10      	cmp	r3, #16
 8005628:	d122      	bne.n	8005670 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f003 0310 	and.w	r3, r3, #16
 8005634:	2b10      	cmp	r3, #16
 8005636:	d11b      	bne.n	8005670 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f06f 0210 	mvn.w	r2, #16
 8005640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2208      	movs	r2, #8
 8005646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005652:	2b00      	cmp	r3, #0
 8005654:	d003      	beq.n	800565e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f931 	bl	80058be <HAL_TIM_IC_CaptureCallback>
 800565c:	e005      	b.n	800566a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f924 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f933 	bl	80058d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b01      	cmp	r3, #1
 800567c:	d10e      	bne.n	800569c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b01      	cmp	r3, #1
 800568a:	d107      	bne.n	800569c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f06f 0201 	mvn.w	r2, #1
 8005694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7fc fd9a 	bl	80021d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b80      	cmp	r3, #128	; 0x80
 80056a8:	d10e      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b4:	2b80      	cmp	r3, #128	; 0x80
 80056b6:	d107      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fbdc 	bl	8005e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d2:	2b40      	cmp	r3, #64	; 0x40
 80056d4:	d10e      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e0:	2b40      	cmp	r3, #64	; 0x40
 80056e2:	d107      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f8f7 	bl	80058e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b20      	cmp	r3, #32
 8005700:	d10e      	bne.n	8005720 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0320 	and.w	r3, r3, #32
 800570c:	2b20      	cmp	r3, #32
 800570e:	d107      	bne.n	8005720 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0220 	mvn.w	r2, #32
 8005718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 fba7 	bl	8005e6e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005734:	2300      	movs	r3, #0
 8005736:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800573e:	2b01      	cmp	r3, #1
 8005740:	d101      	bne.n	8005746 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005742:	2302      	movs	r3, #2
 8005744:	e0ae      	b.n	80058a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2b0c      	cmp	r3, #12
 8005752:	f200 809f 	bhi.w	8005894 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005756:	a201      	add	r2, pc, #4	; (adr r2, 800575c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575c:	08005791 	.word	0x08005791
 8005760:	08005895 	.word	0x08005895
 8005764:	08005895 	.word	0x08005895
 8005768:	08005895 	.word	0x08005895
 800576c:	080057d1 	.word	0x080057d1
 8005770:	08005895 	.word	0x08005895
 8005774:	08005895 	.word	0x08005895
 8005778:	08005895 	.word	0x08005895
 800577c:	08005813 	.word	0x08005813
 8005780:	08005895 	.word	0x08005895
 8005784:	08005895 	.word	0x08005895
 8005788:	08005895 	.word	0x08005895
 800578c:	08005853 	.word	0x08005853
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68b9      	ldr	r1, [r7, #8]
 8005796:	4618      	mov	r0, r3
 8005798:	f000 f90e 	bl	80059b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699a      	ldr	r2, [r3, #24]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0208 	orr.w	r2, r2, #8
 80057aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699a      	ldr	r2, [r3, #24]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0204 	bic.w	r2, r2, #4
 80057ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6999      	ldr	r1, [r3, #24]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	691a      	ldr	r2, [r3, #16]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	619a      	str	r2, [r3, #24]
      break;
 80057ce:	e064      	b.n	800589a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68b9      	ldr	r1, [r7, #8]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 f954 	bl	8005a84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699a      	ldr	r2, [r3, #24]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699a      	ldr	r2, [r3, #24]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6999      	ldr	r1, [r3, #24]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	021a      	lsls	r2, r3, #8
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	619a      	str	r2, [r3, #24]
      break;
 8005810:	e043      	b.n	800589a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68b9      	ldr	r1, [r7, #8]
 8005818:	4618      	mov	r0, r3
 800581a:	f000 f99d 	bl	8005b58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	69da      	ldr	r2, [r3, #28]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f042 0208 	orr.w	r2, r2, #8
 800582c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 0204 	bic.w	r2, r2, #4
 800583c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69d9      	ldr	r1, [r3, #28]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	691a      	ldr	r2, [r3, #16]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	61da      	str	r2, [r3, #28]
      break;
 8005850:	e023      	b.n	800589a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68b9      	ldr	r1, [r7, #8]
 8005858:	4618      	mov	r0, r3
 800585a:	f000 f9e7 	bl	8005c2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69da      	ldr	r2, [r3, #28]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800586c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69da      	ldr	r2, [r3, #28]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800587c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	69d9      	ldr	r1, [r3, #28]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	021a      	lsls	r2, r3, #8
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	61da      	str	r2, [r3, #28]
      break;
 8005892:	e002      	b.n	800589a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	75fb      	strb	r3, [r7, #23]
      break;
 8005898:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc80      	pop	{r7}
 80058ce:	4770      	bx	lr

080058d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	bc80      	pop	{r7}
 80058e0:	4770      	bx	lr

080058e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b083      	sub	sp, #12
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr

080058f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a29      	ldr	r2, [pc, #164]	; (80059ac <TIM_Base_SetConfig+0xb8>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d00b      	beq.n	8005924 <TIM_Base_SetConfig+0x30>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005912:	d007      	beq.n	8005924 <TIM_Base_SetConfig+0x30>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a26      	ldr	r2, [pc, #152]	; (80059b0 <TIM_Base_SetConfig+0xbc>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d003      	beq.n	8005924 <TIM_Base_SetConfig+0x30>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a25      	ldr	r2, [pc, #148]	; (80059b4 <TIM_Base_SetConfig+0xc0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d108      	bne.n	8005936 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800592a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a1c      	ldr	r2, [pc, #112]	; (80059ac <TIM_Base_SetConfig+0xb8>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0x62>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0x62>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a19      	ldr	r2, [pc, #100]	; (80059b0 <TIM_Base_SetConfig+0xbc>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0x62>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a18      	ldr	r2, [pc, #96]	; (80059b4 <TIM_Base_SetConfig+0xc0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800595c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a07      	ldr	r2, [pc, #28]	; (80059ac <TIM_Base_SetConfig+0xb8>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d103      	bne.n	800599c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	615a      	str	r2, [r3, #20]
}
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr
 80059ac:	40012c00 	.word	0x40012c00
 80059b0:	40000400 	.word	0x40000400
 80059b4:	40000800 	.word	0x40000800

080059b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f023 0201 	bic.w	r2, r3, #1
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0303 	bic.w	r3, r3, #3
 80059ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f023 0302 	bic.w	r3, r3, #2
 8005a00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a1c      	ldr	r2, [pc, #112]	; (8005a80 <TIM_OC1_SetConfig+0xc8>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d10c      	bne.n	8005a2e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	f023 0308 	bic.w	r3, r3, #8
 8005a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f023 0304 	bic.w	r3, r3, #4
 8005a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a13      	ldr	r2, [pc, #76]	; (8005a80 <TIM_OC1_SetConfig+0xc8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d111      	bne.n	8005a5a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	621a      	str	r2, [r3, #32]
}
 8005a74:	bf00      	nop
 8005a76:	371c      	adds	r7, #28
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	40012c00 	.word	0x40012c00

08005a84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	f023 0210 	bic.w	r2, r3, #16
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	021b      	lsls	r3, r3, #8
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f023 0320 	bic.w	r3, r3, #32
 8005ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	011b      	lsls	r3, r3, #4
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a1d      	ldr	r2, [pc, #116]	; (8005b54 <TIM_OC2_SetConfig+0xd0>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d10d      	bne.n	8005b00 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	011b      	lsls	r3, r3, #4
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005afe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a14      	ldr	r2, [pc, #80]	; (8005b54 <TIM_OC2_SetConfig+0xd0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d113      	bne.n	8005b30 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	621a      	str	r2, [r3, #32]
}
 8005b4a:	bf00      	nop
 8005b4c:	371c      	adds	r7, #28
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr
 8005b54:	40012c00 	.word	0x40012c00

08005b58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b087      	sub	sp, #28
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 0303 	bic.w	r3, r3, #3
 8005b8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ba0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	021b      	lsls	r3, r3, #8
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a1d      	ldr	r2, [pc, #116]	; (8005c28 <TIM_OC3_SetConfig+0xd0>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d10d      	bne.n	8005bd2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	021b      	lsls	r3, r3, #8
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a14      	ldr	r2, [pc, #80]	; (8005c28 <TIM_OC3_SetConfig+0xd0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d113      	bne.n	8005c02 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005be0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005be8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	011b      	lsls	r3, r3, #4
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	621a      	str	r2, [r3, #32]
}
 8005c1c:	bf00      	nop
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40012c00 	.word	0x40012c00

08005c2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	021b      	lsls	r3, r3, #8
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	031b      	lsls	r3, r3, #12
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a0f      	ldr	r2, [pc, #60]	; (8005cc4 <TIM_OC4_SetConfig+0x98>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d109      	bne.n	8005ca0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	019b      	lsls	r3, r3, #6
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	621a      	str	r2, [r3, #32]
}
 8005cba:	bf00      	nop
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr
 8005cc4:	40012c00 	.word	0x40012c00

08005cc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 031f 	and.w	r3, r3, #31
 8005cda:	2201      	movs	r2, #1
 8005cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a1a      	ldr	r2, [r3, #32]
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	43db      	mvns	r3, r3
 8005cea:	401a      	ands	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6a1a      	ldr	r2, [r3, #32]
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f003 031f 	and.w	r3, r3, #31
 8005cfa:	6879      	ldr	r1, [r7, #4]
 8005cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005d00:	431a      	orrs	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	621a      	str	r2, [r3, #32]
}
 8005d06:	bf00      	nop
 8005d08:	371c      	adds	r7, #28
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bc80      	pop	{r7}
 8005d0e:	4770      	bx	lr

08005d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d24:	2302      	movs	r3, #2
 8005d26:	e046      	b.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a16      	ldr	r2, [pc, #88]	; (8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00e      	beq.n	8005d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d74:	d009      	beq.n	8005d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a12      	ldr	r2, [pc, #72]	; (8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d004      	beq.n	8005d8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a10      	ldr	r2, [pc, #64]	; (8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d10c      	bne.n	8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bc80      	pop	{r7}
 8005dbe:	4770      	bx	lr
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40000400 	.word	0x40000400
 8005dc8:	40000800 	.word	0x40000800

08005dcc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d101      	bne.n	8005de8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005de4:	2302      	movs	r3, #2
 8005de6:	e03d      	b.n	8005e64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bc80      	pop	{r7}
 8005e7e:	4770      	bx	lr

08005e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b082      	sub	sp, #8
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e042      	b.n	8005f2a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d106      	bne.n	8005ebe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7fc fb41 	bl	8002540 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2224      	movs	r2, #36	; 0x24
 8005ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ed4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f91c 	bl	8006114 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	695a      	ldr	r2, [r3, #20]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005efa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68da      	ldr	r2, [r3, #12]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b08a      	sub	sp, #40	; 0x28
 8005f36:	af02      	add	r7, sp, #8
 8005f38:	60f8      	str	r0, [r7, #12]
 8005f3a:	60b9      	str	r1, [r7, #8]
 8005f3c:	603b      	str	r3, [r7, #0]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f42:	2300      	movs	r3, #0
 8005f44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b20      	cmp	r3, #32
 8005f50:	d16d      	bne.n	800602e <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d002      	beq.n	8005f5e <HAL_UART_Transmit+0x2c>
 8005f58:	88fb      	ldrh	r3, [r7, #6]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e066      	b.n	8006030 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2221      	movs	r2, #33	; 0x21
 8005f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f70:	f7fc fca6 	bl	80028c0 <HAL_GetTick>
 8005f74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	88fa      	ldrh	r2, [r7, #6]
 8005f7a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	88fa      	ldrh	r2, [r7, #6]
 8005f80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f8a:	d108      	bne.n	8005f9e <HAL_UART_Transmit+0x6c>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d104      	bne.n	8005f9e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f94:	2300      	movs	r3, #0
 8005f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	61bb      	str	r3, [r7, #24]
 8005f9c:	e003      	b.n	8005fa6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fa6:	e02a      	b.n	8005ffe <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	2180      	movs	r1, #128	; 0x80
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f840 	bl	8006038 <UART_WaitOnFlagUntilTimeout>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e036      	b.n	8006030 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10b      	bne.n	8005fe0 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	881b      	ldrh	r3, [r3, #0]
 8005fcc:	461a      	mov	r2, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fd6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	3302      	adds	r3, #2
 8005fdc:	61bb      	str	r3, [r7, #24]
 8005fde:	e007      	b.n	8005ff0 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	781a      	ldrb	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	3301      	adds	r3, #1
 8005fee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006002:	b29b      	uxth	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1cf      	bne.n	8005fa8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	2200      	movs	r2, #0
 8006010:	2140      	movs	r1, #64	; 0x40
 8006012:	68f8      	ldr	r0, [r7, #12]
 8006014:	f000 f810 	bl	8006038 <UART_WaitOnFlagUntilTimeout>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e006      	b.n	8006030 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	e000      	b.n	8006030 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800602e:	2302      	movs	r3, #2
  }
}
 8006030:	4618      	mov	r0, r3
 8006032:	3720      	adds	r7, #32
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b090      	sub	sp, #64	; 0x40
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	4613      	mov	r3, r2
 8006046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006048:	e050      	b.n	80060ec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800604a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800604c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006050:	d04c      	beq.n	80060ec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006052:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006054:	2b00      	cmp	r3, #0
 8006056:	d007      	beq.n	8006068 <UART_WaitOnFlagUntilTimeout+0x30>
 8006058:	f7fc fc32 	bl	80028c0 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006064:	429a      	cmp	r2, r3
 8006066:	d241      	bcs.n	80060ec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	330c      	adds	r3, #12
 800606e:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006072:	e853 3f00 	ldrex	r3, [r3]
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800607e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	330c      	adds	r3, #12
 8006086:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006088:	637a      	str	r2, [r7, #52]	; 0x34
 800608a:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800608e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006090:	e841 2300 	strex	r3, r2, [r1]
 8006094:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1e5      	bne.n	8006068 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	3314      	adds	r3, #20
 80060a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	613b      	str	r3, [r7, #16]
   return(result);
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f023 0301 	bic.w	r3, r3, #1
 80060b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3314      	adds	r3, #20
 80060ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060bc:	623a      	str	r2, [r7, #32]
 80060be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	69f9      	ldr	r1, [r7, #28]
 80060c2:	6a3a      	ldr	r2, [r7, #32]
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e5      	bne.n	800609c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2220      	movs	r2, #32
 80060dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e00f      	b.n	800610c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	4013      	ands	r3, r2
 80060f6:	68ba      	ldr	r2, [r7, #8]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	bf0c      	ite	eq
 80060fc:	2301      	moveq	r3, #1
 80060fe:	2300      	movne	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	461a      	mov	r2, r3
 8006104:	79fb      	ldrb	r3, [r7, #7]
 8006106:	429a      	cmp	r2, r3
 8006108:	d09f      	beq.n	800604a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3740      	adds	r7, #64	; 0x40
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68da      	ldr	r2, [r3, #12]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800614e:	f023 030c 	bic.w	r3, r3, #12
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	6812      	ldr	r2, [r2, #0]
 8006156:	68b9      	ldr	r1, [r7, #8]
 8006158:	430b      	orrs	r3, r1
 800615a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699a      	ldr	r2, [r3, #24]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a2c      	ldr	r2, [pc, #176]	; (8006228 <UART_SetConfig+0x114>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d103      	bne.n	8006184 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800617c:	f7fe fab0 	bl	80046e0 <HAL_RCC_GetPCLK2Freq>
 8006180:	60f8      	str	r0, [r7, #12]
 8006182:	e002      	b.n	800618a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006184:	f7fe fa98 	bl	80046b8 <HAL_RCC_GetPCLK1Freq>
 8006188:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	4613      	mov	r3, r2
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	4413      	add	r3, r2
 8006192:	009a      	lsls	r2, r3, #2
 8006194:	441a      	add	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a0:	4a22      	ldr	r2, [pc, #136]	; (800622c <UART_SetConfig+0x118>)
 80061a2:	fba2 2303 	umull	r2, r3, r2, r3
 80061a6:	095b      	lsrs	r3, r3, #5
 80061a8:	0119      	lsls	r1, r3, #4
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	4613      	mov	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4413      	add	r3, r2
 80061b2:	009a      	lsls	r2, r3, #2
 80061b4:	441a      	add	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80061c0:	4b1a      	ldr	r3, [pc, #104]	; (800622c <UART_SetConfig+0x118>)
 80061c2:	fba3 0302 	umull	r0, r3, r3, r2
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	2064      	movs	r0, #100	; 0x64
 80061ca:	fb00 f303 	mul.w	r3, r0, r3
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	3332      	adds	r3, #50	; 0x32
 80061d4:	4a15      	ldr	r2, [pc, #84]	; (800622c <UART_SetConfig+0x118>)
 80061d6:	fba2 2303 	umull	r2, r3, r2, r3
 80061da:	095b      	lsrs	r3, r3, #5
 80061dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061e0:	4419      	add	r1, r3
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	4613      	mov	r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	4413      	add	r3, r2
 80061ea:	009a      	lsls	r2, r3, #2
 80061ec:	441a      	add	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80061f8:	4b0c      	ldr	r3, [pc, #48]	; (800622c <UART_SetConfig+0x118>)
 80061fa:	fba3 0302 	umull	r0, r3, r3, r2
 80061fe:	095b      	lsrs	r3, r3, #5
 8006200:	2064      	movs	r0, #100	; 0x64
 8006202:	fb00 f303 	mul.w	r3, r0, r3
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	011b      	lsls	r3, r3, #4
 800620a:	3332      	adds	r3, #50	; 0x32
 800620c:	4a07      	ldr	r2, [pc, #28]	; (800622c <UART_SetConfig+0x118>)
 800620e:	fba2 2303 	umull	r2, r3, r2, r3
 8006212:	095b      	lsrs	r3, r3, #5
 8006214:	f003 020f 	and.w	r2, r3, #15
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	440a      	add	r2, r1
 800621e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006220:	bf00      	nop
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40013800 	.word	0x40013800
 800622c:	51eb851f 	.word	0x51eb851f

08006230 <filter_init>:
 */

#include "RC_Filters.h"


void filter_init (filter_t*filter , float cutoff_freq , float sample_time) {
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]

// compute the rc time constant fro the cutoff freq
float RC = ( 1.0f / (6.283185307f * cutoff_freq)) ;
 800623c:	4918      	ldr	r1, [pc, #96]	; (80062a0 <filter_init+0x70>)
 800623e:	68b8      	ldr	r0, [r7, #8]
 8006240:	f7fa fd80 	bl	8000d44 <__aeabi_fmul>
 8006244:	4603      	mov	r3, r0
 8006246:	4619      	mov	r1, r3
 8006248:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800624c:	f7fa fe2e 	bl	8000eac <__aeabi_fdiv>
 8006250:	4603      	mov	r3, r0
 8006252:	617b      	str	r3, [r7, #20]
// calculate the (RC/(T + RC))
filter->coeff1 = (RC/(sample_time + RC)) ;
 8006254:	6979      	ldr	r1, [r7, #20]
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7fa fc6c 	bl	8000b34 <__addsf3>
 800625c:	4603      	mov	r3, r0
 800625e:	4619      	mov	r1, r3
 8006260:	6978      	ldr	r0, [r7, #20]
 8006262:	f7fa fe23 	bl	8000eac <__aeabi_fdiv>
 8006266:	4603      	mov	r3, r0
 8006268:	461a      	mov	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	609a      	str	r2, [r3, #8]
// calculate the (T/(T + RC))
filter->coeff2 = (sample_time / (sample_time + RC)) ;
 800626e:	6979      	ldr	r1, [r7, #20]
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7fa fc5f 	bl	8000b34 <__addsf3>
 8006276:	4603      	mov	r3, r0
 8006278:	4619      	mov	r1, r3
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7fa fe16 	bl	8000eac <__aeabi_fdiv>
 8006280:	4603      	mov	r3, r0
 8006282:	461a      	mov	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	60da      	str	r2, [r3, #12]

filter->out_now = 0 ;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	601a      	str	r2, [r3, #0]
filter->out_prev= 0 ;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f04f 0200 	mov.w	r2, #0
 8006296:	605a      	str	r2, [r3, #4]

}
 8006298:	bf00      	nop
 800629a:	3718      	adds	r7, #24
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	40c90fdb 	.word	0x40c90fdb

080062a4 <filter_update>:

float filter_update(filter_t*filter  , float measuremnt ) {
 80062a4:	b590      	push	{r4, r7, lr}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]

filter->out_prev = filter->out_now ;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	605a      	str	r2, [r3, #4]
filter->out_now = ( filter->coeff1*(filter->out_prev) + filter->coeff2*(measuremnt) );
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	689a      	ldr	r2, [r3, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	4619      	mov	r1, r3
 80062c0:	4610      	mov	r0, r2
 80062c2:	f7fa fd3f 	bl	8000d44 <__aeabi_fmul>
 80062c6:	4603      	mov	r3, r0
 80062c8:	461c      	mov	r4, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	6839      	ldr	r1, [r7, #0]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7fa fd37 	bl	8000d44 <__aeabi_fmul>
 80062d6:	4603      	mov	r3, r0
 80062d8:	4619      	mov	r1, r3
 80062da:	4620      	mov	r0, r4
 80062dc:	f7fa fc2a 	bl	8000b34 <__addsf3>
 80062e0:	4603      	mov	r3, r0
 80062e2:	461a      	mov	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	601a      	str	r2, [r3, #0]

return (filter->out_now) ;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]

}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd90      	pop	{r4, r7, pc}
 80062f4:	0000      	movs	r0, r0
	...

080062f8 <Self_test_mpu6050>:
#include "mpu6050_driver.h"
#define DEBUG_mpu 0
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim3;

void Self_test_mpu6050(I2C_HandleTypeDef *hi2c) {
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b092      	sub	sp, #72	; 0x48
 80062fc:	af04      	add	r7, sp, #16
 80062fe:	6078      	str	r0, [r7, #4]

	 uint8_t data[4] = {0} ;
 8006300:	2300      	movs	r3, #0
 8006302:	62fb      	str	r3, [r7, #44]	; 0x2c
	 uint8_t  Gyro_ST[3] = {0};
 8006304:	4bc8      	ldr	r3, [pc, #800]	; (8006628 <Self_test_mpu6050+0x330>)
 8006306:	881b      	ldrh	r3, [r3, #0]
 8006308:	853b      	strh	r3, [r7, #40]	; 0x28
 800630a:	2300      	movs	r3, #0
 800630c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	 uint8_t  ACCL_ST[3] = {0} ;
 8006310:	4bc5      	ldr	r3, [pc, #788]	; (8006628 <Self_test_mpu6050+0x330>)
 8006312:	881b      	ldrh	r3, [r3, #0]
 8006314:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006316:	2300      	movs	r3, #0
 8006318:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	 float Gyro_FT[3] = {0} ;
 800631c:	f107 0318 	add.w	r3, r7, #24
 8006320:	2200      	movs	r2, #0
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	605a      	str	r2, [r3, #4]
 8006326:	609a      	str	r2, [r3, #8]
	 float Accl_FT[3] = {0} ;
 8006328:	f107 030c 	add.w	r3, r7, #12
 800632c:	2200      	movs	r2, #0
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	605a      	str	r2, [r3, #4]
 8006332:	609a      	str	r2, [r3, #8]

	 // begin test
	 data[0] = 0xE0;
 8006334:	23e0      	movs	r3, #224	; 0xe0
 8006336:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	 HAL_I2C_Mem_Write(hi2c, MPU_ADDR, GYRO_CONFIG, 1,&data[0] , 1, HAL_MAX_DELAY); // enable gyro self test
 800633a:	f04f 33ff 	mov.w	r3, #4294967295
 800633e:	9302      	str	r3, [sp, #8]
 8006340:	2301      	movs	r3, #1
 8006342:	9301      	str	r3, [sp, #4]
 8006344:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	2301      	movs	r3, #1
 800634c:	221b      	movs	r2, #27
 800634e:	21d0      	movs	r1, #208	; 0xd0
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7fc fed1 	bl	80030f8 <HAL_I2C_Mem_Write>
	 data[0] = 0xF0 ;
 8006356:	23f0      	movs	r3, #240	; 0xf0
 8006358:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	 HAL_I2C_Mem_Write(hi2c, MPU_ADDR, ACCEL_CONFIG, 1,&data[0] , 1, HAL_MAX_DELAY); // enable accel self test
 800635c:	f04f 33ff 	mov.w	r3, #4294967295
 8006360:	9302      	str	r3, [sp, #8]
 8006362:	2301      	movs	r3, #1
 8006364:	9301      	str	r3, [sp, #4]
 8006366:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	2301      	movs	r3, #1
 800636e:	221c      	movs	r2, #28
 8006370:	21d0      	movs	r1, #208	; 0xd0
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7fc fec0 	bl	80030f8 <HAL_I2C_Mem_Write>
	 HAL_Delay(150) ;
 8006378:	2096      	movs	r0, #150	; 0x96
 800637a:	f7fc faab 	bl	80028d4 <HAL_Delay>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_X, 1, &data[0], 1, HAL_MAX_DELAY) ;
 800637e:	f04f 33ff 	mov.w	r3, #4294967295
 8006382:	9302      	str	r3, [sp, #8]
 8006384:	2301      	movs	r3, #1
 8006386:	9301      	str	r3, [sp, #4]
 8006388:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	2301      	movs	r3, #1
 8006390:	220d      	movs	r2, #13
 8006392:	21d0      	movs	r1, #208	; 0xd0
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7fc ffa9 	bl	80032ec <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_Y, 1, &data[1], 1, HAL_MAX_DELAY) ;
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	9302      	str	r3, [sp, #8]
 80063a0:	2301      	movs	r3, #1
 80063a2:	9301      	str	r3, [sp, #4]
 80063a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80063a8:	3301      	adds	r3, #1
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	2301      	movs	r3, #1
 80063ae:	220e      	movs	r2, #14
 80063b0:	21d0      	movs	r1, #208	; 0xd0
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f7fc ff9a 	bl	80032ec <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_Z, 1, &data[2], 1, HAL_MAX_DELAY) ;
 80063b8:	f04f 33ff 	mov.w	r3, #4294967295
 80063bc:	9302      	str	r3, [sp, #8]
 80063be:	2301      	movs	r3, #1
 80063c0:	9301      	str	r3, [sp, #4]
 80063c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80063c6:	3302      	adds	r3, #2
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	2301      	movs	r3, #1
 80063cc:	220f      	movs	r2, #15
 80063ce:	21d0      	movs	r1, #208	; 0xd0
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fc ff8b 	bl	80032ec <HAL_I2C_Mem_Read>
	 HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SELF_TEST_A, 1, &data[3], 1, HAL_MAX_DELAY) ;
 80063d6:	f04f 33ff 	mov.w	r3, #4294967295
 80063da:	9302      	str	r3, [sp, #8]
 80063dc:	2301      	movs	r3, #1
 80063de:	9301      	str	r3, [sp, #4]
 80063e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80063e4:	3303      	adds	r3, #3
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	2301      	movs	r3, #1
 80063ea:	2210      	movs	r2, #16
 80063ec:	21d0      	movs	r1, #208	; 0xd0
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7fc ff7c 	bl	80032ec <HAL_I2C_Mem_Read>

	 Gyro_ST[0] = (data[0] & 0x1F) ;	// X
 80063f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80063f8:	f003 031f 	and.w	r3, r3, #31
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	 Gyro_ST[1] = (data[1] & 0x1F) ;	// Y
 8006402:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006406:	f003 031f 	and.w	r3, r3, #31
 800640a:	b2db      	uxtb	r3, r3
 800640c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	 Gyro_ST[2] = (data[2] & 0x1F) ;	// Z
 8006410:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006414:	f003 031f 	and.w	r3, r3, #31
 8006418:	b2db      	uxtb	r3, r3
 800641a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	 ACCL_ST[0] = (((data[0] &  0xE0 ) >> 3) | ((data[3] & 0x30 ) >> 4));	//X
 800641e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006422:	10db      	asrs	r3, r3, #3
 8006424:	b25b      	sxtb	r3, r3
 8006426:	f003 031c 	and.w	r3, r3, #28
 800642a:	b25a      	sxtb	r2, r3
 800642c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006430:	111b      	asrs	r3, r3, #4
 8006432:	b25b      	sxtb	r3, r3
 8006434:	f003 0303 	and.w	r3, r3, #3
 8006438:	b25b      	sxtb	r3, r3
 800643a:	4313      	orrs	r3, r2
 800643c:	b25b      	sxtb	r3, r3
 800643e:	b2db      	uxtb	r3, r3
 8006440:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	 ACCL_ST[1] = (((data[1] &  0xE0 ) >> 3) | ((data[3] & 0x0C ) >> 2));	//Y
 8006444:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006448:	10db      	asrs	r3, r3, #3
 800644a:	b25b      	sxtb	r3, r3
 800644c:	f003 031c 	and.w	r3, r3, #28
 8006450:	b25a      	sxtb	r2, r3
 8006452:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006456:	109b      	asrs	r3, r3, #2
 8006458:	b25b      	sxtb	r3, r3
 800645a:	f003 0303 	and.w	r3, r3, #3
 800645e:	b25b      	sxtb	r3, r3
 8006460:	4313      	orrs	r3, r2
 8006462:	b25b      	sxtb	r3, r3
 8006464:	b2db      	uxtb	r3, r3
 8006466:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	 ACCL_ST[2] = (((data[2] &  0xE0 ) >> 3) | ((data[3] & 0x03 ) >> 0)); //Z
 800646a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800646e:	10db      	asrs	r3, r3, #3
 8006470:	b25b      	sxtb	r3, r3
 8006472:	f003 031c 	and.w	r3, r3, #28
 8006476:	b25a      	sxtb	r2, r3
 8006478:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800647c:	b25b      	sxtb	r3, r3
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	b25b      	sxtb	r3, r3
 8006484:	4313      	orrs	r3, r2
 8006486:	b25b      	sxtb	r3, r3
 8006488:	b2db      	uxtb	r3, r3
 800648a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	printf("ACC_ST[0] %u \n" , ACCL_ST[0]) ;
	printf("ACC_ST[1] %u \n" , ACCL_ST[1]) ;
	printf("ACC_ST[2] %u \n" , ACCL_ST[3]) ;
#endif

	Gyro_FT[0] = 25.0*131.0*(powf(1.406,Gyro_ST[0]) - 1.0) ;
 800648e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006492:	4618      	mov	r0, r3
 8006494:	f7fa fbfe 	bl	8000c94 <__aeabi_ui2f>
 8006498:	4603      	mov	r3, r0
 800649a:	4619      	mov	r1, r3
 800649c:	4863      	ldr	r0, [pc, #396]	; (800662c <Self_test_mpu6050+0x334>)
 800649e:	f003 fd4d 	bl	8009f3c <powf>
 80064a2:	4603      	mov	r3, r0
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7f9 ffbf 	bl	8000428 <__aeabi_f2d>
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	4b60      	ldr	r3, [pc, #384]	; (8006630 <Self_test_mpu6050+0x338>)
 80064b0:	f7f9 fe5a 	bl	8000168 <__aeabi_dsub>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4610      	mov	r0, r2
 80064ba:	4619      	mov	r1, r3
 80064bc:	a354      	add	r3, pc, #336	; (adr r3, 8006610 <Self_test_mpu6050+0x318>)
 80064be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c2:	f7fa f809 	bl	80004d8 <__aeabi_dmul>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4610      	mov	r0, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	f7fa fadb 	bl	8000a88 <__aeabi_d2f>
 80064d2:	4603      	mov	r3, r0
 80064d4:	61bb      	str	r3, [r7, #24]
	Gyro_FT[1] = -25.0*131.0*(powf(1.406,Gyro_ST[1]) - 1.0) ;
 80064d6:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fa fbda 	bl	8000c94 <__aeabi_ui2f>
 80064e0:	4603      	mov	r3, r0
 80064e2:	4619      	mov	r1, r3
 80064e4:	4851      	ldr	r0, [pc, #324]	; (800662c <Self_test_mpu6050+0x334>)
 80064e6:	f003 fd29 	bl	8009f3c <powf>
 80064ea:	4603      	mov	r3, r0
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7f9 ff9b 	bl	8000428 <__aeabi_f2d>
 80064f2:	f04f 0200 	mov.w	r2, #0
 80064f6:	4b4e      	ldr	r3, [pc, #312]	; (8006630 <Self_test_mpu6050+0x338>)
 80064f8:	f7f9 fe36 	bl	8000168 <__aeabi_dsub>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4610      	mov	r0, r2
 8006502:	4619      	mov	r1, r3
 8006504:	a344      	add	r3, pc, #272	; (adr r3, 8006618 <Self_test_mpu6050+0x320>)
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	f7f9 ffe5 	bl	80004d8 <__aeabi_dmul>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4610      	mov	r0, r2
 8006514:	4619      	mov	r1, r3
 8006516:	f7fa fab7 	bl	8000a88 <__aeabi_d2f>
 800651a:	4603      	mov	r3, r0
 800651c:	61fb      	str	r3, [r7, #28]
	Gyro_FT[2] = 25.0*131.0*(powf(1.406,Gyro_ST[2]) - 1.0) ;
 800651e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006522:	4618      	mov	r0, r3
 8006524:	f7fa fbb6 	bl	8000c94 <__aeabi_ui2f>
 8006528:	4603      	mov	r3, r0
 800652a:	4619      	mov	r1, r3
 800652c:	483f      	ldr	r0, [pc, #252]	; (800662c <Self_test_mpu6050+0x334>)
 800652e:	f003 fd05 	bl	8009f3c <powf>
 8006532:	4603      	mov	r3, r0
 8006534:	4618      	mov	r0, r3
 8006536:	f7f9 ff77 	bl	8000428 <__aeabi_f2d>
 800653a:	f04f 0200 	mov.w	r2, #0
 800653e:	4b3c      	ldr	r3, [pc, #240]	; (8006630 <Self_test_mpu6050+0x338>)
 8006540:	f7f9 fe12 	bl	8000168 <__aeabi_dsub>
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4610      	mov	r0, r2
 800654a:	4619      	mov	r1, r3
 800654c:	a330      	add	r3, pc, #192	; (adr r3, 8006610 <Self_test_mpu6050+0x318>)
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	f7f9 ffc1 	bl	80004d8 <__aeabi_dmul>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	4610      	mov	r0, r2
 800655c:	4619      	mov	r1, r3
 800655e:	f7fa fa93 	bl	8000a88 <__aeabi_d2f>
 8006562:	4603      	mov	r3, r0
 8006564:	623b      	str	r3, [r7, #32]

	Accl_FT[0] = 4096.0*0.34*(powf((0.92/0.34) ,
							  ((ACCL_ST[0] - 1.0)/(30)))); ;
 8006566:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800656a:	4618      	mov	r0, r3
 800656c:	f7f9 ff4a 	bl	8000404 <__aeabi_i2d>
 8006570:	f04f 0200 	mov.w	r2, #0
 8006574:	4b2e      	ldr	r3, [pc, #184]	; (8006630 <Self_test_mpu6050+0x338>)
 8006576:	f7f9 fdf7 	bl	8000168 <__aeabi_dsub>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	4610      	mov	r0, r2
 8006580:	4619      	mov	r1, r3
 8006582:	f04f 0200 	mov.w	r2, #0
 8006586:	4b2b      	ldr	r3, [pc, #172]	; (8006634 <Self_test_mpu6050+0x33c>)
 8006588:	f7fa f8d0 	bl	800072c <__aeabi_ddiv>
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
	Accl_FT[0] = 4096.0*0.34*(powf((0.92/0.34) ,
 8006590:	4610      	mov	r0, r2
 8006592:	4619      	mov	r1, r3
 8006594:	f7fa fa78 	bl	8000a88 <__aeabi_d2f>
 8006598:	4603      	mov	r3, r0
 800659a:	4619      	mov	r1, r3
 800659c:	4826      	ldr	r0, [pc, #152]	; (8006638 <Self_test_mpu6050+0x340>)
 800659e:	f003 fccd 	bl	8009f3c <powf>
 80065a2:	4603      	mov	r3, r0
 80065a4:	4618      	mov	r0, r3
 80065a6:	f7f9 ff3f 	bl	8000428 <__aeabi_f2d>
 80065aa:	a31d      	add	r3, pc, #116	; (adr r3, 8006620 <Self_test_mpu6050+0x328>)
 80065ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b0:	f7f9 ff92 	bl	80004d8 <__aeabi_dmul>
 80065b4:	4602      	mov	r2, r0
 80065b6:	460b      	mov	r3, r1
 80065b8:	4610      	mov	r0, r2
 80065ba:	4619      	mov	r1, r3
 80065bc:	f7fa fa64 	bl	8000a88 <__aeabi_d2f>
 80065c0:	4603      	mov	r3, r0
 80065c2:	60fb      	str	r3, [r7, #12]
	Accl_FT[1] = 4096.0*0.34*(powf((0.92/0.34 ),
							  ((ACCL_ST[1] - 1.0)/(30))));
 80065c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7f9 ff1b 	bl	8000404 <__aeabi_i2d>
 80065ce:	f04f 0200 	mov.w	r2, #0
 80065d2:	4b17      	ldr	r3, [pc, #92]	; (8006630 <Self_test_mpu6050+0x338>)
 80065d4:	f7f9 fdc8 	bl	8000168 <__aeabi_dsub>
 80065d8:	4602      	mov	r2, r0
 80065da:	460b      	mov	r3, r1
 80065dc:	4610      	mov	r0, r2
 80065de:	4619      	mov	r1, r3
 80065e0:	f04f 0200 	mov.w	r2, #0
 80065e4:	4b13      	ldr	r3, [pc, #76]	; (8006634 <Self_test_mpu6050+0x33c>)
 80065e6:	f7fa f8a1 	bl	800072c <__aeabi_ddiv>
 80065ea:	4602      	mov	r2, r0
 80065ec:	460b      	mov	r3, r1
	Accl_FT[1] = 4096.0*0.34*(powf((0.92/0.34 ),
 80065ee:	4610      	mov	r0, r2
 80065f0:	4619      	mov	r1, r3
 80065f2:	f7fa fa49 	bl	8000a88 <__aeabi_d2f>
 80065f6:	4603      	mov	r3, r0
 80065f8:	4619      	mov	r1, r3
 80065fa:	480f      	ldr	r0, [pc, #60]	; (8006638 <Self_test_mpu6050+0x340>)
 80065fc:	f003 fc9e 	bl	8009f3c <powf>
 8006600:	4603      	mov	r3, r0
 8006602:	4618      	mov	r0, r3
 8006604:	f7f9 ff10 	bl	8000428 <__aeabi_f2d>
 8006608:	e018      	b.n	800663c <Self_test_mpu6050+0x344>
 800660a:	bf00      	nop
 800660c:	f3af 8000 	nop.w
 8006610:	00000000 	.word	0x00000000
 8006614:	40a99600 	.word	0x40a99600
 8006618:	00000000 	.word	0x00000000
 800661c:	c0a99600 	.word	0xc0a99600
 8006620:	5c28f5c3 	.word	0x5c28f5c3
 8006624:	4095c28f 	.word	0x4095c28f
 8006628:	0800a974 	.word	0x0800a974
 800662c:	3fb3f7cf 	.word	0x3fb3f7cf
 8006630:	3ff00000 	.word	0x3ff00000
 8006634:	403e0000 	.word	0x403e0000
 8006638:	402d2d2d 	.word	0x402d2d2d
 800663c:	a366      	add	r3, pc, #408	; (adr r3, 80067d8 <Self_test_mpu6050+0x4e0>)
 800663e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006642:	f7f9 ff49 	bl	80004d8 <__aeabi_dmul>
 8006646:	4602      	mov	r2, r0
 8006648:	460b      	mov	r3, r1
 800664a:	4610      	mov	r0, r2
 800664c:	4619      	mov	r1, r3
 800664e:	f7fa fa1b 	bl	8000a88 <__aeabi_d2f>
 8006652:	4603      	mov	r3, r0
 8006654:	613b      	str	r3, [r7, #16]
	Accl_FT[2] = 4096.0*0.34*(powf((0.92/0.34) ,
							  ((ACCL_ST[2] - 1.0)/(30)))) ;
 8006656:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800665a:	4618      	mov	r0, r3
 800665c:	f7f9 fed2 	bl	8000404 <__aeabi_i2d>
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	4b5e      	ldr	r3, [pc, #376]	; (80067e0 <Self_test_mpu6050+0x4e8>)
 8006666:	f7f9 fd7f 	bl	8000168 <__aeabi_dsub>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	4610      	mov	r0, r2
 8006670:	4619      	mov	r1, r3
 8006672:	f04f 0200 	mov.w	r2, #0
 8006676:	4b5b      	ldr	r3, [pc, #364]	; (80067e4 <Self_test_mpu6050+0x4ec>)
 8006678:	f7fa f858 	bl	800072c <__aeabi_ddiv>
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
	Accl_FT[2] = 4096.0*0.34*(powf((0.92/0.34) ,
 8006680:	4610      	mov	r0, r2
 8006682:	4619      	mov	r1, r3
 8006684:	f7fa fa00 	bl	8000a88 <__aeabi_d2f>
 8006688:	4603      	mov	r3, r0
 800668a:	4619      	mov	r1, r3
 800668c:	4856      	ldr	r0, [pc, #344]	; (80067e8 <Self_test_mpu6050+0x4f0>)
 800668e:	f003 fc55 	bl	8009f3c <powf>
 8006692:	4603      	mov	r3, r0
 8006694:	4618      	mov	r0, r3
 8006696:	f7f9 fec7 	bl	8000428 <__aeabi_f2d>
 800669a:	a34f      	add	r3, pc, #316	; (adr r3, 80067d8 <Self_test_mpu6050+0x4e0>)
 800669c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a0:	f7f9 ff1a 	bl	80004d8 <__aeabi_dmul>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4610      	mov	r0, r2
 80066aa:	4619      	mov	r1, r3
 80066ac:	f7fa f9ec 	bl	8000a88 <__aeabi_d2f>
 80066b0:	4603      	mov	r3, r0
 80066b2:	617b      	str	r3, [r7, #20]
	printf("ACC_FT[0] %f \n" , Accl_FT[0]) ;
	printf("ACC_FT[1] %f \n" , Accl_FT[1]) ;
	printf("ACC_FT[2] %f \n" , Accl_FT[3]) ;
#endif

	float temp = 0 ;
 80066b4:	f04f 0300 	mov.w	r3, #0
 80066b8:	633b      	str	r3, [r7, #48]	; 0x30
	for (uint8_t i = 0; i < 3; i++ ) {
 80066ba:	2300      	movs	r3, #0
 80066bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80066c0:	e03a      	b.n	8006738 <Self_test_mpu6050+0x440>
	temp = (100 + ((( Gyro_ST[i]- Gyro_FT[i] )/ Gyro_FT[i] )*100 ));
 80066c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066c6:	3338      	adds	r3, #56	; 0x38
 80066c8:	443b      	add	r3, r7
 80066ca:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f7fa fae4 	bl	8000c9c <__aeabi_i2f>
 80066d4:	4602      	mov	r2, r0
 80066d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	3338      	adds	r3, #56	; 0x38
 80066de:	443b      	add	r3, r7
 80066e0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80066e4:	4619      	mov	r1, r3
 80066e6:	4610      	mov	r0, r2
 80066e8:	f7fa fa22 	bl	8000b30 <__aeabi_fsub>
 80066ec:	4603      	mov	r3, r0
 80066ee:	461a      	mov	r2, r3
 80066f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	3338      	adds	r3, #56	; 0x38
 80066f8:	443b      	add	r3, r7
 80066fa:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80066fe:	4619      	mov	r1, r3
 8006700:	4610      	mov	r0, r2
 8006702:	f7fa fbd3 	bl	8000eac <__aeabi_fdiv>
 8006706:	4603      	mov	r3, r0
 8006708:	4938      	ldr	r1, [pc, #224]	; (80067ec <Self_test_mpu6050+0x4f4>)
 800670a:	4618      	mov	r0, r3
 800670c:	f7fa fb1a 	bl	8000d44 <__aeabi_fmul>
 8006710:	4603      	mov	r3, r0
 8006712:	4936      	ldr	r1, [pc, #216]	; (80067ec <Self_test_mpu6050+0x4f4>)
 8006714:	4618      	mov	r0, r3
 8006716:	f7fa fa0d 	bl	8000b34 <__addsf3>
 800671a:	4603      	mov	r3, r0
 800671c:	633b      	str	r3, [r7, #48]	; 0x30
	printf("testing result Gyro %f \n", temp) ;
 800671e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006720:	f7f9 fe82 	bl	8000428 <__aeabi_f2d>
 8006724:	4602      	mov	r2, r0
 8006726:	460b      	mov	r3, r1
 8006728:	4831      	ldr	r0, [pc, #196]	; (80067f0 <Self_test_mpu6050+0x4f8>)
 800672a:	f001 fc05 	bl	8007f38 <iprintf>
	for (uint8_t i = 0; i < 3; i++ ) {
 800672e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006732:	3301      	adds	r3, #1
 8006734:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006738:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800673c:	2b02      	cmp	r3, #2
 800673e:	d9c0      	bls.n	80066c2 <Self_test_mpu6050+0x3ca>
	}
temp = 0 ;
 8006740:	f04f 0300 	mov.w	r3, #0
 8006744:	633b      	str	r3, [r7, #48]	; 0x30
	for (uint8_t i = 0; i < 3; i++ ) {
 8006746:	2300      	movs	r3, #0
 8006748:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800674c:	e03a      	b.n	80067c4 <Self_test_mpu6050+0x4cc>

	temp = (100 + ((( ACCL_ST[i]- Accl_FT[i] )/ Accl_FT[i] )*100 ));
 800674e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006752:	3338      	adds	r3, #56	; 0x38
 8006754:	443b      	add	r3, r7
 8006756:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800675a:	4618      	mov	r0, r3
 800675c:	f7fa fa9e 	bl	8000c9c <__aeabi_i2f>
 8006760:	4602      	mov	r2, r0
 8006762:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	3338      	adds	r3, #56	; 0x38
 800676a:	443b      	add	r3, r7
 800676c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006770:	4619      	mov	r1, r3
 8006772:	4610      	mov	r0, r2
 8006774:	f7fa f9dc 	bl	8000b30 <__aeabi_fsub>
 8006778:	4603      	mov	r3, r0
 800677a:	461a      	mov	r2, r3
 800677c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	3338      	adds	r3, #56	; 0x38
 8006784:	443b      	add	r3, r7
 8006786:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800678a:	4619      	mov	r1, r3
 800678c:	4610      	mov	r0, r2
 800678e:	f7fa fb8d 	bl	8000eac <__aeabi_fdiv>
 8006792:	4603      	mov	r3, r0
 8006794:	4915      	ldr	r1, [pc, #84]	; (80067ec <Self_test_mpu6050+0x4f4>)
 8006796:	4618      	mov	r0, r3
 8006798:	f7fa fad4 	bl	8000d44 <__aeabi_fmul>
 800679c:	4603      	mov	r3, r0
 800679e:	4913      	ldr	r1, [pc, #76]	; (80067ec <Self_test_mpu6050+0x4f4>)
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fa f9c7 	bl	8000b34 <__addsf3>
 80067a6:	4603      	mov	r3, r0
 80067a8:	633b      	str	r3, [r7, #48]	; 0x30
	printf("testing result Accl %f \n", temp) ;
 80067aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067ac:	f7f9 fe3c 	bl	8000428 <__aeabi_f2d>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	480f      	ldr	r0, [pc, #60]	; (80067f4 <Self_test_mpu6050+0x4fc>)
 80067b6:	f001 fbbf 	bl	8007f38 <iprintf>
	for (uint8_t i = 0; i < 3; i++ ) {
 80067ba:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80067be:	3301      	adds	r3, #1
 80067c0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80067c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d9c0      	bls.n	800674e <Self_test_mpu6050+0x456>
	}
}
 80067cc:	bf00      	nop
 80067ce:	bf00      	nop
 80067d0:	3738      	adds	r7, #56	; 0x38
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	5c28f5c3 	.word	0x5c28f5c3
 80067dc:	4095c28f 	.word	0x4095c28f
 80067e0:	3ff00000 	.word	0x3ff00000
 80067e4:	403e0000 	.word	0x403e0000
 80067e8:	402d2d2d 	.word	0x402d2d2d
 80067ec:	42c80000 	.word	0x42c80000
 80067f0:	0800a93c 	.word	0x0800a93c
 80067f4:	0800a958 	.word	0x0800a958

080067f8 <Mpu6050_Init>:

void Mpu6050_Init(I2C_HandleTypeDef *hi2c ){
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b088      	sub	sp, #32
 80067fc:	af04      	add	r7, sp, #16
 80067fe:	6078      	str	r0, [r7, #4]
uint8_t data = 0x00;
 8006800:	2300      	movs	r3, #0
 8006802:	73fb      	strb	r3, [r7, #15]

//who am I
data = MPU_DATASHEET_ADDR ;
 8006804:	2368      	movs	r3, #104	; 0x68
 8006806:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, WHO_AM_I, 1, &data, 1, HAL_MAX_DELAY) ;
 8006808:	f04f 33ff 	mov.w	r3, #4294967295
 800680c:	9302      	str	r3, [sp, #8]
 800680e:	2301      	movs	r3, #1
 8006810:	9301      	str	r3, [sp, #4]
 8006812:	f107 030f 	add.w	r3, r7, #15
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	2301      	movs	r3, #1
 800681a:	2275      	movs	r2, #117	; 0x75
 800681c:	21d0      	movs	r1, #208	; 0xd0
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7fc fd64 	bl	80032ec <HAL_I2C_Mem_Read>
if (data != MPU_DATASHEET_ADDR) {
 8006824:	7bfb      	ldrb	r3, [r7, #15]
 8006826:	2b68      	cmp	r3, #104	; 0x68
 8006828:	d003      	beq.n	8006832 <Mpu6050_Init+0x3a>
	printf("who am i error \n");
 800682a:	488f      	ldr	r0, [pc, #572]	; (8006a68 <Mpu6050_Init+0x270>)
 800682c:	f001 fbea 	bl	8008004 <puts>
 8006830:	e007      	b.n	8006842 <Mpu6050_Init+0x4a>
}else if (data == MPU_DATASHEET_ADDR ) {
 8006832:	7bfb      	ldrb	r3, [r7, #15]
 8006834:	2b68      	cmp	r3, #104	; 0x68
 8006836:	d104      	bne.n	8006842 <Mpu6050_Init+0x4a>
	printf("who am I value : %x \n", data) ;
 8006838:	7bfb      	ldrb	r3, [r7, #15]
 800683a:	4619      	mov	r1, r3
 800683c:	488b      	ldr	r0, [pc, #556]	; (8006a6c <Mpu6050_Init+0x274>)
 800683e:	f001 fb7b 	bl	8007f38 <iprintf>
}

// power mannagment 1
data = 0x01 ;
 8006842:	2301      	movs	r3, #1
 8006844:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY) ;
 8006846:	f04f 33ff 	mov.w	r3, #4294967295
 800684a:	9302      	str	r3, [sp, #8]
 800684c:	2301      	movs	r3, #1
 800684e:	9301      	str	r3, [sp, #4]
 8006850:	f107 030f 	add.w	r3, r7, #15
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	2301      	movs	r3, #1
 8006858:	226b      	movs	r2, #107	; 0x6b
 800685a:	21d0      	movs	r1, #208	; 0xd0
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7fc fc4b 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY) ;
 8006862:	f04f 33ff 	mov.w	r3, #4294967295
 8006866:	9302      	str	r3, [sp, #8]
 8006868:	2301      	movs	r3, #1
 800686a:	9301      	str	r3, [sp, #4]
 800686c:	f107 030f 	add.w	r3, r7, #15
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	2301      	movs	r3, #1
 8006874:	226b      	movs	r2, #107	; 0x6b
 8006876:	21d0      	movs	r1, #208	; 0xd0
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f7fc fd37 	bl	80032ec <HAL_I2C_Mem_Read>
if (data != 0x01) {
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d003      	beq.n	800688c <Mpu6050_Init+0x94>
	printf("pwr_mgmt1 error \n");
 8006884:	487a      	ldr	r0, [pc, #488]	; (8006a70 <Mpu6050_Init+0x278>)
 8006886:	f001 fbbd 	bl	8008004 <puts>
 800688a:	e007      	b.n	800689c <Mpu6050_Init+0xa4>
}else if (data == 0x01 ) {
 800688c:	7bfb      	ldrb	r3, [r7, #15]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d104      	bne.n	800689c <Mpu6050_Init+0xa4>
	printf("pwr_mgmt1 value : %d \n", data) ;
 8006892:	7bfb      	ldrb	r3, [r7, #15]
 8006894:	4619      	mov	r1, r3
 8006896:	4877      	ldr	r0, [pc, #476]	; (8006a74 <Mpu6050_Init+0x27c>)
 8006898:	f001 fb4e 	bl	8007f38 <iprintf>
}


// Configuration CONFIG 0x1A 26
data = 0x01;
 800689c:	2301      	movs	r3, #1
 800689e:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 80068a0:	f04f 33ff 	mov.w	r3, #4294967295
 80068a4:	9302      	str	r3, [sp, #8]
 80068a6:	2301      	movs	r3, #1
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	f107 030f 	add.w	r3, r7, #15
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	2301      	movs	r3, #1
 80068b2:	221a      	movs	r2, #26
 80068b4:	21d0      	movs	r1, #208	; 0xd0
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7fc fc1e 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 80068bc:	f04f 33ff 	mov.w	r3, #4294967295
 80068c0:	9302      	str	r3, [sp, #8]
 80068c2:	2301      	movs	r3, #1
 80068c4:	9301      	str	r3, [sp, #4]
 80068c6:	f107 030f 	add.w	r3, r7, #15
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	2301      	movs	r3, #1
 80068ce:	221a      	movs	r2, #26
 80068d0:	21d0      	movs	r1, #208	; 0xd0
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f7fc fd0a 	bl	80032ec <HAL_I2C_Mem_Read>

if (data != 0x01) {
 80068d8:	7bfb      	ldrb	r3, [r7, #15]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d003      	beq.n	80068e6 <Mpu6050_Init+0xee>
	printf("config error \n");
 80068de:	4866      	ldr	r0, [pc, #408]	; (8006a78 <Mpu6050_Init+0x280>)
 80068e0:	f001 fb90 	bl	8008004 <puts>
 80068e4:	e007      	b.n	80068f6 <Mpu6050_Init+0xfe>
}else if (data == 0x01 ) {
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d104      	bne.n	80068f6 <Mpu6050_Init+0xfe>
	printf("config value : %d \n", data) ;
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	4619      	mov	r1, r3
 80068f0:	4862      	ldr	r0, [pc, #392]	; (8006a7c <Mpu6050_Init+0x284>)
 80068f2:	f001 fb21 	bl	8007f38 <iprintf>
}

// Sample rate divider
data = 0x04;
 80068f6:	2304      	movs	r3, #4
 80068f8:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, SMPLRT_DIV, 1, &data, 1, HAL_MAX_DELAY) ;
 80068fa:	f04f 33ff 	mov.w	r3, #4294967295
 80068fe:	9302      	str	r3, [sp, #8]
 8006900:	2301      	movs	r3, #1
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	f107 030f 	add.w	r3, r7, #15
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	2301      	movs	r3, #1
 800690c:	2219      	movs	r2, #25
 800690e:	21d0      	movs	r1, #208	; 0xd0
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7fc fbf1 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SMPLRT_DIV, 1, &data, 1, HAL_MAX_DELAY) ;
 8006916:	f04f 33ff 	mov.w	r3, #4294967295
 800691a:	9302      	str	r3, [sp, #8]
 800691c:	2301      	movs	r3, #1
 800691e:	9301      	str	r3, [sp, #4]
 8006920:	f107 030f 	add.w	r3, r7, #15
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	2301      	movs	r3, #1
 8006928:	2219      	movs	r2, #25
 800692a:	21d0      	movs	r1, #208	; 0xd0
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7fc fcdd 	bl	80032ec <HAL_I2C_Mem_Read>

if (data != 0x04) {
 8006932:	7bfb      	ldrb	r3, [r7, #15]
 8006934:	2b04      	cmp	r3, #4
 8006936:	d003      	beq.n	8006940 <Mpu6050_Init+0x148>
	printf("sample rate divider error \n");
 8006938:	4851      	ldr	r0, [pc, #324]	; (8006a80 <Mpu6050_Init+0x288>)
 800693a:	f001 fb63 	bl	8008004 <puts>
 800693e:	e007      	b.n	8006950 <Mpu6050_Init+0x158>
}else if (data == 0x04 ) {
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	2b04      	cmp	r3, #4
 8006944:	d104      	bne.n	8006950 <Mpu6050_Init+0x158>
	printf("sample rate divider value : %d \n", data) ;
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	4619      	mov	r1, r3
 800694a:	484e      	ldr	r0, [pc, #312]	; (8006a84 <Mpu6050_Init+0x28c>)
 800694c:	f001 faf4 	bl	8007f38 <iprintf>
}


// Gyro Config
data = 0x08;
 8006950:	2308      	movs	r3, #8
 8006952:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, GYRO_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8006954:	f04f 33ff 	mov.w	r3, #4294967295
 8006958:	9302      	str	r3, [sp, #8]
 800695a:	2301      	movs	r3, #1
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	f107 030f 	add.w	r3, r7, #15
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	2301      	movs	r3, #1
 8006966:	221b      	movs	r2, #27
 8006968:	21d0      	movs	r1, #208	; 0xd0
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7fc fbc4 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, GYRO_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 8006970:	f04f 33ff 	mov.w	r3, #4294967295
 8006974:	9302      	str	r3, [sp, #8]
 8006976:	2301      	movs	r3, #1
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	f107 030f 	add.w	r3, r7, #15
 800697e:	9300      	str	r3, [sp, #0]
 8006980:	2301      	movs	r3, #1
 8006982:	221b      	movs	r2, #27
 8006984:	21d0      	movs	r1, #208	; 0xd0
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7fc fcb0 	bl	80032ec <HAL_I2C_Mem_Read>

if (data != 0x08) {
 800698c:	7bfb      	ldrb	r3, [r7, #15]
 800698e:	2b08      	cmp	r3, #8
 8006990:	d003      	beq.n	800699a <Mpu6050_Init+0x1a2>
	printf("Gyro config error \n ");
 8006992:	483d      	ldr	r0, [pc, #244]	; (8006a88 <Mpu6050_Init+0x290>)
 8006994:	f001 fad0 	bl	8007f38 <iprintf>
 8006998:	e007      	b.n	80069aa <Mpu6050_Init+0x1b2>
}else if (data == 0x08 ) {
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	2b08      	cmp	r3, #8
 800699e:	d104      	bne.n	80069aa <Mpu6050_Init+0x1b2>
	printf("gyro config value : %d \n", data) ;
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
 80069a2:	4619      	mov	r1, r3
 80069a4:	4839      	ldr	r0, [pc, #228]	; (8006a8c <Mpu6050_Init+0x294>)
 80069a6:	f001 fac7 	bl	8007f38 <iprintf>
}

// Accl Config
data = 0x00;
 80069aa:	2300      	movs	r3, #0
 80069ac:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 80069ae:	f04f 33ff 	mov.w	r3, #4294967295
 80069b2:	9302      	str	r3, [sp, #8]
 80069b4:	2301      	movs	r3, #1
 80069b6:	9301      	str	r3, [sp, #4]
 80069b8:	f107 030f 	add.w	r3, r7, #15
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	2301      	movs	r3, #1
 80069c0:	221c      	movs	r2, #28
 80069c2:	21d0      	movs	r1, #208	; 0xd0
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7fc fb97 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &data, 1, HAL_MAX_DELAY) ;
 80069ca:	f04f 33ff 	mov.w	r3, #4294967295
 80069ce:	9302      	str	r3, [sp, #8]
 80069d0:	2301      	movs	r3, #1
 80069d2:	9301      	str	r3, [sp, #4]
 80069d4:	f107 030f 	add.w	r3, r7, #15
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	2301      	movs	r3, #1
 80069dc:	221c      	movs	r2, #28
 80069de:	21d0      	movs	r1, #208	; 0xd0
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f7fc fc83 	bl	80032ec <HAL_I2C_Mem_Read>

if (data != 0x00) {
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <Mpu6050_Init+0x1fc>
	printf("Accl config error \n");
 80069ec:	4828      	ldr	r0, [pc, #160]	; (8006a90 <Mpu6050_Init+0x298>)
 80069ee:	f001 fb09 	bl	8008004 <puts>
 80069f2:	e007      	b.n	8006a04 <Mpu6050_Init+0x20c>
}else if (data == 0x00 ) {
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d104      	bne.n	8006a04 <Mpu6050_Init+0x20c>
	printf("Accl config value : %d \n", data) ;
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
 80069fc:	4619      	mov	r1, r3
 80069fe:	4825      	ldr	r0, [pc, #148]	; (8006a94 <Mpu6050_Init+0x29c>)
 8006a00:	f001 fa9a 	bl	8007f38 <iprintf>
}

// signal path reset
data = 0x07 ;
 8006a04:	2307      	movs	r3, #7
 8006a06:	73fb      	strb	r3, [r7, #15]
HAL_I2C_Mem_Write(hi2c, MPU_ADDR, SIGNAL_PATH_RESET, 1, &data, 1, HAL_MAX_DELAY) ;
 8006a08:	f04f 33ff 	mov.w	r3, #4294967295
 8006a0c:	9302      	str	r3, [sp, #8]
 8006a0e:	2301      	movs	r3, #1
 8006a10:	9301      	str	r3, [sp, #4]
 8006a12:	f107 030f 	add.w	r3, r7, #15
 8006a16:	9300      	str	r3, [sp, #0]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	2268      	movs	r2, #104	; 0x68
 8006a1c:	21d0      	movs	r1, #208	; 0xd0
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f7fc fb6a 	bl	80030f8 <HAL_I2C_Mem_Write>
HAL_I2C_Mem_Read(hi2c, MPU_ADDR, SIGNAL_PATH_RESET, 1, &data, 1, HAL_MAX_DELAY) ;
 8006a24:	f04f 33ff 	mov.w	r3, #4294967295
 8006a28:	9302      	str	r3, [sp, #8]
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	9301      	str	r3, [sp, #4]
 8006a2e:	f107 030f 	add.w	r3, r7, #15
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	2301      	movs	r3, #1
 8006a36:	2268      	movs	r2, #104	; 0x68
 8006a38:	21d0      	movs	r1, #208	; 0xd0
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7fc fc56 	bl	80032ec <HAL_I2C_Mem_Read>
if (data != 0x07) {
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	2b07      	cmp	r3, #7
 8006a44:	d003      	beq.n	8006a4e <Mpu6050_Init+0x256>
	printf("(ignore) signal path reset error cannot read write only \n");
 8006a46:	4814      	ldr	r0, [pc, #80]	; (8006a98 <Mpu6050_Init+0x2a0>)
 8006a48:	f001 fadc 	bl	8008004 <puts>
}else if (data == 0x07 ) {
	printf("signal path reset value : %d \n", data) ;
}

}
 8006a4c:	e007      	b.n	8006a5e <Mpu6050_Init+0x266>
}else if (data == 0x07 ) {
 8006a4e:	7bfb      	ldrb	r3, [r7, #15]
 8006a50:	2b07      	cmp	r3, #7
 8006a52:	d104      	bne.n	8006a5e <Mpu6050_Init+0x266>
	printf("signal path reset value : %d \n", data) ;
 8006a54:	7bfb      	ldrb	r3, [r7, #15]
 8006a56:	4619      	mov	r1, r3
 8006a58:	4810      	ldr	r0, [pc, #64]	; (8006a9c <Mpu6050_Init+0x2a4>)
 8006a5a:	f001 fa6d 	bl	8007f38 <iprintf>
}
 8006a5e:	bf00      	nop
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	0800a978 	.word	0x0800a978
 8006a6c:	0800a988 	.word	0x0800a988
 8006a70:	0800a9a0 	.word	0x0800a9a0
 8006a74:	0800a9b4 	.word	0x0800a9b4
 8006a78:	0800a9cc 	.word	0x0800a9cc
 8006a7c:	0800a9dc 	.word	0x0800a9dc
 8006a80:	0800a9f0 	.word	0x0800a9f0
 8006a84:	0800aa0c 	.word	0x0800aa0c
 8006a88:	0800aa30 	.word	0x0800aa30
 8006a8c:	0800aa48 	.word	0x0800aa48
 8006a90:	0800aa64 	.word	0x0800aa64
 8006a94:	0800aa78 	.word	0x0800aa78
 8006a98:	0800aa94 	.word	0x0800aa94
 8006a9c:	0800aad0 	.word	0x0800aad0

08006aa0 <get_Accl>:

void get_Accl(I2C_HandleTypeDef *hi2c , MPU_Accl_Val_t * Accl_Data ){
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08a      	sub	sp, #40	; 0x28
 8006aa4:	af04      	add	r7, sp, #16
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]

	uint8_t data [6];
	int16_t accel_x = 0 ;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	82fb      	strh	r3, [r7, #22]
	int16_t accel_y = 0 ;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	82bb      	strh	r3, [r7, #20]
	int16_t accel_z = 0 ;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	827b      	strh	r3, [r7, #18]

	HAL_I2C_Mem_Read(hi2c, MPU_ADDR,ACCEL_XOUT_H , 1, data, 6, HAL_MAX_DELAY) ;
 8006ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aba:	9302      	str	r3, [sp, #8]
 8006abc:	2306      	movs	r3, #6
 8006abe:	9301      	str	r3, [sp, #4]
 8006ac0:	f107 030c 	add.w	r3, r7, #12
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	223b      	movs	r2, #59	; 0x3b
 8006aca:	21d0      	movs	r1, #208	; 0xd0
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f7fc fc0d 	bl	80032ec <HAL_I2C_Mem_Read>

	accel_x = data[0] << 8 | data[1] ;
 8006ad2:	7b3b      	ldrb	r3, [r7, #12]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	b21a      	sxth	r2, r3
 8006ad8:	7b7b      	ldrb	r3, [r7, #13]
 8006ada:	b21b      	sxth	r3, r3
 8006adc:	4313      	orrs	r3, r2
 8006ade:	82fb      	strh	r3, [r7, #22]
	accel_y = data[2] << 8 | data[3] ;
 8006ae0:	7bbb      	ldrb	r3, [r7, #14]
 8006ae2:	021b      	lsls	r3, r3, #8
 8006ae4:	b21a      	sxth	r2, r3
 8006ae6:	7bfb      	ldrb	r3, [r7, #15]
 8006ae8:	b21b      	sxth	r3, r3
 8006aea:	4313      	orrs	r3, r2
 8006aec:	82bb      	strh	r3, [r7, #20]
    accel_z = data[4] << 8 | data[5] ;
 8006aee:	7c3b      	ldrb	r3, [r7, #16]
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	b21a      	sxth	r2, r3
 8006af4:	7c7b      	ldrb	r3, [r7, #17]
 8006af6:	b21b      	sxth	r3, r3
 8006af8:	4313      	orrs	r3, r2
 8006afa:	827b      	strh	r3, [r7, #18]

    Accl_Data->pitch = (float)( (float)accel_x  / (float)16384 )*(float)9.8 ;
 8006afc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fa f8cb 	bl	8000c9c <__aeabi_i2f>
 8006b06:	4603      	mov	r3, r0
 8006b08:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7fa f9cd 	bl	8000eac <__aeabi_fdiv>
 8006b12:	4603      	mov	r3, r0
 8006b14:	4919      	ldr	r1, [pc, #100]	; (8006b7c <get_Accl+0xdc>)
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fa f914 	bl	8000d44 <__aeabi_fmul>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	461a      	mov	r2, r3
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	601a      	str	r2, [r3, #0]
    Accl_Data->roll  = (float)( (float)accel_y  / (float)16384 )*(float)9.8 ;
 8006b24:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7fa f8b7 	bl	8000c9c <__aeabi_i2f>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7fa f9b9 	bl	8000eac <__aeabi_fdiv>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	490f      	ldr	r1, [pc, #60]	; (8006b7c <get_Accl+0xdc>)
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fa f900 	bl	8000d44 <__aeabi_fmul>
 8006b44:	4603      	mov	r3, r0
 8006b46:	461a      	mov	r2, r3
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	605a      	str	r2, [r3, #4]
    Accl_Data->yaw   = (float)( (float)accel_z  / (float)16384 )*(float)9.8 ;
 8006b4c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7fa f8a3 	bl	8000c9c <__aeabi_i2f>
 8006b56:	4603      	mov	r3, r0
 8006b58:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7fa f9a5 	bl	8000eac <__aeabi_fdiv>
 8006b62:	4603      	mov	r3, r0
 8006b64:	4905      	ldr	r1, [pc, #20]	; (8006b7c <get_Accl+0xdc>)
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7fa f8ec 	bl	8000d44 <__aeabi_fmul>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	461a      	mov	r2, r3
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	609a      	str	r2, [r3, #8]

	printf("[DEBUG] pitch_a: %0.1lf ,roll_a=  %0.1lf ,yaw_a=  %0.1lf \n" , Accl_Data->pitch , Accl_Data->roll, Accl_Data->yaw);
#endif


}
 8006b74:	bf00      	nop
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	411ccccd 	.word	0x411ccccd

08006b80 <get_gyro>:

void get_gyro(I2C_HandleTypeDef *hi2c , MPU_Gyro_Val_t * Gyro_Data , MPU_Gyro_calib_t * Calib_Data) {
 8006b80:	b5b0      	push	{r4, r5, r7, lr}
 8006b82:	b08c      	sub	sp, #48	; 0x30
 8006b84:	af04      	add	r7, sp, #16
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	607a      	str	r2, [r7, #4]

	uint8_t data [6];
	int16_t gyro_x = 0 ;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	83fb      	strh	r3, [r7, #30]
	int16_t gyro_y = 0 ;
 8006b90:	2300      	movs	r3, #0
 8006b92:	83bb      	strh	r3, [r7, #28]
	int16_t gyro_z = 0 ;
 8006b94:	2300      	movs	r3, #0
 8006b96:	837b      	strh	r3, [r7, #26]

	HAL_I2C_Mem_Read(hi2c, MPU_ADDR,GYRO_XOUT_H , 1, data, 6, HAL_MAX_DELAY) ;
 8006b98:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9c:	9302      	str	r3, [sp, #8]
 8006b9e:	2306      	movs	r3, #6
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	f107 0314 	add.w	r3, r7, #20
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	2301      	movs	r3, #1
 8006baa:	2243      	movs	r2, #67	; 0x43
 8006bac:	21d0      	movs	r1, #208	; 0xd0
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f7fc fb9c 	bl	80032ec <HAL_I2C_Mem_Read>

	gyro_x = data[0] << 8 | data[1] ;
 8006bb4:	7d3b      	ldrb	r3, [r7, #20]
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	b21a      	sxth	r2, r3
 8006bba:	7d7b      	ldrb	r3, [r7, #21]
 8006bbc:	b21b      	sxth	r3, r3
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	83fb      	strh	r3, [r7, #30]
    gyro_y = data[2] << 8 | data[3] ;
 8006bc2:	7dbb      	ldrb	r3, [r7, #22]
 8006bc4:	021b      	lsls	r3, r3, #8
 8006bc6:	b21a      	sxth	r2, r3
 8006bc8:	7dfb      	ldrb	r3, [r7, #23]
 8006bca:	b21b      	sxth	r3, r3
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	83bb      	strh	r3, [r7, #28]
	gyro_z = data[4] << 8 | data[5] ;
 8006bd0:	7e3b      	ldrb	r3, [r7, #24]
 8006bd2:	021b      	lsls	r3, r3, #8
 8006bd4:	b21a      	sxth	r2, r3
 8006bd6:	7e7b      	ldrb	r3, [r7, #25]
 8006bd8:	b21b      	sxth	r3, r3
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	837b      	strh	r3, [r7, #26]

	Gyro_Data->pitch = ( gyro_x  / 65.5 ) - Calib_Data->pitch ;
 8006bde:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7f9 fc0e 	bl	8000404 <__aeabi_i2d>
 8006be8:	a333      	add	r3, pc, #204	; (adr r3, 8006cb8 <get_gyro+0x138>)
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	f7f9 fd9d 	bl	800072c <__aeabi_ddiv>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	4614      	mov	r4, r2
 8006bf8:	461d      	mov	r5, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7f9 fc12 	bl	8000428 <__aeabi_f2d>
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	4620      	mov	r0, r4
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	f7f9 faac 	bl	8000168 <__aeabi_dsub>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	4610      	mov	r0, r2
 8006c16:	4619      	mov	r1, r3
 8006c18:	f7f9 ff36 	bl	8000a88 <__aeabi_d2f>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	601a      	str	r2, [r3, #0]
	Gyro_Data->roll  = ( gyro_y  / 65.5 ) - Calib_Data->roll;
 8006c22:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7f9 fbec 	bl	8000404 <__aeabi_i2d>
 8006c2c:	a322      	add	r3, pc, #136	; (adr r3, 8006cb8 <get_gyro+0x138>)
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	f7f9 fd7b 	bl	800072c <__aeabi_ddiv>
 8006c36:	4602      	mov	r2, r0
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4614      	mov	r4, r2
 8006c3c:	461d      	mov	r5, r3
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7f9 fbf0 	bl	8000428 <__aeabi_f2d>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	4629      	mov	r1, r5
 8006c50:	f7f9 fa8a 	bl	8000168 <__aeabi_dsub>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4610      	mov	r0, r2
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	f7f9 ff14 	bl	8000a88 <__aeabi_d2f>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	605a      	str	r2, [r3, #4]
	Gyro_Data->yaw   = ( gyro_z  / 65.5 ) - Calib_Data->yaw ;
 8006c66:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7f9 fbca 	bl	8000404 <__aeabi_i2d>
 8006c70:	a311      	add	r3, pc, #68	; (adr r3, 8006cb8 <get_gyro+0x138>)
 8006c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c76:	f7f9 fd59 	bl	800072c <__aeabi_ddiv>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4614      	mov	r4, r2
 8006c80:	461d      	mov	r5, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7f9 fbce 	bl	8000428 <__aeabi_f2d>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	460b      	mov	r3, r1
 8006c90:	4620      	mov	r0, r4
 8006c92:	4629      	mov	r1, r5
 8006c94:	f7f9 fa68 	bl	8000168 <__aeabi_dsub>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	f7f9 fef2 	bl	8000a88 <__aeabi_d2f>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	609a      	str	r2, [r3, #8]
#if DEBUG_mpu

	printf("[DEBUG] pitch: %0.1lf ,roll=  %0.1lf ,yaw=  %0.1lf \n" , Gyro_Data->pitch , Gyro_Data->roll, Gyro_Data->yaw);
#endif

}
 8006caa:	bf00      	nop
 8006cac:	3720      	adds	r7, #32
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	f3af 8000 	nop.w
 8006cb8:	00000000 	.word	0x00000000
 8006cbc:	40506000 	.word	0x40506000

08006cc0 <gyro_calibrate>:

void gyro_calibrate (I2C_HandleTypeDef *hi2c , MPU_Gyro_calib_t * Calib_Data){
 8006cc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006cc4:	b094      	sub	sp, #80	; 0x50
 8006cc6:	af04      	add	r7, sp, #16
 8006cc8:	6078      	str	r0, [r7, #4]
 8006cca:	6039      	str	r1, [r7, #0]
	uint8_t data [6];
	int16_t gyro_x = 0 ;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t gyro_y = 0 ;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t gyro_z = 0 ;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	843b      	strh	r3, [r7, #32]

	float pitch , yaw , roll ;
	double pitch_cal =  0, yaw_cal =  0, roll_cal = 0;
 8006cd8:	f04f 0200 	mov.w	r2, #0
 8006cdc:	f04f 0300 	mov.w	r3, #0
 8006ce0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8006ce4:	f04f 0200 	mov.w	r2, #0
 8006ce8:	f04f 0300 	mov.w	r3, #0
 8006cec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006cf0:	f04f 0200 	mov.w	r2, #0
 8006cf4:	f04f 0300 	mov.w	r3, #0
 8006cf8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,16000  );
 8006cfc:	4b8a      	ldr	r3, [pc, #552]	; (8006f28 <gyro_calibrate+0x268>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8006d04:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4) ;
 8006d06:	210c      	movs	r1, #12
 8006d08:	4887      	ldr	r0, [pc, #540]	; (8006f28 <gyro_calibrate+0x268>)
 8006d0a:	f7fe faff 	bl	800530c <HAL_TIM_PWM_Start>
	printf("/////////// CALIBRATING GYRO \\\\\\\\\\\\\\\\\\\\ \n") ;
 8006d0e:	4887      	ldr	r0, [pc, #540]	; (8006f2c <gyro_calibrate+0x26c>)
 8006d10:	f001 f978 	bl	8008004 <puts>
	for (uint16_t i = 0; i  < 4000 ; i++) {
 8006d14:	2300      	movs	r3, #0
 8006d16:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006d18:	e085      	b.n	8006e26 <gyro_calibrate+0x166>

		// needed to communicate with i2c based devices like gyroscope mpu6050
	   HAL_I2C_Mem_Read(hi2c, MPU_ADDR,GYRO_XOUT_H , 1, data, 6, HAL_MAX_DELAY) ;
 8006d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1e:	9302      	str	r3, [sp, #8]
 8006d20:	2306      	movs	r3, #6
 8006d22:	9301      	str	r3, [sp, #4]
 8006d24:	f107 030c 	add.w	r3, r7, #12
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	2243      	movs	r2, #67	; 0x43
 8006d2e:	21d0      	movs	r1, #208	; 0xd0
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f7fc fadb 	bl	80032ec <HAL_I2C_Mem_Read>

	   gyro_x = data[0] << 8 | data[1] ;
 8006d36:	7b3b      	ldrb	r3, [r7, #12]
 8006d38:	021b      	lsls	r3, r3, #8
 8006d3a:	b21a      	sxth	r2, r3
 8006d3c:	7b7b      	ldrb	r3, [r7, #13]
 8006d3e:	b21b      	sxth	r3, r3
 8006d40:	4313      	orrs	r3, r2
 8006d42:	84bb      	strh	r3, [r7, #36]	; 0x24
	   gyro_y = data[2] << 8 | data[3] ;
 8006d44:	7bbb      	ldrb	r3, [r7, #14]
 8006d46:	021b      	lsls	r3, r3, #8
 8006d48:	b21a      	sxth	r2, r3
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	b21b      	sxth	r3, r3
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	847b      	strh	r3, [r7, #34]	; 0x22
	   gyro_z = data[4] << 8 | data[5] ;
 8006d52:	7c3b      	ldrb	r3, [r7, #16]
 8006d54:	021b      	lsls	r3, r3, #8
 8006d56:	b21a      	sxth	r2, r3
 8006d58:	7c7b      	ldrb	r3, [r7, #17]
 8006d5a:	b21b      	sxth	r3, r3
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	843b      	strh	r3, [r7, #32]

	   pitch = gyro_x  / 65.5 ; // change in x
 8006d60:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7f9 fb4d 	bl	8000404 <__aeabi_i2d>
 8006d6a:	a36d      	add	r3, pc, #436	; (adr r3, 8006f20 <gyro_calibrate+0x260>)
 8006d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d70:	f7f9 fcdc 	bl	800072c <__aeabi_ddiv>
 8006d74:	4602      	mov	r2, r0
 8006d76:	460b      	mov	r3, r1
 8006d78:	4610      	mov	r0, r2
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	f7f9 fe84 	bl	8000a88 <__aeabi_d2f>
 8006d80:	4603      	mov	r3, r0
 8006d82:	61fb      	str	r3, [r7, #28]
	   roll  = gyro_y  / 65.5 ;	// change in y
 8006d84:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7f9 fb3b 	bl	8000404 <__aeabi_i2d>
 8006d8e:	a364      	add	r3, pc, #400	; (adr r3, 8006f20 <gyro_calibrate+0x260>)
 8006d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d94:	f7f9 fcca 	bl	800072c <__aeabi_ddiv>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	4610      	mov	r0, r2
 8006d9e:	4619      	mov	r1, r3
 8006da0:	f7f9 fe72 	bl	8000a88 <__aeabi_d2f>
 8006da4:	4603      	mov	r3, r0
 8006da6:	61bb      	str	r3, [r7, #24]
	   yaw   = gyro_z  / 65.5 ;	// change in z
 8006da8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7f9 fb29 	bl	8000404 <__aeabi_i2d>
 8006db2:	a35b      	add	r3, pc, #364	; (adr r3, 8006f20 <gyro_calibrate+0x260>)
 8006db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db8:	f7f9 fcb8 	bl	800072c <__aeabi_ddiv>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4610      	mov	r0, r2
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	f7f9 fe60 	bl	8000a88 <__aeabi_d2f>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	617b      	str	r3, [r7, #20]

	   pitch_cal += pitch ;  // this means pitch_cal = pitch + pitch_cal
 8006dcc:	69f8      	ldr	r0, [r7, #28]
 8006dce:	f7f9 fb2b 	bl	8000428 <__aeabi_f2d>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006dda:	f7f9 f9c7 	bl	800016c <__adddf3>
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	   roll_cal += roll ;
 8006de6:	69b8      	ldr	r0, [r7, #24]
 8006de8:	f7f9 fb1e 	bl	8000428 <__aeabi_f2d>
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006df4:	f7f9 f9ba 	bl	800016c <__adddf3>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	   yaw_cal += yaw ;
 8006e00:	6978      	ldr	r0, [r7, #20]
 8006e02:	f7f9 fb11 	bl	8000428 <__aeabi_f2d>
 8006e06:	4602      	mov	r2, r0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e0e:	f7f9 f9ad 	bl	800016c <__adddf3>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	   HAL_Delay(1) ;
 8006e1a:	2001      	movs	r0, #1
 8006e1c:	f7fb fd5a 	bl	80028d4 <HAL_Delay>
	for (uint16_t i = 0; i  < 4000 ; i++) {
 8006e20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e22:	3301      	adds	r3, #1
 8006e24:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006e26:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e28:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8006e2c:	f4ff af75 	bcc.w	8006d1a <gyro_calibrate+0x5a>
	}

	// taking average
	pitch_cal = pitch_cal/ 4000  ;
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	4b3e      	ldr	r3, [pc, #248]	; (8006f30 <gyro_calibrate+0x270>)
 8006e36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006e3a:	f7f9 fc77 	bl	800072c <__aeabi_ddiv>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	roll_cal  = roll_cal / 4000  ;
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	4b39      	ldr	r3, [pc, #228]	; (8006f30 <gyro_calibrate+0x270>)
 8006e4c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006e50:	f7f9 fc6c 	bl	800072c <__aeabi_ddiv>
 8006e54:	4602      	mov	r2, r0
 8006e56:	460b      	mov	r3, r1
 8006e58:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	yaw_cal   = yaw_cal  / 4000  ;
 8006e5c:	f04f 0200 	mov.w	r2, #0
 8006e60:	4b33      	ldr	r3, [pc, #204]	; (8006f30 <gyro_calibrate+0x270>)
 8006e62:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e66:	f7f9 fc61 	bl	800072c <__aeabi_ddiv>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	printf("cal values are  %lf , %lf , %lf \n" , pitch_cal , roll_cal , yaw_cal);
 8006e72:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006e76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e7e:	e9cd 2300 	strd	r2, r3, [sp]
 8006e82:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e86:	482b      	ldr	r0, [pc, #172]	; (8006f34 <gyro_calibrate+0x274>)
 8006e88:	f001 f856 	bl	8007f38 <iprintf>

	Calib_Data->pitch = pitch_cal ;
 8006e8c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006e90:	f7f9 fdfa 	bl	8000a88 <__aeabi_d2f>
 8006e94:	4602      	mov	r2, r0
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	601a      	str	r2, [r3, #0]
	Calib_Data->roll  = roll_cal;
 8006e9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006e9e:	f7f9 fdf3 	bl	8000a88 <__aeabi_d2f>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	605a      	str	r2, [r3, #4]
	Calib_Data->yaw   = yaw_cal;
 8006ea8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006eac:	f7f9 fdec 	bl	8000a88 <__aeabi_d2f>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	609a      	str	r2, [r3, #8]

	printf("cal values are =  pitch : %lf ,roll: %lf ,yaw: %lf \n" , Calib_Data->pitch ,Calib_Data->roll , Calib_Data->yaw);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7f9 fab4 	bl	8000428 <__aeabi_f2d>
 8006ec0:	4680      	mov	r8, r0
 8006ec2:	4689      	mov	r9, r1
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7f9 faad 	bl	8000428 <__aeabi_f2d>
 8006ece:	4604      	mov	r4, r0
 8006ed0:	460d      	mov	r5, r1
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7f9 faa6 	bl	8000428 <__aeabi_f2d>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ee4:	e9cd 4500 	strd	r4, r5, [sp]
 8006ee8:	4642      	mov	r2, r8
 8006eea:	464b      	mov	r3, r9
 8006eec:	4812      	ldr	r0, [pc, #72]	; (8006f38 <gyro_calibrate+0x278>)
 8006eee:	f001 f823 	bl	8007f38 <iprintf>

	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_4 ,0);
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	; (8006f28 <gyro_calibrate+0x268>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3 , TIM_CHANNEL_3 ,32000);
 8006efa:	4b0b      	ldr	r3, [pc, #44]	; (8006f28 <gyro_calibrate+0x268>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8006f02:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3) ;
 8006f04:	2108      	movs	r1, #8
 8006f06:	4808      	ldr	r0, [pc, #32]	; (8006f28 <gyro_calibrate+0x268>)
 8006f08:	f7fe fa00 	bl	800530c <HAL_TIM_PWM_Start>
printf("/////////////// DONE GYRO CALIBRATION \\\\\\\\\\\\\\\\\\\\ \n") ;
 8006f0c:	480b      	ldr	r0, [pc, #44]	; (8006f3c <gyro_calibrate+0x27c>)
 8006f0e:	f001 f879 	bl	8008004 <puts>

	}
	printf("[DEBUG] ///////// SAMPLE DATA END \\\\\\\\\\\ \n") ;
#endif

}
 8006f12:	bf00      	nop
 8006f14:	3740      	adds	r7, #64	; 0x40
 8006f16:	46bd      	mov	sp, r7
 8006f18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006f1c:	f3af 8000 	nop.w
 8006f20:	00000000 	.word	0x00000000
 8006f24:	40506000 	.word	0x40506000
 8006f28:	20000334 	.word	0x20000334
 8006f2c:	0800aaf0 	.word	0x0800aaf0
 8006f30:	40af4000 	.word	0x40af4000
 8006f34:	0800ab1c 	.word	0x0800ab1c
 8006f38:	0800ab40 	.word	0x0800ab40
 8006f3c:	0800ab78 	.word	0x0800ab78

08006f40 <pid_init>:
 */

#include "pid.h"


void pid_init(pidController_t* pidController) {
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
pidController->prevErrro      = 0 ;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f04f 0200 	mov.w	r2, #0
 8006f4e:	615a      	str	r2, [r3, #20]
pidController->prevMeasurment = 0 ;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	619a      	str	r2, [r3, #24]
pidController->intgrator 	  = 0 ;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	61da      	str	r2, [r3, #28]
pidController->derevative 	  = 0 ;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f04f 0200 	mov.w	r2, #0
 8006f66:	621a      	str	r2, [r3, #32]
pidController->out      	  = 0 ;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	635a      	str	r2, [r3, #52]	; 0x34

}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bc80      	pop	{r7}
 8006f78:	4770      	bx	lr

08006f7a <pid_update>:


float pid_update(pidController_t* pidController , float setPoint ,float measuremnt ) {
 8006f7a:	b5b0      	push	{r4, r5, r7, lr}
 8006f7c:	b086      	sub	sp, #24
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]

	// get the Error
	float error = setPoint - measuremnt ;
 8006f86:	6879      	ldr	r1, [r7, #4]
 8006f88:	68b8      	ldr	r0, [r7, #8]
 8006f8a:	f7f9 fdd1 	bl	8000b30 <__aeabi_fsub>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	617b      	str	r3, [r7, #20]
	// proportional controller
	float proportional = error*pidController->p_gain ;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4619      	mov	r1, r3
 8006f98:	6978      	ldr	r0, [r7, #20]
 8006f9a:	f7f9 fed3 	bl	8000d44 <__aeabi_fmul>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	613b      	str	r3, [r7, #16]

	// integrator controller
	pidController->intgrator = pidController->intgrator + ((pidController->i_gain*pidController->sampling_time)/ 2)*(error + pidController->prevErrro) ;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	69dc      	ldr	r4, [r3, #28]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	4619      	mov	r1, r3
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	f7f9 fec7 	bl	8000d44 <__aeabi_fmul>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7f9 ff75 	bl	8000eac <__aeabi_fdiv>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	461d      	mov	r5, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	6979      	ldr	r1, [r7, #20]
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f7f9 fdb1 	bl	8000b34 <__addsf3>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f7f9 feb4 	bl	8000d44 <__aeabi_fmul>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	4619      	mov	r1, r3
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f7f9 fda7 	bl	8000b34 <__addsf3>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	461a      	mov	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	61da      	str	r2, [r3, #28]
	// integral anti wind up
	// clamping the integrator
	if (pidController->intgrator  > pidController->limitMaxInt ) {
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	69da      	ldr	r2, [r3, #28]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	f7fa f85f 	bl	80010bc <__aeabi_fcmpgt>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d004      	beq.n	800700e <pid_update+0x94>
		pidController->intgrator = pidController->limitMaxInt  ;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	61da      	str	r2, [r3, #28]
 800700c:	e00e      	b.n	800702c <pid_update+0xb2>
	}else if (pidController->intgrator < pidController->limitMinInt) {
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	69da      	ldr	r2, [r3, #28]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f7fa f831 	bl	8001080 <__aeabi_fcmplt>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d003      	beq.n	800702c <pid_update+0xb2>
		pidController->intgrator = pidController->limitMinInt ;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	61da      	str	r2, [r3, #28]
	}

	// Derivative controller using derevative on measurement
	pidController->derevative = -((2*pidController->d_gain)*(measuremnt -pidController->prevMeasurment)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	4619      	mov	r1, r3
 8007032:	4618      	mov	r0, r3
 8007034:	f7f9 fd7e 	bl	8000b34 <__addsf3>
 8007038:	4603      	mov	r3, r0
 800703a:	461c      	mov	r4, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7f9 fd74 	bl	8000b30 <__aeabi_fsub>
 8007048:	4603      	mov	r3, r0
 800704a:	4619      	mov	r1, r3
 800704c:	4620      	mov	r0, r4
 800704e:	f7f9 fe79 	bl	8000d44 <__aeabi_fmul>
 8007052:	4603      	mov	r3, r0
 8007054:	461d      	mov	r5, r3
								+ pidController->derevative*(2*pidController->filter_sampling_time - pidController->sampling_time))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6a1c      	ldr	r4, [r3, #32]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	4619      	mov	r1, r3
 8007060:	4618      	mov	r0, r3
 8007062:	f7f9 fd67 	bl	8000b34 <__addsf3>
 8007066:	4603      	mov	r3, r0
 8007068:	461a      	mov	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	4619      	mov	r1, r3
 8007070:	4610      	mov	r0, r2
 8007072:	f7f9 fd5d 	bl	8000b30 <__aeabi_fsub>
 8007076:	4603      	mov	r3, r0
 8007078:	4619      	mov	r1, r3
 800707a:	4620      	mov	r0, r4
 800707c:	f7f9 fe62 	bl	8000d44 <__aeabi_fmul>
 8007080:	4603      	mov	r3, r0
 8007082:	4619      	mov	r1, r3
 8007084:	4628      	mov	r0, r5
 8007086:	f7f9 fd55 	bl	8000b34 <__addsf3>
 800708a:	4603      	mov	r3, r0
	pidController->derevative = -((2*pidController->d_gain)*(measuremnt -pidController->prevMeasurment)
 800708c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
								/ (pidController->sampling_time + 2*pidController->filter_sampling_time) ;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	68dd      	ldr	r5, [r3, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	4619      	mov	r1, r3
 800709a:	4618      	mov	r0, r3
 800709c:	f7f9 fd4a 	bl	8000b34 <__addsf3>
 80070a0:	4603      	mov	r3, r0
 80070a2:	4619      	mov	r1, r3
 80070a4:	4628      	mov	r0, r5
 80070a6:	f7f9 fd45 	bl	8000b34 <__addsf3>
 80070aa:	4603      	mov	r3, r0
 80070ac:	4619      	mov	r1, r3
 80070ae:	4620      	mov	r0, r4
 80070b0:	f7f9 fefc 	bl	8000eac <__aeabi_fdiv>
 80070b4:	4603      	mov	r3, r0
 80070b6:	461a      	mov	r2, r3
	pidController->derevative = -((2*pidController->d_gain)*(measuremnt -pidController->prevMeasurment)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	621a      	str	r2, [r3, #32]

	// compute the final output
	pidController->out = proportional + pidController->intgrator + pidController->derevative ;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	69db      	ldr	r3, [r3, #28]
 80070c0:	6939      	ldr	r1, [r7, #16]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7f9 fd36 	bl	8000b34 <__addsf3>
 80070c8:	4603      	mov	r3, r0
 80070ca:	461a      	mov	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	4619      	mov	r1, r3
 80070d2:	4610      	mov	r0, r2
 80070d4:	f7f9 fd2e 	bl	8000b34 <__addsf3>
 80070d8:	4603      	mov	r3, r0
 80070da:	461a      	mov	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	635a      	str	r2, [r3, #52]	; 0x34

	// set the limits
   if (pidController->out > pidController->limitMax) {
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	4619      	mov	r1, r3
 80070ea:	4610      	mov	r0, r2
 80070ec:	f7f9 ffe6 	bl	80010bc <__aeabi_fcmpgt>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d004      	beq.n	8007100 <pid_update+0x186>

		pidController->out = pidController->limitMax;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	635a      	str	r2, [r3, #52]	; 0x34
 80070fe:	e00e      	b.n	800711e <pid_update+0x1a4>

	} else if (pidController->out < pidController->limitMin) {
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007108:	4619      	mov	r1, r3
 800710a:	4610      	mov	r0, r2
 800710c:	f7f9 ffb8 	bl	8001080 <__aeabi_fcmplt>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d003      	beq.n	800711e <pid_update+0x1a4>

		pidController->out = pidController->limitMin;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	635a      	str	r2, [r3, #52]	; 0x34

	}
pidController->prevErrro = error ;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	615a      	str	r2, [r3, #20]
pidController->prevMeasurment = measuremnt;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	619a      	str	r2, [r3, #24]

}
 800712a:	bf00      	nop
 800712c:	4618      	mov	r0, r3
 800712e:	3718      	adds	r7, #24
 8007130:	46bd      	mov	sp, r7
 8007132:	bdb0      	pop	{r4, r5, r7, pc}

08007134 <lora_read_reg>:
#include "lora.h"
#include <string.h>

uint8_t packetIndex;

uint8_t lora_read_reg(lora_t * module, uint8_t addr) {
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	460b      	mov	r3, r1
 800713e:	70fb      	strb	r3, [r7, #3]
	uint8_t txByte = addr & 0x7f;
 8007140:	78fb      	ldrb	r3, [r7, #3]
 8007142:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007146:	b2db      	uxtb	r3, r3
 8007148:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800714a:	2300      	movs	r3, #0
 800714c:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_RESET);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6958      	ldr	r0, [r3, #20]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	b29b      	uxth	r3, r3
 800715c:	2200      	movs	r2, #0
 800715e:	4619      	mov	r1, r3
 8007160:	f7fb fe6e 	bl	8002e40 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(module->pin->spi, &txByte, 1, 1000);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	6998      	ldr	r0, [r3, #24]
 800716a:	f107 010f 	add.w	r1, r7, #15
 800716e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007172:	2201      	movs	r2, #1
 8007174:	f7fd fb6a 	bl	800484c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 8007178:	bf00      	nop
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	4618      	mov	r0, r3
 8007182:	f7fd ff6e 	bl	8005062 <HAL_SPI_GetState>
 8007186:	4603      	mov	r3, r0
 8007188:	2b01      	cmp	r3, #1
 800718a:	d1f6      	bne.n	800717a <lora_read_reg+0x46>
	
	HAL_SPI_Receive(module->pin->spi,&rxByte, 1, 1000);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6998      	ldr	r0, [r3, #24]
 8007192:	f107 010e 	add.w	r1, r7, #14
 8007196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800719a:	2201      	movs	r2, #1
 800719c:	f7fd fc99 	bl	8004ad2 <HAL_SPI_Receive>
	while(HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 80071a0:	bf00      	nop
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7fd ff5a 	bl	8005062 <HAL_SPI_GetState>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d1f6      	bne.n	80071a2 <lora_read_reg+0x6e>
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_SET);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6958      	ldr	r0, [r3, #20]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	2201      	movs	r2, #1
 80071c4:	4619      	mov	r1, r3
 80071c6:	f7fb fe3b 	bl	8002e40 <HAL_GPIO_WritePin>
	return rxByte;
 80071ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <lora_write_reg>:

void lora_write_reg(lora_t * module, uint8_t addr, uint8_t cmd){
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	460b      	mov	r3, r1
 80071de:	70fb      	strb	r3, [r7, #3]
 80071e0:	4613      	mov	r3, r2
 80071e2:	70bb      	strb	r3, [r7, #2]
	uint8_t add = addr | 0x80;
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_RESET);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6958      	ldr	r0, [r3, #20]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	2200      	movs	r2, #0
 80071fe:	4619      	mov	r1, r3
 8007200:	f7fb fe1e 	bl	8002e40 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(module->pin->spi, &add, 1, 1000);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6998      	ldr	r0, [r3, #24]
 800720a:	f107 010f 	add.w	r1, r7, #15
 800720e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007212:	2201      	movs	r2, #1
 8007214:	f7fd fb1a 	bl	800484c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 8007218:	bf00      	nop
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	4618      	mov	r0, r3
 8007222:	f7fd ff1e 	bl	8005062 <HAL_SPI_GetState>
 8007226:	4603      	mov	r3, r0
 8007228:	2b01      	cmp	r3, #1
 800722a:	d1f6      	bne.n	800721a <lora_write_reg+0x46>
	HAL_SPI_Transmit(module->pin->spi, &cmd, 1, 1000);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	6998      	ldr	r0, [r3, #24]
 8007232:	1cb9      	adds	r1, r7, #2
 8007234:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007238:	2201      	movs	r2, #1
 800723a:	f7fd fb07 	bl	800484c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(module->pin->spi) != HAL_SPI_STATE_READY);
 800723e:	bf00      	nop
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	4618      	mov	r0, r3
 8007248:	f7fd ff0b 	bl	8005062 <HAL_SPI_GetState>
 800724c:	4603      	mov	r3, r0
 800724e:	2b01      	cmp	r3, #1
 8007250:	d1f6      	bne.n	8007240 <lora_write_reg+0x6c>
	HAL_GPIO_WritePin(module->pin->nss.port, module->pin->nss.pin,GPIO_PIN_SET);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	6958      	ldr	r0, [r3, #20]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	b29b      	uxth	r3, r3
 8007260:	2201      	movs	r2, #1
 8007262:	4619      	mov	r1, r3
 8007264:	f7fb fdec 	bl	8002e40 <HAL_GPIO_WritePin>
}
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <lora_init>:

uint8_t lora_init(lora_t * module){
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
	uint8_t ret;
	HAL_GPIO_WritePin(module->pin->reset.port, module->pin->reset.pin, GPIO_PIN_RESET);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6858      	ldr	r0, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	b29b      	uxth	r3, r3
 8007286:	2200      	movs	r2, #0
 8007288:	4619      	mov	r1, r3
 800728a:	f7fb fdd9 	bl	8002e40 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800728e:	200a      	movs	r0, #10
 8007290:	f7fb fb20 	bl	80028d4 <HAL_Delay>
  HAL_GPIO_WritePin(module->pin->reset.port, module->pin->reset.pin, GPIO_PIN_SET);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6858      	ldr	r0, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	2201      	movs	r2, #1
 80072a4:	4619      	mov	r1, r3
 80072a6:	f7fb fdcb 	bl	8002e40 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80072aa:	200a      	movs	r0, #10
 80072ac:	f7fb fb12 	bl	80028d4 <HAL_Delay>
	
	ret = lora_read_reg(module, REG_VERSION);
 80072b0:	2142      	movs	r1, #66	; 0x42
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f7ff ff3e 	bl	8007134 <lora_read_reg>
 80072b8:	4603      	mov	r3, r0
 80072ba:	73fb      	strb	r3, [r7, #15]
	if(ret != 0x12){
 80072bc:	7bfb      	ldrb	r3, [r7, #15]
 80072be:	2b12      	cmp	r3, #18
 80072c0:	d006      	beq.n	80072d0 <lora_init+0x60>
		printf("%d \n" ,ret );
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	4619      	mov	r1, r3
 80072c6:	4820      	ldr	r0, [pc, #128]	; (8007348 <lora_init+0xd8>)
 80072c8:	f000 fe36 	bl	8007f38 <iprintf>
		return 1;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e037      	b.n	8007340 <lora_init+0xd0>
	}
	lora_write_reg(module, REG_OP_MODE, (MODE_LONG_RANGE_MODE | MODE_SLEEP));
 80072d0:	2280      	movs	r2, #128	; 0x80
 80072d2:	2101      	movs	r1, #1
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7ff ff7d 	bl	80071d4 <lora_write_reg>
	//lora_write_reg(module, REG_FRF_MSB, 0x6C);
	//lora_write_reg(module, REG_FRF_MID, 0x40);
	//lora_write_reg(module, REG_FRF_LSB, 0x00);
	lora_set_frequency(module, FREQUENCY[module->frequency]);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	791b      	ldrb	r3, [r3, #4]
 80072de:	4a1b      	ldr	r2, [pc, #108]	; (800734c <lora_init+0xdc>)
 80072e0:	00db      	lsls	r3, r3, #3
 80072e2:	4413      	add	r3, r2
 80072e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 f8bf 	bl	800746c <lora_set_frequency>
	lora_write_reg(module, REG_FIFO_TX_BASE_ADDR, 0);
 80072ee:	2200      	movs	r2, #0
 80072f0:	210e      	movs	r1, #14
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7ff ff6e 	bl	80071d4 <lora_write_reg>
	lora_write_reg(module, REG_FIFO_RX_BASE_ADDR, 0);
 80072f8:	2200      	movs	r2, #0
 80072fa:	210f      	movs	r1, #15
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f7ff ff69 	bl	80071d4 <lora_write_reg>
	ret = lora_read_reg(module, REG_LNA);
 8007302:	210c      	movs	r1, #12
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f7ff ff15 	bl	8007134 <lora_read_reg>
 800730a:	4603      	mov	r3, r0
 800730c:	73fb      	strb	r3, [r7, #15]
	lora_write_reg(module, REG_LNA, ret | 0x03);
 800730e:	7bfb      	ldrb	r3, [r7, #15]
 8007310:	f043 0303 	orr.w	r3, r3, #3
 8007314:	b2db      	uxtb	r3, r3
 8007316:	461a      	mov	r2, r3
 8007318:	210c      	movs	r1, #12
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f7ff ff5a 	bl	80071d4 <lora_write_reg>
	lora_write_reg(module, REG_MODEM_CONFIG_3, 0x04);
 8007320:	2204      	movs	r2, #4
 8007322:	2126      	movs	r1, #38	; 0x26
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7ff ff55 	bl	80071d4 <lora_write_reg>
	lora_write_reg(module, REG_PA_CONFIG, 0x8f);
 800732a:	228f      	movs	r2, #143	; 0x8f
 800732c:	2109      	movs	r1, #9
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff ff50 	bl	80071d4 <lora_write_reg>
	lora_write_reg(module, REG_OP_MODE, (MODE_LONG_RANGE_MODE | MODE_STDBY));
 8007334:	2281      	movs	r2, #129	; 0x81
 8007336:	2101      	movs	r1, #1
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7ff ff4b 	bl	80071d4 <lora_write_reg>
	return 0;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3710      	adds	r7, #16
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	0800abac 	.word	0x0800abac
 800734c:	0800abe0 	.word	0x0800abe0

08007350 <lora_prasePacket>:

int lora_prasePacket(lora_t * module){
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
	int packetLength = 0, irqFlags; //,ret;
 8007358:	2300      	movs	r3, #0
 800735a:	60fb      	str	r3, [r7, #12]
	irqFlags = lora_read_reg(module, REG_IRQ_FLAGS);
 800735c:	2112      	movs	r1, #18
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f7ff fee8 	bl	8007134 <lora_read_reg>
 8007364:	4603      	mov	r3, r0
 8007366:	60bb      	str	r3, [r7, #8]
	//ret = lora_read_reg(module, REG_MODEM_CONFIG_1);
	lora_write_reg(module, REG_MODEM_CONFIG_1, 0x92);
 8007368:	2292      	movs	r2, #146	; 0x92
 800736a:	211d      	movs	r1, #29
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7ff ff31 	bl	80071d4 <lora_write_reg>
	
	lora_write_reg(module, REG_IRQ_FLAGS, irqFlags);
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	b2db      	uxtb	r3, r3
 8007376:	461a      	mov	r2, r3
 8007378:	2112      	movs	r1, #18
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f7ff ff2a 	bl	80071d4 <lora_write_reg>

	if((irqFlags & IRQ_RX_DONE_MASK) && ((irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0)) {
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007386:	2b00      	cmp	r3, #0
 8007388:	d01d      	beq.n	80073c6 <lora_prasePacket+0x76>
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	f003 0320 	and.w	r3, r3, #32
 8007390:	2b00      	cmp	r3, #0
 8007392:	d118      	bne.n	80073c6 <lora_prasePacket+0x76>
		packetLength = lora_read_reg(module, REG_RX_NB_BYTES);
 8007394:	2113      	movs	r1, #19
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7ff fecc 	bl	8007134 <lora_read_reg>
 800739c:	4603      	mov	r3, r0
 800739e:	60fb      	str	r3, [r7, #12]
		lora_write_reg(module, REG_FIFO_ADDR_PTR, lora_read_reg(module, REG_FIFO_RX_CURRENT_ADDR));
 80073a0:	2110      	movs	r1, #16
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7ff fec6 	bl	8007134 <lora_read_reg>
 80073a8:	4603      	mov	r3, r0
 80073aa:	461a      	mov	r2, r3
 80073ac:	210d      	movs	r1, #13
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f7ff ff10 	bl	80071d4 <lora_write_reg>
		lora_write_reg(module, REG_OP_MODE, 0x81);
 80073b4:	2281      	movs	r2, #129	; 0x81
 80073b6:	2101      	movs	r1, #1
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f7ff ff0b 	bl	80071d4 <lora_write_reg>
		packetIndex = 0;
 80073be:	4b11      	ldr	r3, [pc, #68]	; (8007404 <lora_prasePacket+0xb4>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	701a      	strb	r2, [r3, #0]
 80073c4:	e010      	b.n	80073e8 <lora_prasePacket+0x98>
	}
	else if((lora_read_reg(module, REG_OP_MODE)) != (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)){
 80073c6:	2101      	movs	r1, #1
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f7ff feb3 	bl	8007134 <lora_read_reg>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b86      	cmp	r3, #134	; 0x86
 80073d2:	d009      	beq.n	80073e8 <lora_prasePacket+0x98>
		lora_write_reg(module, REG_FIFO_ADDR_PTR, 0);
 80073d4:	2200      	movs	r2, #0
 80073d6:	210d      	movs	r1, #13
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff fefb 	bl	80071d4 <lora_write_reg>
		lora_write_reg(module, REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 80073de:	2286      	movs	r2, #134	; 0x86
 80073e0:	2101      	movs	r1, #1
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7ff fef6 	bl	80071d4 <lora_write_reg>
	}
	if((irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK)== IRQ_PAYLOAD_CRC_ERROR_MASK){
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f003 0320 	and.w	r3, r3, #32
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d002      	beq.n	80073f8 <lora_prasePacket+0xa8>
		return -1;
 80073f2:	f04f 33ff 	mov.w	r3, #4294967295
 80073f6:	e000      	b.n	80073fa <lora_prasePacket+0xaa>
	}
	return packetLength;
 80073f8:	68fb      	ldr	r3, [r7, #12]
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3710      	adds	r7, #16
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	200004f0 	.word	0x200004f0

08007408 <lora_available>:

uint8_t lora_available(lora_t * module){
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
	return (lora_read_reg(module, REG_RX_NB_BYTES) - packetIndex);
 8007410:	2113      	movs	r1, #19
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff fe8e 	bl	8007134 <lora_read_reg>
 8007418:	4603      	mov	r3, r0
 800741a:	461a      	mov	r2, r3
 800741c:	4b03      	ldr	r3, [pc, #12]	; (800742c <lora_available+0x24>)
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	b2db      	uxtb	r3, r3
}
 8007424:	4618      	mov	r0, r3
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	200004f0 	.word	0x200004f0

08007430 <lora_read>:

uint8_t lora_read(lora_t * module){
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
	if(!lora_available(module))
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7ff ffe5 	bl	8007408 <lora_available>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d101      	bne.n	8007448 <lora_read+0x18>
		return 0;
 8007444:	2300      	movs	r3, #0
 8007446:	e00a      	b.n	800745e <lora_read+0x2e>
	packetIndex++;
 8007448:	4b07      	ldr	r3, [pc, #28]	; (8007468 <lora_read+0x38>)
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	3301      	adds	r3, #1
 800744e:	b2da      	uxtb	r2, r3
 8007450:	4b05      	ldr	r3, [pc, #20]	; (8007468 <lora_read+0x38>)
 8007452:	701a      	strb	r2, [r3, #0]
	return lora_read_reg(module, REG_FIFO);
 8007454:	2100      	movs	r1, #0
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f7ff fe6c 	bl	8007134 <lora_read_reg>
 800745c:	4603      	mov	r3, r0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200004f0 	.word	0x200004f0

0800746c <lora_set_frequency>:
  }
  lora_write_reg(module, REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
	return 0;
}

void lora_set_frequency(lora_t * module, uint64_t freq){
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t frf = ((uint64_t)freq << 19) / 32000000;
 8007478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800747c:	f04f 0000 	mov.w	r0, #0
 8007480:	f04f 0100 	mov.w	r1, #0
 8007484:	04d9      	lsls	r1, r3, #19
 8007486:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800748a:	04d0      	lsls	r0, r2, #19
 800748c:	4a19      	ldr	r2, [pc, #100]	; (80074f4 <lora_set_frequency+0x88>)
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f7f9 fe53 	bl	800113c <__aeabi_uldivmod>
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  lora_write_reg(module, REG_FRF_MSB, (uint8_t)(frf >> 16));
 800749e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80074a2:	f04f 0200 	mov.w	r2, #0
 80074a6:	f04f 0300 	mov.w	r3, #0
 80074aa:	0c02      	lsrs	r2, r0, #16
 80074ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80074b0:	0c0b      	lsrs	r3, r1, #16
 80074b2:	b2d3      	uxtb	r3, r2
 80074b4:	461a      	mov	r2, r3
 80074b6:	2106      	movs	r1, #6
 80074b8:	68f8      	ldr	r0, [r7, #12]
 80074ba:	f7ff fe8b 	bl	80071d4 <lora_write_reg>
  lora_write_reg(module,REG_FRF_MID, (uint8_t)(frf >> 8));
 80074be:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	0a02      	lsrs	r2, r0, #8
 80074cc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80074d0:	0a0b      	lsrs	r3, r1, #8
 80074d2:	b2d3      	uxtb	r3, r2
 80074d4:	461a      	mov	r2, r3
 80074d6:	2107      	movs	r1, #7
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f7ff fe7b 	bl	80071d4 <lora_write_reg>
  lora_write_reg(module,REG_FRF_LSB, (uint8_t)(frf >> 0));
 80074de:	7c3b      	ldrb	r3, [r7, #16]
 80074e0:	461a      	mov	r2, r3
 80074e2:	2108      	movs	r1, #8
 80074e4:	68f8      	ldr	r0, [r7, #12]
 80074e6:	f7ff fe75 	bl	80071d4 <lora_write_reg>
}
 80074ea:	bf00      	nop
 80074ec:	3718      	adds	r7, #24
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	01e84800 	.word	0x01e84800

080074f8 <__cvt>:
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074fe:	461f      	mov	r7, r3
 8007500:	bfbb      	ittet	lt
 8007502:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007506:	461f      	movlt	r7, r3
 8007508:	2300      	movge	r3, #0
 800750a:	232d      	movlt	r3, #45	; 0x2d
 800750c:	b088      	sub	sp, #32
 800750e:	4614      	mov	r4, r2
 8007510:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007512:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007514:	7013      	strb	r3, [r2, #0]
 8007516:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007518:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800751c:	f023 0820 	bic.w	r8, r3, #32
 8007520:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007524:	d005      	beq.n	8007532 <__cvt+0x3a>
 8007526:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800752a:	d100      	bne.n	800752e <__cvt+0x36>
 800752c:	3501      	adds	r5, #1
 800752e:	2302      	movs	r3, #2
 8007530:	e000      	b.n	8007534 <__cvt+0x3c>
 8007532:	2303      	movs	r3, #3
 8007534:	aa07      	add	r2, sp, #28
 8007536:	9204      	str	r2, [sp, #16]
 8007538:	aa06      	add	r2, sp, #24
 800753a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800753e:	e9cd 3500 	strd	r3, r5, [sp]
 8007542:	4622      	mov	r2, r4
 8007544:	463b      	mov	r3, r7
 8007546:	f000 ff63 	bl	8008410 <_dtoa_r>
 800754a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800754e:	4606      	mov	r6, r0
 8007550:	d102      	bne.n	8007558 <__cvt+0x60>
 8007552:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007554:	07db      	lsls	r3, r3, #31
 8007556:	d522      	bpl.n	800759e <__cvt+0xa6>
 8007558:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800755c:	eb06 0905 	add.w	r9, r6, r5
 8007560:	d110      	bne.n	8007584 <__cvt+0x8c>
 8007562:	7833      	ldrb	r3, [r6, #0]
 8007564:	2b30      	cmp	r3, #48	; 0x30
 8007566:	d10a      	bne.n	800757e <__cvt+0x86>
 8007568:	2200      	movs	r2, #0
 800756a:	2300      	movs	r3, #0
 800756c:	4620      	mov	r0, r4
 800756e:	4639      	mov	r1, r7
 8007570:	f7f9 fa1a 	bl	80009a8 <__aeabi_dcmpeq>
 8007574:	b918      	cbnz	r0, 800757e <__cvt+0x86>
 8007576:	f1c5 0501 	rsb	r5, r5, #1
 800757a:	f8ca 5000 	str.w	r5, [sl]
 800757e:	f8da 3000 	ldr.w	r3, [sl]
 8007582:	4499      	add	r9, r3
 8007584:	2200      	movs	r2, #0
 8007586:	2300      	movs	r3, #0
 8007588:	4620      	mov	r0, r4
 800758a:	4639      	mov	r1, r7
 800758c:	f7f9 fa0c 	bl	80009a8 <__aeabi_dcmpeq>
 8007590:	b108      	cbz	r0, 8007596 <__cvt+0x9e>
 8007592:	f8cd 901c 	str.w	r9, [sp, #28]
 8007596:	2230      	movs	r2, #48	; 0x30
 8007598:	9b07      	ldr	r3, [sp, #28]
 800759a:	454b      	cmp	r3, r9
 800759c:	d307      	bcc.n	80075ae <__cvt+0xb6>
 800759e:	4630      	mov	r0, r6
 80075a0:	9b07      	ldr	r3, [sp, #28]
 80075a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80075a4:	1b9b      	subs	r3, r3, r6
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	b008      	add	sp, #32
 80075aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ae:	1c59      	adds	r1, r3, #1
 80075b0:	9107      	str	r1, [sp, #28]
 80075b2:	701a      	strb	r2, [r3, #0]
 80075b4:	e7f0      	b.n	8007598 <__cvt+0xa0>

080075b6 <__exponent>:
 80075b6:	4603      	mov	r3, r0
 80075b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075ba:	2900      	cmp	r1, #0
 80075bc:	f803 2b02 	strb.w	r2, [r3], #2
 80075c0:	bfb6      	itet	lt
 80075c2:	222d      	movlt	r2, #45	; 0x2d
 80075c4:	222b      	movge	r2, #43	; 0x2b
 80075c6:	4249      	neglt	r1, r1
 80075c8:	2909      	cmp	r1, #9
 80075ca:	7042      	strb	r2, [r0, #1]
 80075cc:	dd2a      	ble.n	8007624 <__exponent+0x6e>
 80075ce:	f10d 0207 	add.w	r2, sp, #7
 80075d2:	4617      	mov	r7, r2
 80075d4:	260a      	movs	r6, #10
 80075d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80075da:	4694      	mov	ip, r2
 80075dc:	fb06 1415 	mls	r4, r6, r5, r1
 80075e0:	3430      	adds	r4, #48	; 0x30
 80075e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80075e6:	460c      	mov	r4, r1
 80075e8:	2c63      	cmp	r4, #99	; 0x63
 80075ea:	4629      	mov	r1, r5
 80075ec:	f102 32ff 	add.w	r2, r2, #4294967295
 80075f0:	dcf1      	bgt.n	80075d6 <__exponent+0x20>
 80075f2:	3130      	adds	r1, #48	; 0x30
 80075f4:	f1ac 0402 	sub.w	r4, ip, #2
 80075f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80075fc:	4622      	mov	r2, r4
 80075fe:	1c41      	adds	r1, r0, #1
 8007600:	42ba      	cmp	r2, r7
 8007602:	d30a      	bcc.n	800761a <__exponent+0x64>
 8007604:	f10d 0209 	add.w	r2, sp, #9
 8007608:	eba2 020c 	sub.w	r2, r2, ip
 800760c:	42bc      	cmp	r4, r7
 800760e:	bf88      	it	hi
 8007610:	2200      	movhi	r2, #0
 8007612:	4413      	add	r3, r2
 8007614:	1a18      	subs	r0, r3, r0
 8007616:	b003      	add	sp, #12
 8007618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800761a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800761e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007622:	e7ed      	b.n	8007600 <__exponent+0x4a>
 8007624:	2330      	movs	r3, #48	; 0x30
 8007626:	3130      	adds	r1, #48	; 0x30
 8007628:	7083      	strb	r3, [r0, #2]
 800762a:	70c1      	strb	r1, [r0, #3]
 800762c:	1d03      	adds	r3, r0, #4
 800762e:	e7f1      	b.n	8007614 <__exponent+0x5e>

08007630 <_printf_float>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	b091      	sub	sp, #68	; 0x44
 8007636:	460c      	mov	r4, r1
 8007638:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800763c:	4616      	mov	r6, r2
 800763e:	461f      	mov	r7, r3
 8007640:	4605      	mov	r5, r0
 8007642:	f000 fdd7 	bl	80081f4 <_localeconv_r>
 8007646:	6803      	ldr	r3, [r0, #0]
 8007648:	4618      	mov	r0, r3
 800764a:	9309      	str	r3, [sp, #36]	; 0x24
 800764c:	f7f8 fd80 	bl	8000150 <strlen>
 8007650:	2300      	movs	r3, #0
 8007652:	930e      	str	r3, [sp, #56]	; 0x38
 8007654:	f8d8 3000 	ldr.w	r3, [r8]
 8007658:	900a      	str	r0, [sp, #40]	; 0x28
 800765a:	3307      	adds	r3, #7
 800765c:	f023 0307 	bic.w	r3, r3, #7
 8007660:	f103 0208 	add.w	r2, r3, #8
 8007664:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007668:	f8d4 b000 	ldr.w	fp, [r4]
 800766c:	f8c8 2000 	str.w	r2, [r8]
 8007670:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007674:	4652      	mov	r2, sl
 8007676:	4643      	mov	r3, r8
 8007678:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800767c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007680:	930b      	str	r3, [sp, #44]	; 0x2c
 8007682:	f04f 32ff 	mov.w	r2, #4294967295
 8007686:	4650      	mov	r0, sl
 8007688:	4b9c      	ldr	r3, [pc, #624]	; (80078fc <_printf_float+0x2cc>)
 800768a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800768c:	f7f9 f9be 	bl	8000a0c <__aeabi_dcmpun>
 8007690:	bb70      	cbnz	r0, 80076f0 <_printf_float+0xc0>
 8007692:	f04f 32ff 	mov.w	r2, #4294967295
 8007696:	4650      	mov	r0, sl
 8007698:	4b98      	ldr	r3, [pc, #608]	; (80078fc <_printf_float+0x2cc>)
 800769a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800769c:	f7f9 f998 	bl	80009d0 <__aeabi_dcmple>
 80076a0:	bb30      	cbnz	r0, 80076f0 <_printf_float+0xc0>
 80076a2:	2200      	movs	r2, #0
 80076a4:	2300      	movs	r3, #0
 80076a6:	4650      	mov	r0, sl
 80076a8:	4641      	mov	r1, r8
 80076aa:	f7f9 f987 	bl	80009bc <__aeabi_dcmplt>
 80076ae:	b110      	cbz	r0, 80076b6 <_printf_float+0x86>
 80076b0:	232d      	movs	r3, #45	; 0x2d
 80076b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b6:	4a92      	ldr	r2, [pc, #584]	; (8007900 <_printf_float+0x2d0>)
 80076b8:	4b92      	ldr	r3, [pc, #584]	; (8007904 <_printf_float+0x2d4>)
 80076ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80076be:	bf94      	ite	ls
 80076c0:	4690      	movls	r8, r2
 80076c2:	4698      	movhi	r8, r3
 80076c4:	2303      	movs	r3, #3
 80076c6:	f04f 0a00 	mov.w	sl, #0
 80076ca:	6123      	str	r3, [r4, #16]
 80076cc:	f02b 0304 	bic.w	r3, fp, #4
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	4633      	mov	r3, r6
 80076d4:	4621      	mov	r1, r4
 80076d6:	4628      	mov	r0, r5
 80076d8:	9700      	str	r7, [sp, #0]
 80076da:	aa0f      	add	r2, sp, #60	; 0x3c
 80076dc:	f000 f9d6 	bl	8007a8c <_printf_common>
 80076e0:	3001      	adds	r0, #1
 80076e2:	f040 8090 	bne.w	8007806 <_printf_float+0x1d6>
 80076e6:	f04f 30ff 	mov.w	r0, #4294967295
 80076ea:	b011      	add	sp, #68	; 0x44
 80076ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f0:	4652      	mov	r2, sl
 80076f2:	4643      	mov	r3, r8
 80076f4:	4650      	mov	r0, sl
 80076f6:	4641      	mov	r1, r8
 80076f8:	f7f9 f988 	bl	8000a0c <__aeabi_dcmpun>
 80076fc:	b148      	cbz	r0, 8007712 <_printf_float+0xe2>
 80076fe:	f1b8 0f00 	cmp.w	r8, #0
 8007702:	bfb8      	it	lt
 8007704:	232d      	movlt	r3, #45	; 0x2d
 8007706:	4a80      	ldr	r2, [pc, #512]	; (8007908 <_printf_float+0x2d8>)
 8007708:	bfb8      	it	lt
 800770a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800770e:	4b7f      	ldr	r3, [pc, #508]	; (800790c <_printf_float+0x2dc>)
 8007710:	e7d3      	b.n	80076ba <_printf_float+0x8a>
 8007712:	6863      	ldr	r3, [r4, #4]
 8007714:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007718:	1c5a      	adds	r2, r3, #1
 800771a:	d142      	bne.n	80077a2 <_printf_float+0x172>
 800771c:	2306      	movs	r3, #6
 800771e:	6063      	str	r3, [r4, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	9206      	str	r2, [sp, #24]
 8007724:	aa0e      	add	r2, sp, #56	; 0x38
 8007726:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800772a:	aa0d      	add	r2, sp, #52	; 0x34
 800772c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007730:	9203      	str	r2, [sp, #12]
 8007732:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007736:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	6863      	ldr	r3, [r4, #4]
 800773e:	4652      	mov	r2, sl
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	4628      	mov	r0, r5
 8007744:	4643      	mov	r3, r8
 8007746:	910b      	str	r1, [sp, #44]	; 0x2c
 8007748:	f7ff fed6 	bl	80074f8 <__cvt>
 800774c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800774e:	4680      	mov	r8, r0
 8007750:	2947      	cmp	r1, #71	; 0x47
 8007752:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007754:	d108      	bne.n	8007768 <_printf_float+0x138>
 8007756:	1cc8      	adds	r0, r1, #3
 8007758:	db02      	blt.n	8007760 <_printf_float+0x130>
 800775a:	6863      	ldr	r3, [r4, #4]
 800775c:	4299      	cmp	r1, r3
 800775e:	dd40      	ble.n	80077e2 <_printf_float+0x1b2>
 8007760:	f1a9 0902 	sub.w	r9, r9, #2
 8007764:	fa5f f989 	uxtb.w	r9, r9
 8007768:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800776c:	d81f      	bhi.n	80077ae <_printf_float+0x17e>
 800776e:	464a      	mov	r2, r9
 8007770:	3901      	subs	r1, #1
 8007772:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007776:	910d      	str	r1, [sp, #52]	; 0x34
 8007778:	f7ff ff1d 	bl	80075b6 <__exponent>
 800777c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800777e:	4682      	mov	sl, r0
 8007780:	1813      	adds	r3, r2, r0
 8007782:	2a01      	cmp	r2, #1
 8007784:	6123      	str	r3, [r4, #16]
 8007786:	dc02      	bgt.n	800778e <_printf_float+0x15e>
 8007788:	6822      	ldr	r2, [r4, #0]
 800778a:	07d2      	lsls	r2, r2, #31
 800778c:	d501      	bpl.n	8007792 <_printf_float+0x162>
 800778e:	3301      	adds	r3, #1
 8007790:	6123      	str	r3, [r4, #16]
 8007792:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007796:	2b00      	cmp	r3, #0
 8007798:	d09b      	beq.n	80076d2 <_printf_float+0xa2>
 800779a:	232d      	movs	r3, #45	; 0x2d
 800779c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077a0:	e797      	b.n	80076d2 <_printf_float+0xa2>
 80077a2:	2947      	cmp	r1, #71	; 0x47
 80077a4:	d1bc      	bne.n	8007720 <_printf_float+0xf0>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1ba      	bne.n	8007720 <_printf_float+0xf0>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e7b7      	b.n	800771e <_printf_float+0xee>
 80077ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80077b2:	d118      	bne.n	80077e6 <_printf_float+0x1b6>
 80077b4:	2900      	cmp	r1, #0
 80077b6:	6863      	ldr	r3, [r4, #4]
 80077b8:	dd0b      	ble.n	80077d2 <_printf_float+0x1a2>
 80077ba:	6121      	str	r1, [r4, #16]
 80077bc:	b913      	cbnz	r3, 80077c4 <_printf_float+0x194>
 80077be:	6822      	ldr	r2, [r4, #0]
 80077c0:	07d0      	lsls	r0, r2, #31
 80077c2:	d502      	bpl.n	80077ca <_printf_float+0x19a>
 80077c4:	3301      	adds	r3, #1
 80077c6:	440b      	add	r3, r1
 80077c8:	6123      	str	r3, [r4, #16]
 80077ca:	f04f 0a00 	mov.w	sl, #0
 80077ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80077d0:	e7df      	b.n	8007792 <_printf_float+0x162>
 80077d2:	b913      	cbnz	r3, 80077da <_printf_float+0x1aa>
 80077d4:	6822      	ldr	r2, [r4, #0]
 80077d6:	07d2      	lsls	r2, r2, #31
 80077d8:	d501      	bpl.n	80077de <_printf_float+0x1ae>
 80077da:	3302      	adds	r3, #2
 80077dc:	e7f4      	b.n	80077c8 <_printf_float+0x198>
 80077de:	2301      	movs	r3, #1
 80077e0:	e7f2      	b.n	80077c8 <_printf_float+0x198>
 80077e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80077e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077e8:	4299      	cmp	r1, r3
 80077ea:	db05      	blt.n	80077f8 <_printf_float+0x1c8>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	6121      	str	r1, [r4, #16]
 80077f0:	07d8      	lsls	r0, r3, #31
 80077f2:	d5ea      	bpl.n	80077ca <_printf_float+0x19a>
 80077f4:	1c4b      	adds	r3, r1, #1
 80077f6:	e7e7      	b.n	80077c8 <_printf_float+0x198>
 80077f8:	2900      	cmp	r1, #0
 80077fa:	bfcc      	ite	gt
 80077fc:	2201      	movgt	r2, #1
 80077fe:	f1c1 0202 	rsble	r2, r1, #2
 8007802:	4413      	add	r3, r2
 8007804:	e7e0      	b.n	80077c8 <_printf_float+0x198>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	055a      	lsls	r2, r3, #21
 800780a:	d407      	bmi.n	800781c <_printf_float+0x1ec>
 800780c:	6923      	ldr	r3, [r4, #16]
 800780e:	4642      	mov	r2, r8
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	d12b      	bne.n	8007872 <_printf_float+0x242>
 800781a:	e764      	b.n	80076e6 <_printf_float+0xb6>
 800781c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007820:	f240 80dd 	bls.w	80079de <_printf_float+0x3ae>
 8007824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007828:	2200      	movs	r2, #0
 800782a:	2300      	movs	r3, #0
 800782c:	f7f9 f8bc 	bl	80009a8 <__aeabi_dcmpeq>
 8007830:	2800      	cmp	r0, #0
 8007832:	d033      	beq.n	800789c <_printf_float+0x26c>
 8007834:	2301      	movs	r3, #1
 8007836:	4631      	mov	r1, r6
 8007838:	4628      	mov	r0, r5
 800783a:	4a35      	ldr	r2, [pc, #212]	; (8007910 <_printf_float+0x2e0>)
 800783c:	47b8      	blx	r7
 800783e:	3001      	adds	r0, #1
 8007840:	f43f af51 	beq.w	80076e6 <_printf_float+0xb6>
 8007844:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007848:	429a      	cmp	r2, r3
 800784a:	db02      	blt.n	8007852 <_printf_float+0x222>
 800784c:	6823      	ldr	r3, [r4, #0]
 800784e:	07d8      	lsls	r0, r3, #31
 8007850:	d50f      	bpl.n	8007872 <_printf_float+0x242>
 8007852:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007856:	4631      	mov	r1, r6
 8007858:	4628      	mov	r0, r5
 800785a:	47b8      	blx	r7
 800785c:	3001      	adds	r0, #1
 800785e:	f43f af42 	beq.w	80076e6 <_printf_float+0xb6>
 8007862:	f04f 0800 	mov.w	r8, #0
 8007866:	f104 091a 	add.w	r9, r4, #26
 800786a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800786c:	3b01      	subs	r3, #1
 800786e:	4543      	cmp	r3, r8
 8007870:	dc09      	bgt.n	8007886 <_printf_float+0x256>
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	079b      	lsls	r3, r3, #30
 8007876:	f100 8104 	bmi.w	8007a82 <_printf_float+0x452>
 800787a:	68e0      	ldr	r0, [r4, #12]
 800787c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800787e:	4298      	cmp	r0, r3
 8007880:	bfb8      	it	lt
 8007882:	4618      	movlt	r0, r3
 8007884:	e731      	b.n	80076ea <_printf_float+0xba>
 8007886:	2301      	movs	r3, #1
 8007888:	464a      	mov	r2, r9
 800788a:	4631      	mov	r1, r6
 800788c:	4628      	mov	r0, r5
 800788e:	47b8      	blx	r7
 8007890:	3001      	adds	r0, #1
 8007892:	f43f af28 	beq.w	80076e6 <_printf_float+0xb6>
 8007896:	f108 0801 	add.w	r8, r8, #1
 800789a:	e7e6      	b.n	800786a <_printf_float+0x23a>
 800789c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800789e:	2b00      	cmp	r3, #0
 80078a0:	dc38      	bgt.n	8007914 <_printf_float+0x2e4>
 80078a2:	2301      	movs	r3, #1
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	4a19      	ldr	r2, [pc, #100]	; (8007910 <_printf_float+0x2e0>)
 80078aa:	47b8      	blx	r7
 80078ac:	3001      	adds	r0, #1
 80078ae:	f43f af1a 	beq.w	80076e6 <_printf_float+0xb6>
 80078b2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80078b6:	4313      	orrs	r3, r2
 80078b8:	d102      	bne.n	80078c0 <_printf_float+0x290>
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	07d9      	lsls	r1, r3, #31
 80078be:	d5d8      	bpl.n	8007872 <_printf_float+0x242>
 80078c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078c4:	4631      	mov	r1, r6
 80078c6:	4628      	mov	r0, r5
 80078c8:	47b8      	blx	r7
 80078ca:	3001      	adds	r0, #1
 80078cc:	f43f af0b 	beq.w	80076e6 <_printf_float+0xb6>
 80078d0:	f04f 0900 	mov.w	r9, #0
 80078d4:	f104 0a1a 	add.w	sl, r4, #26
 80078d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078da:	425b      	negs	r3, r3
 80078dc:	454b      	cmp	r3, r9
 80078de:	dc01      	bgt.n	80078e4 <_printf_float+0x2b4>
 80078e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078e2:	e794      	b.n	800780e <_printf_float+0x1de>
 80078e4:	2301      	movs	r3, #1
 80078e6:	4652      	mov	r2, sl
 80078e8:	4631      	mov	r1, r6
 80078ea:	4628      	mov	r0, r5
 80078ec:	47b8      	blx	r7
 80078ee:	3001      	adds	r0, #1
 80078f0:	f43f aef9 	beq.w	80076e6 <_printf_float+0xb6>
 80078f4:	f109 0901 	add.w	r9, r9, #1
 80078f8:	e7ee      	b.n	80078d8 <_printf_float+0x2a8>
 80078fa:	bf00      	nop
 80078fc:	7fefffff 	.word	0x7fefffff
 8007900:	0800ac00 	.word	0x0800ac00
 8007904:	0800ac04 	.word	0x0800ac04
 8007908:	0800ac08 	.word	0x0800ac08
 800790c:	0800ac0c 	.word	0x0800ac0c
 8007910:	0800ac10 	.word	0x0800ac10
 8007914:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007916:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007918:	429a      	cmp	r2, r3
 800791a:	bfa8      	it	ge
 800791c:	461a      	movge	r2, r3
 800791e:	2a00      	cmp	r2, #0
 8007920:	4691      	mov	r9, r2
 8007922:	dc37      	bgt.n	8007994 <_printf_float+0x364>
 8007924:	f04f 0b00 	mov.w	fp, #0
 8007928:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800792c:	f104 021a 	add.w	r2, r4, #26
 8007930:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007934:	ebaa 0309 	sub.w	r3, sl, r9
 8007938:	455b      	cmp	r3, fp
 800793a:	dc33      	bgt.n	80079a4 <_printf_float+0x374>
 800793c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007940:	429a      	cmp	r2, r3
 8007942:	db3b      	blt.n	80079bc <_printf_float+0x38c>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	07da      	lsls	r2, r3, #31
 8007948:	d438      	bmi.n	80079bc <_printf_float+0x38c>
 800794a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800794e:	eba2 0903 	sub.w	r9, r2, r3
 8007952:	eba2 020a 	sub.w	r2, r2, sl
 8007956:	4591      	cmp	r9, r2
 8007958:	bfa8      	it	ge
 800795a:	4691      	movge	r9, r2
 800795c:	f1b9 0f00 	cmp.w	r9, #0
 8007960:	dc34      	bgt.n	80079cc <_printf_float+0x39c>
 8007962:	f04f 0800 	mov.w	r8, #0
 8007966:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800796a:	f104 0a1a 	add.w	sl, r4, #26
 800796e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007972:	1a9b      	subs	r3, r3, r2
 8007974:	eba3 0309 	sub.w	r3, r3, r9
 8007978:	4543      	cmp	r3, r8
 800797a:	f77f af7a 	ble.w	8007872 <_printf_float+0x242>
 800797e:	2301      	movs	r3, #1
 8007980:	4652      	mov	r2, sl
 8007982:	4631      	mov	r1, r6
 8007984:	4628      	mov	r0, r5
 8007986:	47b8      	blx	r7
 8007988:	3001      	adds	r0, #1
 800798a:	f43f aeac 	beq.w	80076e6 <_printf_float+0xb6>
 800798e:	f108 0801 	add.w	r8, r8, #1
 8007992:	e7ec      	b.n	800796e <_printf_float+0x33e>
 8007994:	4613      	mov	r3, r2
 8007996:	4631      	mov	r1, r6
 8007998:	4642      	mov	r2, r8
 800799a:	4628      	mov	r0, r5
 800799c:	47b8      	blx	r7
 800799e:	3001      	adds	r0, #1
 80079a0:	d1c0      	bne.n	8007924 <_printf_float+0x2f4>
 80079a2:	e6a0      	b.n	80076e6 <_printf_float+0xb6>
 80079a4:	2301      	movs	r3, #1
 80079a6:	4631      	mov	r1, r6
 80079a8:	4628      	mov	r0, r5
 80079aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	f43f ae99 	beq.w	80076e6 <_printf_float+0xb6>
 80079b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079b6:	f10b 0b01 	add.w	fp, fp, #1
 80079ba:	e7b9      	b.n	8007930 <_printf_float+0x300>
 80079bc:	4631      	mov	r1, r6
 80079be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079c2:	4628      	mov	r0, r5
 80079c4:	47b8      	blx	r7
 80079c6:	3001      	adds	r0, #1
 80079c8:	d1bf      	bne.n	800794a <_printf_float+0x31a>
 80079ca:	e68c      	b.n	80076e6 <_printf_float+0xb6>
 80079cc:	464b      	mov	r3, r9
 80079ce:	4631      	mov	r1, r6
 80079d0:	4628      	mov	r0, r5
 80079d2:	eb08 020a 	add.w	r2, r8, sl
 80079d6:	47b8      	blx	r7
 80079d8:	3001      	adds	r0, #1
 80079da:	d1c2      	bne.n	8007962 <_printf_float+0x332>
 80079dc:	e683      	b.n	80076e6 <_printf_float+0xb6>
 80079de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079e0:	2a01      	cmp	r2, #1
 80079e2:	dc01      	bgt.n	80079e8 <_printf_float+0x3b8>
 80079e4:	07db      	lsls	r3, r3, #31
 80079e6:	d539      	bpl.n	8007a5c <_printf_float+0x42c>
 80079e8:	2301      	movs	r3, #1
 80079ea:	4642      	mov	r2, r8
 80079ec:	4631      	mov	r1, r6
 80079ee:	4628      	mov	r0, r5
 80079f0:	47b8      	blx	r7
 80079f2:	3001      	adds	r0, #1
 80079f4:	f43f ae77 	beq.w	80076e6 <_printf_float+0xb6>
 80079f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079fc:	4631      	mov	r1, r6
 80079fe:	4628      	mov	r0, r5
 8007a00:	47b8      	blx	r7
 8007a02:	3001      	adds	r0, #1
 8007a04:	f43f ae6f 	beq.w	80076e6 <_printf_float+0xb6>
 8007a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007a14:	f7f8 ffc8 	bl	80009a8 <__aeabi_dcmpeq>
 8007a18:	b9d8      	cbnz	r0, 8007a52 <_printf_float+0x422>
 8007a1a:	f109 33ff 	add.w	r3, r9, #4294967295
 8007a1e:	f108 0201 	add.w	r2, r8, #1
 8007a22:	4631      	mov	r1, r6
 8007a24:	4628      	mov	r0, r5
 8007a26:	47b8      	blx	r7
 8007a28:	3001      	adds	r0, #1
 8007a2a:	d10e      	bne.n	8007a4a <_printf_float+0x41a>
 8007a2c:	e65b      	b.n	80076e6 <_printf_float+0xb6>
 8007a2e:	2301      	movs	r3, #1
 8007a30:	464a      	mov	r2, r9
 8007a32:	4631      	mov	r1, r6
 8007a34:	4628      	mov	r0, r5
 8007a36:	47b8      	blx	r7
 8007a38:	3001      	adds	r0, #1
 8007a3a:	f43f ae54 	beq.w	80076e6 <_printf_float+0xb6>
 8007a3e:	f108 0801 	add.w	r8, r8, #1
 8007a42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a44:	3b01      	subs	r3, #1
 8007a46:	4543      	cmp	r3, r8
 8007a48:	dcf1      	bgt.n	8007a2e <_printf_float+0x3fe>
 8007a4a:	4653      	mov	r3, sl
 8007a4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a50:	e6de      	b.n	8007810 <_printf_float+0x1e0>
 8007a52:	f04f 0800 	mov.w	r8, #0
 8007a56:	f104 091a 	add.w	r9, r4, #26
 8007a5a:	e7f2      	b.n	8007a42 <_printf_float+0x412>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	4642      	mov	r2, r8
 8007a60:	e7df      	b.n	8007a22 <_printf_float+0x3f2>
 8007a62:	2301      	movs	r3, #1
 8007a64:	464a      	mov	r2, r9
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f ae3a 	beq.w	80076e6 <_printf_float+0xb6>
 8007a72:	f108 0801 	add.w	r8, r8, #1
 8007a76:	68e3      	ldr	r3, [r4, #12]
 8007a78:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007a7a:	1a5b      	subs	r3, r3, r1
 8007a7c:	4543      	cmp	r3, r8
 8007a7e:	dcf0      	bgt.n	8007a62 <_printf_float+0x432>
 8007a80:	e6fb      	b.n	800787a <_printf_float+0x24a>
 8007a82:	f04f 0800 	mov.w	r8, #0
 8007a86:	f104 0919 	add.w	r9, r4, #25
 8007a8a:	e7f4      	b.n	8007a76 <_printf_float+0x446>

08007a8c <_printf_common>:
 8007a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a90:	4616      	mov	r6, r2
 8007a92:	4699      	mov	r9, r3
 8007a94:	688a      	ldr	r2, [r1, #8]
 8007a96:	690b      	ldr	r3, [r1, #16]
 8007a98:	4607      	mov	r7, r0
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	bfb8      	it	lt
 8007a9e:	4613      	movlt	r3, r2
 8007aa0:	6033      	str	r3, [r6, #0]
 8007aa2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007aac:	b10a      	cbz	r2, 8007ab2 <_printf_common+0x26>
 8007aae:	3301      	adds	r3, #1
 8007ab0:	6033      	str	r3, [r6, #0]
 8007ab2:	6823      	ldr	r3, [r4, #0]
 8007ab4:	0699      	lsls	r1, r3, #26
 8007ab6:	bf42      	ittt	mi
 8007ab8:	6833      	ldrmi	r3, [r6, #0]
 8007aba:	3302      	addmi	r3, #2
 8007abc:	6033      	strmi	r3, [r6, #0]
 8007abe:	6825      	ldr	r5, [r4, #0]
 8007ac0:	f015 0506 	ands.w	r5, r5, #6
 8007ac4:	d106      	bne.n	8007ad4 <_printf_common+0x48>
 8007ac6:	f104 0a19 	add.w	sl, r4, #25
 8007aca:	68e3      	ldr	r3, [r4, #12]
 8007acc:	6832      	ldr	r2, [r6, #0]
 8007ace:	1a9b      	subs	r3, r3, r2
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dc2b      	bgt.n	8007b2c <_printf_common+0xa0>
 8007ad4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ad8:	1e13      	subs	r3, r2, #0
 8007ada:	6822      	ldr	r2, [r4, #0]
 8007adc:	bf18      	it	ne
 8007ade:	2301      	movne	r3, #1
 8007ae0:	0692      	lsls	r2, r2, #26
 8007ae2:	d430      	bmi.n	8007b46 <_printf_common+0xba>
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007aec:	47c0      	blx	r8
 8007aee:	3001      	adds	r0, #1
 8007af0:	d023      	beq.n	8007b3a <_printf_common+0xae>
 8007af2:	6823      	ldr	r3, [r4, #0]
 8007af4:	6922      	ldr	r2, [r4, #16]
 8007af6:	f003 0306 	and.w	r3, r3, #6
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	bf14      	ite	ne
 8007afe:	2500      	movne	r5, #0
 8007b00:	6833      	ldreq	r3, [r6, #0]
 8007b02:	f04f 0600 	mov.w	r6, #0
 8007b06:	bf08      	it	eq
 8007b08:	68e5      	ldreq	r5, [r4, #12]
 8007b0a:	f104 041a 	add.w	r4, r4, #26
 8007b0e:	bf08      	it	eq
 8007b10:	1aed      	subeq	r5, r5, r3
 8007b12:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007b16:	bf08      	it	eq
 8007b18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	bfc4      	itt	gt
 8007b20:	1a9b      	subgt	r3, r3, r2
 8007b22:	18ed      	addgt	r5, r5, r3
 8007b24:	42b5      	cmp	r5, r6
 8007b26:	d11a      	bne.n	8007b5e <_printf_common+0xd2>
 8007b28:	2000      	movs	r0, #0
 8007b2a:	e008      	b.n	8007b3e <_printf_common+0xb2>
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	4652      	mov	r2, sl
 8007b30:	4649      	mov	r1, r9
 8007b32:	4638      	mov	r0, r7
 8007b34:	47c0      	blx	r8
 8007b36:	3001      	adds	r0, #1
 8007b38:	d103      	bne.n	8007b42 <_printf_common+0xb6>
 8007b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b42:	3501      	adds	r5, #1
 8007b44:	e7c1      	b.n	8007aca <_printf_common+0x3e>
 8007b46:	2030      	movs	r0, #48	; 0x30
 8007b48:	18e1      	adds	r1, r4, r3
 8007b4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b4e:	1c5a      	adds	r2, r3, #1
 8007b50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b54:	4422      	add	r2, r4
 8007b56:	3302      	adds	r3, #2
 8007b58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b5c:	e7c2      	b.n	8007ae4 <_printf_common+0x58>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	4622      	mov	r2, r4
 8007b62:	4649      	mov	r1, r9
 8007b64:	4638      	mov	r0, r7
 8007b66:	47c0      	blx	r8
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d0e6      	beq.n	8007b3a <_printf_common+0xae>
 8007b6c:	3601      	adds	r6, #1
 8007b6e:	e7d9      	b.n	8007b24 <_printf_common+0x98>

08007b70 <_printf_i>:
 8007b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b74:	7e0f      	ldrb	r7, [r1, #24]
 8007b76:	4691      	mov	r9, r2
 8007b78:	2f78      	cmp	r7, #120	; 0x78
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	469a      	mov	sl, r3
 8007b80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b86:	d807      	bhi.n	8007b98 <_printf_i+0x28>
 8007b88:	2f62      	cmp	r7, #98	; 0x62
 8007b8a:	d80a      	bhi.n	8007ba2 <_printf_i+0x32>
 8007b8c:	2f00      	cmp	r7, #0
 8007b8e:	f000 80d5 	beq.w	8007d3c <_printf_i+0x1cc>
 8007b92:	2f58      	cmp	r7, #88	; 0x58
 8007b94:	f000 80c1 	beq.w	8007d1a <_printf_i+0x1aa>
 8007b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ba0:	e03a      	b.n	8007c18 <_printf_i+0xa8>
 8007ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ba6:	2b15      	cmp	r3, #21
 8007ba8:	d8f6      	bhi.n	8007b98 <_printf_i+0x28>
 8007baa:	a101      	add	r1, pc, #4	; (adr r1, 8007bb0 <_printf_i+0x40>)
 8007bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007bb0:	08007c09 	.word	0x08007c09
 8007bb4:	08007c1d 	.word	0x08007c1d
 8007bb8:	08007b99 	.word	0x08007b99
 8007bbc:	08007b99 	.word	0x08007b99
 8007bc0:	08007b99 	.word	0x08007b99
 8007bc4:	08007b99 	.word	0x08007b99
 8007bc8:	08007c1d 	.word	0x08007c1d
 8007bcc:	08007b99 	.word	0x08007b99
 8007bd0:	08007b99 	.word	0x08007b99
 8007bd4:	08007b99 	.word	0x08007b99
 8007bd8:	08007b99 	.word	0x08007b99
 8007bdc:	08007d23 	.word	0x08007d23
 8007be0:	08007c49 	.word	0x08007c49
 8007be4:	08007cdd 	.word	0x08007cdd
 8007be8:	08007b99 	.word	0x08007b99
 8007bec:	08007b99 	.word	0x08007b99
 8007bf0:	08007d45 	.word	0x08007d45
 8007bf4:	08007b99 	.word	0x08007b99
 8007bf8:	08007c49 	.word	0x08007c49
 8007bfc:	08007b99 	.word	0x08007b99
 8007c00:	08007b99 	.word	0x08007b99
 8007c04:	08007ce5 	.word	0x08007ce5
 8007c08:	682b      	ldr	r3, [r5, #0]
 8007c0a:	1d1a      	adds	r2, r3, #4
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	602a      	str	r2, [r5, #0]
 8007c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e0a0      	b.n	8007d5e <_printf_i+0x1ee>
 8007c1c:	6820      	ldr	r0, [r4, #0]
 8007c1e:	682b      	ldr	r3, [r5, #0]
 8007c20:	0607      	lsls	r7, r0, #24
 8007c22:	f103 0104 	add.w	r1, r3, #4
 8007c26:	6029      	str	r1, [r5, #0]
 8007c28:	d501      	bpl.n	8007c2e <_printf_i+0xbe>
 8007c2a:	681e      	ldr	r6, [r3, #0]
 8007c2c:	e003      	b.n	8007c36 <_printf_i+0xc6>
 8007c2e:	0646      	lsls	r6, r0, #25
 8007c30:	d5fb      	bpl.n	8007c2a <_printf_i+0xba>
 8007c32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007c36:	2e00      	cmp	r6, #0
 8007c38:	da03      	bge.n	8007c42 <_printf_i+0xd2>
 8007c3a:	232d      	movs	r3, #45	; 0x2d
 8007c3c:	4276      	negs	r6, r6
 8007c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c42:	230a      	movs	r3, #10
 8007c44:	4859      	ldr	r0, [pc, #356]	; (8007dac <_printf_i+0x23c>)
 8007c46:	e012      	b.n	8007c6e <_printf_i+0xfe>
 8007c48:	682b      	ldr	r3, [r5, #0]
 8007c4a:	6820      	ldr	r0, [r4, #0]
 8007c4c:	1d19      	adds	r1, r3, #4
 8007c4e:	6029      	str	r1, [r5, #0]
 8007c50:	0605      	lsls	r5, r0, #24
 8007c52:	d501      	bpl.n	8007c58 <_printf_i+0xe8>
 8007c54:	681e      	ldr	r6, [r3, #0]
 8007c56:	e002      	b.n	8007c5e <_printf_i+0xee>
 8007c58:	0641      	lsls	r1, r0, #25
 8007c5a:	d5fb      	bpl.n	8007c54 <_printf_i+0xe4>
 8007c5c:	881e      	ldrh	r6, [r3, #0]
 8007c5e:	2f6f      	cmp	r7, #111	; 0x6f
 8007c60:	bf0c      	ite	eq
 8007c62:	2308      	moveq	r3, #8
 8007c64:	230a      	movne	r3, #10
 8007c66:	4851      	ldr	r0, [pc, #324]	; (8007dac <_printf_i+0x23c>)
 8007c68:	2100      	movs	r1, #0
 8007c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c6e:	6865      	ldr	r5, [r4, #4]
 8007c70:	2d00      	cmp	r5, #0
 8007c72:	bfa8      	it	ge
 8007c74:	6821      	ldrge	r1, [r4, #0]
 8007c76:	60a5      	str	r5, [r4, #8]
 8007c78:	bfa4      	itt	ge
 8007c7a:	f021 0104 	bicge.w	r1, r1, #4
 8007c7e:	6021      	strge	r1, [r4, #0]
 8007c80:	b90e      	cbnz	r6, 8007c86 <_printf_i+0x116>
 8007c82:	2d00      	cmp	r5, #0
 8007c84:	d04b      	beq.n	8007d1e <_printf_i+0x1ae>
 8007c86:	4615      	mov	r5, r2
 8007c88:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c8c:	fb03 6711 	mls	r7, r3, r1, r6
 8007c90:	5dc7      	ldrb	r7, [r0, r7]
 8007c92:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c96:	4637      	mov	r7, r6
 8007c98:	42bb      	cmp	r3, r7
 8007c9a:	460e      	mov	r6, r1
 8007c9c:	d9f4      	bls.n	8007c88 <_printf_i+0x118>
 8007c9e:	2b08      	cmp	r3, #8
 8007ca0:	d10b      	bne.n	8007cba <_printf_i+0x14a>
 8007ca2:	6823      	ldr	r3, [r4, #0]
 8007ca4:	07de      	lsls	r6, r3, #31
 8007ca6:	d508      	bpl.n	8007cba <_printf_i+0x14a>
 8007ca8:	6923      	ldr	r3, [r4, #16]
 8007caa:	6861      	ldr	r1, [r4, #4]
 8007cac:	4299      	cmp	r1, r3
 8007cae:	bfde      	ittt	le
 8007cb0:	2330      	movle	r3, #48	; 0x30
 8007cb2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007cb6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007cba:	1b52      	subs	r2, r2, r5
 8007cbc:	6122      	str	r2, [r4, #16]
 8007cbe:	464b      	mov	r3, r9
 8007cc0:	4621      	mov	r1, r4
 8007cc2:	4640      	mov	r0, r8
 8007cc4:	f8cd a000 	str.w	sl, [sp]
 8007cc8:	aa03      	add	r2, sp, #12
 8007cca:	f7ff fedf 	bl	8007a8c <_printf_common>
 8007cce:	3001      	adds	r0, #1
 8007cd0:	d14a      	bne.n	8007d68 <_printf_i+0x1f8>
 8007cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd6:	b004      	add	sp, #16
 8007cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	f043 0320 	orr.w	r3, r3, #32
 8007ce2:	6023      	str	r3, [r4, #0]
 8007ce4:	2778      	movs	r7, #120	; 0x78
 8007ce6:	4832      	ldr	r0, [pc, #200]	; (8007db0 <_printf_i+0x240>)
 8007ce8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007cec:	6823      	ldr	r3, [r4, #0]
 8007cee:	6829      	ldr	r1, [r5, #0]
 8007cf0:	061f      	lsls	r7, r3, #24
 8007cf2:	f851 6b04 	ldr.w	r6, [r1], #4
 8007cf6:	d402      	bmi.n	8007cfe <_printf_i+0x18e>
 8007cf8:	065f      	lsls	r7, r3, #25
 8007cfa:	bf48      	it	mi
 8007cfc:	b2b6      	uxthmi	r6, r6
 8007cfe:	07df      	lsls	r7, r3, #31
 8007d00:	bf48      	it	mi
 8007d02:	f043 0320 	orrmi.w	r3, r3, #32
 8007d06:	6029      	str	r1, [r5, #0]
 8007d08:	bf48      	it	mi
 8007d0a:	6023      	strmi	r3, [r4, #0]
 8007d0c:	b91e      	cbnz	r6, 8007d16 <_printf_i+0x1a6>
 8007d0e:	6823      	ldr	r3, [r4, #0]
 8007d10:	f023 0320 	bic.w	r3, r3, #32
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	2310      	movs	r3, #16
 8007d18:	e7a6      	b.n	8007c68 <_printf_i+0xf8>
 8007d1a:	4824      	ldr	r0, [pc, #144]	; (8007dac <_printf_i+0x23c>)
 8007d1c:	e7e4      	b.n	8007ce8 <_printf_i+0x178>
 8007d1e:	4615      	mov	r5, r2
 8007d20:	e7bd      	b.n	8007c9e <_printf_i+0x12e>
 8007d22:	682b      	ldr	r3, [r5, #0]
 8007d24:	6826      	ldr	r6, [r4, #0]
 8007d26:	1d18      	adds	r0, r3, #4
 8007d28:	6961      	ldr	r1, [r4, #20]
 8007d2a:	6028      	str	r0, [r5, #0]
 8007d2c:	0635      	lsls	r5, r6, #24
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	d501      	bpl.n	8007d36 <_printf_i+0x1c6>
 8007d32:	6019      	str	r1, [r3, #0]
 8007d34:	e002      	b.n	8007d3c <_printf_i+0x1cc>
 8007d36:	0670      	lsls	r0, r6, #25
 8007d38:	d5fb      	bpl.n	8007d32 <_printf_i+0x1c2>
 8007d3a:	8019      	strh	r1, [r3, #0]
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	4615      	mov	r5, r2
 8007d40:	6123      	str	r3, [r4, #16]
 8007d42:	e7bc      	b.n	8007cbe <_printf_i+0x14e>
 8007d44:	682b      	ldr	r3, [r5, #0]
 8007d46:	2100      	movs	r1, #0
 8007d48:	1d1a      	adds	r2, r3, #4
 8007d4a:	602a      	str	r2, [r5, #0]
 8007d4c:	681d      	ldr	r5, [r3, #0]
 8007d4e:	6862      	ldr	r2, [r4, #4]
 8007d50:	4628      	mov	r0, r5
 8007d52:	f000 fac6 	bl	80082e2 <memchr>
 8007d56:	b108      	cbz	r0, 8007d5c <_printf_i+0x1ec>
 8007d58:	1b40      	subs	r0, r0, r5
 8007d5a:	6060      	str	r0, [r4, #4]
 8007d5c:	6863      	ldr	r3, [r4, #4]
 8007d5e:	6123      	str	r3, [r4, #16]
 8007d60:	2300      	movs	r3, #0
 8007d62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d66:	e7aa      	b.n	8007cbe <_printf_i+0x14e>
 8007d68:	462a      	mov	r2, r5
 8007d6a:	4649      	mov	r1, r9
 8007d6c:	4640      	mov	r0, r8
 8007d6e:	6923      	ldr	r3, [r4, #16]
 8007d70:	47d0      	blx	sl
 8007d72:	3001      	adds	r0, #1
 8007d74:	d0ad      	beq.n	8007cd2 <_printf_i+0x162>
 8007d76:	6823      	ldr	r3, [r4, #0]
 8007d78:	079b      	lsls	r3, r3, #30
 8007d7a:	d413      	bmi.n	8007da4 <_printf_i+0x234>
 8007d7c:	68e0      	ldr	r0, [r4, #12]
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	4298      	cmp	r0, r3
 8007d82:	bfb8      	it	lt
 8007d84:	4618      	movlt	r0, r3
 8007d86:	e7a6      	b.n	8007cd6 <_printf_i+0x166>
 8007d88:	2301      	movs	r3, #1
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	4649      	mov	r1, r9
 8007d8e:	4640      	mov	r0, r8
 8007d90:	47d0      	blx	sl
 8007d92:	3001      	adds	r0, #1
 8007d94:	d09d      	beq.n	8007cd2 <_printf_i+0x162>
 8007d96:	3501      	adds	r5, #1
 8007d98:	68e3      	ldr	r3, [r4, #12]
 8007d9a:	9903      	ldr	r1, [sp, #12]
 8007d9c:	1a5b      	subs	r3, r3, r1
 8007d9e:	42ab      	cmp	r3, r5
 8007da0:	dcf2      	bgt.n	8007d88 <_printf_i+0x218>
 8007da2:	e7eb      	b.n	8007d7c <_printf_i+0x20c>
 8007da4:	2500      	movs	r5, #0
 8007da6:	f104 0619 	add.w	r6, r4, #25
 8007daa:	e7f5      	b.n	8007d98 <_printf_i+0x228>
 8007dac:	0800ac12 	.word	0x0800ac12
 8007db0:	0800ac23 	.word	0x0800ac23

08007db4 <std>:
 8007db4:	2300      	movs	r3, #0
 8007db6:	b510      	push	{r4, lr}
 8007db8:	4604      	mov	r4, r0
 8007dba:	e9c0 3300 	strd	r3, r3, [r0]
 8007dbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dc2:	6083      	str	r3, [r0, #8]
 8007dc4:	8181      	strh	r1, [r0, #12]
 8007dc6:	6643      	str	r3, [r0, #100]	; 0x64
 8007dc8:	81c2      	strh	r2, [r0, #14]
 8007dca:	6183      	str	r3, [r0, #24]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	2208      	movs	r2, #8
 8007dd0:	305c      	adds	r0, #92	; 0x5c
 8007dd2:	f000 fa07 	bl	80081e4 <memset>
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	; (8007e0c <std+0x58>)
 8007dd8:	6224      	str	r4, [r4, #32]
 8007dda:	6263      	str	r3, [r4, #36]	; 0x24
 8007ddc:	4b0c      	ldr	r3, [pc, #48]	; (8007e10 <std+0x5c>)
 8007dde:	62a3      	str	r3, [r4, #40]	; 0x28
 8007de0:	4b0c      	ldr	r3, [pc, #48]	; (8007e14 <std+0x60>)
 8007de2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007de4:	4b0c      	ldr	r3, [pc, #48]	; (8007e18 <std+0x64>)
 8007de6:	6323      	str	r3, [r4, #48]	; 0x30
 8007de8:	4b0c      	ldr	r3, [pc, #48]	; (8007e1c <std+0x68>)
 8007dea:	429c      	cmp	r4, r3
 8007dec:	d006      	beq.n	8007dfc <std+0x48>
 8007dee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007df2:	4294      	cmp	r4, r2
 8007df4:	d002      	beq.n	8007dfc <std+0x48>
 8007df6:	33d0      	adds	r3, #208	; 0xd0
 8007df8:	429c      	cmp	r4, r3
 8007dfa:	d105      	bne.n	8007e08 <std+0x54>
 8007dfc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e04:	f000 ba6a 	b.w	80082dc <__retarget_lock_init_recursive>
 8007e08:	bd10      	pop	{r4, pc}
 8007e0a:	bf00      	nop
 8007e0c:	08008015 	.word	0x08008015
 8007e10:	08008037 	.word	0x08008037
 8007e14:	0800806f 	.word	0x0800806f
 8007e18:	08008093 	.word	0x08008093
 8007e1c:	200004f4 	.word	0x200004f4

08007e20 <stdio_exit_handler>:
 8007e20:	4a02      	ldr	r2, [pc, #8]	; (8007e2c <stdio_exit_handler+0xc>)
 8007e22:	4903      	ldr	r1, [pc, #12]	; (8007e30 <stdio_exit_handler+0x10>)
 8007e24:	4803      	ldr	r0, [pc, #12]	; (8007e34 <stdio_exit_handler+0x14>)
 8007e26:	f000 b869 	b.w	8007efc <_fwalk_sglue>
 8007e2a:	bf00      	nop
 8007e2c:	2000000c 	.word	0x2000000c
 8007e30:	08009c49 	.word	0x08009c49
 8007e34:	20000018 	.word	0x20000018

08007e38 <cleanup_stdio>:
 8007e38:	6841      	ldr	r1, [r0, #4]
 8007e3a:	4b0c      	ldr	r3, [pc, #48]	; (8007e6c <cleanup_stdio+0x34>)
 8007e3c:	b510      	push	{r4, lr}
 8007e3e:	4299      	cmp	r1, r3
 8007e40:	4604      	mov	r4, r0
 8007e42:	d001      	beq.n	8007e48 <cleanup_stdio+0x10>
 8007e44:	f001 ff00 	bl	8009c48 <_fflush_r>
 8007e48:	68a1      	ldr	r1, [r4, #8]
 8007e4a:	4b09      	ldr	r3, [pc, #36]	; (8007e70 <cleanup_stdio+0x38>)
 8007e4c:	4299      	cmp	r1, r3
 8007e4e:	d002      	beq.n	8007e56 <cleanup_stdio+0x1e>
 8007e50:	4620      	mov	r0, r4
 8007e52:	f001 fef9 	bl	8009c48 <_fflush_r>
 8007e56:	68e1      	ldr	r1, [r4, #12]
 8007e58:	4b06      	ldr	r3, [pc, #24]	; (8007e74 <cleanup_stdio+0x3c>)
 8007e5a:	4299      	cmp	r1, r3
 8007e5c:	d004      	beq.n	8007e68 <cleanup_stdio+0x30>
 8007e5e:	4620      	mov	r0, r4
 8007e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e64:	f001 bef0 	b.w	8009c48 <_fflush_r>
 8007e68:	bd10      	pop	{r4, pc}
 8007e6a:	bf00      	nop
 8007e6c:	200004f4 	.word	0x200004f4
 8007e70:	2000055c 	.word	0x2000055c
 8007e74:	200005c4 	.word	0x200005c4

08007e78 <global_stdio_init.part.0>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	4b0b      	ldr	r3, [pc, #44]	; (8007ea8 <global_stdio_init.part.0+0x30>)
 8007e7c:	4c0b      	ldr	r4, [pc, #44]	; (8007eac <global_stdio_init.part.0+0x34>)
 8007e7e:	4a0c      	ldr	r2, [pc, #48]	; (8007eb0 <global_stdio_init.part.0+0x38>)
 8007e80:	4620      	mov	r0, r4
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	2104      	movs	r1, #4
 8007e86:	2200      	movs	r2, #0
 8007e88:	f7ff ff94 	bl	8007db4 <std>
 8007e8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007e90:	2201      	movs	r2, #1
 8007e92:	2109      	movs	r1, #9
 8007e94:	f7ff ff8e 	bl	8007db4 <std>
 8007e98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007e9c:	2202      	movs	r2, #2
 8007e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea2:	2112      	movs	r1, #18
 8007ea4:	f7ff bf86 	b.w	8007db4 <std>
 8007ea8:	2000062c 	.word	0x2000062c
 8007eac:	200004f4 	.word	0x200004f4
 8007eb0:	08007e21 	.word	0x08007e21

08007eb4 <__sfp_lock_acquire>:
 8007eb4:	4801      	ldr	r0, [pc, #4]	; (8007ebc <__sfp_lock_acquire+0x8>)
 8007eb6:	f000 ba12 	b.w	80082de <__retarget_lock_acquire_recursive>
 8007eba:	bf00      	nop
 8007ebc:	20000635 	.word	0x20000635

08007ec0 <__sfp_lock_release>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	; (8007ec8 <__sfp_lock_release+0x8>)
 8007ec2:	f000 ba0d 	b.w	80082e0 <__retarget_lock_release_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	20000635 	.word	0x20000635

08007ecc <__sinit>:
 8007ecc:	b510      	push	{r4, lr}
 8007ece:	4604      	mov	r4, r0
 8007ed0:	f7ff fff0 	bl	8007eb4 <__sfp_lock_acquire>
 8007ed4:	6a23      	ldr	r3, [r4, #32]
 8007ed6:	b11b      	cbz	r3, 8007ee0 <__sinit+0x14>
 8007ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007edc:	f7ff bff0 	b.w	8007ec0 <__sfp_lock_release>
 8007ee0:	4b04      	ldr	r3, [pc, #16]	; (8007ef4 <__sinit+0x28>)
 8007ee2:	6223      	str	r3, [r4, #32]
 8007ee4:	4b04      	ldr	r3, [pc, #16]	; (8007ef8 <__sinit+0x2c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1f5      	bne.n	8007ed8 <__sinit+0xc>
 8007eec:	f7ff ffc4 	bl	8007e78 <global_stdio_init.part.0>
 8007ef0:	e7f2      	b.n	8007ed8 <__sinit+0xc>
 8007ef2:	bf00      	nop
 8007ef4:	08007e39 	.word	0x08007e39
 8007ef8:	2000062c 	.word	0x2000062c

08007efc <_fwalk_sglue>:
 8007efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f00:	4607      	mov	r7, r0
 8007f02:	4688      	mov	r8, r1
 8007f04:	4614      	mov	r4, r2
 8007f06:	2600      	movs	r6, #0
 8007f08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f0c:	f1b9 0901 	subs.w	r9, r9, #1
 8007f10:	d505      	bpl.n	8007f1e <_fwalk_sglue+0x22>
 8007f12:	6824      	ldr	r4, [r4, #0]
 8007f14:	2c00      	cmp	r4, #0
 8007f16:	d1f7      	bne.n	8007f08 <_fwalk_sglue+0xc>
 8007f18:	4630      	mov	r0, r6
 8007f1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f1e:	89ab      	ldrh	r3, [r5, #12]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d907      	bls.n	8007f34 <_fwalk_sglue+0x38>
 8007f24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	d003      	beq.n	8007f34 <_fwalk_sglue+0x38>
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	4638      	mov	r0, r7
 8007f30:	47c0      	blx	r8
 8007f32:	4306      	orrs	r6, r0
 8007f34:	3568      	adds	r5, #104	; 0x68
 8007f36:	e7e9      	b.n	8007f0c <_fwalk_sglue+0x10>

08007f38 <iprintf>:
 8007f38:	b40f      	push	{r0, r1, r2, r3}
 8007f3a:	b507      	push	{r0, r1, r2, lr}
 8007f3c:	4906      	ldr	r1, [pc, #24]	; (8007f58 <iprintf+0x20>)
 8007f3e:	ab04      	add	r3, sp, #16
 8007f40:	6808      	ldr	r0, [r1, #0]
 8007f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f46:	6881      	ldr	r1, [r0, #8]
 8007f48:	9301      	str	r3, [sp, #4]
 8007f4a:	f001 fce1 	bl	8009910 <_vfiprintf_r>
 8007f4e:	b003      	add	sp, #12
 8007f50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f54:	b004      	add	sp, #16
 8007f56:	4770      	bx	lr
 8007f58:	20000064 	.word	0x20000064

08007f5c <_puts_r>:
 8007f5c:	6a03      	ldr	r3, [r0, #32]
 8007f5e:	b570      	push	{r4, r5, r6, lr}
 8007f60:	4605      	mov	r5, r0
 8007f62:	460e      	mov	r6, r1
 8007f64:	6884      	ldr	r4, [r0, #8]
 8007f66:	b90b      	cbnz	r3, 8007f6c <_puts_r+0x10>
 8007f68:	f7ff ffb0 	bl	8007ecc <__sinit>
 8007f6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f6e:	07db      	lsls	r3, r3, #31
 8007f70:	d405      	bmi.n	8007f7e <_puts_r+0x22>
 8007f72:	89a3      	ldrh	r3, [r4, #12]
 8007f74:	0598      	lsls	r0, r3, #22
 8007f76:	d402      	bmi.n	8007f7e <_puts_r+0x22>
 8007f78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f7a:	f000 f9b0 	bl	80082de <__retarget_lock_acquire_recursive>
 8007f7e:	89a3      	ldrh	r3, [r4, #12]
 8007f80:	0719      	lsls	r1, r3, #28
 8007f82:	d513      	bpl.n	8007fac <_puts_r+0x50>
 8007f84:	6923      	ldr	r3, [r4, #16]
 8007f86:	b18b      	cbz	r3, 8007fac <_puts_r+0x50>
 8007f88:	3e01      	subs	r6, #1
 8007f8a:	68a3      	ldr	r3, [r4, #8]
 8007f8c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f90:	3b01      	subs	r3, #1
 8007f92:	60a3      	str	r3, [r4, #8]
 8007f94:	b9e9      	cbnz	r1, 8007fd2 <_puts_r+0x76>
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	da2e      	bge.n	8007ff8 <_puts_r+0x9c>
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	210a      	movs	r1, #10
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	f000 f87b 	bl	800809a <__swbuf_r>
 8007fa4:	3001      	adds	r0, #1
 8007fa6:	d007      	beq.n	8007fb8 <_puts_r+0x5c>
 8007fa8:	250a      	movs	r5, #10
 8007faa:	e007      	b.n	8007fbc <_puts_r+0x60>
 8007fac:	4621      	mov	r1, r4
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f000 f8b0 	bl	8008114 <__swsetup_r>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	d0e7      	beq.n	8007f88 <_puts_r+0x2c>
 8007fb8:	f04f 35ff 	mov.w	r5, #4294967295
 8007fbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fbe:	07da      	lsls	r2, r3, #31
 8007fc0:	d405      	bmi.n	8007fce <_puts_r+0x72>
 8007fc2:	89a3      	ldrh	r3, [r4, #12]
 8007fc4:	059b      	lsls	r3, r3, #22
 8007fc6:	d402      	bmi.n	8007fce <_puts_r+0x72>
 8007fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fca:	f000 f989 	bl	80082e0 <__retarget_lock_release_recursive>
 8007fce:	4628      	mov	r0, r5
 8007fd0:	bd70      	pop	{r4, r5, r6, pc}
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	da04      	bge.n	8007fe0 <_puts_r+0x84>
 8007fd6:	69a2      	ldr	r2, [r4, #24]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	dc06      	bgt.n	8007fea <_puts_r+0x8e>
 8007fdc:	290a      	cmp	r1, #10
 8007fde:	d004      	beq.n	8007fea <_puts_r+0x8e>
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	6022      	str	r2, [r4, #0]
 8007fe6:	7019      	strb	r1, [r3, #0]
 8007fe8:	e7cf      	b.n	8007f8a <_puts_r+0x2e>
 8007fea:	4622      	mov	r2, r4
 8007fec:	4628      	mov	r0, r5
 8007fee:	f000 f854 	bl	800809a <__swbuf_r>
 8007ff2:	3001      	adds	r0, #1
 8007ff4:	d1c9      	bne.n	8007f8a <_puts_r+0x2e>
 8007ff6:	e7df      	b.n	8007fb8 <_puts_r+0x5c>
 8007ff8:	250a      	movs	r5, #10
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	1c5a      	adds	r2, r3, #1
 8007ffe:	6022      	str	r2, [r4, #0]
 8008000:	701d      	strb	r5, [r3, #0]
 8008002:	e7db      	b.n	8007fbc <_puts_r+0x60>

08008004 <puts>:
 8008004:	4b02      	ldr	r3, [pc, #8]	; (8008010 <puts+0xc>)
 8008006:	4601      	mov	r1, r0
 8008008:	6818      	ldr	r0, [r3, #0]
 800800a:	f7ff bfa7 	b.w	8007f5c <_puts_r>
 800800e:	bf00      	nop
 8008010:	20000064 	.word	0x20000064

08008014 <__sread>:
 8008014:	b510      	push	{r4, lr}
 8008016:	460c      	mov	r4, r1
 8008018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801c:	f000 f910 	bl	8008240 <_read_r>
 8008020:	2800      	cmp	r0, #0
 8008022:	bfab      	itete	ge
 8008024:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008026:	89a3      	ldrhlt	r3, [r4, #12]
 8008028:	181b      	addge	r3, r3, r0
 800802a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800802e:	bfac      	ite	ge
 8008030:	6563      	strge	r3, [r4, #84]	; 0x54
 8008032:	81a3      	strhlt	r3, [r4, #12]
 8008034:	bd10      	pop	{r4, pc}

08008036 <__swrite>:
 8008036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800803a:	461f      	mov	r7, r3
 800803c:	898b      	ldrh	r3, [r1, #12]
 800803e:	4605      	mov	r5, r0
 8008040:	05db      	lsls	r3, r3, #23
 8008042:	460c      	mov	r4, r1
 8008044:	4616      	mov	r6, r2
 8008046:	d505      	bpl.n	8008054 <__swrite+0x1e>
 8008048:	2302      	movs	r3, #2
 800804a:	2200      	movs	r2, #0
 800804c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008050:	f000 f8e4 	bl	800821c <_lseek_r>
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	4632      	mov	r2, r6
 8008058:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800805c:	81a3      	strh	r3, [r4, #12]
 800805e:	4628      	mov	r0, r5
 8008060:	463b      	mov	r3, r7
 8008062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800806a:	f000 b8fb 	b.w	8008264 <_write_r>

0800806e <__sseek>:
 800806e:	b510      	push	{r4, lr}
 8008070:	460c      	mov	r4, r1
 8008072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008076:	f000 f8d1 	bl	800821c <_lseek_r>
 800807a:	1c43      	adds	r3, r0, #1
 800807c:	89a3      	ldrh	r3, [r4, #12]
 800807e:	bf15      	itete	ne
 8008080:	6560      	strne	r0, [r4, #84]	; 0x54
 8008082:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008086:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800808a:	81a3      	strheq	r3, [r4, #12]
 800808c:	bf18      	it	ne
 800808e:	81a3      	strhne	r3, [r4, #12]
 8008090:	bd10      	pop	{r4, pc}

08008092 <__sclose>:
 8008092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008096:	f000 b8b1 	b.w	80081fc <_close_r>

0800809a <__swbuf_r>:
 800809a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809c:	460e      	mov	r6, r1
 800809e:	4614      	mov	r4, r2
 80080a0:	4605      	mov	r5, r0
 80080a2:	b118      	cbz	r0, 80080ac <__swbuf_r+0x12>
 80080a4:	6a03      	ldr	r3, [r0, #32]
 80080a6:	b90b      	cbnz	r3, 80080ac <__swbuf_r+0x12>
 80080a8:	f7ff ff10 	bl	8007ecc <__sinit>
 80080ac:	69a3      	ldr	r3, [r4, #24]
 80080ae:	60a3      	str	r3, [r4, #8]
 80080b0:	89a3      	ldrh	r3, [r4, #12]
 80080b2:	071a      	lsls	r2, r3, #28
 80080b4:	d525      	bpl.n	8008102 <__swbuf_r+0x68>
 80080b6:	6923      	ldr	r3, [r4, #16]
 80080b8:	b31b      	cbz	r3, 8008102 <__swbuf_r+0x68>
 80080ba:	6823      	ldr	r3, [r4, #0]
 80080bc:	6922      	ldr	r2, [r4, #16]
 80080be:	b2f6      	uxtb	r6, r6
 80080c0:	1a98      	subs	r0, r3, r2
 80080c2:	6963      	ldr	r3, [r4, #20]
 80080c4:	4637      	mov	r7, r6
 80080c6:	4283      	cmp	r3, r0
 80080c8:	dc04      	bgt.n	80080d4 <__swbuf_r+0x3a>
 80080ca:	4621      	mov	r1, r4
 80080cc:	4628      	mov	r0, r5
 80080ce:	f001 fdbb 	bl	8009c48 <_fflush_r>
 80080d2:	b9e0      	cbnz	r0, 800810e <__swbuf_r+0x74>
 80080d4:	68a3      	ldr	r3, [r4, #8]
 80080d6:	3b01      	subs	r3, #1
 80080d8:	60a3      	str	r3, [r4, #8]
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	1c5a      	adds	r2, r3, #1
 80080de:	6022      	str	r2, [r4, #0]
 80080e0:	701e      	strb	r6, [r3, #0]
 80080e2:	6962      	ldr	r2, [r4, #20]
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d004      	beq.n	80080f4 <__swbuf_r+0x5a>
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	07db      	lsls	r3, r3, #31
 80080ee:	d506      	bpl.n	80080fe <__swbuf_r+0x64>
 80080f0:	2e0a      	cmp	r6, #10
 80080f2:	d104      	bne.n	80080fe <__swbuf_r+0x64>
 80080f4:	4621      	mov	r1, r4
 80080f6:	4628      	mov	r0, r5
 80080f8:	f001 fda6 	bl	8009c48 <_fflush_r>
 80080fc:	b938      	cbnz	r0, 800810e <__swbuf_r+0x74>
 80080fe:	4638      	mov	r0, r7
 8008100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008102:	4621      	mov	r1, r4
 8008104:	4628      	mov	r0, r5
 8008106:	f000 f805 	bl	8008114 <__swsetup_r>
 800810a:	2800      	cmp	r0, #0
 800810c:	d0d5      	beq.n	80080ba <__swbuf_r+0x20>
 800810e:	f04f 37ff 	mov.w	r7, #4294967295
 8008112:	e7f4      	b.n	80080fe <__swbuf_r+0x64>

08008114 <__swsetup_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4b2a      	ldr	r3, [pc, #168]	; (80081c0 <__swsetup_r+0xac>)
 8008118:	4605      	mov	r5, r0
 800811a:	6818      	ldr	r0, [r3, #0]
 800811c:	460c      	mov	r4, r1
 800811e:	b118      	cbz	r0, 8008128 <__swsetup_r+0x14>
 8008120:	6a03      	ldr	r3, [r0, #32]
 8008122:	b90b      	cbnz	r3, 8008128 <__swsetup_r+0x14>
 8008124:	f7ff fed2 	bl	8007ecc <__sinit>
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800812e:	0718      	lsls	r0, r3, #28
 8008130:	d422      	bmi.n	8008178 <__swsetup_r+0x64>
 8008132:	06d9      	lsls	r1, r3, #27
 8008134:	d407      	bmi.n	8008146 <__swsetup_r+0x32>
 8008136:	2309      	movs	r3, #9
 8008138:	602b      	str	r3, [r5, #0]
 800813a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800813e:	f04f 30ff 	mov.w	r0, #4294967295
 8008142:	81a3      	strh	r3, [r4, #12]
 8008144:	e034      	b.n	80081b0 <__swsetup_r+0x9c>
 8008146:	0758      	lsls	r0, r3, #29
 8008148:	d512      	bpl.n	8008170 <__swsetup_r+0x5c>
 800814a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800814c:	b141      	cbz	r1, 8008160 <__swsetup_r+0x4c>
 800814e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008152:	4299      	cmp	r1, r3
 8008154:	d002      	beq.n	800815c <__swsetup_r+0x48>
 8008156:	4628      	mov	r0, r5
 8008158:	f000 ff3e 	bl	8008fd8 <_free_r>
 800815c:	2300      	movs	r3, #0
 800815e:	6363      	str	r3, [r4, #52]	; 0x34
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008166:	81a3      	strh	r3, [r4, #12]
 8008168:	2300      	movs	r3, #0
 800816a:	6063      	str	r3, [r4, #4]
 800816c:	6923      	ldr	r3, [r4, #16]
 800816e:	6023      	str	r3, [r4, #0]
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	f043 0308 	orr.w	r3, r3, #8
 8008176:	81a3      	strh	r3, [r4, #12]
 8008178:	6923      	ldr	r3, [r4, #16]
 800817a:	b94b      	cbnz	r3, 8008190 <__swsetup_r+0x7c>
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008182:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008186:	d003      	beq.n	8008190 <__swsetup_r+0x7c>
 8008188:	4621      	mov	r1, r4
 800818a:	4628      	mov	r0, r5
 800818c:	f001 fda9 	bl	8009ce2 <__smakebuf_r>
 8008190:	89a0      	ldrh	r0, [r4, #12]
 8008192:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008196:	f010 0301 	ands.w	r3, r0, #1
 800819a:	d00a      	beq.n	80081b2 <__swsetup_r+0x9e>
 800819c:	2300      	movs	r3, #0
 800819e:	60a3      	str	r3, [r4, #8]
 80081a0:	6963      	ldr	r3, [r4, #20]
 80081a2:	425b      	negs	r3, r3
 80081a4:	61a3      	str	r3, [r4, #24]
 80081a6:	6923      	ldr	r3, [r4, #16]
 80081a8:	b943      	cbnz	r3, 80081bc <__swsetup_r+0xa8>
 80081aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081ae:	d1c4      	bne.n	800813a <__swsetup_r+0x26>
 80081b0:	bd38      	pop	{r3, r4, r5, pc}
 80081b2:	0781      	lsls	r1, r0, #30
 80081b4:	bf58      	it	pl
 80081b6:	6963      	ldrpl	r3, [r4, #20]
 80081b8:	60a3      	str	r3, [r4, #8]
 80081ba:	e7f4      	b.n	80081a6 <__swsetup_r+0x92>
 80081bc:	2000      	movs	r0, #0
 80081be:	e7f7      	b.n	80081b0 <__swsetup_r+0x9c>
 80081c0:	20000064 	.word	0x20000064

080081c4 <memcmp>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	3901      	subs	r1, #1
 80081c8:	4402      	add	r2, r0
 80081ca:	4290      	cmp	r0, r2
 80081cc:	d101      	bne.n	80081d2 <memcmp+0xe>
 80081ce:	2000      	movs	r0, #0
 80081d0:	e005      	b.n	80081de <memcmp+0x1a>
 80081d2:	7803      	ldrb	r3, [r0, #0]
 80081d4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80081d8:	42a3      	cmp	r3, r4
 80081da:	d001      	beq.n	80081e0 <memcmp+0x1c>
 80081dc:	1b18      	subs	r0, r3, r4
 80081de:	bd10      	pop	{r4, pc}
 80081e0:	3001      	adds	r0, #1
 80081e2:	e7f2      	b.n	80081ca <memcmp+0x6>

080081e4 <memset>:
 80081e4:	4603      	mov	r3, r0
 80081e6:	4402      	add	r2, r0
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d100      	bne.n	80081ee <memset+0xa>
 80081ec:	4770      	bx	lr
 80081ee:	f803 1b01 	strb.w	r1, [r3], #1
 80081f2:	e7f9      	b.n	80081e8 <memset+0x4>

080081f4 <_localeconv_r>:
 80081f4:	4800      	ldr	r0, [pc, #0]	; (80081f8 <_localeconv_r+0x4>)
 80081f6:	4770      	bx	lr
 80081f8:	20000158 	.word	0x20000158

080081fc <_close_r>:
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	2300      	movs	r3, #0
 8008200:	4d05      	ldr	r5, [pc, #20]	; (8008218 <_close_r+0x1c>)
 8008202:	4604      	mov	r4, r0
 8008204:	4608      	mov	r0, r1
 8008206:	602b      	str	r3, [r5, #0]
 8008208:	f7fa fa70 	bl	80026ec <_close>
 800820c:	1c43      	adds	r3, r0, #1
 800820e:	d102      	bne.n	8008216 <_close_r+0x1a>
 8008210:	682b      	ldr	r3, [r5, #0]
 8008212:	b103      	cbz	r3, 8008216 <_close_r+0x1a>
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	bd38      	pop	{r3, r4, r5, pc}
 8008218:	20000630 	.word	0x20000630

0800821c <_lseek_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4604      	mov	r4, r0
 8008220:	4608      	mov	r0, r1
 8008222:	4611      	mov	r1, r2
 8008224:	2200      	movs	r2, #0
 8008226:	4d05      	ldr	r5, [pc, #20]	; (800823c <_lseek_r+0x20>)
 8008228:	602a      	str	r2, [r5, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	f7fa fa82 	bl	8002734 <_lseek>
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	d102      	bne.n	800823a <_lseek_r+0x1e>
 8008234:	682b      	ldr	r3, [r5, #0]
 8008236:	b103      	cbz	r3, 800823a <_lseek_r+0x1e>
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	bd38      	pop	{r3, r4, r5, pc}
 800823c:	20000630 	.word	0x20000630

08008240 <_read_r>:
 8008240:	b538      	push	{r3, r4, r5, lr}
 8008242:	4604      	mov	r4, r0
 8008244:	4608      	mov	r0, r1
 8008246:	4611      	mov	r1, r2
 8008248:	2200      	movs	r2, #0
 800824a:	4d05      	ldr	r5, [pc, #20]	; (8008260 <_read_r+0x20>)
 800824c:	602a      	str	r2, [r5, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	f7fa fa13 	bl	800267a <_read>
 8008254:	1c43      	adds	r3, r0, #1
 8008256:	d102      	bne.n	800825e <_read_r+0x1e>
 8008258:	682b      	ldr	r3, [r5, #0]
 800825a:	b103      	cbz	r3, 800825e <_read_r+0x1e>
 800825c:	6023      	str	r3, [r4, #0]
 800825e:	bd38      	pop	{r3, r4, r5, pc}
 8008260:	20000630 	.word	0x20000630

08008264 <_write_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4604      	mov	r4, r0
 8008268:	4608      	mov	r0, r1
 800826a:	4611      	mov	r1, r2
 800826c:	2200      	movs	r2, #0
 800826e:	4d05      	ldr	r5, [pc, #20]	; (8008284 <_write_r+0x20>)
 8008270:	602a      	str	r2, [r5, #0]
 8008272:	461a      	mov	r2, r3
 8008274:	f7fa fa1e 	bl	80026b4 <_write>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_write_r+0x1e>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_write_r+0x1e>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	20000630 	.word	0x20000630

08008288 <__errno>:
 8008288:	4b01      	ldr	r3, [pc, #4]	; (8008290 <__errno+0x8>)
 800828a:	6818      	ldr	r0, [r3, #0]
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	20000064 	.word	0x20000064

08008294 <__libc_init_array>:
 8008294:	b570      	push	{r4, r5, r6, lr}
 8008296:	2600      	movs	r6, #0
 8008298:	4d0c      	ldr	r5, [pc, #48]	; (80082cc <__libc_init_array+0x38>)
 800829a:	4c0d      	ldr	r4, [pc, #52]	; (80082d0 <__libc_init_array+0x3c>)
 800829c:	1b64      	subs	r4, r4, r5
 800829e:	10a4      	asrs	r4, r4, #2
 80082a0:	42a6      	cmp	r6, r4
 80082a2:	d109      	bne.n	80082b8 <__libc_init_array+0x24>
 80082a4:	f002 fae4 	bl	800a870 <_init>
 80082a8:	2600      	movs	r6, #0
 80082aa:	4d0a      	ldr	r5, [pc, #40]	; (80082d4 <__libc_init_array+0x40>)
 80082ac:	4c0a      	ldr	r4, [pc, #40]	; (80082d8 <__libc_init_array+0x44>)
 80082ae:	1b64      	subs	r4, r4, r5
 80082b0:	10a4      	asrs	r4, r4, #2
 80082b2:	42a6      	cmp	r6, r4
 80082b4:	d105      	bne.n	80082c2 <__libc_init_array+0x2e>
 80082b6:	bd70      	pop	{r4, r5, r6, pc}
 80082b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082bc:	4798      	blx	r3
 80082be:	3601      	adds	r6, #1
 80082c0:	e7ee      	b.n	80082a0 <__libc_init_array+0xc>
 80082c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082c6:	4798      	blx	r3
 80082c8:	3601      	adds	r6, #1
 80082ca:	e7f2      	b.n	80082b2 <__libc_init_array+0x1e>
 80082cc:	0800af94 	.word	0x0800af94
 80082d0:	0800af94 	.word	0x0800af94
 80082d4:	0800af94 	.word	0x0800af94
 80082d8:	0800af98 	.word	0x0800af98

080082dc <__retarget_lock_init_recursive>:
 80082dc:	4770      	bx	lr

080082de <__retarget_lock_acquire_recursive>:
 80082de:	4770      	bx	lr

080082e0 <__retarget_lock_release_recursive>:
 80082e0:	4770      	bx	lr

080082e2 <memchr>:
 80082e2:	4603      	mov	r3, r0
 80082e4:	b510      	push	{r4, lr}
 80082e6:	b2c9      	uxtb	r1, r1
 80082e8:	4402      	add	r2, r0
 80082ea:	4293      	cmp	r3, r2
 80082ec:	4618      	mov	r0, r3
 80082ee:	d101      	bne.n	80082f4 <memchr+0x12>
 80082f0:	2000      	movs	r0, #0
 80082f2:	e003      	b.n	80082fc <memchr+0x1a>
 80082f4:	7804      	ldrb	r4, [r0, #0]
 80082f6:	3301      	adds	r3, #1
 80082f8:	428c      	cmp	r4, r1
 80082fa:	d1f6      	bne.n	80082ea <memchr+0x8>
 80082fc:	bd10      	pop	{r4, pc}

080082fe <quorem>:
 80082fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008302:	6903      	ldr	r3, [r0, #16]
 8008304:	690c      	ldr	r4, [r1, #16]
 8008306:	4607      	mov	r7, r0
 8008308:	42a3      	cmp	r3, r4
 800830a:	db7f      	blt.n	800840c <quorem+0x10e>
 800830c:	3c01      	subs	r4, #1
 800830e:	f100 0514 	add.w	r5, r0, #20
 8008312:	f101 0814 	add.w	r8, r1, #20
 8008316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800831a:	9301      	str	r3, [sp, #4]
 800831c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008324:	3301      	adds	r3, #1
 8008326:	429a      	cmp	r2, r3
 8008328:	fbb2 f6f3 	udiv	r6, r2, r3
 800832c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008330:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008334:	d331      	bcc.n	800839a <quorem+0x9c>
 8008336:	f04f 0e00 	mov.w	lr, #0
 800833a:	4640      	mov	r0, r8
 800833c:	46ac      	mov	ip, r5
 800833e:	46f2      	mov	sl, lr
 8008340:	f850 2b04 	ldr.w	r2, [r0], #4
 8008344:	b293      	uxth	r3, r2
 8008346:	fb06 e303 	mla	r3, r6, r3, lr
 800834a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800834e:	0c1a      	lsrs	r2, r3, #16
 8008350:	b29b      	uxth	r3, r3
 8008352:	fb06 220e 	mla	r2, r6, lr, r2
 8008356:	ebaa 0303 	sub.w	r3, sl, r3
 800835a:	f8dc a000 	ldr.w	sl, [ip]
 800835e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008362:	fa1f fa8a 	uxth.w	sl, sl
 8008366:	4453      	add	r3, sl
 8008368:	f8dc a000 	ldr.w	sl, [ip]
 800836c:	b292      	uxth	r2, r2
 800836e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008372:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008376:	b29b      	uxth	r3, r3
 8008378:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800837c:	4581      	cmp	r9, r0
 800837e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008382:	f84c 3b04 	str.w	r3, [ip], #4
 8008386:	d2db      	bcs.n	8008340 <quorem+0x42>
 8008388:	f855 300b 	ldr.w	r3, [r5, fp]
 800838c:	b92b      	cbnz	r3, 800839a <quorem+0x9c>
 800838e:	9b01      	ldr	r3, [sp, #4]
 8008390:	3b04      	subs	r3, #4
 8008392:	429d      	cmp	r5, r3
 8008394:	461a      	mov	r2, r3
 8008396:	d32d      	bcc.n	80083f4 <quorem+0xf6>
 8008398:	613c      	str	r4, [r7, #16]
 800839a:	4638      	mov	r0, r7
 800839c:	f001 f992 	bl	80096c4 <__mcmp>
 80083a0:	2800      	cmp	r0, #0
 80083a2:	db23      	blt.n	80083ec <quorem+0xee>
 80083a4:	4629      	mov	r1, r5
 80083a6:	2000      	movs	r0, #0
 80083a8:	3601      	adds	r6, #1
 80083aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80083ae:	f8d1 c000 	ldr.w	ip, [r1]
 80083b2:	b293      	uxth	r3, r2
 80083b4:	1ac3      	subs	r3, r0, r3
 80083b6:	0c12      	lsrs	r2, r2, #16
 80083b8:	fa1f f08c 	uxth.w	r0, ip
 80083bc:	4403      	add	r3, r0
 80083be:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80083c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083cc:	45c1      	cmp	r9, r8
 80083ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80083d2:	f841 3b04 	str.w	r3, [r1], #4
 80083d6:	d2e8      	bcs.n	80083aa <quorem+0xac>
 80083d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083e0:	b922      	cbnz	r2, 80083ec <quorem+0xee>
 80083e2:	3b04      	subs	r3, #4
 80083e4:	429d      	cmp	r5, r3
 80083e6:	461a      	mov	r2, r3
 80083e8:	d30a      	bcc.n	8008400 <quorem+0x102>
 80083ea:	613c      	str	r4, [r7, #16]
 80083ec:	4630      	mov	r0, r6
 80083ee:	b003      	add	sp, #12
 80083f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083f4:	6812      	ldr	r2, [r2, #0]
 80083f6:	3b04      	subs	r3, #4
 80083f8:	2a00      	cmp	r2, #0
 80083fa:	d1cd      	bne.n	8008398 <quorem+0x9a>
 80083fc:	3c01      	subs	r4, #1
 80083fe:	e7c8      	b.n	8008392 <quorem+0x94>
 8008400:	6812      	ldr	r2, [r2, #0]
 8008402:	3b04      	subs	r3, #4
 8008404:	2a00      	cmp	r2, #0
 8008406:	d1f0      	bne.n	80083ea <quorem+0xec>
 8008408:	3c01      	subs	r4, #1
 800840a:	e7eb      	b.n	80083e4 <quorem+0xe6>
 800840c:	2000      	movs	r0, #0
 800840e:	e7ee      	b.n	80083ee <quorem+0xf0>

08008410 <_dtoa_r>:
 8008410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008414:	4616      	mov	r6, r2
 8008416:	461f      	mov	r7, r3
 8008418:	69c4      	ldr	r4, [r0, #28]
 800841a:	b099      	sub	sp, #100	; 0x64
 800841c:	4605      	mov	r5, r0
 800841e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008422:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008426:	b974      	cbnz	r4, 8008446 <_dtoa_r+0x36>
 8008428:	2010      	movs	r0, #16
 800842a:	f000 fe1d 	bl	8009068 <malloc>
 800842e:	4602      	mov	r2, r0
 8008430:	61e8      	str	r0, [r5, #28]
 8008432:	b920      	cbnz	r0, 800843e <_dtoa_r+0x2e>
 8008434:	21ef      	movs	r1, #239	; 0xef
 8008436:	4bac      	ldr	r3, [pc, #688]	; (80086e8 <_dtoa_r+0x2d8>)
 8008438:	48ac      	ldr	r0, [pc, #688]	; (80086ec <_dtoa_r+0x2dc>)
 800843a:	f001 fccf 	bl	8009ddc <__assert_func>
 800843e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008442:	6004      	str	r4, [r0, #0]
 8008444:	60c4      	str	r4, [r0, #12]
 8008446:	69eb      	ldr	r3, [r5, #28]
 8008448:	6819      	ldr	r1, [r3, #0]
 800844a:	b151      	cbz	r1, 8008462 <_dtoa_r+0x52>
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	2301      	movs	r3, #1
 8008450:	4093      	lsls	r3, r2
 8008452:	604a      	str	r2, [r1, #4]
 8008454:	608b      	str	r3, [r1, #8]
 8008456:	4628      	mov	r0, r5
 8008458:	f000 fefa 	bl	8009250 <_Bfree>
 800845c:	2200      	movs	r2, #0
 800845e:	69eb      	ldr	r3, [r5, #28]
 8008460:	601a      	str	r2, [r3, #0]
 8008462:	1e3b      	subs	r3, r7, #0
 8008464:	bfaf      	iteee	ge
 8008466:	2300      	movge	r3, #0
 8008468:	2201      	movlt	r2, #1
 800846a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800846e:	9305      	strlt	r3, [sp, #20]
 8008470:	bfa8      	it	ge
 8008472:	f8c8 3000 	strge.w	r3, [r8]
 8008476:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800847a:	4b9d      	ldr	r3, [pc, #628]	; (80086f0 <_dtoa_r+0x2e0>)
 800847c:	bfb8      	it	lt
 800847e:	f8c8 2000 	strlt.w	r2, [r8]
 8008482:	ea33 0309 	bics.w	r3, r3, r9
 8008486:	d119      	bne.n	80084bc <_dtoa_r+0xac>
 8008488:	f242 730f 	movw	r3, #9999	; 0x270f
 800848c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008494:	4333      	orrs	r3, r6
 8008496:	f000 8589 	beq.w	8008fac <_dtoa_r+0xb9c>
 800849a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800849c:	b953      	cbnz	r3, 80084b4 <_dtoa_r+0xa4>
 800849e:	4b95      	ldr	r3, [pc, #596]	; (80086f4 <_dtoa_r+0x2e4>)
 80084a0:	e023      	b.n	80084ea <_dtoa_r+0xda>
 80084a2:	4b95      	ldr	r3, [pc, #596]	; (80086f8 <_dtoa_r+0x2e8>)
 80084a4:	9303      	str	r3, [sp, #12]
 80084a6:	3308      	adds	r3, #8
 80084a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80084aa:	6013      	str	r3, [r2, #0]
 80084ac:	9803      	ldr	r0, [sp, #12]
 80084ae:	b019      	add	sp, #100	; 0x64
 80084b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b4:	4b8f      	ldr	r3, [pc, #572]	; (80086f4 <_dtoa_r+0x2e4>)
 80084b6:	9303      	str	r3, [sp, #12]
 80084b8:	3303      	adds	r3, #3
 80084ba:	e7f5      	b.n	80084a8 <_dtoa_r+0x98>
 80084bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80084c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80084c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084c8:	2200      	movs	r2, #0
 80084ca:	2300      	movs	r3, #0
 80084cc:	f7f8 fa6c 	bl	80009a8 <__aeabi_dcmpeq>
 80084d0:	4680      	mov	r8, r0
 80084d2:	b160      	cbz	r0, 80084ee <_dtoa_r+0xde>
 80084d4:	2301      	movs	r3, #1
 80084d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80084d8:	6013      	str	r3, [r2, #0]
 80084da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 8562 	beq.w	8008fa6 <_dtoa_r+0xb96>
 80084e2:	4b86      	ldr	r3, [pc, #536]	; (80086fc <_dtoa_r+0x2ec>)
 80084e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	3b01      	subs	r3, #1
 80084ea:	9303      	str	r3, [sp, #12]
 80084ec:	e7de      	b.n	80084ac <_dtoa_r+0x9c>
 80084ee:	ab16      	add	r3, sp, #88	; 0x58
 80084f0:	9301      	str	r3, [sp, #4]
 80084f2:	ab17      	add	r3, sp, #92	; 0x5c
 80084f4:	9300      	str	r3, [sp, #0]
 80084f6:	4628      	mov	r0, r5
 80084f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084fc:	f001 f98a 	bl	8009814 <__d2b>
 8008500:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008504:	4682      	mov	sl, r0
 8008506:	2c00      	cmp	r4, #0
 8008508:	d07e      	beq.n	8008608 <_dtoa_r+0x1f8>
 800850a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800850e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008510:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008518:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800851c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008520:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008524:	4619      	mov	r1, r3
 8008526:	2200      	movs	r2, #0
 8008528:	4b75      	ldr	r3, [pc, #468]	; (8008700 <_dtoa_r+0x2f0>)
 800852a:	f7f7 fe1d 	bl	8000168 <__aeabi_dsub>
 800852e:	a368      	add	r3, pc, #416	; (adr r3, 80086d0 <_dtoa_r+0x2c0>)
 8008530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008534:	f7f7 ffd0 	bl	80004d8 <__aeabi_dmul>
 8008538:	a367      	add	r3, pc, #412	; (adr r3, 80086d8 <_dtoa_r+0x2c8>)
 800853a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853e:	f7f7 fe15 	bl	800016c <__adddf3>
 8008542:	4606      	mov	r6, r0
 8008544:	4620      	mov	r0, r4
 8008546:	460f      	mov	r7, r1
 8008548:	f7f7 ff5c 	bl	8000404 <__aeabi_i2d>
 800854c:	a364      	add	r3, pc, #400	; (adr r3, 80086e0 <_dtoa_r+0x2d0>)
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	f7f7 ffc1 	bl	80004d8 <__aeabi_dmul>
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	4630      	mov	r0, r6
 800855c:	4639      	mov	r1, r7
 800855e:	f7f7 fe05 	bl	800016c <__adddf3>
 8008562:	4606      	mov	r6, r0
 8008564:	460f      	mov	r7, r1
 8008566:	f7f8 fa67 	bl	8000a38 <__aeabi_d2iz>
 800856a:	2200      	movs	r2, #0
 800856c:	4683      	mov	fp, r0
 800856e:	2300      	movs	r3, #0
 8008570:	4630      	mov	r0, r6
 8008572:	4639      	mov	r1, r7
 8008574:	f7f8 fa22 	bl	80009bc <__aeabi_dcmplt>
 8008578:	b148      	cbz	r0, 800858e <_dtoa_r+0x17e>
 800857a:	4658      	mov	r0, fp
 800857c:	f7f7 ff42 	bl	8000404 <__aeabi_i2d>
 8008580:	4632      	mov	r2, r6
 8008582:	463b      	mov	r3, r7
 8008584:	f7f8 fa10 	bl	80009a8 <__aeabi_dcmpeq>
 8008588:	b908      	cbnz	r0, 800858e <_dtoa_r+0x17e>
 800858a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800858e:	f1bb 0f16 	cmp.w	fp, #22
 8008592:	d857      	bhi.n	8008644 <_dtoa_r+0x234>
 8008594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008598:	4b5a      	ldr	r3, [pc, #360]	; (8008704 <_dtoa_r+0x2f4>)
 800859a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800859e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a2:	f7f8 fa0b 	bl	80009bc <__aeabi_dcmplt>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d04e      	beq.n	8008648 <_dtoa_r+0x238>
 80085aa:	2300      	movs	r3, #0
 80085ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80085b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80085b4:	1b1b      	subs	r3, r3, r4
 80085b6:	1e5a      	subs	r2, r3, #1
 80085b8:	bf46      	itte	mi
 80085ba:	f1c3 0901 	rsbmi	r9, r3, #1
 80085be:	2300      	movmi	r3, #0
 80085c0:	f04f 0900 	movpl.w	r9, #0
 80085c4:	9209      	str	r2, [sp, #36]	; 0x24
 80085c6:	bf48      	it	mi
 80085c8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80085ca:	f1bb 0f00 	cmp.w	fp, #0
 80085ce:	db3d      	blt.n	800864c <_dtoa_r+0x23c>
 80085d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80085d6:	445b      	add	r3, fp
 80085d8:	9309      	str	r3, [sp, #36]	; 0x24
 80085da:	2300      	movs	r3, #0
 80085dc:	930a      	str	r3, [sp, #40]	; 0x28
 80085de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085e0:	2b09      	cmp	r3, #9
 80085e2:	d867      	bhi.n	80086b4 <_dtoa_r+0x2a4>
 80085e4:	2b05      	cmp	r3, #5
 80085e6:	bfc4      	itt	gt
 80085e8:	3b04      	subgt	r3, #4
 80085ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 80085ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085ee:	bfc8      	it	gt
 80085f0:	2400      	movgt	r4, #0
 80085f2:	f1a3 0302 	sub.w	r3, r3, #2
 80085f6:	bfd8      	it	le
 80085f8:	2401      	movle	r4, #1
 80085fa:	2b03      	cmp	r3, #3
 80085fc:	f200 8086 	bhi.w	800870c <_dtoa_r+0x2fc>
 8008600:	e8df f003 	tbb	[pc, r3]
 8008604:	5637392c 	.word	0x5637392c
 8008608:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800860c:	441c      	add	r4, r3
 800860e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008612:	2b20      	cmp	r3, #32
 8008614:	bfc1      	itttt	gt
 8008616:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800861a:	fa09 f903 	lslgt.w	r9, r9, r3
 800861e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8008622:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008626:	bfd6      	itet	le
 8008628:	f1c3 0320 	rsble	r3, r3, #32
 800862c:	ea49 0003 	orrgt.w	r0, r9, r3
 8008630:	fa06 f003 	lslle.w	r0, r6, r3
 8008634:	f7f7 fed6 	bl	80003e4 <__aeabi_ui2d>
 8008638:	2201      	movs	r2, #1
 800863a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800863e:	3c01      	subs	r4, #1
 8008640:	9213      	str	r2, [sp, #76]	; 0x4c
 8008642:	e76f      	b.n	8008524 <_dtoa_r+0x114>
 8008644:	2301      	movs	r3, #1
 8008646:	e7b3      	b.n	80085b0 <_dtoa_r+0x1a0>
 8008648:	900f      	str	r0, [sp, #60]	; 0x3c
 800864a:	e7b2      	b.n	80085b2 <_dtoa_r+0x1a2>
 800864c:	f1cb 0300 	rsb	r3, fp, #0
 8008650:	930a      	str	r3, [sp, #40]	; 0x28
 8008652:	2300      	movs	r3, #0
 8008654:	eba9 090b 	sub.w	r9, r9, fp
 8008658:	930e      	str	r3, [sp, #56]	; 0x38
 800865a:	e7c0      	b.n	80085de <_dtoa_r+0x1ce>
 800865c:	2300      	movs	r3, #0
 800865e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008662:	2b00      	cmp	r3, #0
 8008664:	dc55      	bgt.n	8008712 <_dtoa_r+0x302>
 8008666:	2301      	movs	r3, #1
 8008668:	461a      	mov	r2, r3
 800866a:	9306      	str	r3, [sp, #24]
 800866c:	9308      	str	r3, [sp, #32]
 800866e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008670:	e00b      	b.n	800868a <_dtoa_r+0x27a>
 8008672:	2301      	movs	r3, #1
 8008674:	e7f3      	b.n	800865e <_dtoa_r+0x24e>
 8008676:	2300      	movs	r3, #0
 8008678:	930b      	str	r3, [sp, #44]	; 0x2c
 800867a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800867c:	445b      	add	r3, fp
 800867e:	9306      	str	r3, [sp, #24]
 8008680:	3301      	adds	r3, #1
 8008682:	2b01      	cmp	r3, #1
 8008684:	9308      	str	r3, [sp, #32]
 8008686:	bfb8      	it	lt
 8008688:	2301      	movlt	r3, #1
 800868a:	2100      	movs	r1, #0
 800868c:	2204      	movs	r2, #4
 800868e:	69e8      	ldr	r0, [r5, #28]
 8008690:	f102 0614 	add.w	r6, r2, #20
 8008694:	429e      	cmp	r6, r3
 8008696:	d940      	bls.n	800871a <_dtoa_r+0x30a>
 8008698:	6041      	str	r1, [r0, #4]
 800869a:	4628      	mov	r0, r5
 800869c:	f000 fd98 	bl	80091d0 <_Balloc>
 80086a0:	9003      	str	r0, [sp, #12]
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d13c      	bne.n	8008720 <_dtoa_r+0x310>
 80086a6:	4602      	mov	r2, r0
 80086a8:	f240 11af 	movw	r1, #431	; 0x1af
 80086ac:	4b16      	ldr	r3, [pc, #88]	; (8008708 <_dtoa_r+0x2f8>)
 80086ae:	e6c3      	b.n	8008438 <_dtoa_r+0x28>
 80086b0:	2301      	movs	r3, #1
 80086b2:	e7e1      	b.n	8008678 <_dtoa_r+0x268>
 80086b4:	2401      	movs	r4, #1
 80086b6:	2300      	movs	r3, #0
 80086b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80086ba:	9322      	str	r3, [sp, #136]	; 0x88
 80086bc:	f04f 33ff 	mov.w	r3, #4294967295
 80086c0:	2200      	movs	r2, #0
 80086c2:	9306      	str	r3, [sp, #24]
 80086c4:	9308      	str	r3, [sp, #32]
 80086c6:	2312      	movs	r3, #18
 80086c8:	e7d1      	b.n	800866e <_dtoa_r+0x25e>
 80086ca:	bf00      	nop
 80086cc:	f3af 8000 	nop.w
 80086d0:	636f4361 	.word	0x636f4361
 80086d4:	3fd287a7 	.word	0x3fd287a7
 80086d8:	8b60c8b3 	.word	0x8b60c8b3
 80086dc:	3fc68a28 	.word	0x3fc68a28
 80086e0:	509f79fb 	.word	0x509f79fb
 80086e4:	3fd34413 	.word	0x3fd34413
 80086e8:	0800ac41 	.word	0x0800ac41
 80086ec:	0800ac58 	.word	0x0800ac58
 80086f0:	7ff00000 	.word	0x7ff00000
 80086f4:	0800ac3d 	.word	0x0800ac3d
 80086f8:	0800ac34 	.word	0x0800ac34
 80086fc:	0800ac11 	.word	0x0800ac11
 8008700:	3ff80000 	.word	0x3ff80000
 8008704:	0800ad48 	.word	0x0800ad48
 8008708:	0800acb0 	.word	0x0800acb0
 800870c:	2301      	movs	r3, #1
 800870e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008710:	e7d4      	b.n	80086bc <_dtoa_r+0x2ac>
 8008712:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008714:	9306      	str	r3, [sp, #24]
 8008716:	9308      	str	r3, [sp, #32]
 8008718:	e7b7      	b.n	800868a <_dtoa_r+0x27a>
 800871a:	3101      	adds	r1, #1
 800871c:	0052      	lsls	r2, r2, #1
 800871e:	e7b7      	b.n	8008690 <_dtoa_r+0x280>
 8008720:	69eb      	ldr	r3, [r5, #28]
 8008722:	9a03      	ldr	r2, [sp, #12]
 8008724:	601a      	str	r2, [r3, #0]
 8008726:	9b08      	ldr	r3, [sp, #32]
 8008728:	2b0e      	cmp	r3, #14
 800872a:	f200 80a8 	bhi.w	800887e <_dtoa_r+0x46e>
 800872e:	2c00      	cmp	r4, #0
 8008730:	f000 80a5 	beq.w	800887e <_dtoa_r+0x46e>
 8008734:	f1bb 0f00 	cmp.w	fp, #0
 8008738:	dd34      	ble.n	80087a4 <_dtoa_r+0x394>
 800873a:	4b9a      	ldr	r3, [pc, #616]	; (80089a4 <_dtoa_r+0x594>)
 800873c:	f00b 020f 	and.w	r2, fp, #15
 8008740:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008744:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008748:	e9d3 3400 	ldrd	r3, r4, [r3]
 800874c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008750:	ea4f 142b 	mov.w	r4, fp, asr #4
 8008754:	d016      	beq.n	8008784 <_dtoa_r+0x374>
 8008756:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800875a:	4b93      	ldr	r3, [pc, #588]	; (80089a8 <_dtoa_r+0x598>)
 800875c:	2703      	movs	r7, #3
 800875e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008762:	f7f7 ffe3 	bl	800072c <__aeabi_ddiv>
 8008766:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800876a:	f004 040f 	and.w	r4, r4, #15
 800876e:	4e8e      	ldr	r6, [pc, #568]	; (80089a8 <_dtoa_r+0x598>)
 8008770:	b954      	cbnz	r4, 8008788 <_dtoa_r+0x378>
 8008772:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800877a:	f7f7 ffd7 	bl	800072c <__aeabi_ddiv>
 800877e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008782:	e029      	b.n	80087d8 <_dtoa_r+0x3c8>
 8008784:	2702      	movs	r7, #2
 8008786:	e7f2      	b.n	800876e <_dtoa_r+0x35e>
 8008788:	07e1      	lsls	r1, r4, #31
 800878a:	d508      	bpl.n	800879e <_dtoa_r+0x38e>
 800878c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008790:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008794:	f7f7 fea0 	bl	80004d8 <__aeabi_dmul>
 8008798:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800879c:	3701      	adds	r7, #1
 800879e:	1064      	asrs	r4, r4, #1
 80087a0:	3608      	adds	r6, #8
 80087a2:	e7e5      	b.n	8008770 <_dtoa_r+0x360>
 80087a4:	f000 80a5 	beq.w	80088f2 <_dtoa_r+0x4e2>
 80087a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087ac:	f1cb 0400 	rsb	r4, fp, #0
 80087b0:	4b7c      	ldr	r3, [pc, #496]	; (80089a4 <_dtoa_r+0x594>)
 80087b2:	f004 020f 	and.w	r2, r4, #15
 80087b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087be:	f7f7 fe8b 	bl	80004d8 <__aeabi_dmul>
 80087c2:	2702      	movs	r7, #2
 80087c4:	2300      	movs	r3, #0
 80087c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087ca:	4e77      	ldr	r6, [pc, #476]	; (80089a8 <_dtoa_r+0x598>)
 80087cc:	1124      	asrs	r4, r4, #4
 80087ce:	2c00      	cmp	r4, #0
 80087d0:	f040 8084 	bne.w	80088dc <_dtoa_r+0x4cc>
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1d2      	bne.n	800877e <_dtoa_r+0x36e>
 80087d8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80087dc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80087e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 8087 	beq.w	80088f6 <_dtoa_r+0x4e6>
 80087e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087ec:	2200      	movs	r2, #0
 80087ee:	4b6f      	ldr	r3, [pc, #444]	; (80089ac <_dtoa_r+0x59c>)
 80087f0:	f7f8 f8e4 	bl	80009bc <__aeabi_dcmplt>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	d07e      	beq.n	80088f6 <_dtoa_r+0x4e6>
 80087f8:	9b08      	ldr	r3, [sp, #32]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d07b      	beq.n	80088f6 <_dtoa_r+0x4e6>
 80087fe:	9b06      	ldr	r3, [sp, #24]
 8008800:	2b00      	cmp	r3, #0
 8008802:	dd38      	ble.n	8008876 <_dtoa_r+0x466>
 8008804:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008808:	2200      	movs	r2, #0
 800880a:	4b69      	ldr	r3, [pc, #420]	; (80089b0 <_dtoa_r+0x5a0>)
 800880c:	f7f7 fe64 	bl	80004d8 <__aeabi_dmul>
 8008810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008814:	9c06      	ldr	r4, [sp, #24]
 8008816:	f10b 38ff 	add.w	r8, fp, #4294967295
 800881a:	3701      	adds	r7, #1
 800881c:	4638      	mov	r0, r7
 800881e:	f7f7 fdf1 	bl	8000404 <__aeabi_i2d>
 8008822:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008826:	f7f7 fe57 	bl	80004d8 <__aeabi_dmul>
 800882a:	2200      	movs	r2, #0
 800882c:	4b61      	ldr	r3, [pc, #388]	; (80089b4 <_dtoa_r+0x5a4>)
 800882e:	f7f7 fc9d 	bl	800016c <__adddf3>
 8008832:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008836:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800883a:	9611      	str	r6, [sp, #68]	; 0x44
 800883c:	2c00      	cmp	r4, #0
 800883e:	d15d      	bne.n	80088fc <_dtoa_r+0x4ec>
 8008840:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008844:	2200      	movs	r2, #0
 8008846:	4b5c      	ldr	r3, [pc, #368]	; (80089b8 <_dtoa_r+0x5a8>)
 8008848:	f7f7 fc8e 	bl	8000168 <__aeabi_dsub>
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008854:	4633      	mov	r3, r6
 8008856:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008858:	f7f8 f8ce 	bl	80009f8 <__aeabi_dcmpgt>
 800885c:	2800      	cmp	r0, #0
 800885e:	f040 8295 	bne.w	8008d8c <_dtoa_r+0x97c>
 8008862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008866:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008868:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800886c:	f7f8 f8a6 	bl	80009bc <__aeabi_dcmplt>
 8008870:	2800      	cmp	r0, #0
 8008872:	f040 8289 	bne.w	8008d88 <_dtoa_r+0x978>
 8008876:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800887a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800887e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008880:	2b00      	cmp	r3, #0
 8008882:	f2c0 8151 	blt.w	8008b28 <_dtoa_r+0x718>
 8008886:	f1bb 0f0e 	cmp.w	fp, #14
 800888a:	f300 814d 	bgt.w	8008b28 <_dtoa_r+0x718>
 800888e:	4b45      	ldr	r3, [pc, #276]	; (80089a4 <_dtoa_r+0x594>)
 8008890:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008894:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008898:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800889c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800889e:	2b00      	cmp	r3, #0
 80088a0:	f280 80da 	bge.w	8008a58 <_dtoa_r+0x648>
 80088a4:	9b08      	ldr	r3, [sp, #32]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f300 80d6 	bgt.w	8008a58 <_dtoa_r+0x648>
 80088ac:	f040 826b 	bne.w	8008d86 <_dtoa_r+0x976>
 80088b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088b4:	2200      	movs	r2, #0
 80088b6:	4b40      	ldr	r3, [pc, #256]	; (80089b8 <_dtoa_r+0x5a8>)
 80088b8:	f7f7 fe0e 	bl	80004d8 <__aeabi_dmul>
 80088bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088c0:	f7f8 f890 	bl	80009e4 <__aeabi_dcmpge>
 80088c4:	9c08      	ldr	r4, [sp, #32]
 80088c6:	4626      	mov	r6, r4
 80088c8:	2800      	cmp	r0, #0
 80088ca:	f040 8241 	bne.w	8008d50 <_dtoa_r+0x940>
 80088ce:	2331      	movs	r3, #49	; 0x31
 80088d0:	9f03      	ldr	r7, [sp, #12]
 80088d2:	f10b 0b01 	add.w	fp, fp, #1
 80088d6:	f807 3b01 	strb.w	r3, [r7], #1
 80088da:	e23d      	b.n	8008d58 <_dtoa_r+0x948>
 80088dc:	07e2      	lsls	r2, r4, #31
 80088de:	d505      	bpl.n	80088ec <_dtoa_r+0x4dc>
 80088e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088e4:	f7f7 fdf8 	bl	80004d8 <__aeabi_dmul>
 80088e8:	2301      	movs	r3, #1
 80088ea:	3701      	adds	r7, #1
 80088ec:	1064      	asrs	r4, r4, #1
 80088ee:	3608      	adds	r6, #8
 80088f0:	e76d      	b.n	80087ce <_dtoa_r+0x3be>
 80088f2:	2702      	movs	r7, #2
 80088f4:	e770      	b.n	80087d8 <_dtoa_r+0x3c8>
 80088f6:	46d8      	mov	r8, fp
 80088f8:	9c08      	ldr	r4, [sp, #32]
 80088fa:	e78f      	b.n	800881c <_dtoa_r+0x40c>
 80088fc:	9903      	ldr	r1, [sp, #12]
 80088fe:	4b29      	ldr	r3, [pc, #164]	; (80089a4 <_dtoa_r+0x594>)
 8008900:	4421      	add	r1, r4
 8008902:	9112      	str	r1, [sp, #72]	; 0x48
 8008904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008906:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800890a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800890e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008912:	2900      	cmp	r1, #0
 8008914:	d054      	beq.n	80089c0 <_dtoa_r+0x5b0>
 8008916:	2000      	movs	r0, #0
 8008918:	4928      	ldr	r1, [pc, #160]	; (80089bc <_dtoa_r+0x5ac>)
 800891a:	f7f7 ff07 	bl	800072c <__aeabi_ddiv>
 800891e:	463b      	mov	r3, r7
 8008920:	4632      	mov	r2, r6
 8008922:	f7f7 fc21 	bl	8000168 <__aeabi_dsub>
 8008926:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800892a:	9f03      	ldr	r7, [sp, #12]
 800892c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008930:	f7f8 f882 	bl	8000a38 <__aeabi_d2iz>
 8008934:	4604      	mov	r4, r0
 8008936:	f7f7 fd65 	bl	8000404 <__aeabi_i2d>
 800893a:	4602      	mov	r2, r0
 800893c:	460b      	mov	r3, r1
 800893e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008942:	f7f7 fc11 	bl	8000168 <__aeabi_dsub>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	3430      	adds	r4, #48	; 0x30
 800894c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008950:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008954:	f807 4b01 	strb.w	r4, [r7], #1
 8008958:	f7f8 f830 	bl	80009bc <__aeabi_dcmplt>
 800895c:	2800      	cmp	r0, #0
 800895e:	d173      	bne.n	8008a48 <_dtoa_r+0x638>
 8008960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008964:	2000      	movs	r0, #0
 8008966:	4911      	ldr	r1, [pc, #68]	; (80089ac <_dtoa_r+0x59c>)
 8008968:	f7f7 fbfe 	bl	8000168 <__aeabi_dsub>
 800896c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008970:	f7f8 f824 	bl	80009bc <__aeabi_dcmplt>
 8008974:	2800      	cmp	r0, #0
 8008976:	f040 80b6 	bne.w	8008ae6 <_dtoa_r+0x6d6>
 800897a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800897c:	429f      	cmp	r7, r3
 800897e:	f43f af7a 	beq.w	8008876 <_dtoa_r+0x466>
 8008982:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008986:	2200      	movs	r2, #0
 8008988:	4b09      	ldr	r3, [pc, #36]	; (80089b0 <_dtoa_r+0x5a0>)
 800898a:	f7f7 fda5 	bl	80004d8 <__aeabi_dmul>
 800898e:	2200      	movs	r2, #0
 8008990:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008994:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008998:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <_dtoa_r+0x5a0>)
 800899a:	f7f7 fd9d 	bl	80004d8 <__aeabi_dmul>
 800899e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089a2:	e7c3      	b.n	800892c <_dtoa_r+0x51c>
 80089a4:	0800ad48 	.word	0x0800ad48
 80089a8:	0800ad20 	.word	0x0800ad20
 80089ac:	3ff00000 	.word	0x3ff00000
 80089b0:	40240000 	.word	0x40240000
 80089b4:	401c0000 	.word	0x401c0000
 80089b8:	40140000 	.word	0x40140000
 80089bc:	3fe00000 	.word	0x3fe00000
 80089c0:	4630      	mov	r0, r6
 80089c2:	4639      	mov	r1, r7
 80089c4:	f7f7 fd88 	bl	80004d8 <__aeabi_dmul>
 80089c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089ca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80089ce:	9c03      	ldr	r4, [sp, #12]
 80089d0:	9314      	str	r3, [sp, #80]	; 0x50
 80089d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089d6:	f7f8 f82f 	bl	8000a38 <__aeabi_d2iz>
 80089da:	9015      	str	r0, [sp, #84]	; 0x54
 80089dc:	f7f7 fd12 	bl	8000404 <__aeabi_i2d>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089e8:	f7f7 fbbe 	bl	8000168 <__aeabi_dsub>
 80089ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089ee:	4606      	mov	r6, r0
 80089f0:	3330      	adds	r3, #48	; 0x30
 80089f2:	f804 3b01 	strb.w	r3, [r4], #1
 80089f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089f8:	460f      	mov	r7, r1
 80089fa:	429c      	cmp	r4, r3
 80089fc:	f04f 0200 	mov.w	r2, #0
 8008a00:	d124      	bne.n	8008a4c <_dtoa_r+0x63c>
 8008a02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a06:	4baf      	ldr	r3, [pc, #700]	; (8008cc4 <_dtoa_r+0x8b4>)
 8008a08:	f7f7 fbb0 	bl	800016c <__adddf3>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	460b      	mov	r3, r1
 8008a10:	4630      	mov	r0, r6
 8008a12:	4639      	mov	r1, r7
 8008a14:	f7f7 fff0 	bl	80009f8 <__aeabi_dcmpgt>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d163      	bne.n	8008ae4 <_dtoa_r+0x6d4>
 8008a1c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a20:	2000      	movs	r0, #0
 8008a22:	49a8      	ldr	r1, [pc, #672]	; (8008cc4 <_dtoa_r+0x8b4>)
 8008a24:	f7f7 fba0 	bl	8000168 <__aeabi_dsub>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	4639      	mov	r1, r7
 8008a30:	f7f7 ffc4 	bl	80009bc <__aeabi_dcmplt>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	f43f af1e 	beq.w	8008876 <_dtoa_r+0x466>
 8008a3a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008a3c:	1e7b      	subs	r3, r7, #1
 8008a3e:	9314      	str	r3, [sp, #80]	; 0x50
 8008a40:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008a44:	2b30      	cmp	r3, #48	; 0x30
 8008a46:	d0f8      	beq.n	8008a3a <_dtoa_r+0x62a>
 8008a48:	46c3      	mov	fp, r8
 8008a4a:	e03b      	b.n	8008ac4 <_dtoa_r+0x6b4>
 8008a4c:	4b9e      	ldr	r3, [pc, #632]	; (8008cc8 <_dtoa_r+0x8b8>)
 8008a4e:	f7f7 fd43 	bl	80004d8 <__aeabi_dmul>
 8008a52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a56:	e7bc      	b.n	80089d2 <_dtoa_r+0x5c2>
 8008a58:	9f03      	ldr	r7, [sp, #12]
 8008a5a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008a5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a62:	4640      	mov	r0, r8
 8008a64:	4649      	mov	r1, r9
 8008a66:	f7f7 fe61 	bl	800072c <__aeabi_ddiv>
 8008a6a:	f7f7 ffe5 	bl	8000a38 <__aeabi_d2iz>
 8008a6e:	4604      	mov	r4, r0
 8008a70:	f7f7 fcc8 	bl	8000404 <__aeabi_i2d>
 8008a74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a78:	f7f7 fd2e 	bl	80004d8 <__aeabi_dmul>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	460b      	mov	r3, r1
 8008a80:	4640      	mov	r0, r8
 8008a82:	4649      	mov	r1, r9
 8008a84:	f7f7 fb70 	bl	8000168 <__aeabi_dsub>
 8008a88:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008a8c:	f807 6b01 	strb.w	r6, [r7], #1
 8008a90:	9e03      	ldr	r6, [sp, #12]
 8008a92:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008a96:	1bbe      	subs	r6, r7, r6
 8008a98:	45b4      	cmp	ip, r6
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	d136      	bne.n	8008b0e <_dtoa_r+0x6fe>
 8008aa0:	f7f7 fb64 	bl	800016c <__adddf3>
 8008aa4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008aa8:	4680      	mov	r8, r0
 8008aaa:	4689      	mov	r9, r1
 8008aac:	f7f7 ffa4 	bl	80009f8 <__aeabi_dcmpgt>
 8008ab0:	bb58      	cbnz	r0, 8008b0a <_dtoa_r+0x6fa>
 8008ab2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	4649      	mov	r1, r9
 8008aba:	f7f7 ff75 	bl	80009a8 <__aeabi_dcmpeq>
 8008abe:	b108      	cbz	r0, 8008ac4 <_dtoa_r+0x6b4>
 8008ac0:	07e3      	lsls	r3, r4, #31
 8008ac2:	d422      	bmi.n	8008b0a <_dtoa_r+0x6fa>
 8008ac4:	4651      	mov	r1, sl
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	f000 fbc2 	bl	8009250 <_Bfree>
 8008acc:	2300      	movs	r3, #0
 8008ace:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008ad0:	703b      	strb	r3, [r7, #0]
 8008ad2:	f10b 0301 	add.w	r3, fp, #1
 8008ad6:	6013      	str	r3, [r2, #0]
 8008ad8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f43f ace6 	beq.w	80084ac <_dtoa_r+0x9c>
 8008ae0:	601f      	str	r7, [r3, #0]
 8008ae2:	e4e3      	b.n	80084ac <_dtoa_r+0x9c>
 8008ae4:	4627      	mov	r7, r4
 8008ae6:	463b      	mov	r3, r7
 8008ae8:	461f      	mov	r7, r3
 8008aea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008aee:	2a39      	cmp	r2, #57	; 0x39
 8008af0:	d107      	bne.n	8008b02 <_dtoa_r+0x6f2>
 8008af2:	9a03      	ldr	r2, [sp, #12]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d1f7      	bne.n	8008ae8 <_dtoa_r+0x6d8>
 8008af8:	2230      	movs	r2, #48	; 0x30
 8008afa:	9903      	ldr	r1, [sp, #12]
 8008afc:	f108 0801 	add.w	r8, r8, #1
 8008b00:	700a      	strb	r2, [r1, #0]
 8008b02:	781a      	ldrb	r2, [r3, #0]
 8008b04:	3201      	adds	r2, #1
 8008b06:	701a      	strb	r2, [r3, #0]
 8008b08:	e79e      	b.n	8008a48 <_dtoa_r+0x638>
 8008b0a:	46d8      	mov	r8, fp
 8008b0c:	e7eb      	b.n	8008ae6 <_dtoa_r+0x6d6>
 8008b0e:	2200      	movs	r2, #0
 8008b10:	4b6d      	ldr	r3, [pc, #436]	; (8008cc8 <_dtoa_r+0x8b8>)
 8008b12:	f7f7 fce1 	bl	80004d8 <__aeabi_dmul>
 8008b16:	2200      	movs	r2, #0
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	4689      	mov	r9, r1
 8008b1e:	f7f7 ff43 	bl	80009a8 <__aeabi_dcmpeq>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d09b      	beq.n	8008a5e <_dtoa_r+0x64e>
 8008b26:	e7cd      	b.n	8008ac4 <_dtoa_r+0x6b4>
 8008b28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b2a:	2a00      	cmp	r2, #0
 8008b2c:	f000 80c4 	beq.w	8008cb8 <_dtoa_r+0x8a8>
 8008b30:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b32:	2a01      	cmp	r2, #1
 8008b34:	f300 80a8 	bgt.w	8008c88 <_dtoa_r+0x878>
 8008b38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b3a:	2a00      	cmp	r2, #0
 8008b3c:	f000 80a0 	beq.w	8008c80 <_dtoa_r+0x870>
 8008b40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008b44:	464f      	mov	r7, r9
 8008b46:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008b48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	441a      	add	r2, r3
 8008b4e:	4628      	mov	r0, r5
 8008b50:	4499      	add	r9, r3
 8008b52:	9209      	str	r2, [sp, #36]	; 0x24
 8008b54:	f000 fc32 	bl	80093bc <__i2b>
 8008b58:	4606      	mov	r6, r0
 8008b5a:	b15f      	cbz	r7, 8008b74 <_dtoa_r+0x764>
 8008b5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	dd08      	ble.n	8008b74 <_dtoa_r+0x764>
 8008b62:	42bb      	cmp	r3, r7
 8008b64:	bfa8      	it	ge
 8008b66:	463b      	movge	r3, r7
 8008b68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b6a:	eba9 0903 	sub.w	r9, r9, r3
 8008b6e:	1aff      	subs	r7, r7, r3
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	9309      	str	r3, [sp, #36]	; 0x24
 8008b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b76:	b1f3      	cbz	r3, 8008bb6 <_dtoa_r+0x7a6>
 8008b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f000 80a0 	beq.w	8008cc0 <_dtoa_r+0x8b0>
 8008b80:	2c00      	cmp	r4, #0
 8008b82:	dd10      	ble.n	8008ba6 <_dtoa_r+0x796>
 8008b84:	4631      	mov	r1, r6
 8008b86:	4622      	mov	r2, r4
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f000 fcd5 	bl	8009538 <__pow5mult>
 8008b8e:	4652      	mov	r2, sl
 8008b90:	4601      	mov	r1, r0
 8008b92:	4606      	mov	r6, r0
 8008b94:	4628      	mov	r0, r5
 8008b96:	f000 fc27 	bl	80093e8 <__multiply>
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	4651      	mov	r1, sl
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	f000 fb56 	bl	8009250 <_Bfree>
 8008ba4:	46c2      	mov	sl, r8
 8008ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba8:	1b1a      	subs	r2, r3, r4
 8008baa:	d004      	beq.n	8008bb6 <_dtoa_r+0x7a6>
 8008bac:	4651      	mov	r1, sl
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f000 fcc2 	bl	8009538 <__pow5mult>
 8008bb4:	4682      	mov	sl, r0
 8008bb6:	2101      	movs	r1, #1
 8008bb8:	4628      	mov	r0, r5
 8008bba:	f000 fbff 	bl	80093bc <__i2b>
 8008bbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bc0:	4604      	mov	r4, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f340 8082 	ble.w	8008ccc <_dtoa_r+0x8bc>
 8008bc8:	461a      	mov	r2, r3
 8008bca:	4601      	mov	r1, r0
 8008bcc:	4628      	mov	r0, r5
 8008bce:	f000 fcb3 	bl	8009538 <__pow5mult>
 8008bd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	dd7b      	ble.n	8008cd2 <_dtoa_r+0x8c2>
 8008bda:	f04f 0800 	mov.w	r8, #0
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008be4:	6918      	ldr	r0, [r3, #16]
 8008be6:	f000 fb9b 	bl	8009320 <__hi0bits>
 8008bea:	f1c0 0020 	rsb	r0, r0, #32
 8008bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bf0:	4418      	add	r0, r3
 8008bf2:	f010 001f 	ands.w	r0, r0, #31
 8008bf6:	f000 8092 	beq.w	8008d1e <_dtoa_r+0x90e>
 8008bfa:	f1c0 0320 	rsb	r3, r0, #32
 8008bfe:	2b04      	cmp	r3, #4
 8008c00:	f340 8085 	ble.w	8008d0e <_dtoa_r+0x8fe>
 8008c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c06:	f1c0 001c 	rsb	r0, r0, #28
 8008c0a:	4403      	add	r3, r0
 8008c0c:	4481      	add	r9, r0
 8008c0e:	4407      	add	r7, r0
 8008c10:	9309      	str	r3, [sp, #36]	; 0x24
 8008c12:	f1b9 0f00 	cmp.w	r9, #0
 8008c16:	dd05      	ble.n	8008c24 <_dtoa_r+0x814>
 8008c18:	4651      	mov	r1, sl
 8008c1a:	464a      	mov	r2, r9
 8008c1c:	4628      	mov	r0, r5
 8008c1e:	f000 fce5 	bl	80095ec <__lshift>
 8008c22:	4682      	mov	sl, r0
 8008c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	dd05      	ble.n	8008c36 <_dtoa_r+0x826>
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f000 fcdc 	bl	80095ec <__lshift>
 8008c34:	4604      	mov	r4, r0
 8008c36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d072      	beq.n	8008d22 <_dtoa_r+0x912>
 8008c3c:	4621      	mov	r1, r4
 8008c3e:	4650      	mov	r0, sl
 8008c40:	f000 fd40 	bl	80096c4 <__mcmp>
 8008c44:	2800      	cmp	r0, #0
 8008c46:	da6c      	bge.n	8008d22 <_dtoa_r+0x912>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	4651      	mov	r1, sl
 8008c4c:	220a      	movs	r2, #10
 8008c4e:	4628      	mov	r0, r5
 8008c50:	f000 fb20 	bl	8009294 <__multadd>
 8008c54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c56:	4682      	mov	sl, r0
 8008c58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 81ac 	beq.w	8008fba <_dtoa_r+0xbaa>
 8008c62:	2300      	movs	r3, #0
 8008c64:	4631      	mov	r1, r6
 8008c66:	220a      	movs	r2, #10
 8008c68:	4628      	mov	r0, r5
 8008c6a:	f000 fb13 	bl	8009294 <__multadd>
 8008c6e:	9b06      	ldr	r3, [sp, #24]
 8008c70:	4606      	mov	r6, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f300 8093 	bgt.w	8008d9e <_dtoa_r+0x98e>
 8008c78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	dc59      	bgt.n	8008d32 <_dtoa_r+0x922>
 8008c7e:	e08e      	b.n	8008d9e <_dtoa_r+0x98e>
 8008c80:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c86:	e75d      	b.n	8008b44 <_dtoa_r+0x734>
 8008c88:	9b08      	ldr	r3, [sp, #32]
 8008c8a:	1e5c      	subs	r4, r3, #1
 8008c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c8e:	42a3      	cmp	r3, r4
 8008c90:	bfbf      	itttt	lt
 8008c92:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c94:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008c96:	1ae3      	sublt	r3, r4, r3
 8008c98:	18d2      	addlt	r2, r2, r3
 8008c9a:	bfa8      	it	ge
 8008c9c:	1b1c      	subge	r4, r3, r4
 8008c9e:	9b08      	ldr	r3, [sp, #32]
 8008ca0:	bfbe      	ittt	lt
 8008ca2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008ca4:	920e      	strlt	r2, [sp, #56]	; 0x38
 8008ca6:	2400      	movlt	r4, #0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	bfb5      	itete	lt
 8008cac:	eba9 0703 	sublt.w	r7, r9, r3
 8008cb0:	464f      	movge	r7, r9
 8008cb2:	2300      	movlt	r3, #0
 8008cb4:	9b08      	ldrge	r3, [sp, #32]
 8008cb6:	e747      	b.n	8008b48 <_dtoa_r+0x738>
 8008cb8:	464f      	mov	r7, r9
 8008cba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008cbc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008cbe:	e74c      	b.n	8008b5a <_dtoa_r+0x74a>
 8008cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cc2:	e773      	b.n	8008bac <_dtoa_r+0x79c>
 8008cc4:	3fe00000 	.word	0x3fe00000
 8008cc8:	40240000 	.word	0x40240000
 8008ccc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	dc18      	bgt.n	8008d04 <_dtoa_r+0x8f4>
 8008cd2:	9b04      	ldr	r3, [sp, #16]
 8008cd4:	b9b3      	cbnz	r3, 8008d04 <_dtoa_r+0x8f4>
 8008cd6:	9b05      	ldr	r3, [sp, #20]
 8008cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cdc:	b993      	cbnz	r3, 8008d04 <_dtoa_r+0x8f4>
 8008cde:	9b05      	ldr	r3, [sp, #20]
 8008ce0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ce4:	0d1b      	lsrs	r3, r3, #20
 8008ce6:	051b      	lsls	r3, r3, #20
 8008ce8:	b17b      	cbz	r3, 8008d0a <_dtoa_r+0x8fa>
 8008cea:	f04f 0801 	mov.w	r8, #1
 8008cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf0:	f109 0901 	add.w	r9, r9, #1
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f47f af6f 	bne.w	8008bde <_dtoa_r+0x7ce>
 8008d00:	2001      	movs	r0, #1
 8008d02:	e774      	b.n	8008bee <_dtoa_r+0x7de>
 8008d04:	f04f 0800 	mov.w	r8, #0
 8008d08:	e7f6      	b.n	8008cf8 <_dtoa_r+0x8e8>
 8008d0a:	4698      	mov	r8, r3
 8008d0c:	e7f4      	b.n	8008cf8 <_dtoa_r+0x8e8>
 8008d0e:	d080      	beq.n	8008c12 <_dtoa_r+0x802>
 8008d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d12:	331c      	adds	r3, #28
 8008d14:	441a      	add	r2, r3
 8008d16:	4499      	add	r9, r3
 8008d18:	441f      	add	r7, r3
 8008d1a:	9209      	str	r2, [sp, #36]	; 0x24
 8008d1c:	e779      	b.n	8008c12 <_dtoa_r+0x802>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	e7f6      	b.n	8008d10 <_dtoa_r+0x900>
 8008d22:	9b08      	ldr	r3, [sp, #32]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dc34      	bgt.n	8008d92 <_dtoa_r+0x982>
 8008d28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	dd31      	ble.n	8008d92 <_dtoa_r+0x982>
 8008d2e:	9b08      	ldr	r3, [sp, #32]
 8008d30:	9306      	str	r3, [sp, #24]
 8008d32:	9b06      	ldr	r3, [sp, #24]
 8008d34:	b963      	cbnz	r3, 8008d50 <_dtoa_r+0x940>
 8008d36:	4621      	mov	r1, r4
 8008d38:	2205      	movs	r2, #5
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	f000 faaa 	bl	8009294 <__multadd>
 8008d40:	4601      	mov	r1, r0
 8008d42:	4604      	mov	r4, r0
 8008d44:	4650      	mov	r0, sl
 8008d46:	f000 fcbd 	bl	80096c4 <__mcmp>
 8008d4a:	2800      	cmp	r0, #0
 8008d4c:	f73f adbf 	bgt.w	80088ce <_dtoa_r+0x4be>
 8008d50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d52:	9f03      	ldr	r7, [sp, #12]
 8008d54:	ea6f 0b03 	mvn.w	fp, r3
 8008d58:	f04f 0800 	mov.w	r8, #0
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f000 fa76 	bl	8009250 <_Bfree>
 8008d64:	2e00      	cmp	r6, #0
 8008d66:	f43f aead 	beq.w	8008ac4 <_dtoa_r+0x6b4>
 8008d6a:	f1b8 0f00 	cmp.w	r8, #0
 8008d6e:	d005      	beq.n	8008d7c <_dtoa_r+0x96c>
 8008d70:	45b0      	cmp	r8, r6
 8008d72:	d003      	beq.n	8008d7c <_dtoa_r+0x96c>
 8008d74:	4641      	mov	r1, r8
 8008d76:	4628      	mov	r0, r5
 8008d78:	f000 fa6a 	bl	8009250 <_Bfree>
 8008d7c:	4631      	mov	r1, r6
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f000 fa66 	bl	8009250 <_Bfree>
 8008d84:	e69e      	b.n	8008ac4 <_dtoa_r+0x6b4>
 8008d86:	2400      	movs	r4, #0
 8008d88:	4626      	mov	r6, r4
 8008d8a:	e7e1      	b.n	8008d50 <_dtoa_r+0x940>
 8008d8c:	46c3      	mov	fp, r8
 8008d8e:	4626      	mov	r6, r4
 8008d90:	e59d      	b.n	80088ce <_dtoa_r+0x4be>
 8008d92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	f000 80c8 	beq.w	8008f2a <_dtoa_r+0xb1a>
 8008d9a:	9b08      	ldr	r3, [sp, #32]
 8008d9c:	9306      	str	r3, [sp, #24]
 8008d9e:	2f00      	cmp	r7, #0
 8008da0:	dd05      	ble.n	8008dae <_dtoa_r+0x99e>
 8008da2:	4631      	mov	r1, r6
 8008da4:	463a      	mov	r2, r7
 8008da6:	4628      	mov	r0, r5
 8008da8:	f000 fc20 	bl	80095ec <__lshift>
 8008dac:	4606      	mov	r6, r0
 8008dae:	f1b8 0f00 	cmp.w	r8, #0
 8008db2:	d05b      	beq.n	8008e6c <_dtoa_r+0xa5c>
 8008db4:	4628      	mov	r0, r5
 8008db6:	6871      	ldr	r1, [r6, #4]
 8008db8:	f000 fa0a 	bl	80091d0 <_Balloc>
 8008dbc:	4607      	mov	r7, r0
 8008dbe:	b928      	cbnz	r0, 8008dcc <_dtoa_r+0x9bc>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008dc6:	4b81      	ldr	r3, [pc, #516]	; (8008fcc <_dtoa_r+0xbbc>)
 8008dc8:	f7ff bb36 	b.w	8008438 <_dtoa_r+0x28>
 8008dcc:	6932      	ldr	r2, [r6, #16]
 8008dce:	f106 010c 	add.w	r1, r6, #12
 8008dd2:	3202      	adds	r2, #2
 8008dd4:	0092      	lsls	r2, r2, #2
 8008dd6:	300c      	adds	r0, #12
 8008dd8:	f000 fff2 	bl	8009dc0 <memcpy>
 8008ddc:	2201      	movs	r2, #1
 8008dde:	4639      	mov	r1, r7
 8008de0:	4628      	mov	r0, r5
 8008de2:	f000 fc03 	bl	80095ec <__lshift>
 8008de6:	46b0      	mov	r8, r6
 8008de8:	4606      	mov	r6, r0
 8008dea:	9b03      	ldr	r3, [sp, #12]
 8008dec:	9a03      	ldr	r2, [sp, #12]
 8008dee:	3301      	adds	r3, #1
 8008df0:	9308      	str	r3, [sp, #32]
 8008df2:	9b06      	ldr	r3, [sp, #24]
 8008df4:	4413      	add	r3, r2
 8008df6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008df8:	9b04      	ldr	r3, [sp, #16]
 8008dfa:	f003 0301 	and.w	r3, r3, #1
 8008dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8008e00:	9b08      	ldr	r3, [sp, #32]
 8008e02:	4621      	mov	r1, r4
 8008e04:	3b01      	subs	r3, #1
 8008e06:	4650      	mov	r0, sl
 8008e08:	9304      	str	r3, [sp, #16]
 8008e0a:	f7ff fa78 	bl	80082fe <quorem>
 8008e0e:	4641      	mov	r1, r8
 8008e10:	9006      	str	r0, [sp, #24]
 8008e12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e16:	4650      	mov	r0, sl
 8008e18:	f000 fc54 	bl	80096c4 <__mcmp>
 8008e1c:	4632      	mov	r2, r6
 8008e1e:	9009      	str	r0, [sp, #36]	; 0x24
 8008e20:	4621      	mov	r1, r4
 8008e22:	4628      	mov	r0, r5
 8008e24:	f000 fc6a 	bl	80096fc <__mdiff>
 8008e28:	68c2      	ldr	r2, [r0, #12]
 8008e2a:	4607      	mov	r7, r0
 8008e2c:	bb02      	cbnz	r2, 8008e70 <_dtoa_r+0xa60>
 8008e2e:	4601      	mov	r1, r0
 8008e30:	4650      	mov	r0, sl
 8008e32:	f000 fc47 	bl	80096c4 <__mcmp>
 8008e36:	4602      	mov	r2, r0
 8008e38:	4639      	mov	r1, r7
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	920c      	str	r2, [sp, #48]	; 0x30
 8008e3e:	f000 fa07 	bl	8009250 <_Bfree>
 8008e42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e46:	9f08      	ldr	r7, [sp, #32]
 8008e48:	ea43 0102 	orr.w	r1, r3, r2
 8008e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e4e:	4319      	orrs	r1, r3
 8008e50:	d110      	bne.n	8008e74 <_dtoa_r+0xa64>
 8008e52:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e56:	d029      	beq.n	8008eac <_dtoa_r+0xa9c>
 8008e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	dd02      	ble.n	8008e64 <_dtoa_r+0xa54>
 8008e5e:	9b06      	ldr	r3, [sp, #24]
 8008e60:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008e64:	9b04      	ldr	r3, [sp, #16]
 8008e66:	f883 9000 	strb.w	r9, [r3]
 8008e6a:	e777      	b.n	8008d5c <_dtoa_r+0x94c>
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	e7ba      	b.n	8008de6 <_dtoa_r+0x9d6>
 8008e70:	2201      	movs	r2, #1
 8008e72:	e7e1      	b.n	8008e38 <_dtoa_r+0xa28>
 8008e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	db04      	blt.n	8008e84 <_dtoa_r+0xa74>
 8008e7a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008e7c:	430b      	orrs	r3, r1
 8008e7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e80:	430b      	orrs	r3, r1
 8008e82:	d120      	bne.n	8008ec6 <_dtoa_r+0xab6>
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	dded      	ble.n	8008e64 <_dtoa_r+0xa54>
 8008e88:	4651      	mov	r1, sl
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	f000 fbad 	bl	80095ec <__lshift>
 8008e92:	4621      	mov	r1, r4
 8008e94:	4682      	mov	sl, r0
 8008e96:	f000 fc15 	bl	80096c4 <__mcmp>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	dc03      	bgt.n	8008ea6 <_dtoa_r+0xa96>
 8008e9e:	d1e1      	bne.n	8008e64 <_dtoa_r+0xa54>
 8008ea0:	f019 0f01 	tst.w	r9, #1
 8008ea4:	d0de      	beq.n	8008e64 <_dtoa_r+0xa54>
 8008ea6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008eaa:	d1d8      	bne.n	8008e5e <_dtoa_r+0xa4e>
 8008eac:	2339      	movs	r3, #57	; 0x39
 8008eae:	9a04      	ldr	r2, [sp, #16]
 8008eb0:	7013      	strb	r3, [r2, #0]
 8008eb2:	463b      	mov	r3, r7
 8008eb4:	461f      	mov	r7, r3
 8008eb6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008eba:	3b01      	subs	r3, #1
 8008ebc:	2a39      	cmp	r2, #57	; 0x39
 8008ebe:	d06b      	beq.n	8008f98 <_dtoa_r+0xb88>
 8008ec0:	3201      	adds	r2, #1
 8008ec2:	701a      	strb	r2, [r3, #0]
 8008ec4:	e74a      	b.n	8008d5c <_dtoa_r+0x94c>
 8008ec6:	2a00      	cmp	r2, #0
 8008ec8:	dd07      	ble.n	8008eda <_dtoa_r+0xaca>
 8008eca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ece:	d0ed      	beq.n	8008eac <_dtoa_r+0xa9c>
 8008ed0:	9a04      	ldr	r2, [sp, #16]
 8008ed2:	f109 0301 	add.w	r3, r9, #1
 8008ed6:	7013      	strb	r3, [r2, #0]
 8008ed8:	e740      	b.n	8008d5c <_dtoa_r+0x94c>
 8008eda:	9b08      	ldr	r3, [sp, #32]
 8008edc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ede:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d042      	beq.n	8008f6c <_dtoa_r+0xb5c>
 8008ee6:	4651      	mov	r1, sl
 8008ee8:	2300      	movs	r3, #0
 8008eea:	220a      	movs	r2, #10
 8008eec:	4628      	mov	r0, r5
 8008eee:	f000 f9d1 	bl	8009294 <__multadd>
 8008ef2:	45b0      	cmp	r8, r6
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	f04f 0300 	mov.w	r3, #0
 8008efa:	f04f 020a 	mov.w	r2, #10
 8008efe:	4641      	mov	r1, r8
 8008f00:	4628      	mov	r0, r5
 8008f02:	d107      	bne.n	8008f14 <_dtoa_r+0xb04>
 8008f04:	f000 f9c6 	bl	8009294 <__multadd>
 8008f08:	4680      	mov	r8, r0
 8008f0a:	4606      	mov	r6, r0
 8008f0c:	9b08      	ldr	r3, [sp, #32]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	9308      	str	r3, [sp, #32]
 8008f12:	e775      	b.n	8008e00 <_dtoa_r+0x9f0>
 8008f14:	f000 f9be 	bl	8009294 <__multadd>
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4680      	mov	r8, r0
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	220a      	movs	r2, #10
 8008f20:	4628      	mov	r0, r5
 8008f22:	f000 f9b7 	bl	8009294 <__multadd>
 8008f26:	4606      	mov	r6, r0
 8008f28:	e7f0      	b.n	8008f0c <_dtoa_r+0xafc>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	9306      	str	r3, [sp, #24]
 8008f2e:	9f03      	ldr	r7, [sp, #12]
 8008f30:	4621      	mov	r1, r4
 8008f32:	4650      	mov	r0, sl
 8008f34:	f7ff f9e3 	bl	80082fe <quorem>
 8008f38:	9b03      	ldr	r3, [sp, #12]
 8008f3a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008f3e:	f807 9b01 	strb.w	r9, [r7], #1
 8008f42:	1afa      	subs	r2, r7, r3
 8008f44:	9b06      	ldr	r3, [sp, #24]
 8008f46:	4293      	cmp	r3, r2
 8008f48:	dd07      	ble.n	8008f5a <_dtoa_r+0xb4a>
 8008f4a:	4651      	mov	r1, sl
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	220a      	movs	r2, #10
 8008f50:	4628      	mov	r0, r5
 8008f52:	f000 f99f 	bl	8009294 <__multadd>
 8008f56:	4682      	mov	sl, r0
 8008f58:	e7ea      	b.n	8008f30 <_dtoa_r+0xb20>
 8008f5a:	9b06      	ldr	r3, [sp, #24]
 8008f5c:	f04f 0800 	mov.w	r8, #0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	bfcc      	ite	gt
 8008f64:	461f      	movgt	r7, r3
 8008f66:	2701      	movle	r7, #1
 8008f68:	9b03      	ldr	r3, [sp, #12]
 8008f6a:	441f      	add	r7, r3
 8008f6c:	4651      	mov	r1, sl
 8008f6e:	2201      	movs	r2, #1
 8008f70:	4628      	mov	r0, r5
 8008f72:	f000 fb3b 	bl	80095ec <__lshift>
 8008f76:	4621      	mov	r1, r4
 8008f78:	4682      	mov	sl, r0
 8008f7a:	f000 fba3 	bl	80096c4 <__mcmp>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	dc97      	bgt.n	8008eb2 <_dtoa_r+0xaa2>
 8008f82:	d102      	bne.n	8008f8a <_dtoa_r+0xb7a>
 8008f84:	f019 0f01 	tst.w	r9, #1
 8008f88:	d193      	bne.n	8008eb2 <_dtoa_r+0xaa2>
 8008f8a:	463b      	mov	r3, r7
 8008f8c:	461f      	mov	r7, r3
 8008f8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f92:	2a30      	cmp	r2, #48	; 0x30
 8008f94:	d0fa      	beq.n	8008f8c <_dtoa_r+0xb7c>
 8008f96:	e6e1      	b.n	8008d5c <_dtoa_r+0x94c>
 8008f98:	9a03      	ldr	r2, [sp, #12]
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d18a      	bne.n	8008eb4 <_dtoa_r+0xaa4>
 8008f9e:	2331      	movs	r3, #49	; 0x31
 8008fa0:	f10b 0b01 	add.w	fp, fp, #1
 8008fa4:	e797      	b.n	8008ed6 <_dtoa_r+0xac6>
 8008fa6:	4b0a      	ldr	r3, [pc, #40]	; (8008fd0 <_dtoa_r+0xbc0>)
 8008fa8:	f7ff ba9f 	b.w	80084ea <_dtoa_r+0xda>
 8008fac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f47f aa77 	bne.w	80084a2 <_dtoa_r+0x92>
 8008fb4:	4b07      	ldr	r3, [pc, #28]	; (8008fd4 <_dtoa_r+0xbc4>)
 8008fb6:	f7ff ba98 	b.w	80084ea <_dtoa_r+0xda>
 8008fba:	9b06      	ldr	r3, [sp, #24]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	dcb6      	bgt.n	8008f2e <_dtoa_r+0xb1e>
 8008fc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	f73f aeb5 	bgt.w	8008d32 <_dtoa_r+0x922>
 8008fc8:	e7b1      	b.n	8008f2e <_dtoa_r+0xb1e>
 8008fca:	bf00      	nop
 8008fcc:	0800acb0 	.word	0x0800acb0
 8008fd0:	0800ac10 	.word	0x0800ac10
 8008fd4:	0800ac34 	.word	0x0800ac34

08008fd8 <_free_r>:
 8008fd8:	b538      	push	{r3, r4, r5, lr}
 8008fda:	4605      	mov	r5, r0
 8008fdc:	2900      	cmp	r1, #0
 8008fde:	d040      	beq.n	8009062 <_free_r+0x8a>
 8008fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fe4:	1f0c      	subs	r4, r1, #4
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	bfb8      	it	lt
 8008fea:	18e4      	addlt	r4, r4, r3
 8008fec:	f000 f8e4 	bl	80091b8 <__malloc_lock>
 8008ff0:	4a1c      	ldr	r2, [pc, #112]	; (8009064 <_free_r+0x8c>)
 8008ff2:	6813      	ldr	r3, [r2, #0]
 8008ff4:	b933      	cbnz	r3, 8009004 <_free_r+0x2c>
 8008ff6:	6063      	str	r3, [r4, #4]
 8008ff8:	6014      	str	r4, [r2, #0]
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009000:	f000 b8e0 	b.w	80091c4 <__malloc_unlock>
 8009004:	42a3      	cmp	r3, r4
 8009006:	d908      	bls.n	800901a <_free_r+0x42>
 8009008:	6820      	ldr	r0, [r4, #0]
 800900a:	1821      	adds	r1, r4, r0
 800900c:	428b      	cmp	r3, r1
 800900e:	bf01      	itttt	eq
 8009010:	6819      	ldreq	r1, [r3, #0]
 8009012:	685b      	ldreq	r3, [r3, #4]
 8009014:	1809      	addeq	r1, r1, r0
 8009016:	6021      	streq	r1, [r4, #0]
 8009018:	e7ed      	b.n	8008ff6 <_free_r+0x1e>
 800901a:	461a      	mov	r2, r3
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	b10b      	cbz	r3, 8009024 <_free_r+0x4c>
 8009020:	42a3      	cmp	r3, r4
 8009022:	d9fa      	bls.n	800901a <_free_r+0x42>
 8009024:	6811      	ldr	r1, [r2, #0]
 8009026:	1850      	adds	r0, r2, r1
 8009028:	42a0      	cmp	r0, r4
 800902a:	d10b      	bne.n	8009044 <_free_r+0x6c>
 800902c:	6820      	ldr	r0, [r4, #0]
 800902e:	4401      	add	r1, r0
 8009030:	1850      	adds	r0, r2, r1
 8009032:	4283      	cmp	r3, r0
 8009034:	6011      	str	r1, [r2, #0]
 8009036:	d1e0      	bne.n	8008ffa <_free_r+0x22>
 8009038:	6818      	ldr	r0, [r3, #0]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	4408      	add	r0, r1
 800903e:	6010      	str	r0, [r2, #0]
 8009040:	6053      	str	r3, [r2, #4]
 8009042:	e7da      	b.n	8008ffa <_free_r+0x22>
 8009044:	d902      	bls.n	800904c <_free_r+0x74>
 8009046:	230c      	movs	r3, #12
 8009048:	602b      	str	r3, [r5, #0]
 800904a:	e7d6      	b.n	8008ffa <_free_r+0x22>
 800904c:	6820      	ldr	r0, [r4, #0]
 800904e:	1821      	adds	r1, r4, r0
 8009050:	428b      	cmp	r3, r1
 8009052:	bf01      	itttt	eq
 8009054:	6819      	ldreq	r1, [r3, #0]
 8009056:	685b      	ldreq	r3, [r3, #4]
 8009058:	1809      	addeq	r1, r1, r0
 800905a:	6021      	streq	r1, [r4, #0]
 800905c:	6063      	str	r3, [r4, #4]
 800905e:	6054      	str	r4, [r2, #4]
 8009060:	e7cb      	b.n	8008ffa <_free_r+0x22>
 8009062:	bd38      	pop	{r3, r4, r5, pc}
 8009064:	20000638 	.word	0x20000638

08009068 <malloc>:
 8009068:	4b02      	ldr	r3, [pc, #8]	; (8009074 <malloc+0xc>)
 800906a:	4601      	mov	r1, r0
 800906c:	6818      	ldr	r0, [r3, #0]
 800906e:	f000 b823 	b.w	80090b8 <_malloc_r>
 8009072:	bf00      	nop
 8009074:	20000064 	.word	0x20000064

08009078 <sbrk_aligned>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	4e0e      	ldr	r6, [pc, #56]	; (80090b4 <sbrk_aligned+0x3c>)
 800907c:	460c      	mov	r4, r1
 800907e:	6831      	ldr	r1, [r6, #0]
 8009080:	4605      	mov	r5, r0
 8009082:	b911      	cbnz	r1, 800908a <sbrk_aligned+0x12>
 8009084:	f000 fe8c 	bl	8009da0 <_sbrk_r>
 8009088:	6030      	str	r0, [r6, #0]
 800908a:	4621      	mov	r1, r4
 800908c:	4628      	mov	r0, r5
 800908e:	f000 fe87 	bl	8009da0 <_sbrk_r>
 8009092:	1c43      	adds	r3, r0, #1
 8009094:	d00a      	beq.n	80090ac <sbrk_aligned+0x34>
 8009096:	1cc4      	adds	r4, r0, #3
 8009098:	f024 0403 	bic.w	r4, r4, #3
 800909c:	42a0      	cmp	r0, r4
 800909e:	d007      	beq.n	80090b0 <sbrk_aligned+0x38>
 80090a0:	1a21      	subs	r1, r4, r0
 80090a2:	4628      	mov	r0, r5
 80090a4:	f000 fe7c 	bl	8009da0 <_sbrk_r>
 80090a8:	3001      	adds	r0, #1
 80090aa:	d101      	bne.n	80090b0 <sbrk_aligned+0x38>
 80090ac:	f04f 34ff 	mov.w	r4, #4294967295
 80090b0:	4620      	mov	r0, r4
 80090b2:	bd70      	pop	{r4, r5, r6, pc}
 80090b4:	2000063c 	.word	0x2000063c

080090b8 <_malloc_r>:
 80090b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090bc:	1ccd      	adds	r5, r1, #3
 80090be:	f025 0503 	bic.w	r5, r5, #3
 80090c2:	3508      	adds	r5, #8
 80090c4:	2d0c      	cmp	r5, #12
 80090c6:	bf38      	it	cc
 80090c8:	250c      	movcc	r5, #12
 80090ca:	2d00      	cmp	r5, #0
 80090cc:	4607      	mov	r7, r0
 80090ce:	db01      	blt.n	80090d4 <_malloc_r+0x1c>
 80090d0:	42a9      	cmp	r1, r5
 80090d2:	d905      	bls.n	80090e0 <_malloc_r+0x28>
 80090d4:	230c      	movs	r3, #12
 80090d6:	2600      	movs	r6, #0
 80090d8:	603b      	str	r3, [r7, #0]
 80090da:	4630      	mov	r0, r6
 80090dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80091b4 <_malloc_r+0xfc>
 80090e4:	f000 f868 	bl	80091b8 <__malloc_lock>
 80090e8:	f8d8 3000 	ldr.w	r3, [r8]
 80090ec:	461c      	mov	r4, r3
 80090ee:	bb5c      	cbnz	r4, 8009148 <_malloc_r+0x90>
 80090f0:	4629      	mov	r1, r5
 80090f2:	4638      	mov	r0, r7
 80090f4:	f7ff ffc0 	bl	8009078 <sbrk_aligned>
 80090f8:	1c43      	adds	r3, r0, #1
 80090fa:	4604      	mov	r4, r0
 80090fc:	d155      	bne.n	80091aa <_malloc_r+0xf2>
 80090fe:	f8d8 4000 	ldr.w	r4, [r8]
 8009102:	4626      	mov	r6, r4
 8009104:	2e00      	cmp	r6, #0
 8009106:	d145      	bne.n	8009194 <_malloc_r+0xdc>
 8009108:	2c00      	cmp	r4, #0
 800910a:	d048      	beq.n	800919e <_malloc_r+0xe6>
 800910c:	6823      	ldr	r3, [r4, #0]
 800910e:	4631      	mov	r1, r6
 8009110:	4638      	mov	r0, r7
 8009112:	eb04 0903 	add.w	r9, r4, r3
 8009116:	f000 fe43 	bl	8009da0 <_sbrk_r>
 800911a:	4581      	cmp	r9, r0
 800911c:	d13f      	bne.n	800919e <_malloc_r+0xe6>
 800911e:	6821      	ldr	r1, [r4, #0]
 8009120:	4638      	mov	r0, r7
 8009122:	1a6d      	subs	r5, r5, r1
 8009124:	4629      	mov	r1, r5
 8009126:	f7ff ffa7 	bl	8009078 <sbrk_aligned>
 800912a:	3001      	adds	r0, #1
 800912c:	d037      	beq.n	800919e <_malloc_r+0xe6>
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	442b      	add	r3, r5
 8009132:	6023      	str	r3, [r4, #0]
 8009134:	f8d8 3000 	ldr.w	r3, [r8]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d038      	beq.n	80091ae <_malloc_r+0xf6>
 800913c:	685a      	ldr	r2, [r3, #4]
 800913e:	42a2      	cmp	r2, r4
 8009140:	d12b      	bne.n	800919a <_malloc_r+0xe2>
 8009142:	2200      	movs	r2, #0
 8009144:	605a      	str	r2, [r3, #4]
 8009146:	e00f      	b.n	8009168 <_malloc_r+0xb0>
 8009148:	6822      	ldr	r2, [r4, #0]
 800914a:	1b52      	subs	r2, r2, r5
 800914c:	d41f      	bmi.n	800918e <_malloc_r+0xd6>
 800914e:	2a0b      	cmp	r2, #11
 8009150:	d917      	bls.n	8009182 <_malloc_r+0xca>
 8009152:	1961      	adds	r1, r4, r5
 8009154:	42a3      	cmp	r3, r4
 8009156:	6025      	str	r5, [r4, #0]
 8009158:	bf18      	it	ne
 800915a:	6059      	strne	r1, [r3, #4]
 800915c:	6863      	ldr	r3, [r4, #4]
 800915e:	bf08      	it	eq
 8009160:	f8c8 1000 	streq.w	r1, [r8]
 8009164:	5162      	str	r2, [r4, r5]
 8009166:	604b      	str	r3, [r1, #4]
 8009168:	4638      	mov	r0, r7
 800916a:	f104 060b 	add.w	r6, r4, #11
 800916e:	f000 f829 	bl	80091c4 <__malloc_unlock>
 8009172:	f026 0607 	bic.w	r6, r6, #7
 8009176:	1d23      	adds	r3, r4, #4
 8009178:	1af2      	subs	r2, r6, r3
 800917a:	d0ae      	beq.n	80090da <_malloc_r+0x22>
 800917c:	1b9b      	subs	r3, r3, r6
 800917e:	50a3      	str	r3, [r4, r2]
 8009180:	e7ab      	b.n	80090da <_malloc_r+0x22>
 8009182:	42a3      	cmp	r3, r4
 8009184:	6862      	ldr	r2, [r4, #4]
 8009186:	d1dd      	bne.n	8009144 <_malloc_r+0x8c>
 8009188:	f8c8 2000 	str.w	r2, [r8]
 800918c:	e7ec      	b.n	8009168 <_malloc_r+0xb0>
 800918e:	4623      	mov	r3, r4
 8009190:	6864      	ldr	r4, [r4, #4]
 8009192:	e7ac      	b.n	80090ee <_malloc_r+0x36>
 8009194:	4634      	mov	r4, r6
 8009196:	6876      	ldr	r6, [r6, #4]
 8009198:	e7b4      	b.n	8009104 <_malloc_r+0x4c>
 800919a:	4613      	mov	r3, r2
 800919c:	e7cc      	b.n	8009138 <_malloc_r+0x80>
 800919e:	230c      	movs	r3, #12
 80091a0:	4638      	mov	r0, r7
 80091a2:	603b      	str	r3, [r7, #0]
 80091a4:	f000 f80e 	bl	80091c4 <__malloc_unlock>
 80091a8:	e797      	b.n	80090da <_malloc_r+0x22>
 80091aa:	6025      	str	r5, [r4, #0]
 80091ac:	e7dc      	b.n	8009168 <_malloc_r+0xb0>
 80091ae:	605b      	str	r3, [r3, #4]
 80091b0:	deff      	udf	#255	; 0xff
 80091b2:	bf00      	nop
 80091b4:	20000638 	.word	0x20000638

080091b8 <__malloc_lock>:
 80091b8:	4801      	ldr	r0, [pc, #4]	; (80091c0 <__malloc_lock+0x8>)
 80091ba:	f7ff b890 	b.w	80082de <__retarget_lock_acquire_recursive>
 80091be:	bf00      	nop
 80091c0:	20000634 	.word	0x20000634

080091c4 <__malloc_unlock>:
 80091c4:	4801      	ldr	r0, [pc, #4]	; (80091cc <__malloc_unlock+0x8>)
 80091c6:	f7ff b88b 	b.w	80082e0 <__retarget_lock_release_recursive>
 80091ca:	bf00      	nop
 80091cc:	20000634 	.word	0x20000634

080091d0 <_Balloc>:
 80091d0:	b570      	push	{r4, r5, r6, lr}
 80091d2:	69c6      	ldr	r6, [r0, #28]
 80091d4:	4604      	mov	r4, r0
 80091d6:	460d      	mov	r5, r1
 80091d8:	b976      	cbnz	r6, 80091f8 <_Balloc+0x28>
 80091da:	2010      	movs	r0, #16
 80091dc:	f7ff ff44 	bl	8009068 <malloc>
 80091e0:	4602      	mov	r2, r0
 80091e2:	61e0      	str	r0, [r4, #28]
 80091e4:	b920      	cbnz	r0, 80091f0 <_Balloc+0x20>
 80091e6:	216b      	movs	r1, #107	; 0x6b
 80091e8:	4b17      	ldr	r3, [pc, #92]	; (8009248 <_Balloc+0x78>)
 80091ea:	4818      	ldr	r0, [pc, #96]	; (800924c <_Balloc+0x7c>)
 80091ec:	f000 fdf6 	bl	8009ddc <__assert_func>
 80091f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091f4:	6006      	str	r6, [r0, #0]
 80091f6:	60c6      	str	r6, [r0, #12]
 80091f8:	69e6      	ldr	r6, [r4, #28]
 80091fa:	68f3      	ldr	r3, [r6, #12]
 80091fc:	b183      	cbz	r3, 8009220 <_Balloc+0x50>
 80091fe:	69e3      	ldr	r3, [r4, #28]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009206:	b9b8      	cbnz	r0, 8009238 <_Balloc+0x68>
 8009208:	2101      	movs	r1, #1
 800920a:	fa01 f605 	lsl.w	r6, r1, r5
 800920e:	1d72      	adds	r2, r6, #5
 8009210:	4620      	mov	r0, r4
 8009212:	0092      	lsls	r2, r2, #2
 8009214:	f000 fe00 	bl	8009e18 <_calloc_r>
 8009218:	b160      	cbz	r0, 8009234 <_Balloc+0x64>
 800921a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800921e:	e00e      	b.n	800923e <_Balloc+0x6e>
 8009220:	2221      	movs	r2, #33	; 0x21
 8009222:	2104      	movs	r1, #4
 8009224:	4620      	mov	r0, r4
 8009226:	f000 fdf7 	bl	8009e18 <_calloc_r>
 800922a:	69e3      	ldr	r3, [r4, #28]
 800922c:	60f0      	str	r0, [r6, #12]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d1e4      	bne.n	80091fe <_Balloc+0x2e>
 8009234:	2000      	movs	r0, #0
 8009236:	bd70      	pop	{r4, r5, r6, pc}
 8009238:	6802      	ldr	r2, [r0, #0]
 800923a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800923e:	2300      	movs	r3, #0
 8009240:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009244:	e7f7      	b.n	8009236 <_Balloc+0x66>
 8009246:	bf00      	nop
 8009248:	0800ac41 	.word	0x0800ac41
 800924c:	0800acc1 	.word	0x0800acc1

08009250 <_Bfree>:
 8009250:	b570      	push	{r4, r5, r6, lr}
 8009252:	69c6      	ldr	r6, [r0, #28]
 8009254:	4605      	mov	r5, r0
 8009256:	460c      	mov	r4, r1
 8009258:	b976      	cbnz	r6, 8009278 <_Bfree+0x28>
 800925a:	2010      	movs	r0, #16
 800925c:	f7ff ff04 	bl	8009068 <malloc>
 8009260:	4602      	mov	r2, r0
 8009262:	61e8      	str	r0, [r5, #28]
 8009264:	b920      	cbnz	r0, 8009270 <_Bfree+0x20>
 8009266:	218f      	movs	r1, #143	; 0x8f
 8009268:	4b08      	ldr	r3, [pc, #32]	; (800928c <_Bfree+0x3c>)
 800926a:	4809      	ldr	r0, [pc, #36]	; (8009290 <_Bfree+0x40>)
 800926c:	f000 fdb6 	bl	8009ddc <__assert_func>
 8009270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009274:	6006      	str	r6, [r0, #0]
 8009276:	60c6      	str	r6, [r0, #12]
 8009278:	b13c      	cbz	r4, 800928a <_Bfree+0x3a>
 800927a:	69eb      	ldr	r3, [r5, #28]
 800927c:	6862      	ldr	r2, [r4, #4]
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009284:	6021      	str	r1, [r4, #0]
 8009286:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800928a:	bd70      	pop	{r4, r5, r6, pc}
 800928c:	0800ac41 	.word	0x0800ac41
 8009290:	0800acc1 	.word	0x0800acc1

08009294 <__multadd>:
 8009294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009298:	4607      	mov	r7, r0
 800929a:	460c      	mov	r4, r1
 800929c:	461e      	mov	r6, r3
 800929e:	2000      	movs	r0, #0
 80092a0:	690d      	ldr	r5, [r1, #16]
 80092a2:	f101 0c14 	add.w	ip, r1, #20
 80092a6:	f8dc 3000 	ldr.w	r3, [ip]
 80092aa:	3001      	adds	r0, #1
 80092ac:	b299      	uxth	r1, r3
 80092ae:	fb02 6101 	mla	r1, r2, r1, r6
 80092b2:	0c1e      	lsrs	r6, r3, #16
 80092b4:	0c0b      	lsrs	r3, r1, #16
 80092b6:	fb02 3306 	mla	r3, r2, r6, r3
 80092ba:	b289      	uxth	r1, r1
 80092bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092c0:	4285      	cmp	r5, r0
 80092c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092c6:	f84c 1b04 	str.w	r1, [ip], #4
 80092ca:	dcec      	bgt.n	80092a6 <__multadd+0x12>
 80092cc:	b30e      	cbz	r6, 8009312 <__multadd+0x7e>
 80092ce:	68a3      	ldr	r3, [r4, #8]
 80092d0:	42ab      	cmp	r3, r5
 80092d2:	dc19      	bgt.n	8009308 <__multadd+0x74>
 80092d4:	6861      	ldr	r1, [r4, #4]
 80092d6:	4638      	mov	r0, r7
 80092d8:	3101      	adds	r1, #1
 80092da:	f7ff ff79 	bl	80091d0 <_Balloc>
 80092de:	4680      	mov	r8, r0
 80092e0:	b928      	cbnz	r0, 80092ee <__multadd+0x5a>
 80092e2:	4602      	mov	r2, r0
 80092e4:	21ba      	movs	r1, #186	; 0xba
 80092e6:	4b0c      	ldr	r3, [pc, #48]	; (8009318 <__multadd+0x84>)
 80092e8:	480c      	ldr	r0, [pc, #48]	; (800931c <__multadd+0x88>)
 80092ea:	f000 fd77 	bl	8009ddc <__assert_func>
 80092ee:	6922      	ldr	r2, [r4, #16]
 80092f0:	f104 010c 	add.w	r1, r4, #12
 80092f4:	3202      	adds	r2, #2
 80092f6:	0092      	lsls	r2, r2, #2
 80092f8:	300c      	adds	r0, #12
 80092fa:	f000 fd61 	bl	8009dc0 <memcpy>
 80092fe:	4621      	mov	r1, r4
 8009300:	4638      	mov	r0, r7
 8009302:	f7ff ffa5 	bl	8009250 <_Bfree>
 8009306:	4644      	mov	r4, r8
 8009308:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800930c:	3501      	adds	r5, #1
 800930e:	615e      	str	r6, [r3, #20]
 8009310:	6125      	str	r5, [r4, #16]
 8009312:	4620      	mov	r0, r4
 8009314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009318:	0800acb0 	.word	0x0800acb0
 800931c:	0800acc1 	.word	0x0800acc1

08009320 <__hi0bits>:
 8009320:	0c02      	lsrs	r2, r0, #16
 8009322:	0412      	lsls	r2, r2, #16
 8009324:	4603      	mov	r3, r0
 8009326:	b9ca      	cbnz	r2, 800935c <__hi0bits+0x3c>
 8009328:	0403      	lsls	r3, r0, #16
 800932a:	2010      	movs	r0, #16
 800932c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009330:	bf04      	itt	eq
 8009332:	021b      	lsleq	r3, r3, #8
 8009334:	3008      	addeq	r0, #8
 8009336:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800933a:	bf04      	itt	eq
 800933c:	011b      	lsleq	r3, r3, #4
 800933e:	3004      	addeq	r0, #4
 8009340:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009344:	bf04      	itt	eq
 8009346:	009b      	lsleq	r3, r3, #2
 8009348:	3002      	addeq	r0, #2
 800934a:	2b00      	cmp	r3, #0
 800934c:	db05      	blt.n	800935a <__hi0bits+0x3a>
 800934e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009352:	f100 0001 	add.w	r0, r0, #1
 8009356:	bf08      	it	eq
 8009358:	2020      	moveq	r0, #32
 800935a:	4770      	bx	lr
 800935c:	2000      	movs	r0, #0
 800935e:	e7e5      	b.n	800932c <__hi0bits+0xc>

08009360 <__lo0bits>:
 8009360:	6803      	ldr	r3, [r0, #0]
 8009362:	4602      	mov	r2, r0
 8009364:	f013 0007 	ands.w	r0, r3, #7
 8009368:	d00b      	beq.n	8009382 <__lo0bits+0x22>
 800936a:	07d9      	lsls	r1, r3, #31
 800936c:	d421      	bmi.n	80093b2 <__lo0bits+0x52>
 800936e:	0798      	lsls	r0, r3, #30
 8009370:	bf49      	itett	mi
 8009372:	085b      	lsrmi	r3, r3, #1
 8009374:	089b      	lsrpl	r3, r3, #2
 8009376:	2001      	movmi	r0, #1
 8009378:	6013      	strmi	r3, [r2, #0]
 800937a:	bf5c      	itt	pl
 800937c:	2002      	movpl	r0, #2
 800937e:	6013      	strpl	r3, [r2, #0]
 8009380:	4770      	bx	lr
 8009382:	b299      	uxth	r1, r3
 8009384:	b909      	cbnz	r1, 800938a <__lo0bits+0x2a>
 8009386:	2010      	movs	r0, #16
 8009388:	0c1b      	lsrs	r3, r3, #16
 800938a:	b2d9      	uxtb	r1, r3
 800938c:	b909      	cbnz	r1, 8009392 <__lo0bits+0x32>
 800938e:	3008      	adds	r0, #8
 8009390:	0a1b      	lsrs	r3, r3, #8
 8009392:	0719      	lsls	r1, r3, #28
 8009394:	bf04      	itt	eq
 8009396:	091b      	lsreq	r3, r3, #4
 8009398:	3004      	addeq	r0, #4
 800939a:	0799      	lsls	r1, r3, #30
 800939c:	bf04      	itt	eq
 800939e:	089b      	lsreq	r3, r3, #2
 80093a0:	3002      	addeq	r0, #2
 80093a2:	07d9      	lsls	r1, r3, #31
 80093a4:	d403      	bmi.n	80093ae <__lo0bits+0x4e>
 80093a6:	085b      	lsrs	r3, r3, #1
 80093a8:	f100 0001 	add.w	r0, r0, #1
 80093ac:	d003      	beq.n	80093b6 <__lo0bits+0x56>
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	4770      	bx	lr
 80093b2:	2000      	movs	r0, #0
 80093b4:	4770      	bx	lr
 80093b6:	2020      	movs	r0, #32
 80093b8:	4770      	bx	lr
	...

080093bc <__i2b>:
 80093bc:	b510      	push	{r4, lr}
 80093be:	460c      	mov	r4, r1
 80093c0:	2101      	movs	r1, #1
 80093c2:	f7ff ff05 	bl	80091d0 <_Balloc>
 80093c6:	4602      	mov	r2, r0
 80093c8:	b928      	cbnz	r0, 80093d6 <__i2b+0x1a>
 80093ca:	f240 1145 	movw	r1, #325	; 0x145
 80093ce:	4b04      	ldr	r3, [pc, #16]	; (80093e0 <__i2b+0x24>)
 80093d0:	4804      	ldr	r0, [pc, #16]	; (80093e4 <__i2b+0x28>)
 80093d2:	f000 fd03 	bl	8009ddc <__assert_func>
 80093d6:	2301      	movs	r3, #1
 80093d8:	6144      	str	r4, [r0, #20]
 80093da:	6103      	str	r3, [r0, #16]
 80093dc:	bd10      	pop	{r4, pc}
 80093de:	bf00      	nop
 80093e0:	0800acb0 	.word	0x0800acb0
 80093e4:	0800acc1 	.word	0x0800acc1

080093e8 <__multiply>:
 80093e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ec:	4691      	mov	r9, r2
 80093ee:	690a      	ldr	r2, [r1, #16]
 80093f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093f4:	460c      	mov	r4, r1
 80093f6:	429a      	cmp	r2, r3
 80093f8:	bfbe      	ittt	lt
 80093fa:	460b      	movlt	r3, r1
 80093fc:	464c      	movlt	r4, r9
 80093fe:	4699      	movlt	r9, r3
 8009400:	6927      	ldr	r7, [r4, #16]
 8009402:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009406:	68a3      	ldr	r3, [r4, #8]
 8009408:	6861      	ldr	r1, [r4, #4]
 800940a:	eb07 060a 	add.w	r6, r7, sl
 800940e:	42b3      	cmp	r3, r6
 8009410:	b085      	sub	sp, #20
 8009412:	bfb8      	it	lt
 8009414:	3101      	addlt	r1, #1
 8009416:	f7ff fedb 	bl	80091d0 <_Balloc>
 800941a:	b930      	cbnz	r0, 800942a <__multiply+0x42>
 800941c:	4602      	mov	r2, r0
 800941e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009422:	4b43      	ldr	r3, [pc, #268]	; (8009530 <__multiply+0x148>)
 8009424:	4843      	ldr	r0, [pc, #268]	; (8009534 <__multiply+0x14c>)
 8009426:	f000 fcd9 	bl	8009ddc <__assert_func>
 800942a:	f100 0514 	add.w	r5, r0, #20
 800942e:	462b      	mov	r3, r5
 8009430:	2200      	movs	r2, #0
 8009432:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009436:	4543      	cmp	r3, r8
 8009438:	d321      	bcc.n	800947e <__multiply+0x96>
 800943a:	f104 0314 	add.w	r3, r4, #20
 800943e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009442:	f109 0314 	add.w	r3, r9, #20
 8009446:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800944a:	9202      	str	r2, [sp, #8]
 800944c:	1b3a      	subs	r2, r7, r4
 800944e:	3a15      	subs	r2, #21
 8009450:	f022 0203 	bic.w	r2, r2, #3
 8009454:	3204      	adds	r2, #4
 8009456:	f104 0115 	add.w	r1, r4, #21
 800945a:	428f      	cmp	r7, r1
 800945c:	bf38      	it	cc
 800945e:	2204      	movcc	r2, #4
 8009460:	9201      	str	r2, [sp, #4]
 8009462:	9a02      	ldr	r2, [sp, #8]
 8009464:	9303      	str	r3, [sp, #12]
 8009466:	429a      	cmp	r2, r3
 8009468:	d80c      	bhi.n	8009484 <__multiply+0x9c>
 800946a:	2e00      	cmp	r6, #0
 800946c:	dd03      	ble.n	8009476 <__multiply+0x8e>
 800946e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009472:	2b00      	cmp	r3, #0
 8009474:	d05a      	beq.n	800952c <__multiply+0x144>
 8009476:	6106      	str	r6, [r0, #16]
 8009478:	b005      	add	sp, #20
 800947a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947e:	f843 2b04 	str.w	r2, [r3], #4
 8009482:	e7d8      	b.n	8009436 <__multiply+0x4e>
 8009484:	f8b3 a000 	ldrh.w	sl, [r3]
 8009488:	f1ba 0f00 	cmp.w	sl, #0
 800948c:	d023      	beq.n	80094d6 <__multiply+0xee>
 800948e:	46a9      	mov	r9, r5
 8009490:	f04f 0c00 	mov.w	ip, #0
 8009494:	f104 0e14 	add.w	lr, r4, #20
 8009498:	f85e 2b04 	ldr.w	r2, [lr], #4
 800949c:	f8d9 1000 	ldr.w	r1, [r9]
 80094a0:	fa1f fb82 	uxth.w	fp, r2
 80094a4:	b289      	uxth	r1, r1
 80094a6:	fb0a 110b 	mla	r1, sl, fp, r1
 80094aa:	4461      	add	r1, ip
 80094ac:	f8d9 c000 	ldr.w	ip, [r9]
 80094b0:	0c12      	lsrs	r2, r2, #16
 80094b2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80094b6:	fb0a c202 	mla	r2, sl, r2, ip
 80094ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094be:	b289      	uxth	r1, r1
 80094c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80094c4:	4577      	cmp	r7, lr
 80094c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094ca:	f849 1b04 	str.w	r1, [r9], #4
 80094ce:	d8e3      	bhi.n	8009498 <__multiply+0xb0>
 80094d0:	9a01      	ldr	r2, [sp, #4]
 80094d2:	f845 c002 	str.w	ip, [r5, r2]
 80094d6:	9a03      	ldr	r2, [sp, #12]
 80094d8:	3304      	adds	r3, #4
 80094da:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094de:	f1b9 0f00 	cmp.w	r9, #0
 80094e2:	d021      	beq.n	8009528 <__multiply+0x140>
 80094e4:	46ae      	mov	lr, r5
 80094e6:	f04f 0a00 	mov.w	sl, #0
 80094ea:	6829      	ldr	r1, [r5, #0]
 80094ec:	f104 0c14 	add.w	ip, r4, #20
 80094f0:	f8bc b000 	ldrh.w	fp, [ip]
 80094f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094f8:	b289      	uxth	r1, r1
 80094fa:	fb09 220b 	mla	r2, r9, fp, r2
 80094fe:	4452      	add	r2, sl
 8009500:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009504:	f84e 1b04 	str.w	r1, [lr], #4
 8009508:	f85c 1b04 	ldr.w	r1, [ip], #4
 800950c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009510:	f8be 1000 	ldrh.w	r1, [lr]
 8009514:	4567      	cmp	r7, ip
 8009516:	fb09 110a 	mla	r1, r9, sl, r1
 800951a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800951e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009522:	d8e5      	bhi.n	80094f0 <__multiply+0x108>
 8009524:	9a01      	ldr	r2, [sp, #4]
 8009526:	50a9      	str	r1, [r5, r2]
 8009528:	3504      	adds	r5, #4
 800952a:	e79a      	b.n	8009462 <__multiply+0x7a>
 800952c:	3e01      	subs	r6, #1
 800952e:	e79c      	b.n	800946a <__multiply+0x82>
 8009530:	0800acb0 	.word	0x0800acb0
 8009534:	0800acc1 	.word	0x0800acc1

08009538 <__pow5mult>:
 8009538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800953c:	4615      	mov	r5, r2
 800953e:	f012 0203 	ands.w	r2, r2, #3
 8009542:	4606      	mov	r6, r0
 8009544:	460f      	mov	r7, r1
 8009546:	d007      	beq.n	8009558 <__pow5mult+0x20>
 8009548:	4c25      	ldr	r4, [pc, #148]	; (80095e0 <__pow5mult+0xa8>)
 800954a:	3a01      	subs	r2, #1
 800954c:	2300      	movs	r3, #0
 800954e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009552:	f7ff fe9f 	bl	8009294 <__multadd>
 8009556:	4607      	mov	r7, r0
 8009558:	10ad      	asrs	r5, r5, #2
 800955a:	d03d      	beq.n	80095d8 <__pow5mult+0xa0>
 800955c:	69f4      	ldr	r4, [r6, #28]
 800955e:	b97c      	cbnz	r4, 8009580 <__pow5mult+0x48>
 8009560:	2010      	movs	r0, #16
 8009562:	f7ff fd81 	bl	8009068 <malloc>
 8009566:	4602      	mov	r2, r0
 8009568:	61f0      	str	r0, [r6, #28]
 800956a:	b928      	cbnz	r0, 8009578 <__pow5mult+0x40>
 800956c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009570:	4b1c      	ldr	r3, [pc, #112]	; (80095e4 <__pow5mult+0xac>)
 8009572:	481d      	ldr	r0, [pc, #116]	; (80095e8 <__pow5mult+0xb0>)
 8009574:	f000 fc32 	bl	8009ddc <__assert_func>
 8009578:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800957c:	6004      	str	r4, [r0, #0]
 800957e:	60c4      	str	r4, [r0, #12]
 8009580:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009584:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009588:	b94c      	cbnz	r4, 800959e <__pow5mult+0x66>
 800958a:	f240 2171 	movw	r1, #625	; 0x271
 800958e:	4630      	mov	r0, r6
 8009590:	f7ff ff14 	bl	80093bc <__i2b>
 8009594:	2300      	movs	r3, #0
 8009596:	4604      	mov	r4, r0
 8009598:	f8c8 0008 	str.w	r0, [r8, #8]
 800959c:	6003      	str	r3, [r0, #0]
 800959e:	f04f 0900 	mov.w	r9, #0
 80095a2:	07eb      	lsls	r3, r5, #31
 80095a4:	d50a      	bpl.n	80095bc <__pow5mult+0x84>
 80095a6:	4639      	mov	r1, r7
 80095a8:	4622      	mov	r2, r4
 80095aa:	4630      	mov	r0, r6
 80095ac:	f7ff ff1c 	bl	80093e8 <__multiply>
 80095b0:	4680      	mov	r8, r0
 80095b2:	4639      	mov	r1, r7
 80095b4:	4630      	mov	r0, r6
 80095b6:	f7ff fe4b 	bl	8009250 <_Bfree>
 80095ba:	4647      	mov	r7, r8
 80095bc:	106d      	asrs	r5, r5, #1
 80095be:	d00b      	beq.n	80095d8 <__pow5mult+0xa0>
 80095c0:	6820      	ldr	r0, [r4, #0]
 80095c2:	b938      	cbnz	r0, 80095d4 <__pow5mult+0x9c>
 80095c4:	4622      	mov	r2, r4
 80095c6:	4621      	mov	r1, r4
 80095c8:	4630      	mov	r0, r6
 80095ca:	f7ff ff0d 	bl	80093e8 <__multiply>
 80095ce:	6020      	str	r0, [r4, #0]
 80095d0:	f8c0 9000 	str.w	r9, [r0]
 80095d4:	4604      	mov	r4, r0
 80095d6:	e7e4      	b.n	80095a2 <__pow5mult+0x6a>
 80095d8:	4638      	mov	r0, r7
 80095da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095de:	bf00      	nop
 80095e0:	0800ae10 	.word	0x0800ae10
 80095e4:	0800ac41 	.word	0x0800ac41
 80095e8:	0800acc1 	.word	0x0800acc1

080095ec <__lshift>:
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	460c      	mov	r4, r1
 80095f2:	4607      	mov	r7, r0
 80095f4:	4691      	mov	r9, r2
 80095f6:	6923      	ldr	r3, [r4, #16]
 80095f8:	6849      	ldr	r1, [r1, #4]
 80095fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095fe:	68a3      	ldr	r3, [r4, #8]
 8009600:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009604:	f108 0601 	add.w	r6, r8, #1
 8009608:	42b3      	cmp	r3, r6
 800960a:	db0b      	blt.n	8009624 <__lshift+0x38>
 800960c:	4638      	mov	r0, r7
 800960e:	f7ff fddf 	bl	80091d0 <_Balloc>
 8009612:	4605      	mov	r5, r0
 8009614:	b948      	cbnz	r0, 800962a <__lshift+0x3e>
 8009616:	4602      	mov	r2, r0
 8009618:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800961c:	4b27      	ldr	r3, [pc, #156]	; (80096bc <__lshift+0xd0>)
 800961e:	4828      	ldr	r0, [pc, #160]	; (80096c0 <__lshift+0xd4>)
 8009620:	f000 fbdc 	bl	8009ddc <__assert_func>
 8009624:	3101      	adds	r1, #1
 8009626:	005b      	lsls	r3, r3, #1
 8009628:	e7ee      	b.n	8009608 <__lshift+0x1c>
 800962a:	2300      	movs	r3, #0
 800962c:	f100 0114 	add.w	r1, r0, #20
 8009630:	f100 0210 	add.w	r2, r0, #16
 8009634:	4618      	mov	r0, r3
 8009636:	4553      	cmp	r3, sl
 8009638:	db33      	blt.n	80096a2 <__lshift+0xb6>
 800963a:	6920      	ldr	r0, [r4, #16]
 800963c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009640:	f104 0314 	add.w	r3, r4, #20
 8009644:	f019 091f 	ands.w	r9, r9, #31
 8009648:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800964c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009650:	d02b      	beq.n	80096aa <__lshift+0xbe>
 8009652:	468a      	mov	sl, r1
 8009654:	2200      	movs	r2, #0
 8009656:	f1c9 0e20 	rsb	lr, r9, #32
 800965a:	6818      	ldr	r0, [r3, #0]
 800965c:	fa00 f009 	lsl.w	r0, r0, r9
 8009660:	4310      	orrs	r0, r2
 8009662:	f84a 0b04 	str.w	r0, [sl], #4
 8009666:	f853 2b04 	ldr.w	r2, [r3], #4
 800966a:	459c      	cmp	ip, r3
 800966c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009670:	d8f3      	bhi.n	800965a <__lshift+0x6e>
 8009672:	ebac 0304 	sub.w	r3, ip, r4
 8009676:	3b15      	subs	r3, #21
 8009678:	f023 0303 	bic.w	r3, r3, #3
 800967c:	3304      	adds	r3, #4
 800967e:	f104 0015 	add.w	r0, r4, #21
 8009682:	4584      	cmp	ip, r0
 8009684:	bf38      	it	cc
 8009686:	2304      	movcc	r3, #4
 8009688:	50ca      	str	r2, [r1, r3]
 800968a:	b10a      	cbz	r2, 8009690 <__lshift+0xa4>
 800968c:	f108 0602 	add.w	r6, r8, #2
 8009690:	3e01      	subs	r6, #1
 8009692:	4638      	mov	r0, r7
 8009694:	4621      	mov	r1, r4
 8009696:	612e      	str	r6, [r5, #16]
 8009698:	f7ff fdda 	bl	8009250 <_Bfree>
 800969c:	4628      	mov	r0, r5
 800969e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80096a6:	3301      	adds	r3, #1
 80096a8:	e7c5      	b.n	8009636 <__lshift+0x4a>
 80096aa:	3904      	subs	r1, #4
 80096ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b0:	459c      	cmp	ip, r3
 80096b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80096b6:	d8f9      	bhi.n	80096ac <__lshift+0xc0>
 80096b8:	e7ea      	b.n	8009690 <__lshift+0xa4>
 80096ba:	bf00      	nop
 80096bc:	0800acb0 	.word	0x0800acb0
 80096c0:	0800acc1 	.word	0x0800acc1

080096c4 <__mcmp>:
 80096c4:	4603      	mov	r3, r0
 80096c6:	690a      	ldr	r2, [r1, #16]
 80096c8:	6900      	ldr	r0, [r0, #16]
 80096ca:	b530      	push	{r4, r5, lr}
 80096cc:	1a80      	subs	r0, r0, r2
 80096ce:	d10d      	bne.n	80096ec <__mcmp+0x28>
 80096d0:	3314      	adds	r3, #20
 80096d2:	3114      	adds	r1, #20
 80096d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096e4:	4295      	cmp	r5, r2
 80096e6:	d002      	beq.n	80096ee <__mcmp+0x2a>
 80096e8:	d304      	bcc.n	80096f4 <__mcmp+0x30>
 80096ea:	2001      	movs	r0, #1
 80096ec:	bd30      	pop	{r4, r5, pc}
 80096ee:	42a3      	cmp	r3, r4
 80096f0:	d3f4      	bcc.n	80096dc <__mcmp+0x18>
 80096f2:	e7fb      	b.n	80096ec <__mcmp+0x28>
 80096f4:	f04f 30ff 	mov.w	r0, #4294967295
 80096f8:	e7f8      	b.n	80096ec <__mcmp+0x28>
	...

080096fc <__mdiff>:
 80096fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009700:	460d      	mov	r5, r1
 8009702:	4607      	mov	r7, r0
 8009704:	4611      	mov	r1, r2
 8009706:	4628      	mov	r0, r5
 8009708:	4614      	mov	r4, r2
 800970a:	f7ff ffdb 	bl	80096c4 <__mcmp>
 800970e:	1e06      	subs	r6, r0, #0
 8009710:	d111      	bne.n	8009736 <__mdiff+0x3a>
 8009712:	4631      	mov	r1, r6
 8009714:	4638      	mov	r0, r7
 8009716:	f7ff fd5b 	bl	80091d0 <_Balloc>
 800971a:	4602      	mov	r2, r0
 800971c:	b928      	cbnz	r0, 800972a <__mdiff+0x2e>
 800971e:	f240 2137 	movw	r1, #567	; 0x237
 8009722:	4b3a      	ldr	r3, [pc, #232]	; (800980c <__mdiff+0x110>)
 8009724:	483a      	ldr	r0, [pc, #232]	; (8009810 <__mdiff+0x114>)
 8009726:	f000 fb59 	bl	8009ddc <__assert_func>
 800972a:	2301      	movs	r3, #1
 800972c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009730:	4610      	mov	r0, r2
 8009732:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009736:	bfa4      	itt	ge
 8009738:	4623      	movge	r3, r4
 800973a:	462c      	movge	r4, r5
 800973c:	4638      	mov	r0, r7
 800973e:	6861      	ldr	r1, [r4, #4]
 8009740:	bfa6      	itte	ge
 8009742:	461d      	movge	r5, r3
 8009744:	2600      	movge	r6, #0
 8009746:	2601      	movlt	r6, #1
 8009748:	f7ff fd42 	bl	80091d0 <_Balloc>
 800974c:	4602      	mov	r2, r0
 800974e:	b918      	cbnz	r0, 8009758 <__mdiff+0x5c>
 8009750:	f240 2145 	movw	r1, #581	; 0x245
 8009754:	4b2d      	ldr	r3, [pc, #180]	; (800980c <__mdiff+0x110>)
 8009756:	e7e5      	b.n	8009724 <__mdiff+0x28>
 8009758:	f102 0814 	add.w	r8, r2, #20
 800975c:	46c2      	mov	sl, r8
 800975e:	f04f 0c00 	mov.w	ip, #0
 8009762:	6927      	ldr	r7, [r4, #16]
 8009764:	60c6      	str	r6, [r0, #12]
 8009766:	692e      	ldr	r6, [r5, #16]
 8009768:	f104 0014 	add.w	r0, r4, #20
 800976c:	f105 0914 	add.w	r9, r5, #20
 8009770:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009774:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009778:	3410      	adds	r4, #16
 800977a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800977e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009782:	fa1f f18b 	uxth.w	r1, fp
 8009786:	4461      	add	r1, ip
 8009788:	fa1f fc83 	uxth.w	ip, r3
 800978c:	0c1b      	lsrs	r3, r3, #16
 800978e:	eba1 010c 	sub.w	r1, r1, ip
 8009792:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009796:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800979a:	b289      	uxth	r1, r1
 800979c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80097a0:	454e      	cmp	r6, r9
 80097a2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80097a6:	f84a 1b04 	str.w	r1, [sl], #4
 80097aa:	d8e6      	bhi.n	800977a <__mdiff+0x7e>
 80097ac:	1b73      	subs	r3, r6, r5
 80097ae:	3b15      	subs	r3, #21
 80097b0:	f023 0303 	bic.w	r3, r3, #3
 80097b4:	3515      	adds	r5, #21
 80097b6:	3304      	adds	r3, #4
 80097b8:	42ae      	cmp	r6, r5
 80097ba:	bf38      	it	cc
 80097bc:	2304      	movcc	r3, #4
 80097be:	4418      	add	r0, r3
 80097c0:	4443      	add	r3, r8
 80097c2:	461e      	mov	r6, r3
 80097c4:	4605      	mov	r5, r0
 80097c6:	4575      	cmp	r5, lr
 80097c8:	d30e      	bcc.n	80097e8 <__mdiff+0xec>
 80097ca:	f10e 0103 	add.w	r1, lr, #3
 80097ce:	1a09      	subs	r1, r1, r0
 80097d0:	f021 0103 	bic.w	r1, r1, #3
 80097d4:	3803      	subs	r0, #3
 80097d6:	4586      	cmp	lr, r0
 80097d8:	bf38      	it	cc
 80097da:	2100      	movcc	r1, #0
 80097dc:	440b      	add	r3, r1
 80097de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097e2:	b189      	cbz	r1, 8009808 <__mdiff+0x10c>
 80097e4:	6117      	str	r7, [r2, #16]
 80097e6:	e7a3      	b.n	8009730 <__mdiff+0x34>
 80097e8:	f855 8b04 	ldr.w	r8, [r5], #4
 80097ec:	fa1f f188 	uxth.w	r1, r8
 80097f0:	4461      	add	r1, ip
 80097f2:	140c      	asrs	r4, r1, #16
 80097f4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097f8:	b289      	uxth	r1, r1
 80097fa:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80097fe:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009802:	f846 1b04 	str.w	r1, [r6], #4
 8009806:	e7de      	b.n	80097c6 <__mdiff+0xca>
 8009808:	3f01      	subs	r7, #1
 800980a:	e7e8      	b.n	80097de <__mdiff+0xe2>
 800980c:	0800acb0 	.word	0x0800acb0
 8009810:	0800acc1 	.word	0x0800acc1

08009814 <__d2b>:
 8009814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009816:	2101      	movs	r1, #1
 8009818:	4617      	mov	r7, r2
 800981a:	461c      	mov	r4, r3
 800981c:	9e08      	ldr	r6, [sp, #32]
 800981e:	f7ff fcd7 	bl	80091d0 <_Balloc>
 8009822:	4605      	mov	r5, r0
 8009824:	b930      	cbnz	r0, 8009834 <__d2b+0x20>
 8009826:	4602      	mov	r2, r0
 8009828:	f240 310f 	movw	r1, #783	; 0x30f
 800982c:	4b22      	ldr	r3, [pc, #136]	; (80098b8 <__d2b+0xa4>)
 800982e:	4823      	ldr	r0, [pc, #140]	; (80098bc <__d2b+0xa8>)
 8009830:	f000 fad4 	bl	8009ddc <__assert_func>
 8009834:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009838:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800983c:	bb24      	cbnz	r4, 8009888 <__d2b+0x74>
 800983e:	2f00      	cmp	r7, #0
 8009840:	9301      	str	r3, [sp, #4]
 8009842:	d026      	beq.n	8009892 <__d2b+0x7e>
 8009844:	4668      	mov	r0, sp
 8009846:	9700      	str	r7, [sp, #0]
 8009848:	f7ff fd8a 	bl	8009360 <__lo0bits>
 800984c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009850:	b1e8      	cbz	r0, 800988e <__d2b+0x7a>
 8009852:	f1c0 0320 	rsb	r3, r0, #32
 8009856:	fa02 f303 	lsl.w	r3, r2, r3
 800985a:	430b      	orrs	r3, r1
 800985c:	40c2      	lsrs	r2, r0
 800985e:	616b      	str	r3, [r5, #20]
 8009860:	9201      	str	r2, [sp, #4]
 8009862:	9b01      	ldr	r3, [sp, #4]
 8009864:	2b00      	cmp	r3, #0
 8009866:	bf14      	ite	ne
 8009868:	2102      	movne	r1, #2
 800986a:	2101      	moveq	r1, #1
 800986c:	61ab      	str	r3, [r5, #24]
 800986e:	6129      	str	r1, [r5, #16]
 8009870:	b1bc      	cbz	r4, 80098a2 <__d2b+0x8e>
 8009872:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009876:	4404      	add	r4, r0
 8009878:	6034      	str	r4, [r6, #0]
 800987a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800987e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009880:	6018      	str	r0, [r3, #0]
 8009882:	4628      	mov	r0, r5
 8009884:	b003      	add	sp, #12
 8009886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009888:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800988c:	e7d7      	b.n	800983e <__d2b+0x2a>
 800988e:	6169      	str	r1, [r5, #20]
 8009890:	e7e7      	b.n	8009862 <__d2b+0x4e>
 8009892:	a801      	add	r0, sp, #4
 8009894:	f7ff fd64 	bl	8009360 <__lo0bits>
 8009898:	9b01      	ldr	r3, [sp, #4]
 800989a:	2101      	movs	r1, #1
 800989c:	616b      	str	r3, [r5, #20]
 800989e:	3020      	adds	r0, #32
 80098a0:	e7e5      	b.n	800986e <__d2b+0x5a>
 80098a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098a6:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80098aa:	6030      	str	r0, [r6, #0]
 80098ac:	6918      	ldr	r0, [r3, #16]
 80098ae:	f7ff fd37 	bl	8009320 <__hi0bits>
 80098b2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80098b6:	e7e2      	b.n	800987e <__d2b+0x6a>
 80098b8:	0800acb0 	.word	0x0800acb0
 80098bc:	0800acc1 	.word	0x0800acc1

080098c0 <__sfputc_r>:
 80098c0:	6893      	ldr	r3, [r2, #8]
 80098c2:	b410      	push	{r4}
 80098c4:	3b01      	subs	r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	6093      	str	r3, [r2, #8]
 80098ca:	da07      	bge.n	80098dc <__sfputc_r+0x1c>
 80098cc:	6994      	ldr	r4, [r2, #24]
 80098ce:	42a3      	cmp	r3, r4
 80098d0:	db01      	blt.n	80098d6 <__sfputc_r+0x16>
 80098d2:	290a      	cmp	r1, #10
 80098d4:	d102      	bne.n	80098dc <__sfputc_r+0x1c>
 80098d6:	bc10      	pop	{r4}
 80098d8:	f7fe bbdf 	b.w	800809a <__swbuf_r>
 80098dc:	6813      	ldr	r3, [r2, #0]
 80098de:	1c58      	adds	r0, r3, #1
 80098e0:	6010      	str	r0, [r2, #0]
 80098e2:	7019      	strb	r1, [r3, #0]
 80098e4:	4608      	mov	r0, r1
 80098e6:	bc10      	pop	{r4}
 80098e8:	4770      	bx	lr

080098ea <__sfputs_r>:
 80098ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ec:	4606      	mov	r6, r0
 80098ee:	460f      	mov	r7, r1
 80098f0:	4614      	mov	r4, r2
 80098f2:	18d5      	adds	r5, r2, r3
 80098f4:	42ac      	cmp	r4, r5
 80098f6:	d101      	bne.n	80098fc <__sfputs_r+0x12>
 80098f8:	2000      	movs	r0, #0
 80098fa:	e007      	b.n	800990c <__sfputs_r+0x22>
 80098fc:	463a      	mov	r2, r7
 80098fe:	4630      	mov	r0, r6
 8009900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009904:	f7ff ffdc 	bl	80098c0 <__sfputc_r>
 8009908:	1c43      	adds	r3, r0, #1
 800990a:	d1f3      	bne.n	80098f4 <__sfputs_r+0xa>
 800990c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009910 <_vfiprintf_r>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	460d      	mov	r5, r1
 8009916:	4614      	mov	r4, r2
 8009918:	4698      	mov	r8, r3
 800991a:	4606      	mov	r6, r0
 800991c:	b09d      	sub	sp, #116	; 0x74
 800991e:	b118      	cbz	r0, 8009928 <_vfiprintf_r+0x18>
 8009920:	6a03      	ldr	r3, [r0, #32]
 8009922:	b90b      	cbnz	r3, 8009928 <_vfiprintf_r+0x18>
 8009924:	f7fe fad2 	bl	8007ecc <__sinit>
 8009928:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800992a:	07d9      	lsls	r1, r3, #31
 800992c:	d405      	bmi.n	800993a <_vfiprintf_r+0x2a>
 800992e:	89ab      	ldrh	r3, [r5, #12]
 8009930:	059a      	lsls	r2, r3, #22
 8009932:	d402      	bmi.n	800993a <_vfiprintf_r+0x2a>
 8009934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009936:	f7fe fcd2 	bl	80082de <__retarget_lock_acquire_recursive>
 800993a:	89ab      	ldrh	r3, [r5, #12]
 800993c:	071b      	lsls	r3, r3, #28
 800993e:	d501      	bpl.n	8009944 <_vfiprintf_r+0x34>
 8009940:	692b      	ldr	r3, [r5, #16]
 8009942:	b99b      	cbnz	r3, 800996c <_vfiprintf_r+0x5c>
 8009944:	4629      	mov	r1, r5
 8009946:	4630      	mov	r0, r6
 8009948:	f7fe fbe4 	bl	8008114 <__swsetup_r>
 800994c:	b170      	cbz	r0, 800996c <_vfiprintf_r+0x5c>
 800994e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009950:	07dc      	lsls	r4, r3, #31
 8009952:	d504      	bpl.n	800995e <_vfiprintf_r+0x4e>
 8009954:	f04f 30ff 	mov.w	r0, #4294967295
 8009958:	b01d      	add	sp, #116	; 0x74
 800995a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800995e:	89ab      	ldrh	r3, [r5, #12]
 8009960:	0598      	lsls	r0, r3, #22
 8009962:	d4f7      	bmi.n	8009954 <_vfiprintf_r+0x44>
 8009964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009966:	f7fe fcbb 	bl	80082e0 <__retarget_lock_release_recursive>
 800996a:	e7f3      	b.n	8009954 <_vfiprintf_r+0x44>
 800996c:	2300      	movs	r3, #0
 800996e:	9309      	str	r3, [sp, #36]	; 0x24
 8009970:	2320      	movs	r3, #32
 8009972:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009976:	2330      	movs	r3, #48	; 0x30
 8009978:	f04f 0901 	mov.w	r9, #1
 800997c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009980:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009b30 <_vfiprintf_r+0x220>
 8009984:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009988:	4623      	mov	r3, r4
 800998a:	469a      	mov	sl, r3
 800998c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009990:	b10a      	cbz	r2, 8009996 <_vfiprintf_r+0x86>
 8009992:	2a25      	cmp	r2, #37	; 0x25
 8009994:	d1f9      	bne.n	800998a <_vfiprintf_r+0x7a>
 8009996:	ebba 0b04 	subs.w	fp, sl, r4
 800999a:	d00b      	beq.n	80099b4 <_vfiprintf_r+0xa4>
 800999c:	465b      	mov	r3, fp
 800999e:	4622      	mov	r2, r4
 80099a0:	4629      	mov	r1, r5
 80099a2:	4630      	mov	r0, r6
 80099a4:	f7ff ffa1 	bl	80098ea <__sfputs_r>
 80099a8:	3001      	adds	r0, #1
 80099aa:	f000 80a9 	beq.w	8009b00 <_vfiprintf_r+0x1f0>
 80099ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099b0:	445a      	add	r2, fp
 80099b2:	9209      	str	r2, [sp, #36]	; 0x24
 80099b4:	f89a 3000 	ldrb.w	r3, [sl]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f000 80a1 	beq.w	8009b00 <_vfiprintf_r+0x1f0>
 80099be:	2300      	movs	r3, #0
 80099c0:	f04f 32ff 	mov.w	r2, #4294967295
 80099c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099c8:	f10a 0a01 	add.w	sl, sl, #1
 80099cc:	9304      	str	r3, [sp, #16]
 80099ce:	9307      	str	r3, [sp, #28]
 80099d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099d4:	931a      	str	r3, [sp, #104]	; 0x68
 80099d6:	4654      	mov	r4, sl
 80099d8:	2205      	movs	r2, #5
 80099da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099de:	4854      	ldr	r0, [pc, #336]	; (8009b30 <_vfiprintf_r+0x220>)
 80099e0:	f7fe fc7f 	bl	80082e2 <memchr>
 80099e4:	9a04      	ldr	r2, [sp, #16]
 80099e6:	b9d8      	cbnz	r0, 8009a20 <_vfiprintf_r+0x110>
 80099e8:	06d1      	lsls	r1, r2, #27
 80099ea:	bf44      	itt	mi
 80099ec:	2320      	movmi	r3, #32
 80099ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099f2:	0713      	lsls	r3, r2, #28
 80099f4:	bf44      	itt	mi
 80099f6:	232b      	movmi	r3, #43	; 0x2b
 80099f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009a00:	2b2a      	cmp	r3, #42	; 0x2a
 8009a02:	d015      	beq.n	8009a30 <_vfiprintf_r+0x120>
 8009a04:	4654      	mov	r4, sl
 8009a06:	2000      	movs	r0, #0
 8009a08:	f04f 0c0a 	mov.w	ip, #10
 8009a0c:	9a07      	ldr	r2, [sp, #28]
 8009a0e:	4621      	mov	r1, r4
 8009a10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a14:	3b30      	subs	r3, #48	; 0x30
 8009a16:	2b09      	cmp	r3, #9
 8009a18:	d94d      	bls.n	8009ab6 <_vfiprintf_r+0x1a6>
 8009a1a:	b1b0      	cbz	r0, 8009a4a <_vfiprintf_r+0x13a>
 8009a1c:	9207      	str	r2, [sp, #28]
 8009a1e:	e014      	b.n	8009a4a <_vfiprintf_r+0x13a>
 8009a20:	eba0 0308 	sub.w	r3, r0, r8
 8009a24:	fa09 f303 	lsl.w	r3, r9, r3
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	46a2      	mov	sl, r4
 8009a2c:	9304      	str	r3, [sp, #16]
 8009a2e:	e7d2      	b.n	80099d6 <_vfiprintf_r+0xc6>
 8009a30:	9b03      	ldr	r3, [sp, #12]
 8009a32:	1d19      	adds	r1, r3, #4
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	9103      	str	r1, [sp, #12]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	bfbb      	ittet	lt
 8009a3c:	425b      	neglt	r3, r3
 8009a3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009a42:	9307      	strge	r3, [sp, #28]
 8009a44:	9307      	strlt	r3, [sp, #28]
 8009a46:	bfb8      	it	lt
 8009a48:	9204      	strlt	r2, [sp, #16]
 8009a4a:	7823      	ldrb	r3, [r4, #0]
 8009a4c:	2b2e      	cmp	r3, #46	; 0x2e
 8009a4e:	d10c      	bne.n	8009a6a <_vfiprintf_r+0x15a>
 8009a50:	7863      	ldrb	r3, [r4, #1]
 8009a52:	2b2a      	cmp	r3, #42	; 0x2a
 8009a54:	d134      	bne.n	8009ac0 <_vfiprintf_r+0x1b0>
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	3402      	adds	r4, #2
 8009a5a:	1d1a      	adds	r2, r3, #4
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	9203      	str	r2, [sp, #12]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	bfb8      	it	lt
 8009a64:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a68:	9305      	str	r3, [sp, #20]
 8009a6a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b34 <_vfiprintf_r+0x224>
 8009a6e:	2203      	movs	r2, #3
 8009a70:	4650      	mov	r0, sl
 8009a72:	7821      	ldrb	r1, [r4, #0]
 8009a74:	f7fe fc35 	bl	80082e2 <memchr>
 8009a78:	b138      	cbz	r0, 8009a8a <_vfiprintf_r+0x17a>
 8009a7a:	2240      	movs	r2, #64	; 0x40
 8009a7c:	9b04      	ldr	r3, [sp, #16]
 8009a7e:	eba0 000a 	sub.w	r0, r0, sl
 8009a82:	4082      	lsls	r2, r0
 8009a84:	4313      	orrs	r3, r2
 8009a86:	3401      	adds	r4, #1
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a8e:	2206      	movs	r2, #6
 8009a90:	4829      	ldr	r0, [pc, #164]	; (8009b38 <_vfiprintf_r+0x228>)
 8009a92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a96:	f7fe fc24 	bl	80082e2 <memchr>
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d03f      	beq.n	8009b1e <_vfiprintf_r+0x20e>
 8009a9e:	4b27      	ldr	r3, [pc, #156]	; (8009b3c <_vfiprintf_r+0x22c>)
 8009aa0:	bb1b      	cbnz	r3, 8009aea <_vfiprintf_r+0x1da>
 8009aa2:	9b03      	ldr	r3, [sp, #12]
 8009aa4:	3307      	adds	r3, #7
 8009aa6:	f023 0307 	bic.w	r3, r3, #7
 8009aaa:	3308      	adds	r3, #8
 8009aac:	9303      	str	r3, [sp, #12]
 8009aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ab0:	443b      	add	r3, r7
 8009ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ab4:	e768      	b.n	8009988 <_vfiprintf_r+0x78>
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	2001      	movs	r0, #1
 8009aba:	fb0c 3202 	mla	r2, ip, r2, r3
 8009abe:	e7a6      	b.n	8009a0e <_vfiprintf_r+0xfe>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	f04f 0c0a 	mov.w	ip, #10
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	3401      	adds	r4, #1
 8009aca:	9305      	str	r3, [sp, #20]
 8009acc:	4620      	mov	r0, r4
 8009ace:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ad2:	3a30      	subs	r2, #48	; 0x30
 8009ad4:	2a09      	cmp	r2, #9
 8009ad6:	d903      	bls.n	8009ae0 <_vfiprintf_r+0x1d0>
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d0c6      	beq.n	8009a6a <_vfiprintf_r+0x15a>
 8009adc:	9105      	str	r1, [sp, #20]
 8009ade:	e7c4      	b.n	8009a6a <_vfiprintf_r+0x15a>
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ae8:	e7f0      	b.n	8009acc <_vfiprintf_r+0x1bc>
 8009aea:	ab03      	add	r3, sp, #12
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	462a      	mov	r2, r5
 8009af0:	4630      	mov	r0, r6
 8009af2:	4b13      	ldr	r3, [pc, #76]	; (8009b40 <_vfiprintf_r+0x230>)
 8009af4:	a904      	add	r1, sp, #16
 8009af6:	f7fd fd9b 	bl	8007630 <_printf_float>
 8009afa:	4607      	mov	r7, r0
 8009afc:	1c78      	adds	r0, r7, #1
 8009afe:	d1d6      	bne.n	8009aae <_vfiprintf_r+0x19e>
 8009b00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b02:	07d9      	lsls	r1, r3, #31
 8009b04:	d405      	bmi.n	8009b12 <_vfiprintf_r+0x202>
 8009b06:	89ab      	ldrh	r3, [r5, #12]
 8009b08:	059a      	lsls	r2, r3, #22
 8009b0a:	d402      	bmi.n	8009b12 <_vfiprintf_r+0x202>
 8009b0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b0e:	f7fe fbe7 	bl	80082e0 <__retarget_lock_release_recursive>
 8009b12:	89ab      	ldrh	r3, [r5, #12]
 8009b14:	065b      	lsls	r3, r3, #25
 8009b16:	f53f af1d 	bmi.w	8009954 <_vfiprintf_r+0x44>
 8009b1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b1c:	e71c      	b.n	8009958 <_vfiprintf_r+0x48>
 8009b1e:	ab03      	add	r3, sp, #12
 8009b20:	9300      	str	r3, [sp, #0]
 8009b22:	462a      	mov	r2, r5
 8009b24:	4630      	mov	r0, r6
 8009b26:	4b06      	ldr	r3, [pc, #24]	; (8009b40 <_vfiprintf_r+0x230>)
 8009b28:	a904      	add	r1, sp, #16
 8009b2a:	f7fe f821 	bl	8007b70 <_printf_i>
 8009b2e:	e7e4      	b.n	8009afa <_vfiprintf_r+0x1ea>
 8009b30:	0800ae1c 	.word	0x0800ae1c
 8009b34:	0800ae22 	.word	0x0800ae22
 8009b38:	0800ae26 	.word	0x0800ae26
 8009b3c:	08007631 	.word	0x08007631
 8009b40:	080098eb 	.word	0x080098eb

08009b44 <__sflush_r>:
 8009b44:	898a      	ldrh	r2, [r1, #12]
 8009b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b48:	4605      	mov	r5, r0
 8009b4a:	0710      	lsls	r0, r2, #28
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	d457      	bmi.n	8009c00 <__sflush_r+0xbc>
 8009b50:	684b      	ldr	r3, [r1, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	dc04      	bgt.n	8009b60 <__sflush_r+0x1c>
 8009b56:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dc01      	bgt.n	8009b60 <__sflush_r+0x1c>
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	d0fa      	beq.n	8009b5c <__sflush_r+0x18>
 8009b66:	2300      	movs	r3, #0
 8009b68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b6c:	682f      	ldr	r7, [r5, #0]
 8009b6e:	6a21      	ldr	r1, [r4, #32]
 8009b70:	602b      	str	r3, [r5, #0]
 8009b72:	d032      	beq.n	8009bda <__sflush_r+0x96>
 8009b74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b76:	89a3      	ldrh	r3, [r4, #12]
 8009b78:	075a      	lsls	r2, r3, #29
 8009b7a:	d505      	bpl.n	8009b88 <__sflush_r+0x44>
 8009b7c:	6863      	ldr	r3, [r4, #4]
 8009b7e:	1ac0      	subs	r0, r0, r3
 8009b80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b82:	b10b      	cbz	r3, 8009b88 <__sflush_r+0x44>
 8009b84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b86:	1ac0      	subs	r0, r0, r3
 8009b88:	2300      	movs	r3, #0
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b8e:	4628      	mov	r0, r5
 8009b90:	6a21      	ldr	r1, [r4, #32]
 8009b92:	47b0      	blx	r6
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	89a3      	ldrh	r3, [r4, #12]
 8009b98:	d106      	bne.n	8009ba8 <__sflush_r+0x64>
 8009b9a:	6829      	ldr	r1, [r5, #0]
 8009b9c:	291d      	cmp	r1, #29
 8009b9e:	d82b      	bhi.n	8009bf8 <__sflush_r+0xb4>
 8009ba0:	4a28      	ldr	r2, [pc, #160]	; (8009c44 <__sflush_r+0x100>)
 8009ba2:	410a      	asrs	r2, r1
 8009ba4:	07d6      	lsls	r6, r2, #31
 8009ba6:	d427      	bmi.n	8009bf8 <__sflush_r+0xb4>
 8009ba8:	2200      	movs	r2, #0
 8009baa:	6062      	str	r2, [r4, #4]
 8009bac:	6922      	ldr	r2, [r4, #16]
 8009bae:	04d9      	lsls	r1, r3, #19
 8009bb0:	6022      	str	r2, [r4, #0]
 8009bb2:	d504      	bpl.n	8009bbe <__sflush_r+0x7a>
 8009bb4:	1c42      	adds	r2, r0, #1
 8009bb6:	d101      	bne.n	8009bbc <__sflush_r+0x78>
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	b903      	cbnz	r3, 8009bbe <__sflush_r+0x7a>
 8009bbc:	6560      	str	r0, [r4, #84]	; 0x54
 8009bbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bc0:	602f      	str	r7, [r5, #0]
 8009bc2:	2900      	cmp	r1, #0
 8009bc4:	d0ca      	beq.n	8009b5c <__sflush_r+0x18>
 8009bc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bca:	4299      	cmp	r1, r3
 8009bcc:	d002      	beq.n	8009bd4 <__sflush_r+0x90>
 8009bce:	4628      	mov	r0, r5
 8009bd0:	f7ff fa02 	bl	8008fd8 <_free_r>
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	6360      	str	r0, [r4, #52]	; 0x34
 8009bd8:	e7c1      	b.n	8009b5e <__sflush_r+0x1a>
 8009bda:	2301      	movs	r3, #1
 8009bdc:	4628      	mov	r0, r5
 8009bde:	47b0      	blx	r6
 8009be0:	1c41      	adds	r1, r0, #1
 8009be2:	d1c8      	bne.n	8009b76 <__sflush_r+0x32>
 8009be4:	682b      	ldr	r3, [r5, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0c5      	beq.n	8009b76 <__sflush_r+0x32>
 8009bea:	2b1d      	cmp	r3, #29
 8009bec:	d001      	beq.n	8009bf2 <__sflush_r+0xae>
 8009bee:	2b16      	cmp	r3, #22
 8009bf0:	d101      	bne.n	8009bf6 <__sflush_r+0xb2>
 8009bf2:	602f      	str	r7, [r5, #0]
 8009bf4:	e7b2      	b.n	8009b5c <__sflush_r+0x18>
 8009bf6:	89a3      	ldrh	r3, [r4, #12]
 8009bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bfc:	81a3      	strh	r3, [r4, #12]
 8009bfe:	e7ae      	b.n	8009b5e <__sflush_r+0x1a>
 8009c00:	690f      	ldr	r7, [r1, #16]
 8009c02:	2f00      	cmp	r7, #0
 8009c04:	d0aa      	beq.n	8009b5c <__sflush_r+0x18>
 8009c06:	0793      	lsls	r3, r2, #30
 8009c08:	bf18      	it	ne
 8009c0a:	2300      	movne	r3, #0
 8009c0c:	680e      	ldr	r6, [r1, #0]
 8009c0e:	bf08      	it	eq
 8009c10:	694b      	ldreq	r3, [r1, #20]
 8009c12:	1bf6      	subs	r6, r6, r7
 8009c14:	600f      	str	r7, [r1, #0]
 8009c16:	608b      	str	r3, [r1, #8]
 8009c18:	2e00      	cmp	r6, #0
 8009c1a:	dd9f      	ble.n	8009b5c <__sflush_r+0x18>
 8009c1c:	4633      	mov	r3, r6
 8009c1e:	463a      	mov	r2, r7
 8009c20:	4628      	mov	r0, r5
 8009c22:	6a21      	ldr	r1, [r4, #32]
 8009c24:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009c28:	47e0      	blx	ip
 8009c2a:	2800      	cmp	r0, #0
 8009c2c:	dc06      	bgt.n	8009c3c <__sflush_r+0xf8>
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	f04f 30ff 	mov.w	r0, #4294967295
 8009c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c38:	81a3      	strh	r3, [r4, #12]
 8009c3a:	e790      	b.n	8009b5e <__sflush_r+0x1a>
 8009c3c:	4407      	add	r7, r0
 8009c3e:	1a36      	subs	r6, r6, r0
 8009c40:	e7ea      	b.n	8009c18 <__sflush_r+0xd4>
 8009c42:	bf00      	nop
 8009c44:	dfbffffe 	.word	0xdfbffffe

08009c48 <_fflush_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	690b      	ldr	r3, [r1, #16]
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	460c      	mov	r4, r1
 8009c50:	b913      	cbnz	r3, 8009c58 <_fflush_r+0x10>
 8009c52:	2500      	movs	r5, #0
 8009c54:	4628      	mov	r0, r5
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	b118      	cbz	r0, 8009c62 <_fflush_r+0x1a>
 8009c5a:	6a03      	ldr	r3, [r0, #32]
 8009c5c:	b90b      	cbnz	r3, 8009c62 <_fflush_r+0x1a>
 8009c5e:	f7fe f935 	bl	8007ecc <__sinit>
 8009c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0f3      	beq.n	8009c52 <_fflush_r+0xa>
 8009c6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c6c:	07d0      	lsls	r0, r2, #31
 8009c6e:	d404      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c70:	0599      	lsls	r1, r3, #22
 8009c72:	d402      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c76:	f7fe fb32 	bl	80082de <__retarget_lock_acquire_recursive>
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f7ff ff61 	bl	8009b44 <__sflush_r>
 8009c82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c84:	4605      	mov	r5, r0
 8009c86:	07da      	lsls	r2, r3, #31
 8009c88:	d4e4      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	059b      	lsls	r3, r3, #22
 8009c8e:	d4e1      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c92:	f7fe fb25 	bl	80082e0 <__retarget_lock_release_recursive>
 8009c96:	e7dd      	b.n	8009c54 <_fflush_r+0xc>

08009c98 <__swhatbuf_r>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca0:	4615      	mov	r5, r2
 8009ca2:	2900      	cmp	r1, #0
 8009ca4:	461e      	mov	r6, r3
 8009ca6:	b096      	sub	sp, #88	; 0x58
 8009ca8:	da0c      	bge.n	8009cc4 <__swhatbuf_r+0x2c>
 8009caa:	89a3      	ldrh	r3, [r4, #12]
 8009cac:	2100      	movs	r1, #0
 8009cae:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009cb2:	bf0c      	ite	eq
 8009cb4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009cb8:	2340      	movne	r3, #64	; 0x40
 8009cba:	2000      	movs	r0, #0
 8009cbc:	6031      	str	r1, [r6, #0]
 8009cbe:	602b      	str	r3, [r5, #0]
 8009cc0:	b016      	add	sp, #88	; 0x58
 8009cc2:	bd70      	pop	{r4, r5, r6, pc}
 8009cc4:	466a      	mov	r2, sp
 8009cc6:	f000 f849 	bl	8009d5c <_fstat_r>
 8009cca:	2800      	cmp	r0, #0
 8009ccc:	dbed      	blt.n	8009caa <__swhatbuf_r+0x12>
 8009cce:	9901      	ldr	r1, [sp, #4]
 8009cd0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009cd4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009cd8:	4259      	negs	r1, r3
 8009cda:	4159      	adcs	r1, r3
 8009cdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ce0:	e7eb      	b.n	8009cba <__swhatbuf_r+0x22>

08009ce2 <__smakebuf_r>:
 8009ce2:	898b      	ldrh	r3, [r1, #12]
 8009ce4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ce6:	079d      	lsls	r5, r3, #30
 8009ce8:	4606      	mov	r6, r0
 8009cea:	460c      	mov	r4, r1
 8009cec:	d507      	bpl.n	8009cfe <__smakebuf_r+0x1c>
 8009cee:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009cf2:	6023      	str	r3, [r4, #0]
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	6163      	str	r3, [r4, #20]
 8009cfa:	b002      	add	sp, #8
 8009cfc:	bd70      	pop	{r4, r5, r6, pc}
 8009cfe:	466a      	mov	r2, sp
 8009d00:	ab01      	add	r3, sp, #4
 8009d02:	f7ff ffc9 	bl	8009c98 <__swhatbuf_r>
 8009d06:	9900      	ldr	r1, [sp, #0]
 8009d08:	4605      	mov	r5, r0
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	f7ff f9d4 	bl	80090b8 <_malloc_r>
 8009d10:	b948      	cbnz	r0, 8009d26 <__smakebuf_r+0x44>
 8009d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d16:	059a      	lsls	r2, r3, #22
 8009d18:	d4ef      	bmi.n	8009cfa <__smakebuf_r+0x18>
 8009d1a:	f023 0303 	bic.w	r3, r3, #3
 8009d1e:	f043 0302 	orr.w	r3, r3, #2
 8009d22:	81a3      	strh	r3, [r4, #12]
 8009d24:	e7e3      	b.n	8009cee <__smakebuf_r+0xc>
 8009d26:	89a3      	ldrh	r3, [r4, #12]
 8009d28:	6020      	str	r0, [r4, #0]
 8009d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d2e:	81a3      	strh	r3, [r4, #12]
 8009d30:	9b00      	ldr	r3, [sp, #0]
 8009d32:	6120      	str	r0, [r4, #16]
 8009d34:	6163      	str	r3, [r4, #20]
 8009d36:	9b01      	ldr	r3, [sp, #4]
 8009d38:	b15b      	cbz	r3, 8009d52 <__smakebuf_r+0x70>
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d40:	f000 f81e 	bl	8009d80 <_isatty_r>
 8009d44:	b128      	cbz	r0, 8009d52 <__smakebuf_r+0x70>
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	f023 0303 	bic.w	r3, r3, #3
 8009d4c:	f043 0301 	orr.w	r3, r3, #1
 8009d50:	81a3      	strh	r3, [r4, #12]
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	431d      	orrs	r5, r3
 8009d56:	81a5      	strh	r5, [r4, #12]
 8009d58:	e7cf      	b.n	8009cfa <__smakebuf_r+0x18>
	...

08009d5c <_fstat_r>:
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	2300      	movs	r3, #0
 8009d60:	4d06      	ldr	r5, [pc, #24]	; (8009d7c <_fstat_r+0x20>)
 8009d62:	4604      	mov	r4, r0
 8009d64:	4608      	mov	r0, r1
 8009d66:	4611      	mov	r1, r2
 8009d68:	602b      	str	r3, [r5, #0]
 8009d6a:	f7f8 fcca 	bl	8002702 <_fstat>
 8009d6e:	1c43      	adds	r3, r0, #1
 8009d70:	d102      	bne.n	8009d78 <_fstat_r+0x1c>
 8009d72:	682b      	ldr	r3, [r5, #0]
 8009d74:	b103      	cbz	r3, 8009d78 <_fstat_r+0x1c>
 8009d76:	6023      	str	r3, [r4, #0]
 8009d78:	bd38      	pop	{r3, r4, r5, pc}
 8009d7a:	bf00      	nop
 8009d7c:	20000630 	.word	0x20000630

08009d80 <_isatty_r>:
 8009d80:	b538      	push	{r3, r4, r5, lr}
 8009d82:	2300      	movs	r3, #0
 8009d84:	4d05      	ldr	r5, [pc, #20]	; (8009d9c <_isatty_r+0x1c>)
 8009d86:	4604      	mov	r4, r0
 8009d88:	4608      	mov	r0, r1
 8009d8a:	602b      	str	r3, [r5, #0]
 8009d8c:	f7f8 fcc8 	bl	8002720 <_isatty>
 8009d90:	1c43      	adds	r3, r0, #1
 8009d92:	d102      	bne.n	8009d9a <_isatty_r+0x1a>
 8009d94:	682b      	ldr	r3, [r5, #0]
 8009d96:	b103      	cbz	r3, 8009d9a <_isatty_r+0x1a>
 8009d98:	6023      	str	r3, [r4, #0]
 8009d9a:	bd38      	pop	{r3, r4, r5, pc}
 8009d9c:	20000630 	.word	0x20000630

08009da0 <_sbrk_r>:
 8009da0:	b538      	push	{r3, r4, r5, lr}
 8009da2:	2300      	movs	r3, #0
 8009da4:	4d05      	ldr	r5, [pc, #20]	; (8009dbc <_sbrk_r+0x1c>)
 8009da6:	4604      	mov	r4, r0
 8009da8:	4608      	mov	r0, r1
 8009daa:	602b      	str	r3, [r5, #0]
 8009dac:	f7f8 fcce 	bl	800274c <_sbrk>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_sbrk_r+0x1a>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_sbrk_r+0x1a>
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	20000630 	.word	0x20000630

08009dc0 <memcpy>:
 8009dc0:	440a      	add	r2, r1
 8009dc2:	4291      	cmp	r1, r2
 8009dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009dc8:	d100      	bne.n	8009dcc <memcpy+0xc>
 8009dca:	4770      	bx	lr
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dd2:	4291      	cmp	r1, r2
 8009dd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dd8:	d1f9      	bne.n	8009dce <memcpy+0xe>
 8009dda:	bd10      	pop	{r4, pc}

08009ddc <__assert_func>:
 8009ddc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dde:	4614      	mov	r4, r2
 8009de0:	461a      	mov	r2, r3
 8009de2:	4b09      	ldr	r3, [pc, #36]	; (8009e08 <__assert_func+0x2c>)
 8009de4:	4605      	mov	r5, r0
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	68d8      	ldr	r0, [r3, #12]
 8009dea:	b14c      	cbz	r4, 8009e00 <__assert_func+0x24>
 8009dec:	4b07      	ldr	r3, [pc, #28]	; (8009e0c <__assert_func+0x30>)
 8009dee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009df2:	9100      	str	r1, [sp, #0]
 8009df4:	462b      	mov	r3, r5
 8009df6:	4906      	ldr	r1, [pc, #24]	; (8009e10 <__assert_func+0x34>)
 8009df8:	f000 f842 	bl	8009e80 <fiprintf>
 8009dfc:	f000 f852 	bl	8009ea4 <abort>
 8009e00:	4b04      	ldr	r3, [pc, #16]	; (8009e14 <__assert_func+0x38>)
 8009e02:	461c      	mov	r4, r3
 8009e04:	e7f3      	b.n	8009dee <__assert_func+0x12>
 8009e06:	bf00      	nop
 8009e08:	20000064 	.word	0x20000064
 8009e0c:	0800ae37 	.word	0x0800ae37
 8009e10:	0800ae44 	.word	0x0800ae44
 8009e14:	0800ae72 	.word	0x0800ae72

08009e18 <_calloc_r>:
 8009e18:	b570      	push	{r4, r5, r6, lr}
 8009e1a:	fba1 5402 	umull	r5, r4, r1, r2
 8009e1e:	b934      	cbnz	r4, 8009e2e <_calloc_r+0x16>
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7ff f949 	bl	80090b8 <_malloc_r>
 8009e26:	4606      	mov	r6, r0
 8009e28:	b928      	cbnz	r0, 8009e36 <_calloc_r+0x1e>
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	bd70      	pop	{r4, r5, r6, pc}
 8009e2e:	220c      	movs	r2, #12
 8009e30:	2600      	movs	r6, #0
 8009e32:	6002      	str	r2, [r0, #0]
 8009e34:	e7f9      	b.n	8009e2a <_calloc_r+0x12>
 8009e36:	462a      	mov	r2, r5
 8009e38:	4621      	mov	r1, r4
 8009e3a:	f7fe f9d3 	bl	80081e4 <memset>
 8009e3e:	e7f4      	b.n	8009e2a <_calloc_r+0x12>

08009e40 <__ascii_mbtowc>:
 8009e40:	b082      	sub	sp, #8
 8009e42:	b901      	cbnz	r1, 8009e46 <__ascii_mbtowc+0x6>
 8009e44:	a901      	add	r1, sp, #4
 8009e46:	b142      	cbz	r2, 8009e5a <__ascii_mbtowc+0x1a>
 8009e48:	b14b      	cbz	r3, 8009e5e <__ascii_mbtowc+0x1e>
 8009e4a:	7813      	ldrb	r3, [r2, #0]
 8009e4c:	600b      	str	r3, [r1, #0]
 8009e4e:	7812      	ldrb	r2, [r2, #0]
 8009e50:	1e10      	subs	r0, r2, #0
 8009e52:	bf18      	it	ne
 8009e54:	2001      	movne	r0, #1
 8009e56:	b002      	add	sp, #8
 8009e58:	4770      	bx	lr
 8009e5a:	4610      	mov	r0, r2
 8009e5c:	e7fb      	b.n	8009e56 <__ascii_mbtowc+0x16>
 8009e5e:	f06f 0001 	mvn.w	r0, #1
 8009e62:	e7f8      	b.n	8009e56 <__ascii_mbtowc+0x16>

08009e64 <__ascii_wctomb>:
 8009e64:	4603      	mov	r3, r0
 8009e66:	4608      	mov	r0, r1
 8009e68:	b141      	cbz	r1, 8009e7c <__ascii_wctomb+0x18>
 8009e6a:	2aff      	cmp	r2, #255	; 0xff
 8009e6c:	d904      	bls.n	8009e78 <__ascii_wctomb+0x14>
 8009e6e:	228a      	movs	r2, #138	; 0x8a
 8009e70:	f04f 30ff 	mov.w	r0, #4294967295
 8009e74:	601a      	str	r2, [r3, #0]
 8009e76:	4770      	bx	lr
 8009e78:	2001      	movs	r0, #1
 8009e7a:	700a      	strb	r2, [r1, #0]
 8009e7c:	4770      	bx	lr
	...

08009e80 <fiprintf>:
 8009e80:	b40e      	push	{r1, r2, r3}
 8009e82:	b503      	push	{r0, r1, lr}
 8009e84:	4601      	mov	r1, r0
 8009e86:	ab03      	add	r3, sp, #12
 8009e88:	4805      	ldr	r0, [pc, #20]	; (8009ea0 <fiprintf+0x20>)
 8009e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e8e:	6800      	ldr	r0, [r0, #0]
 8009e90:	9301      	str	r3, [sp, #4]
 8009e92:	f7ff fd3d 	bl	8009910 <_vfiprintf_r>
 8009e96:	b002      	add	sp, #8
 8009e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e9c:	b003      	add	sp, #12
 8009e9e:	4770      	bx	lr
 8009ea0:	20000064 	.word	0x20000064

08009ea4 <abort>:
 8009ea4:	2006      	movs	r0, #6
 8009ea6:	b508      	push	{r3, lr}
 8009ea8:	f000 f82c 	bl	8009f04 <raise>
 8009eac:	2001      	movs	r0, #1
 8009eae:	f7f8 fbda 	bl	8002666 <_exit>

08009eb2 <_raise_r>:
 8009eb2:	291f      	cmp	r1, #31
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4604      	mov	r4, r0
 8009eb8:	460d      	mov	r5, r1
 8009eba:	d904      	bls.n	8009ec6 <_raise_r+0x14>
 8009ebc:	2316      	movs	r3, #22
 8009ebe:	6003      	str	r3, [r0, #0]
 8009ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec4:	bd38      	pop	{r3, r4, r5, pc}
 8009ec6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009ec8:	b112      	cbz	r2, 8009ed0 <_raise_r+0x1e>
 8009eca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ece:	b94b      	cbnz	r3, 8009ee4 <_raise_r+0x32>
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f000 f831 	bl	8009f38 <_getpid_r>
 8009ed6:	462a      	mov	r2, r5
 8009ed8:	4601      	mov	r1, r0
 8009eda:	4620      	mov	r0, r4
 8009edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ee0:	f000 b818 	b.w	8009f14 <_kill_r>
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d00a      	beq.n	8009efe <_raise_r+0x4c>
 8009ee8:	1c59      	adds	r1, r3, #1
 8009eea:	d103      	bne.n	8009ef4 <_raise_r+0x42>
 8009eec:	2316      	movs	r3, #22
 8009eee:	6003      	str	r3, [r0, #0]
 8009ef0:	2001      	movs	r0, #1
 8009ef2:	e7e7      	b.n	8009ec4 <_raise_r+0x12>
 8009ef4:	2400      	movs	r4, #0
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009efc:	4798      	blx	r3
 8009efe:	2000      	movs	r0, #0
 8009f00:	e7e0      	b.n	8009ec4 <_raise_r+0x12>
	...

08009f04 <raise>:
 8009f04:	4b02      	ldr	r3, [pc, #8]	; (8009f10 <raise+0xc>)
 8009f06:	4601      	mov	r1, r0
 8009f08:	6818      	ldr	r0, [r3, #0]
 8009f0a:	f7ff bfd2 	b.w	8009eb2 <_raise_r>
 8009f0e:	bf00      	nop
 8009f10:	20000064 	.word	0x20000064

08009f14 <_kill_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	2300      	movs	r3, #0
 8009f18:	4d06      	ldr	r5, [pc, #24]	; (8009f34 <_kill_r+0x20>)
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	4611      	mov	r1, r2
 8009f20:	602b      	str	r3, [r5, #0]
 8009f22:	f7f8 fb90 	bl	8002646 <_kill>
 8009f26:	1c43      	adds	r3, r0, #1
 8009f28:	d102      	bne.n	8009f30 <_kill_r+0x1c>
 8009f2a:	682b      	ldr	r3, [r5, #0]
 8009f2c:	b103      	cbz	r3, 8009f30 <_kill_r+0x1c>
 8009f2e:	6023      	str	r3, [r4, #0]
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
 8009f32:	bf00      	nop
 8009f34:	20000630 	.word	0x20000630

08009f38 <_getpid_r>:
 8009f38:	f7f8 bb7e 	b.w	8002638 <_getpid>

08009f3c <powf>:
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	460c      	mov	r4, r1
 8009f40:	4606      	mov	r6, r0
 8009f42:	f000 f851 	bl	8009fe8 <__ieee754_powf>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4605      	mov	r5, r0
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f7f7 f8c0 	bl	80010d0 <__aeabi_fcmpun>
 8009f50:	bb68      	cbnz	r0, 8009fae <powf+0x72>
 8009f52:	2100      	movs	r1, #0
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7f7 f889 	bl	800106c <__aeabi_fcmpeq>
 8009f5a:	b190      	cbz	r0, 8009f82 <powf+0x46>
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f7f7 f884 	bl	800106c <__aeabi_fcmpeq>
 8009f64:	2800      	cmp	r0, #0
 8009f66:	d133      	bne.n	8009fd0 <powf+0x94>
 8009f68:	4620      	mov	r0, r4
 8009f6a:	f000 f834 	bl	8009fd6 <finitef>
 8009f6e:	b1f0      	cbz	r0, 8009fae <powf+0x72>
 8009f70:	2100      	movs	r1, #0
 8009f72:	4620      	mov	r0, r4
 8009f74:	f7f7 f884 	bl	8001080 <__aeabi_fcmplt>
 8009f78:	b1c8      	cbz	r0, 8009fae <powf+0x72>
 8009f7a:	f7fe f985 	bl	8008288 <__errno>
 8009f7e:	2322      	movs	r3, #34	; 0x22
 8009f80:	e014      	b.n	8009fac <powf+0x70>
 8009f82:	4628      	mov	r0, r5
 8009f84:	f000 f827 	bl	8009fd6 <finitef>
 8009f88:	b998      	cbnz	r0, 8009fb2 <powf+0x76>
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f000 f823 	bl	8009fd6 <finitef>
 8009f90:	b178      	cbz	r0, 8009fb2 <powf+0x76>
 8009f92:	4620      	mov	r0, r4
 8009f94:	f000 f81f 	bl	8009fd6 <finitef>
 8009f98:	b158      	cbz	r0, 8009fb2 <powf+0x76>
 8009f9a:	4629      	mov	r1, r5
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	f7f7 f897 	bl	80010d0 <__aeabi_fcmpun>
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d0e9      	beq.n	8009f7a <powf+0x3e>
 8009fa6:	f7fe f96f 	bl	8008288 <__errno>
 8009faa:	2321      	movs	r3, #33	; 0x21
 8009fac:	6003      	str	r3, [r0, #0]
 8009fae:	4628      	mov	r0, r5
 8009fb0:	bd70      	pop	{r4, r5, r6, pc}
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	f7f7 f859 	bl	800106c <__aeabi_fcmpeq>
 8009fba:	2800      	cmp	r0, #0
 8009fbc:	d0f7      	beq.n	8009fae <powf+0x72>
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f000 f809 	bl	8009fd6 <finitef>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d0f2      	beq.n	8009fae <powf+0x72>
 8009fc8:	4620      	mov	r0, r4
 8009fca:	f000 f804 	bl	8009fd6 <finitef>
 8009fce:	e7d3      	b.n	8009f78 <powf+0x3c>
 8009fd0:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8009fd4:	e7eb      	b.n	8009fae <powf+0x72>

08009fd6 <finitef>:
 8009fd6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009fda:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009fde:	bfac      	ite	ge
 8009fe0:	2000      	movge	r0, #0
 8009fe2:	2001      	movlt	r0, #1
 8009fe4:	4770      	bx	lr
	...

08009fe8 <__ieee754_powf>:
 8009fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fec:	f031 4a00 	bics.w	sl, r1, #2147483648	; 0x80000000
 8009ff0:	4681      	mov	r9, r0
 8009ff2:	460f      	mov	r7, r1
 8009ff4:	4680      	mov	r8, r0
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	b087      	sub	sp, #28
 8009ffa:	d10d      	bne.n	800a018 <__ieee754_powf+0x30>
 8009ffc:	f480 0880 	eor.w	r8, r0, #4194304	; 0x400000
 800a000:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800a004:	f518 0f00 	cmn.w	r8, #8388608	; 0x800000
 800a008:	f240 8336 	bls.w	800a678 <__ieee754_powf+0x690>
 800a00c:	4639      	mov	r1, r7
 800a00e:	4648      	mov	r0, r9
 800a010:	f7f6 fd90 	bl	8000b34 <__addsf3>
 800a014:	4601      	mov	r1, r0
 800a016:	e040      	b.n	800a09a <__ieee754_powf+0xb2>
 800a018:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a01c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a020:	dcf4      	bgt.n	800a00c <__ieee754_powf+0x24>
 800a022:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 800a026:	dd08      	ble.n	800a03a <__ieee754_powf+0x52>
 800a028:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
 800a02c:	d1ee      	bne.n	800a00c <__ieee754_powf+0x24>
 800a02e:	f481 0480 	eor.w	r4, r1, #4194304	; 0x400000
 800a032:	0064      	lsls	r4, r4, #1
 800a034:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800a038:	e7e6      	b.n	800a008 <__ieee754_powf+0x20>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	da20      	bge.n	800a080 <__ieee754_powf+0x98>
 800a03e:	f1ba 4f97 	cmp.w	sl, #1266679808	; 0x4b800000
 800a042:	da2e      	bge.n	800a0a2 <__ieee754_powf+0xba>
 800a044:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 800a048:	f2c0 831b 	blt.w	800a682 <__ieee754_powf+0x69a>
 800a04c:	ea4f 53ea 	mov.w	r3, sl, asr #23
 800a050:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800a054:	fa4a f503 	asr.w	r5, sl, r3
 800a058:	fa05 f303 	lsl.w	r3, r5, r3
 800a05c:	4553      	cmp	r3, sl
 800a05e:	f040 8310 	bne.w	800a682 <__ieee754_powf+0x69a>
 800a062:	f005 0501 	and.w	r5, r5, #1
 800a066:	f1c5 0502 	rsb	r5, r5, #2
 800a06a:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 800a06e:	d120      	bne.n	800a0b2 <__ieee754_powf+0xca>
 800a070:	2c00      	cmp	r4, #0
 800a072:	4649      	mov	r1, r9
 800a074:	da11      	bge.n	800a09a <__ieee754_powf+0xb2>
 800a076:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a07a:	f7f6 ff17 	bl	8000eac <__aeabi_fdiv>
 800a07e:	e7c9      	b.n	800a014 <__ieee754_powf+0x2c>
 800a080:	2500      	movs	r5, #0
 800a082:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 800a086:	d1f0      	bne.n	800a06a <__ieee754_powf+0x82>
 800a088:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800a08c:	f000 82f4 	beq.w	800a678 <__ieee754_powf+0x690>
 800a090:	dd09      	ble.n	800a0a6 <__ieee754_powf+0xbe>
 800a092:	2c00      	cmp	r4, #0
 800a094:	f2c0 82f3 	blt.w	800a67e <__ieee754_powf+0x696>
 800a098:	4639      	mov	r1, r7
 800a09a:	4608      	mov	r0, r1
 800a09c:	b007      	add	sp, #28
 800a09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a2:	2502      	movs	r5, #2
 800a0a4:	e7ed      	b.n	800a082 <__ieee754_powf+0x9a>
 800a0a6:	2c00      	cmp	r4, #0
 800a0a8:	f280 82e9 	bge.w	800a67e <__ieee754_powf+0x696>
 800a0ac:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800a0b0:	e7f3      	b.n	800a09a <__ieee754_powf+0xb2>
 800a0b2:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800a0b6:	d104      	bne.n	800a0c2 <__ieee754_powf+0xda>
 800a0b8:	4649      	mov	r1, r9
 800a0ba:	4648      	mov	r0, r9
 800a0bc:	f7f6 fe42 	bl	8000d44 <__aeabi_fmul>
 800a0c0:	e7a8      	b.n	800a014 <__ieee754_powf+0x2c>
 800a0c2:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a0c6:	4648      	mov	r0, r9
 800a0c8:	d107      	bne.n	800a0da <__ieee754_powf+0xf2>
 800a0ca:	f1b8 0f00 	cmp.w	r8, #0
 800a0ce:	db04      	blt.n	800a0da <__ieee754_powf+0xf2>
 800a0d0:	b007      	add	sp, #28
 800a0d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d6:	f000 bb5b 	b.w	800a790 <__ieee754_sqrtf>
 800a0da:	f000 faeb 	bl	800a6b4 <fabsf>
 800a0de:	4601      	mov	r1, r0
 800a0e0:	b126      	cbz	r6, 800a0ec <__ieee754_powf+0x104>
 800a0e2:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800a0e6:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800a0ea:	d117      	bne.n	800a11c <__ieee754_powf+0x134>
 800a0ec:	2c00      	cmp	r4, #0
 800a0ee:	da04      	bge.n	800a0fa <__ieee754_powf+0x112>
 800a0f0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a0f4:	f7f6 feda 	bl	8000eac <__aeabi_fdiv>
 800a0f8:	4601      	mov	r1, r0
 800a0fa:	f1b8 0f00 	cmp.w	r8, #0
 800a0fe:	dacc      	bge.n	800a09a <__ieee754_powf+0xb2>
 800a100:	f1a6 567e 	sub.w	r6, r6, #1065353216	; 0x3f800000
 800a104:	432e      	orrs	r6, r5
 800a106:	d104      	bne.n	800a112 <__ieee754_powf+0x12a>
 800a108:	4608      	mov	r0, r1
 800a10a:	f7f6 fd11 	bl	8000b30 <__aeabi_fsub>
 800a10e:	4601      	mov	r1, r0
 800a110:	e7b3      	b.n	800a07a <__ieee754_powf+0x92>
 800a112:	2d01      	cmp	r5, #1
 800a114:	d1c1      	bne.n	800a09a <__ieee754_powf+0xb2>
 800a116:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 800a11a:	e77b      	b.n	800a014 <__ieee754_powf+0x2c>
 800a11c:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800a120:	3b01      	subs	r3, #1
 800a122:	9302      	str	r3, [sp, #8]
 800a124:	432b      	orrs	r3, r5
 800a126:	d101      	bne.n	800a12c <__ieee754_powf+0x144>
 800a128:	4649      	mov	r1, r9
 800a12a:	e7ed      	b.n	800a108 <__ieee754_powf+0x120>
 800a12c:	f1ba 4f9a 	cmp.w	sl, #1291845632	; 0x4d000000
 800a130:	f340 809e 	ble.w	800a270 <__ieee754_powf+0x288>
 800a134:	4b47      	ldr	r3, [pc, #284]	; (800a254 <__ieee754_powf+0x26c>)
 800a136:	429e      	cmp	r6, r3
 800a138:	dc07      	bgt.n	800a14a <__ieee754_powf+0x162>
 800a13a:	2c00      	cmp	r4, #0
 800a13c:	da0a      	bge.n	800a154 <__ieee754_powf+0x16c>
 800a13e:	2000      	movs	r0, #0
 800a140:	b007      	add	sp, #28
 800a142:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a146:	f000 bb1e 	b.w	800a786 <__math_oflowf>
 800a14a:	4b43      	ldr	r3, [pc, #268]	; (800a258 <__ieee754_powf+0x270>)
 800a14c:	429e      	cmp	r6, r3
 800a14e:	dd07      	ble.n	800a160 <__ieee754_powf+0x178>
 800a150:	2c00      	cmp	r4, #0
 800a152:	dcf4      	bgt.n	800a13e <__ieee754_powf+0x156>
 800a154:	2000      	movs	r0, #0
 800a156:	b007      	add	sp, #28
 800a158:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	f000 bb0f 	b.w	800a77e <__math_uflowf>
 800a160:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a164:	f7f6 fce4 	bl	8000b30 <__aeabi_fsub>
 800a168:	493c      	ldr	r1, [pc, #240]	; (800a25c <__ieee754_powf+0x274>)
 800a16a:	4606      	mov	r6, r0
 800a16c:	f7f6 fdea 	bl	8000d44 <__aeabi_fmul>
 800a170:	493b      	ldr	r1, [pc, #236]	; (800a260 <__ieee754_powf+0x278>)
 800a172:	4680      	mov	r8, r0
 800a174:	4630      	mov	r0, r6
 800a176:	f7f6 fde5 	bl	8000d44 <__aeabi_fmul>
 800a17a:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800a17e:	4681      	mov	r9, r0
 800a180:	4630      	mov	r0, r6
 800a182:	f7f6 fddf 	bl	8000d44 <__aeabi_fmul>
 800a186:	4601      	mov	r1, r0
 800a188:	4836      	ldr	r0, [pc, #216]	; (800a264 <__ieee754_powf+0x27c>)
 800a18a:	f7f6 fcd1 	bl	8000b30 <__aeabi_fsub>
 800a18e:	4631      	mov	r1, r6
 800a190:	f7f6 fdd8 	bl	8000d44 <__aeabi_fmul>
 800a194:	4601      	mov	r1, r0
 800a196:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800a19a:	f7f6 fcc9 	bl	8000b30 <__aeabi_fsub>
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4682      	mov	sl, r0
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f7f6 fdce 	bl	8000d44 <__aeabi_fmul>
 800a1a8:	4601      	mov	r1, r0
 800a1aa:	4650      	mov	r0, sl
 800a1ac:	f7f6 fdca 	bl	8000d44 <__aeabi_fmul>
 800a1b0:	492d      	ldr	r1, [pc, #180]	; (800a268 <__ieee754_powf+0x280>)
 800a1b2:	f7f6 fdc7 	bl	8000d44 <__aeabi_fmul>
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	4648      	mov	r0, r9
 800a1ba:	f7f6 fcb9 	bl	8000b30 <__aeabi_fsub>
 800a1be:	4601      	mov	r1, r0
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	4640      	mov	r0, r8
 800a1c4:	f7f6 fcb6 	bl	8000b34 <__addsf3>
 800a1c8:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800a1cc:	f029 090f 	bic.w	r9, r9, #15
 800a1d0:	4641      	mov	r1, r8
 800a1d2:	4648      	mov	r0, r9
 800a1d4:	f7f6 fcac 	bl	8000b30 <__aeabi_fsub>
 800a1d8:	4601      	mov	r1, r0
 800a1da:	4630      	mov	r0, r6
 800a1dc:	f7f6 fca8 	bl	8000b30 <__aeabi_fsub>
 800a1e0:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800a1e4:	9b02      	ldr	r3, [sp, #8]
 800a1e6:	3d01      	subs	r5, #1
 800a1e8:	f024 040f 	bic.w	r4, r4, #15
 800a1ec:	431d      	orrs	r5, r3
 800a1ee:	4606      	mov	r6, r0
 800a1f0:	4621      	mov	r1, r4
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	bf14      	ite	ne
 800a1f6:	f04f 557e 	movne.w	r5, #1065353216	; 0x3f800000
 800a1fa:	4d1c      	ldreq	r5, [pc, #112]	; (800a26c <__ieee754_powf+0x284>)
 800a1fc:	f7f6 fc98 	bl	8000b30 <__aeabi_fsub>
 800a200:	4649      	mov	r1, r9
 800a202:	f7f6 fd9f 	bl	8000d44 <__aeabi_fmul>
 800a206:	4639      	mov	r1, r7
 800a208:	4680      	mov	r8, r0
 800a20a:	4630      	mov	r0, r6
 800a20c:	f7f6 fd9a 	bl	8000d44 <__aeabi_fmul>
 800a210:	4601      	mov	r1, r0
 800a212:	4640      	mov	r0, r8
 800a214:	f7f6 fc8e 	bl	8000b34 <__addsf3>
 800a218:	4621      	mov	r1, r4
 800a21a:	4606      	mov	r6, r0
 800a21c:	4648      	mov	r0, r9
 800a21e:	f7f6 fd91 	bl	8000d44 <__aeabi_fmul>
 800a222:	4601      	mov	r1, r0
 800a224:	4607      	mov	r7, r0
 800a226:	4681      	mov	r9, r0
 800a228:	4630      	mov	r0, r6
 800a22a:	f7f6 fc83 	bl	8000b34 <__addsf3>
 800a22e:	2800      	cmp	r0, #0
 800a230:	4682      	mov	sl, r0
 800a232:	4680      	mov	r8, r0
 800a234:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800a238:	f340 8200 	ble.w	800a63c <__ieee754_powf+0x654>
 800a23c:	f1b4 4f86 	cmp.w	r4, #1124073472	; 0x43000000
 800a240:	f340 814e 	ble.w	800a4e0 <__ieee754_powf+0x4f8>
 800a244:	2100      	movs	r1, #0
 800a246:	4628      	mov	r0, r5
 800a248:	f7f6 ff1a 	bl	8001080 <__aeabi_fcmplt>
 800a24c:	3800      	subs	r0, #0
 800a24e:	bf18      	it	ne
 800a250:	2001      	movne	r0, #1
 800a252:	e775      	b.n	800a140 <__ieee754_powf+0x158>
 800a254:	3f7ffff3 	.word	0x3f7ffff3
 800a258:	3f800007 	.word	0x3f800007
 800a25c:	3fb8aa00 	.word	0x3fb8aa00
 800a260:	36eca570 	.word	0x36eca570
 800a264:	3eaaaaab 	.word	0x3eaaaaab
 800a268:	3fb8aa3b 	.word	0x3fb8aa3b
 800a26c:	bf800000 	.word	0xbf800000
 800a270:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 800a274:	f040 8111 	bne.w	800a49a <__ieee754_powf+0x4b2>
 800a278:	f04f 4197 	mov.w	r1, #1266679808	; 0x4b800000
 800a27c:	f7f6 fd62 	bl	8000d44 <__aeabi_fmul>
 800a280:	f06f 0217 	mvn.w	r2, #23
 800a284:	4606      	mov	r6, r0
 800a286:	15f3      	asrs	r3, r6, #23
 800a288:	3b7f      	subs	r3, #127	; 0x7f
 800a28a:	4413      	add	r3, r2
 800a28c:	4a85      	ldr	r2, [pc, #532]	; (800a4a4 <__ieee754_powf+0x4bc>)
 800a28e:	9301      	str	r3, [sp, #4]
 800a290:	f3c6 0316 	ubfx	r3, r6, #0, #23
 800a294:	4293      	cmp	r3, r2
 800a296:	f043 567e 	orr.w	r6, r3, #1065353216	; 0x3f800000
 800a29a:	dd08      	ble.n	800a2ae <__ieee754_powf+0x2c6>
 800a29c:	4a82      	ldr	r2, [pc, #520]	; (800a4a8 <__ieee754_powf+0x4c0>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	f340 80fd 	ble.w	800a49e <__ieee754_powf+0x4b6>
 800a2a4:	9b01      	ldr	r3, [sp, #4]
 800a2a6:	f5a6 0600 	sub.w	r6, r6, #8388608	; 0x800000
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	9300      	str	r3, [sp, #0]
 800a2b2:	9900      	ldr	r1, [sp, #0]
 800a2b4:	4a7d      	ldr	r2, [pc, #500]	; (800a4ac <__ieee754_powf+0x4c4>)
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a2bc:	9603      	str	r6, [sp, #12]
 800a2be:	4611      	mov	r1, r2
 800a2c0:	9205      	str	r2, [sp, #20]
 800a2c2:	f7f6 fc35 	bl	8000b30 <__aeabi_fsub>
 800a2c6:	9a05      	ldr	r2, [sp, #20]
 800a2c8:	9b03      	ldr	r3, [sp, #12]
 800a2ca:	4683      	mov	fp, r0
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	4610      	mov	r0, r2
 800a2d0:	9203      	str	r2, [sp, #12]
 800a2d2:	9304      	str	r3, [sp, #16]
 800a2d4:	f7f6 fc2e 	bl	8000b34 <__addsf3>
 800a2d8:	4601      	mov	r1, r0
 800a2da:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a2de:	f7f6 fde5 	bl	8000eac <__aeabi_fdiv>
 800a2e2:	4682      	mov	sl, r0
 800a2e4:	4601      	mov	r1, r0
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	f7f6 fd2c 	bl	8000d44 <__aeabi_fmul>
 800a2ec:	1076      	asrs	r6, r6, #1
 800a2ee:	9b00      	ldr	r3, [sp, #0]
 800a2f0:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800a2f4:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800a2f8:	f506 2680 	add.w	r6, r6, #262144	; 0x40000
 800a2fc:	f029 090f 	bic.w	r9, r9, #15
 800a300:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 800a304:	4680      	mov	r8, r0
 800a306:	4631      	mov	r1, r6
 800a308:	4648      	mov	r0, r9
 800a30a:	f7f6 fd1b 	bl	8000d44 <__aeabi_fmul>
 800a30e:	4601      	mov	r1, r0
 800a310:	4658      	mov	r0, fp
 800a312:	f7f6 fc0d 	bl	8000b30 <__aeabi_fsub>
 800a316:	9a03      	ldr	r2, [sp, #12]
 800a318:	4683      	mov	fp, r0
 800a31a:	4611      	mov	r1, r2
 800a31c:	4630      	mov	r0, r6
 800a31e:	f7f6 fc07 	bl	8000b30 <__aeabi_fsub>
 800a322:	9b04      	ldr	r3, [sp, #16]
 800a324:	4601      	mov	r1, r0
 800a326:	4618      	mov	r0, r3
 800a328:	f7f6 fc02 	bl	8000b30 <__aeabi_fsub>
 800a32c:	4649      	mov	r1, r9
 800a32e:	f7f6 fd09 	bl	8000d44 <__aeabi_fmul>
 800a332:	4601      	mov	r1, r0
 800a334:	4658      	mov	r0, fp
 800a336:	f7f6 fbfb 	bl	8000b30 <__aeabi_fsub>
 800a33a:	4651      	mov	r1, sl
 800a33c:	f7f6 fd02 	bl	8000d44 <__aeabi_fmul>
 800a340:	4641      	mov	r1, r8
 800a342:	4682      	mov	sl, r0
 800a344:	4640      	mov	r0, r8
 800a346:	f7f6 fcfd 	bl	8000d44 <__aeabi_fmul>
 800a34a:	4606      	mov	r6, r0
 800a34c:	4958      	ldr	r1, [pc, #352]	; (800a4b0 <__ieee754_powf+0x4c8>)
 800a34e:	f7f6 fcf9 	bl	8000d44 <__aeabi_fmul>
 800a352:	4958      	ldr	r1, [pc, #352]	; (800a4b4 <__ieee754_powf+0x4cc>)
 800a354:	f7f6 fbee 	bl	8000b34 <__addsf3>
 800a358:	4631      	mov	r1, r6
 800a35a:	f7f6 fcf3 	bl	8000d44 <__aeabi_fmul>
 800a35e:	4956      	ldr	r1, [pc, #344]	; (800a4b8 <__ieee754_powf+0x4d0>)
 800a360:	f7f6 fbe8 	bl	8000b34 <__addsf3>
 800a364:	4631      	mov	r1, r6
 800a366:	f7f6 fced 	bl	8000d44 <__aeabi_fmul>
 800a36a:	4954      	ldr	r1, [pc, #336]	; (800a4bc <__ieee754_powf+0x4d4>)
 800a36c:	f7f6 fbe2 	bl	8000b34 <__addsf3>
 800a370:	4631      	mov	r1, r6
 800a372:	f7f6 fce7 	bl	8000d44 <__aeabi_fmul>
 800a376:	4952      	ldr	r1, [pc, #328]	; (800a4c0 <__ieee754_powf+0x4d8>)
 800a378:	f7f6 fbdc 	bl	8000b34 <__addsf3>
 800a37c:	4631      	mov	r1, r6
 800a37e:	f7f6 fce1 	bl	8000d44 <__aeabi_fmul>
 800a382:	4950      	ldr	r1, [pc, #320]	; (800a4c4 <__ieee754_powf+0x4dc>)
 800a384:	f7f6 fbd6 	bl	8000b34 <__addsf3>
 800a388:	4631      	mov	r1, r6
 800a38a:	4683      	mov	fp, r0
 800a38c:	4630      	mov	r0, r6
 800a38e:	f7f6 fcd9 	bl	8000d44 <__aeabi_fmul>
 800a392:	4601      	mov	r1, r0
 800a394:	4658      	mov	r0, fp
 800a396:	f7f6 fcd5 	bl	8000d44 <__aeabi_fmul>
 800a39a:	4606      	mov	r6, r0
 800a39c:	4649      	mov	r1, r9
 800a39e:	4640      	mov	r0, r8
 800a3a0:	f7f6 fbc8 	bl	8000b34 <__addsf3>
 800a3a4:	4651      	mov	r1, sl
 800a3a6:	f7f6 fccd 	bl	8000d44 <__aeabi_fmul>
 800a3aa:	4631      	mov	r1, r6
 800a3ac:	f7f6 fbc2 	bl	8000b34 <__addsf3>
 800a3b0:	4649      	mov	r1, r9
 800a3b2:	4683      	mov	fp, r0
 800a3b4:	4648      	mov	r0, r9
 800a3b6:	f7f6 fcc5 	bl	8000d44 <__aeabi_fmul>
 800a3ba:	4943      	ldr	r1, [pc, #268]	; (800a4c8 <__ieee754_powf+0x4e0>)
 800a3bc:	9003      	str	r0, [sp, #12]
 800a3be:	f7f6 fbb9 	bl	8000b34 <__addsf3>
 800a3c2:	4659      	mov	r1, fp
 800a3c4:	f7f6 fbb6 	bl	8000b34 <__addsf3>
 800a3c8:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800a3cc:	f026 060f 	bic.w	r6, r6, #15
 800a3d0:	4631      	mov	r1, r6
 800a3d2:	4648      	mov	r0, r9
 800a3d4:	f7f6 fcb6 	bl	8000d44 <__aeabi_fmul>
 800a3d8:	493b      	ldr	r1, [pc, #236]	; (800a4c8 <__ieee754_powf+0x4e0>)
 800a3da:	4681      	mov	r9, r0
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f7f6 fba7 	bl	8000b30 <__aeabi_fsub>
 800a3e2:	9b03      	ldr	r3, [sp, #12]
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	f7f6 fba3 	bl	8000b30 <__aeabi_fsub>
 800a3ea:	4601      	mov	r1, r0
 800a3ec:	4658      	mov	r0, fp
 800a3ee:	f7f6 fb9f 	bl	8000b30 <__aeabi_fsub>
 800a3f2:	4641      	mov	r1, r8
 800a3f4:	f7f6 fca6 	bl	8000d44 <__aeabi_fmul>
 800a3f8:	4631      	mov	r1, r6
 800a3fa:	4680      	mov	r8, r0
 800a3fc:	4650      	mov	r0, sl
 800a3fe:	f7f6 fca1 	bl	8000d44 <__aeabi_fmul>
 800a402:	4601      	mov	r1, r0
 800a404:	4640      	mov	r0, r8
 800a406:	f7f6 fb95 	bl	8000b34 <__addsf3>
 800a40a:	4682      	mov	sl, r0
 800a40c:	4601      	mov	r1, r0
 800a40e:	4648      	mov	r0, r9
 800a410:	f7f6 fb90 	bl	8000b34 <__addsf3>
 800a414:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800a418:	f026 060f 	bic.w	r6, r6, #15
 800a41c:	4630      	mov	r0, r6
 800a41e:	492b      	ldr	r1, [pc, #172]	; (800a4cc <__ieee754_powf+0x4e4>)
 800a420:	f7f6 fc90 	bl	8000d44 <__aeabi_fmul>
 800a424:	4649      	mov	r1, r9
 800a426:	4680      	mov	r8, r0
 800a428:	4630      	mov	r0, r6
 800a42a:	f7f6 fb81 	bl	8000b30 <__aeabi_fsub>
 800a42e:	4601      	mov	r1, r0
 800a430:	4650      	mov	r0, sl
 800a432:	f7f6 fb7d 	bl	8000b30 <__aeabi_fsub>
 800a436:	4926      	ldr	r1, [pc, #152]	; (800a4d0 <__ieee754_powf+0x4e8>)
 800a438:	f7f6 fc84 	bl	8000d44 <__aeabi_fmul>
 800a43c:	4925      	ldr	r1, [pc, #148]	; (800a4d4 <__ieee754_powf+0x4ec>)
 800a43e:	4681      	mov	r9, r0
 800a440:	4630      	mov	r0, r6
 800a442:	f7f6 fc7f 	bl	8000d44 <__aeabi_fmul>
 800a446:	4601      	mov	r1, r0
 800a448:	4648      	mov	r0, r9
 800a44a:	f7f6 fb73 	bl	8000b34 <__addsf3>
 800a44e:	4b22      	ldr	r3, [pc, #136]	; (800a4d8 <__ieee754_powf+0x4f0>)
 800a450:	9a00      	ldr	r2, [sp, #0]
 800a452:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a456:	f7f6 fb6d 	bl	8000b34 <__addsf3>
 800a45a:	4606      	mov	r6, r0
 800a45c:	9801      	ldr	r0, [sp, #4]
 800a45e:	f7f6 fc1d 	bl	8000c9c <__aeabi_i2f>
 800a462:	4682      	mov	sl, r0
 800a464:	4b1d      	ldr	r3, [pc, #116]	; (800a4dc <__ieee754_powf+0x4f4>)
 800a466:	9a00      	ldr	r2, [sp, #0]
 800a468:	4631      	mov	r1, r6
 800a46a:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 800a46e:	4640      	mov	r0, r8
 800a470:	f7f6 fb60 	bl	8000b34 <__addsf3>
 800a474:	4659      	mov	r1, fp
 800a476:	f7f6 fb5d 	bl	8000b34 <__addsf3>
 800a47a:	4651      	mov	r1, sl
 800a47c:	f7f6 fb5a 	bl	8000b34 <__addsf3>
 800a480:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800a484:	f029 090f 	bic.w	r9, r9, #15
 800a488:	4651      	mov	r1, sl
 800a48a:	4648      	mov	r0, r9
 800a48c:	f7f6 fb50 	bl	8000b30 <__aeabi_fsub>
 800a490:	4659      	mov	r1, fp
 800a492:	f7f6 fb4d 	bl	8000b30 <__aeabi_fsub>
 800a496:	4641      	mov	r1, r8
 800a498:	e69c      	b.n	800a1d4 <__ieee754_powf+0x1ec>
 800a49a:	2200      	movs	r2, #0
 800a49c:	e6f3      	b.n	800a286 <__ieee754_powf+0x29e>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e706      	b.n	800a2b0 <__ieee754_powf+0x2c8>
 800a4a2:	bf00      	nop
 800a4a4:	001cc471 	.word	0x001cc471
 800a4a8:	005db3d6 	.word	0x005db3d6
 800a4ac:	0800af74 	.word	0x0800af74
 800a4b0:	3e53f142 	.word	0x3e53f142
 800a4b4:	3e6c3255 	.word	0x3e6c3255
 800a4b8:	3e8ba305 	.word	0x3e8ba305
 800a4bc:	3eaaaaab 	.word	0x3eaaaaab
 800a4c0:	3edb6db7 	.word	0x3edb6db7
 800a4c4:	3f19999a 	.word	0x3f19999a
 800a4c8:	40400000 	.word	0x40400000
 800a4cc:	3f763800 	.word	0x3f763800
 800a4d0:	3f76384f 	.word	0x3f76384f
 800a4d4:	369dc3a0 	.word	0x369dc3a0
 800a4d8:	0800af84 	.word	0x0800af84
 800a4dc:	0800af7c 	.word	0x0800af7c
 800a4e0:	f040 80c2 	bne.w	800a668 <__ieee754_powf+0x680>
 800a4e4:	4968      	ldr	r1, [pc, #416]	; (800a688 <__ieee754_powf+0x6a0>)
 800a4e6:	4630      	mov	r0, r6
 800a4e8:	f7f6 fb24 	bl	8000b34 <__addsf3>
 800a4ec:	4639      	mov	r1, r7
 800a4ee:	4681      	mov	r9, r0
 800a4f0:	4650      	mov	r0, sl
 800a4f2:	f7f6 fb1d 	bl	8000b30 <__aeabi_fsub>
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	4648      	mov	r0, r9
 800a4fa:	f7f6 fddf 	bl	80010bc <__aeabi_fcmpgt>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f47f aea0 	bne.w	800a244 <__ieee754_powf+0x25c>
 800a504:	15e4      	asrs	r4, r4, #23
 800a506:	f1a4 037e 	sub.w	r3, r4, #126	; 0x7e
 800a50a:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
 800a50e:	411c      	asrs	r4, r3
 800a510:	4444      	add	r4, r8
 800a512:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 800a516:	495d      	ldr	r1, [pc, #372]	; (800a68c <__ieee754_powf+0x6a4>)
 800a518:	3b7f      	subs	r3, #127	; 0x7f
 800a51a:	4119      	asrs	r1, r3
 800a51c:	4021      	ands	r1, r4
 800a51e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800a522:	f1c3 0317 	rsb	r3, r3, #23
 800a526:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 800a52a:	411c      	asrs	r4, r3
 800a52c:	f1b8 0f00 	cmp.w	r8, #0
 800a530:	4638      	mov	r0, r7
 800a532:	bfb8      	it	lt
 800a534:	4264      	neglt	r4, r4
 800a536:	f7f6 fafb 	bl	8000b30 <__aeabi_fsub>
 800a53a:	4681      	mov	r9, r0
 800a53c:	4631      	mov	r1, r6
 800a53e:	4648      	mov	r0, r9
 800a540:	f7f6 faf8 	bl	8000b34 <__addsf3>
 800a544:	f420 677f 	bic.w	r7, r0, #4080	; 0xff0
 800a548:	f027 070f 	bic.w	r7, r7, #15
 800a54c:	4638      	mov	r0, r7
 800a54e:	4950      	ldr	r1, [pc, #320]	; (800a690 <__ieee754_powf+0x6a8>)
 800a550:	f7f6 fbf8 	bl	8000d44 <__aeabi_fmul>
 800a554:	4649      	mov	r1, r9
 800a556:	4680      	mov	r8, r0
 800a558:	4638      	mov	r0, r7
 800a55a:	f7f6 fae9 	bl	8000b30 <__aeabi_fsub>
 800a55e:	4601      	mov	r1, r0
 800a560:	4630      	mov	r0, r6
 800a562:	f7f6 fae5 	bl	8000b30 <__aeabi_fsub>
 800a566:	494b      	ldr	r1, [pc, #300]	; (800a694 <__ieee754_powf+0x6ac>)
 800a568:	f7f6 fbec 	bl	8000d44 <__aeabi_fmul>
 800a56c:	494a      	ldr	r1, [pc, #296]	; (800a698 <__ieee754_powf+0x6b0>)
 800a56e:	4606      	mov	r6, r0
 800a570:	4638      	mov	r0, r7
 800a572:	f7f6 fbe7 	bl	8000d44 <__aeabi_fmul>
 800a576:	4601      	mov	r1, r0
 800a578:	4630      	mov	r0, r6
 800a57a:	f7f6 fadb 	bl	8000b34 <__addsf3>
 800a57e:	4607      	mov	r7, r0
 800a580:	4601      	mov	r1, r0
 800a582:	4640      	mov	r0, r8
 800a584:	f7f6 fad6 	bl	8000b34 <__addsf3>
 800a588:	4641      	mov	r1, r8
 800a58a:	4606      	mov	r6, r0
 800a58c:	f7f6 fad0 	bl	8000b30 <__aeabi_fsub>
 800a590:	4601      	mov	r1, r0
 800a592:	4638      	mov	r0, r7
 800a594:	f7f6 facc 	bl	8000b30 <__aeabi_fsub>
 800a598:	4631      	mov	r1, r6
 800a59a:	4680      	mov	r8, r0
 800a59c:	4630      	mov	r0, r6
 800a59e:	f7f6 fbd1 	bl	8000d44 <__aeabi_fmul>
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	493d      	ldr	r1, [pc, #244]	; (800a69c <__ieee754_powf+0x6b4>)
 800a5a6:	f7f6 fbcd 	bl	8000d44 <__aeabi_fmul>
 800a5aa:	493d      	ldr	r1, [pc, #244]	; (800a6a0 <__ieee754_powf+0x6b8>)
 800a5ac:	f7f6 fac0 	bl	8000b30 <__aeabi_fsub>
 800a5b0:	4639      	mov	r1, r7
 800a5b2:	f7f6 fbc7 	bl	8000d44 <__aeabi_fmul>
 800a5b6:	493b      	ldr	r1, [pc, #236]	; (800a6a4 <__ieee754_powf+0x6bc>)
 800a5b8:	f7f6 fabc 	bl	8000b34 <__addsf3>
 800a5bc:	4639      	mov	r1, r7
 800a5be:	f7f6 fbc1 	bl	8000d44 <__aeabi_fmul>
 800a5c2:	4939      	ldr	r1, [pc, #228]	; (800a6a8 <__ieee754_powf+0x6c0>)
 800a5c4:	f7f6 fab4 	bl	8000b30 <__aeabi_fsub>
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	f7f6 fbbb 	bl	8000d44 <__aeabi_fmul>
 800a5ce:	4937      	ldr	r1, [pc, #220]	; (800a6ac <__ieee754_powf+0x6c4>)
 800a5d0:	f7f6 fab0 	bl	8000b34 <__addsf3>
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	f7f6 fbb5 	bl	8000d44 <__aeabi_fmul>
 800a5da:	4601      	mov	r1, r0
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f7f6 faa7 	bl	8000b30 <__aeabi_fsub>
 800a5e2:	4607      	mov	r7, r0
 800a5e4:	4601      	mov	r1, r0
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f7f6 fbac 	bl	8000d44 <__aeabi_fmul>
 800a5ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a5f0:	4681      	mov	r9, r0
 800a5f2:	4638      	mov	r0, r7
 800a5f4:	f7f6 fa9c 	bl	8000b30 <__aeabi_fsub>
 800a5f8:	4601      	mov	r1, r0
 800a5fa:	4648      	mov	r0, r9
 800a5fc:	f7f6 fc56 	bl	8000eac <__aeabi_fdiv>
 800a600:	4641      	mov	r1, r8
 800a602:	4607      	mov	r7, r0
 800a604:	4630      	mov	r0, r6
 800a606:	f7f6 fb9d 	bl	8000d44 <__aeabi_fmul>
 800a60a:	4641      	mov	r1, r8
 800a60c:	f7f6 fa92 	bl	8000b34 <__addsf3>
 800a610:	4601      	mov	r1, r0
 800a612:	4638      	mov	r0, r7
 800a614:	f7f6 fa8c 	bl	8000b30 <__aeabi_fsub>
 800a618:	4631      	mov	r1, r6
 800a61a:	f7f6 fa89 	bl	8000b30 <__aeabi_fsub>
 800a61e:	4601      	mov	r1, r0
 800a620:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a624:	f7f6 fa84 	bl	8000b30 <__aeabi_fsub>
 800a628:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800a62c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a630:	da20      	bge.n	800a674 <__ieee754_powf+0x68c>
 800a632:	4621      	mov	r1, r4
 800a634:	f000 f842 	bl	800a6bc <scalbnf>
 800a638:	4629      	mov	r1, r5
 800a63a:	e53f      	b.n	800a0bc <__ieee754_powf+0xd4>
 800a63c:	4b1c      	ldr	r3, [pc, #112]	; (800a6b0 <__ieee754_powf+0x6c8>)
 800a63e:	429c      	cmp	r4, r3
 800a640:	dd07      	ble.n	800a652 <__ieee754_powf+0x66a>
 800a642:	2100      	movs	r1, #0
 800a644:	4628      	mov	r0, r5
 800a646:	f7f6 fd1b 	bl	8001080 <__aeabi_fcmplt>
 800a64a:	3800      	subs	r0, #0
 800a64c:	bf18      	it	ne
 800a64e:	2001      	movne	r0, #1
 800a650:	e581      	b.n	800a156 <__ieee754_powf+0x16e>
 800a652:	d109      	bne.n	800a668 <__ieee754_powf+0x680>
 800a654:	4639      	mov	r1, r7
 800a656:	f7f6 fa6b 	bl	8000b30 <__aeabi_fsub>
 800a65a:	4631      	mov	r1, r6
 800a65c:	f7f6 fd24 	bl	80010a8 <__aeabi_fcmpge>
 800a660:	2800      	cmp	r0, #0
 800a662:	f43f af4f 	beq.w	800a504 <__ieee754_powf+0x51c>
 800a666:	e7ec      	b.n	800a642 <__ieee754_powf+0x65a>
 800a668:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a66c:	f73f af4a 	bgt.w	800a504 <__ieee754_powf+0x51c>
 800a670:	2400      	movs	r4, #0
 800a672:	e763      	b.n	800a53c <__ieee754_powf+0x554>
 800a674:	4618      	mov	r0, r3
 800a676:	e7df      	b.n	800a638 <__ieee754_powf+0x650>
 800a678:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a67c:	e50d      	b.n	800a09a <__ieee754_powf+0xb2>
 800a67e:	2100      	movs	r1, #0
 800a680:	e50b      	b.n	800a09a <__ieee754_powf+0xb2>
 800a682:	2500      	movs	r5, #0
 800a684:	e4f1      	b.n	800a06a <__ieee754_powf+0x82>
 800a686:	bf00      	nop
 800a688:	3338aa3c 	.word	0x3338aa3c
 800a68c:	ff800000 	.word	0xff800000
 800a690:	3f317200 	.word	0x3f317200
 800a694:	3f317218 	.word	0x3f317218
 800a698:	35bfbe8c 	.word	0x35bfbe8c
 800a69c:	3331bb4c 	.word	0x3331bb4c
 800a6a0:	35ddea0e 	.word	0x35ddea0e
 800a6a4:	388ab355 	.word	0x388ab355
 800a6a8:	3b360b61 	.word	0x3b360b61
 800a6ac:	3e2aaaab 	.word	0x3e2aaaab
 800a6b0:	43160000 	.word	0x43160000

0800a6b4 <fabsf>:
 800a6b4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a6b8:	4770      	bx	lr
	...

0800a6bc <scalbnf>:
 800a6bc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a6c0:	b538      	push	{r3, r4, r5, lr}
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	460d      	mov	r5, r1
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	d02e      	beq.n	800a728 <scalbnf+0x6c>
 800a6ca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a6ce:	d304      	bcc.n	800a6da <scalbnf+0x1e>
 800a6d0:	4601      	mov	r1, r0
 800a6d2:	f7f6 fa2f 	bl	8000b34 <__addsf3>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	e026      	b.n	800a728 <scalbnf+0x6c>
 800a6da:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800a6de:	d118      	bne.n	800a712 <scalbnf+0x56>
 800a6e0:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a6e4:	f7f6 fb2e 	bl	8000d44 <__aeabi_fmul>
 800a6e8:	4a17      	ldr	r2, [pc, #92]	; (800a748 <scalbnf+0x8c>)
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	4295      	cmp	r5, r2
 800a6ee:	db0c      	blt.n	800a70a <scalbnf+0x4e>
 800a6f0:	4604      	mov	r4, r0
 800a6f2:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a6f6:	3a19      	subs	r2, #25
 800a6f8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800a6fc:	428d      	cmp	r5, r1
 800a6fe:	dd0a      	ble.n	800a716 <scalbnf+0x5a>
 800a700:	4912      	ldr	r1, [pc, #72]	; (800a74c <scalbnf+0x90>)
 800a702:	4618      	mov	r0, r3
 800a704:	f361 001e 	bfi	r0, r1, #0, #31
 800a708:	e000      	b.n	800a70c <scalbnf+0x50>
 800a70a:	4911      	ldr	r1, [pc, #68]	; (800a750 <scalbnf+0x94>)
 800a70c:	f7f6 fb1a 	bl	8000d44 <__aeabi_fmul>
 800a710:	e7e1      	b.n	800a6d6 <scalbnf+0x1a>
 800a712:	0dd2      	lsrs	r2, r2, #23
 800a714:	e7f0      	b.n	800a6f8 <scalbnf+0x3c>
 800a716:	1951      	adds	r1, r2, r5
 800a718:	29fe      	cmp	r1, #254	; 0xfe
 800a71a:	dcf1      	bgt.n	800a700 <scalbnf+0x44>
 800a71c:	2900      	cmp	r1, #0
 800a71e:	dd05      	ble.n	800a72c <scalbnf+0x70>
 800a720:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800a724:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 800a728:	4618      	mov	r0, r3
 800a72a:	bd38      	pop	{r3, r4, r5, pc}
 800a72c:	f111 0f16 	cmn.w	r1, #22
 800a730:	da01      	bge.n	800a736 <scalbnf+0x7a>
 800a732:	4907      	ldr	r1, [pc, #28]	; (800a750 <scalbnf+0x94>)
 800a734:	e7e5      	b.n	800a702 <scalbnf+0x46>
 800a736:	f101 0019 	add.w	r0, r1, #25
 800a73a:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800a73e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800a742:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800a746:	e7e1      	b.n	800a70c <scalbnf+0x50>
 800a748:	ffff3cb0 	.word	0xffff3cb0
 800a74c:	7149f2ca 	.word	0x7149f2ca
 800a750:	0da24260 	.word	0x0da24260

0800a754 <with_errnof>:
 800a754:	b538      	push	{r3, r4, r5, lr}
 800a756:	4604      	mov	r4, r0
 800a758:	460d      	mov	r5, r1
 800a75a:	f7fd fd95 	bl	8008288 <__errno>
 800a75e:	6005      	str	r5, [r0, #0]
 800a760:	4620      	mov	r0, r4
 800a762:	bd38      	pop	{r3, r4, r5, pc}

0800a764 <xflowf>:
 800a764:	b508      	push	{r3, lr}
 800a766:	b140      	cbz	r0, 800a77a <xflowf+0x16>
 800a768:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 800a76c:	f7f6 faea 	bl	8000d44 <__aeabi_fmul>
 800a770:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a774:	2122      	movs	r1, #34	; 0x22
 800a776:	f7ff bfed 	b.w	800a754 <with_errnof>
 800a77a:	4608      	mov	r0, r1
 800a77c:	e7f6      	b.n	800a76c <xflowf+0x8>

0800a77e <__math_uflowf>:
 800a77e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 800a782:	f7ff bfef 	b.w	800a764 <xflowf>

0800a786 <__math_oflowf>:
 800a786:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 800a78a:	f7ff bfeb 	b.w	800a764 <xflowf>
	...

0800a790 <__ieee754_sqrtf>:
 800a790:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800a794:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a79c:	4603      	mov	r3, r0
 800a79e:	4604      	mov	r4, r0
 800a7a0:	d30a      	bcc.n	800a7b8 <__ieee754_sqrtf+0x28>
 800a7a2:	4601      	mov	r1, r0
 800a7a4:	f7f6 face 	bl	8000d44 <__aeabi_fmul>
 800a7a8:	4601      	mov	r1, r0
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	f7f6 f9c2 	bl	8000b34 <__addsf3>
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7b8:	2a00      	cmp	r2, #0
 800a7ba:	d0fa      	beq.n	800a7b2 <__ieee754_sqrtf+0x22>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	da06      	bge.n	800a7ce <__ieee754_sqrtf+0x3e>
 800a7c0:	4601      	mov	r1, r0
 800a7c2:	f7f6 f9b5 	bl	8000b30 <__aeabi_fsub>
 800a7c6:	4601      	mov	r1, r0
 800a7c8:	f7f6 fb70 	bl	8000eac <__aeabi_fdiv>
 800a7cc:	e7f0      	b.n	800a7b0 <__ieee754_sqrtf+0x20>
 800a7ce:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800a7d2:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800a7d6:	d03e      	beq.n	800a856 <__ieee754_sqrtf+0xc6>
 800a7d8:	2400      	movs	r4, #0
 800a7da:	f1a1 057f 	sub.w	r5, r1, #127	; 0x7f
 800a7de:	07ca      	lsls	r2, r1, #31
 800a7e0:	f04f 0019 	mov.w	r0, #25
 800a7e4:	4626      	mov	r6, r4
 800a7e6:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800a7ea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a7ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a7f2:	bf58      	it	pl
 800a7f4:	005b      	lslpl	r3, r3, #1
 800a7f6:	106d      	asrs	r5, r5, #1
 800a7f8:	005b      	lsls	r3, r3, #1
 800a7fa:	1872      	adds	r2, r6, r1
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	bfcf      	iteee	gt
 800a800:	461a      	movgt	r2, r3
 800a802:	1856      	addle	r6, r2, r1
 800a804:	1864      	addle	r4, r4, r1
 800a806:	1a9a      	suble	r2, r3, r2
 800a808:	3801      	subs	r0, #1
 800a80a:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800a80e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a812:	d1f2      	bne.n	800a7fa <__ieee754_sqrtf+0x6a>
 800a814:	b1ba      	cbz	r2, 800a846 <__ieee754_sqrtf+0xb6>
 800a816:	4e14      	ldr	r6, [pc, #80]	; (800a868 <__ieee754_sqrtf+0xd8>)
 800a818:	4f14      	ldr	r7, [pc, #80]	; (800a86c <__ieee754_sqrtf+0xdc>)
 800a81a:	6830      	ldr	r0, [r6, #0]
 800a81c:	6839      	ldr	r1, [r7, #0]
 800a81e:	f7f6 f987 	bl	8000b30 <__aeabi_fsub>
 800a822:	f8d6 8000 	ldr.w	r8, [r6]
 800a826:	4601      	mov	r1, r0
 800a828:	4640      	mov	r0, r8
 800a82a:	f7f6 fc33 	bl	8001094 <__aeabi_fcmple>
 800a82e:	b150      	cbz	r0, 800a846 <__ieee754_sqrtf+0xb6>
 800a830:	6830      	ldr	r0, [r6, #0]
 800a832:	6839      	ldr	r1, [r7, #0]
 800a834:	f7f6 f97e 	bl	8000b34 <__addsf3>
 800a838:	6836      	ldr	r6, [r6, #0]
 800a83a:	4601      	mov	r1, r0
 800a83c:	4630      	mov	r0, r6
 800a83e:	f7f6 fc1f 	bl	8001080 <__aeabi_fcmplt>
 800a842:	b168      	cbz	r0, 800a860 <__ieee754_sqrtf+0xd0>
 800a844:	3402      	adds	r4, #2
 800a846:	1064      	asrs	r4, r4, #1
 800a848:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800a84c:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 800a850:	e7af      	b.n	800a7b2 <__ieee754_sqrtf+0x22>
 800a852:	005b      	lsls	r3, r3, #1
 800a854:	3201      	adds	r2, #1
 800a856:	0218      	lsls	r0, r3, #8
 800a858:	d5fb      	bpl.n	800a852 <__ieee754_sqrtf+0xc2>
 800a85a:	3a01      	subs	r2, #1
 800a85c:	1a89      	subs	r1, r1, r2
 800a85e:	e7bb      	b.n	800a7d8 <__ieee754_sqrtf+0x48>
 800a860:	3401      	adds	r4, #1
 800a862:	f024 0401 	bic.w	r4, r4, #1
 800a866:	e7ee      	b.n	800a846 <__ieee754_sqrtf+0xb6>
 800a868:	200001d4 	.word	0x200001d4
 800a86c:	200001d8 	.word	0x200001d8

0800a870 <_init>:
 800a870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a872:	bf00      	nop
 800a874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a876:	bc08      	pop	{r3}
 800a878:	469e      	mov	lr, r3
 800a87a:	4770      	bx	lr

0800a87c <_fini>:
 800a87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a87e:	bf00      	nop
 800a880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a882:	bc08      	pop	{r3}
 800a884:	469e      	mov	lr, r3
 800a886:	4770      	bx	lr
