
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120429                       # Number of seconds simulated
sim_ticks                                120429045772                       # Number of ticks simulated
final_tick                               1178287867085                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113076                       # Simulator instruction rate (inst/s)
host_op_rate                                   146672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4238071                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911432                       # Number of bytes of host memory used
host_seconds                                 28416.01                       # Real time elapsed on the host
sim_insts                                  3213168334                       # Number of instructions simulated
sim_ops                                    4167844768                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2209280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1692928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       521344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4428416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1210368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1210368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17260                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4073                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34597                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9456                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9456                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10629                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18345076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14057473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4329055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36771993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10629                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10050466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10050466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10050466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18345076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14057473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4329055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46822459                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144572685                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185782                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19094296                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1935442                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374533                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674388                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438319                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87748                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104531226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128087129                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185782                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11112707                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27201301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6270288                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5551766                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12111069                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1575898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141587337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114386036     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784489      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366845      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381913      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268283      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126255      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777945      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976621      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518950      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141587337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160375                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103357570                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6970461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26852338                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110378                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296581                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732495                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154495394                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51171                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296581                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103875198                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4367321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1433837                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435239                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1179153                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153040215                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2413                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        404606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24374                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214124726                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713318595                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713318595                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45865501                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33522                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17500                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3815894                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308979                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692842                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149170058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139225957                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108012                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25206813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57179777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141587337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84193645     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733950     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958802      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809147      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906444      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701004      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3069995      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118604      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95746      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141587337                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976713     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156208     11.97%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172297     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114992168     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012985      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362083     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842699      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139225957                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963017                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305218                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009375                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421452481                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174411067                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135107797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140531175                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200594                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977768                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          689                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157464                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296581                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3667664                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257688                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149203578                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189897                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899134                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17498                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        205723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          689                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237221                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136847499                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111183                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952211                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297871                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841028                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946565                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135113929                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135107797                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81533825                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221187280                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934532                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368619                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26790793                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1960246                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137290756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88186307     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22511845     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809980      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815596      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763932      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538784      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562821      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095179      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006312      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137290756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006312                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283497153                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302722261                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2985348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445727                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445727                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691694                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691694                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618397094                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186437277                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145858681                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144572685                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21250735                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18624671                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1655675                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10583402                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10267396                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478266                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51848                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112114025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118125221                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21250735                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11745662                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24031364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5408111                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1983350                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12777403                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141871481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117840117     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207331      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2214196      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1856880      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3403898      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3686021      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          801939      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629145      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10231954      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141871481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146990                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817065                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111229410                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3050071                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23830209                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23986                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3737804                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280347                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4944                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133287283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3737804                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111675404                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1493057                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       755568                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23397101                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       812546                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132354847                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84658                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       493730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175754699                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600502255                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600502255                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141880111                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33874581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18891                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9452                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2564683                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22056922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4274447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78944                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       947268                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130821044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122939261                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99137                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21624285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46393304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141871481                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90694513     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20847166     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10466543      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6858810      4.83%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7154911      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3701343      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1659043      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411254      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77898      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141871481                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307931     59.96%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128816     25.08%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76814     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97031548     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1029103      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9439      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20625590     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4243581      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122939261                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850363                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             513561                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388362701                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152464535                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120162841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123452822                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230820                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3982296                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128937                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3737804                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1014727                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49640                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130839934                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22056922                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4274447                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9452                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1784279                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121619238                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20307556                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1320023                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24550953                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18740373                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4243397                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841232                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120271086                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120162841                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69412520                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164721860                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.831159                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421392                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95339423                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108287943                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22552935                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18876                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660193                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138133677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660243                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97922046     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15602031     11.29%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11279958      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2521648      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2869823      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018133      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4255934      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857341      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1806763      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138133677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95339423                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108287943                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22220135                       # Number of memory references committed
system.switch_cpus1.commit.loads             18074625                       # Number of loads committed
system.switch_cpus1.commit.membars               9438                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16958867                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94525279                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1462677                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1806763                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267167792                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265419630                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2701204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95339423                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108287943                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95339423                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.516400                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.516400                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659457                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659457                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562700464                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157840162                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139858806                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18876                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144572685                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24240867                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19658148                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2068480                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9935420                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9326662                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608002                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96008                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105873970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132545472                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24240867                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11934664                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29165939                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6736947                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2682258                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12367294                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1625869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142364223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113198284     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2051235      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3755414      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3410870      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2169845      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1778809      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1031900      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1076876      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13890990      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142364223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167673                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916809                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104793338                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4091257                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28790767                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48979                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4639876                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4192958                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2184                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160398471                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        16920                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4639876                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105638788                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1110493                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1777573                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27975500                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1221987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158610448                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        233890                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224366594                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    738568211                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    738568211                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177615676                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46750912                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34976                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17488                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4386740                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15032075                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7461180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85511                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1665108                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155604378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34976                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144610338                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163379                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27275056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59841177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142364223                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015777                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560935                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81794771     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24930559     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13103320      9.20%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7574627      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8384853      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3112058      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2766471      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       529782      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167782      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142364223                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         579505     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119264     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142697     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121776667     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2046374      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17488      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13347101      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7422708      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144610338                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000260                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             841466                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    432589744                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182914622                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141430464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145451804                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280351                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3453362                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126194                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4639876                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         717498                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       110632                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155639354                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63144                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15032075                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7461180                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17488                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         95889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1155161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1156710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2311871                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142221190                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12818140                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2389148                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20240482                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20238736                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7422342                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983735                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141560602                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141430464                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82530531                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231782112                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978265                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103442807                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127368207                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28271588                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2092532                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137724347                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694724                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85331950     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24270025     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12058675      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4099846      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5049093      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769723      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1246432      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031109      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2867494      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137724347                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103442807                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127368207                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18913699                       # Number of memory references committed
system.switch_cpus2.commit.loads             11578713                       # Number of loads committed
system.switch_cpus2.commit.membars              17488                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18384251                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114748901                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2626925                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2867494                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290496648                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          315919649                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2208462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103442807                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127368207                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103442807                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397610                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397610                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715507                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715507                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640369173                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197976393                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149454062                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34976                       # number of misc regfile writes
system.l20.replacements                         17270                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679356                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27510                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.694875                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.419818                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.271171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5870.026306                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4352.282705                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001311                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000417                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.573245                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425028                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80574                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80574                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18629                       # number of Writeback hits
system.l20.Writeback_hits::total                18629                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80574                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80574                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80574                       # number of overall hits
system.l20.overall_hits::total                  80574                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17260                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17270                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17260                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17270                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17260                       # number of overall misses
system.l20.overall_misses::total                17270                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2377904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4894857244                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4897235148                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2377904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4894857244                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4897235148                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2377904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4894857244                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4897235148                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97834                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97844                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18629                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18629                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97834                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97844                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97834                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97844                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176421                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176505                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176421                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176505                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176421                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176505                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237790.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 283595.437080                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 283568.914186                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237790.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 283595.437080                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 283568.914186                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237790.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 283595.437080                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 283568.914186                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4273                       # number of writebacks
system.l20.writebacks::total                     4273                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17260                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17270                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17260                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17270                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17260                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17270                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1758108                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3826210986                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3827969094                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1758108                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3826210986                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3827969094                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1758108                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3826210986                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3827969094                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176421                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176505                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176421                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176505                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176421                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176505                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175810.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 221680.821900                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 221654.261378                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 175810.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 221680.821900                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 221654.261378                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 175810.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 221680.821900                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 221654.261378                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13240                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          187136                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23480                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.970017                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          238.258555                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.030210                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5336.756980                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4657.954255                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023267                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000687                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.521168                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.454878                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33890                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33890                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9150                       # number of Writeback hits
system.l21.Writeback_hits::total                 9150                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33890                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33890                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33890                       # number of overall hits
system.l21.overall_hits::total                  33890                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13226                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13240                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13226                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13240                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13226                       # number of overall misses
system.l21.overall_misses::total                13240                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3361207                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3707274820                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3710636027                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3361207                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3707274820                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3710636027                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3361207                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3707274820                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3710636027                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47116                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47130                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9150                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9150                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47116                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47130                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47116                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47130                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280711                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280925                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280711                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280925                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280711                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280925                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 240086.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 280302.042946                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 280259.518656                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 240086.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 280302.042946                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 280259.518656                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 240086.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 280302.042946                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 280259.518656                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2101                       # number of writebacks
system.l21.writebacks::total                     2101                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13226                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13240                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13226                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13240                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13226                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13240                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2492089                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2888126799                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2890618888                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2492089                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2888126799                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2890618888                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2492089                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2888126799                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2890618888                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280925                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280925                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280711                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280925                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178006.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218367.367231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218324.689426                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 178006.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218367.367231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218324.689426                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 178006.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218367.367231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218324.689426                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4087                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          396362                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16375                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.205313                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          491.178795                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.265016                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1989.503208                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9794.052980                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039972                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001080                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.161906                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797042                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36208                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36208                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10895                       # number of Writeback hits
system.l22.Writeback_hits::total                10895                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36208                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36208                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36208                       # number of overall hits
system.l22.overall_hits::total                  36208                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4073                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4087                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4073                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4087                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4073                       # number of overall misses
system.l22.overall_misses::total                 4087                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3716806                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1163091083                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1166807889                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3716806                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1163091083                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1166807889                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3716806                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1163091083                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1166807889                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40281                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40295                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10895                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10895                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40281                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40295                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40281                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40295                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101115                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101427                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101115                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101427                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101115                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101427                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285561.277437                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285492.510154                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285561.277437                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285492.510154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 265486.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285561.277437                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285492.510154                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3082                       # number of writebacks
system.l22.writebacks::total                     3082                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4073                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4087                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4073                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4087                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4073                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4087                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2848883                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    910836643                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    913685526                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2848883                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    910836643                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    913685526                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2848883                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    910836643                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    913685526                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101115                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101427                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101115                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101427                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101115                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101427                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203491.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223627.950651                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223558.973819                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203491.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223627.950651                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223558.973819                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203491.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223627.950651                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223558.973819                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118720                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840215.854545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015458                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880843                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12111059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12111059                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12111059                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12111059                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12111059                       # number of overall hits
system.cpu0.icache.overall_hits::total       12111059                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2565904                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2565904                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2565904                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2565904                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2565904                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2565904                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12111069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12111069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12111069                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12111069                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12111069                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12111069                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 256590.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 256590.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 256590.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 256590.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 256590.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 256590.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2460904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2460904                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2460904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2460904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2460904                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2460904                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 246090.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 246090.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 246090.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 246090.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 246090.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 246090.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97834                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223977                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98090                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1949.474737                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520189                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479811                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10959597                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10959597                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17106                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17106                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18669027                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18669027                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18669027                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18669027                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406610                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406705                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406705                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406705                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44916637233                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44916637233                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13481956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13481956                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  44930119189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44930119189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  44930119189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44930119189                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075732                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075732                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075732                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035774                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021321                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021321                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021321                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021321                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110466.140117                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110466.140117                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 141915.326316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 141915.326316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110473.486161                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110473.486161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110473.486161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110473.486161                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18629                       # number of writebacks
system.cpu0.dcache.writebacks::total            18629                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       308776                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       308776                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       308871                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       308871                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       308871                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       308871                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97834                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97834                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97834                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97834                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10384912226                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10384912226                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10384912226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10384912226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10384912226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10384912226                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005129                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005129                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005129                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005129                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106148.294315                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106148.294315                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106148.294315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106148.294315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106148.294315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106148.294315                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.910934                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924243377                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708398.109057                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.910934                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022293                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866844                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12777387                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12777387                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12777387                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12777387                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12777387                       # number of overall hits
system.cpu1.icache.overall_hits::total       12777387                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3886684                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3886684                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3886684                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3886684                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3886684                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3886684                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12777403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12777403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12777403                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12777403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12777403                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12777403                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 242917.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 242917.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 242917.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 242917.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 242917.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 242917.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3477407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3477407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3477407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3477407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3477407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3477407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 248386.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 248386.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 248386.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 248386.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 248386.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 248386.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47116                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227489376                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47372                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4802.190661                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.448914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.551086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825972                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174028                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18374664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18374664                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4126619                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4126619                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9438                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9438                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22501283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22501283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22501283                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22501283                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176242                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176242                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176242                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27346463997                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27346463997                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27346463997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27346463997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27346463997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27346463997                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18550906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18550906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4126619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4126619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22677525                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22677525                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22677525                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22677525                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009500                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009500                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007772                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 155164.285454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 155164.285454                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 155164.285454                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 155164.285454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 155164.285454                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 155164.285454                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9150                       # number of writebacks
system.cpu1.dcache.writebacks::total             9150                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129126                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129126                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129126                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129126                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47116                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47116                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47116                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47116                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6023880207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6023880207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6023880207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6023880207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6023880207                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6023880207                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127852.114080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127852.114080                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127852.114080                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127852.114080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127852.114080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127852.114080                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996706                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015327151                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192931.211663                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996706                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12367277                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12367277                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12367277                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12367277                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12367277                       # number of overall hits
system.cpu2.icache.overall_hits::total       12367277                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4726396                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4726396                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4726396                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4726396                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12367294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12367294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12367294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12367294                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12367294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12367294                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 278023.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 278023.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 278023.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3835206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3835206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3835206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 273943.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 273943.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40281                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169075475                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40537                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.892641                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.892758                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.107242                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905831                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094169                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9640150                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9640150                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7300585                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7300585                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17488                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17488                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16940735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16940735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16940735                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16940735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121970                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121970                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121970                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121970                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121970                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121970                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14008487183                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14008487183                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14008487183                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14008487183                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14008487183                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14008487183                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9762120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9762120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7300585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7300585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17062705                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17062705                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17062705                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17062705                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012494                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114851.907707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114851.907707                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114851.907707                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114851.907707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114851.907707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114851.907707                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10895                       # number of writebacks
system.cpu2.dcache.writebacks::total            10895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81689                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81689                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81689                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40281                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40281                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40281                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40281                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40281                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40281                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3552181818                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3552181818                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3552181818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3552181818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3552181818                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3552181818                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88185.045505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88185.045505                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88185.045505                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88185.045505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88185.045505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88185.045505                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
