# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Apr 20 2022 14:33:49

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: iCE40UL1K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|sysclk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|sysclk:R vs. top|sysclk:R)
		5.2::Critical Path Report for (top|sysclk:R vs. osc/CLKHF:R)
		5.3::Critical Path Report for (osc/CLKHF:R vs. top|sysclk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED_B
			6.2.2::Path details for port: LED_G
			6.2.3::Path details for port: LED_R
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED_B
			6.5.2::Path details for port: LED_G
			6.5.3::Path details for port: LED_R
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: I2C_1/SCLO  | N/A                   | Target: 0.40 MHz   | 
Clock: n2981       | N/A                   | Target: 48.01 MHz  | 
Clock: osc/CLKHF   | N/A                   | Target: 48.00 MHz  | 
Clock: top|sysclk  | Frequency: 58.08 MHz  | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
osc/CLKHF     top|sysclk     20830            9505        N/A              N/A         N/A              N/A         N/A              N/A         
top|sysclk    osc/CLKHF      20833.3          13965       N/A              N/A         N/A              N/A         N/A              N/A         
top|sysclk    top|sysclk     20830            3612        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                    Clock to Out  Clock Reference:Phase  
---------  ----------------------------  ------------  ---------------------  
LED_B      sysclk_GB/GLOBALBUFFEROUTPUT  145279        top|sysclk:R           
LED_G      sysclk_GB/GLOBALBUFFEROUTPUT  144975        top|sysclk:R           
LED_R      sysclk_GB/GLOBALBUFFEROUTPUT  144975        top|sysclk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                    Minimum Clock to Out  Clock Reference:Phase  
---------  ----------------------------  --------------------  ---------------------  
LED_B      sysclk_GB/GLOBALBUFFEROUTPUT  105241                top|sysclk:R           
LED_G      sysclk_GB/GLOBALBUFFEROUTPUT  104910                top|sysclk:R           
LED_R      sysclk_GB/GLOBALBUFFEROUTPUT  104910                top|sysclk:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|sysclk
****************************************
Clock: top|sysclk
Frequency: 58.08 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : PWM_B_142_LC_0_6_5/ce
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 3612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15827
------------------------------------------   ----- 
End-of-path arrival time (ps)                18900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__362/I                                    LocalMux                       0             13059   3612  RISE       1
I__362/O                                    LocalMux                    1099             14158   3612  RISE       1
I__365/I                                    InMux                          0             14158   3612  RISE       1
I__365/O                                    InMux                        662             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/in3                 LogicCell40_SEQ_MODE_0000      0             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/lcout               LogicCell40_SEQ_MODE_0000    861             15682   3612  RISE       3
I__237/I                                    Odrv4                          0             15682   3612  RISE       1
I__237/O                                    Odrv4                        596             16278   3612  RISE       1
I__239/I                                    Span4Mux_h                     0             16278   3612  RISE       1
I__239/O                                    Span4Mux_h                   517             16794   3612  RISE       1
I__241/I                                    Span4Mux_s1_h                  0             16794   3612  RISE       1
I__241/O                                    Span4Mux_s1_h                305             17099   3612  RISE       1
I__243/I                                    LocalMux                       0             17099   3612  RISE       1
I__243/O                                    LocalMux                    1099             18198   3612  RISE       1
I__244/I                                    CEMux                          0             18198   3612  RISE       1
I__244/O                                    CEMux                        702             18900   3612  RISE       1
PWM_B_142_LC_0_6_5/ce                       LogicCell40_SEQ_MODE_1000      0             18900   3612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|sysclk:R vs. top|sysclk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : PWM_B_142_LC_0_6_5/ce
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 3612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15827
------------------------------------------   ----- 
End-of-path arrival time (ps)                18900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__362/I                                    LocalMux                       0             13059   3612  RISE       1
I__362/O                                    LocalMux                    1099             14158   3612  RISE       1
I__365/I                                    InMux                          0             14158   3612  RISE       1
I__365/O                                    InMux                        662             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/in3                 LogicCell40_SEQ_MODE_0000      0             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/lcout               LogicCell40_SEQ_MODE_0000    861             15682   3612  RISE       3
I__237/I                                    Odrv4                          0             15682   3612  RISE       1
I__237/O                                    Odrv4                        596             16278   3612  RISE       1
I__239/I                                    Span4Mux_h                     0             16278   3612  RISE       1
I__239/O                                    Span4Mux_h                   517             16794   3612  RISE       1
I__241/I                                    Span4Mux_s1_h                  0             16794   3612  RISE       1
I__241/O                                    Span4Mux_s1_h                305             17099   3612  RISE       1
I__243/I                                    LocalMux                       0             17099   3612  RISE       1
I__243/O                                    LocalMux                    1099             18198   3612  RISE       1
I__244/I                                    CEMux                          0             18198   3612  RISE       1
I__244/O                                    CEMux                        702             18900   3612  RISE       1
PWM_B_142_LC_0_6_5/ce                       LogicCell40_SEQ_MODE_1000      0             18900   3612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1


5.2::Critical Path Report for (top|sysclk:R vs. osc/CLKHF:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_1/lcout
Path End         : I2C_1/ADRI3
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 13965p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2219
------------------------------------------   ----- 
End-of-path required time (ps)               20296

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3258
------------------------------------------   ---- 
End-of-path arrival time (ps)                6331
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13965  RISE       2
I__695/I                       Odrv12                         0              3073  13965  RISE       1
I__695/O                       Odrv12                      1073              4146  13965  RISE       1
I__697/I                       Span12Mux_s4_h                 0              4146  13965  RISE       1
I__697/O                       Span12Mux_s4_h               424              4569  13965  RISE       1
I__699/I                       LocalMux                       0              4569  13965  RISE       1
I__699/O                       LocalMux                    1099              5669  13965  RISE       1
I__700/I                       InMux                          0              5669  13965  RISE       1
I__700/O                       InMux                        662              6331  13965  RISE       1
I__701/I                       DummyBuf                       0              6331  13965  RISE       1
I__701/O                       DummyBuf                       0              6331  13965  RISE       1
I2C_1/ADRI3                    SB_I2C_FIFO                    0              6331  13965  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1


5.3::Critical Path Report for (osc/CLKHF:R vs. top|sysclk:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in0
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 9505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            9311
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11775
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                        SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                         DummyBuf                       0              2464   9505  RISE       1
I__1109/O                         DummyBuf                       0              2464   9505  RISE       1
I__1110/I                         Odrv12                         0              2464   9505  RISE       1
I__1110/O                         Odrv12                      1073              3537   9505  RISE       1
I__1112/I                         LocalMux                       0              3537   9505  RISE       1
I__1112/O                         LocalMux                    1099              4637   9505  RISE       1
I__1116/I                         InMux                          0              4637   9505  RISE       1
I__1116/O                         InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1      LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                          Odrv4                          0              6478   9505  RISE       1
I__838/O                          Odrv4                        596              7074   9505  RISE       1
I__841/I                          LocalMux                       0              7074   9505  RISE       1
I__841/O                          LocalMux                    1099              8173   9505  RISE       1
I__844/I                          InMux                          0              8173   9505  RISE       1
I__844/O                          InMux                        662              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/in1      LogicCell40_SEQ_MODE_0000      0              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10014   9505  RISE       2
I__790/I                          LocalMux                       0             10014   9505  RISE       1
I__790/O                          LocalMux                    1099             11113   9505  RISE       1
I__791/I                          InMux                          0             11113   9505  RISE       1
I__791/O                          InMux                        662             11775   9505  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/in0  LogicCell40_SEQ_MODE_1000      0             11775   9505  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: LED_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_B
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 145279


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            142206
---------------------------- ------
Clock To Out Delay           145279

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__912/I                      ClkMux                     0      795                RISE  1       
I__912/O                      ClkMux                     887    1682               RISE  1       
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_B_142_LC_0_6_5/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__201/I                  Odrv12                     0       3073               RISE  1       
I__201/O                  Odrv12                     1073    4146               RISE  1       
I__202/I                  Span12Mux_s3_v             0       4146               RISE  1       
I__202/O                  Span12Mux_s3_v             305     4450               RISE  1       
I__203/I                  LocalMux                   0       4450               RISE  1       
I__203/O                  LocalMux                   1099    5549               RISE  1       
I__204/I                  InMux                      0       5549               RISE  1       
I__204/O                  InMux                      662     6212               RISE  1       
I__205/I                  DummyBuf                   0       6212               RISE  1       
I__205/O                  DummyBuf                   0       6212               RISE  1       
RGB_DRV/RGB2PWM           SB_RGBA_DRV                0       6212               RISE  1       
RGB_DRV/RGB2              SB_RGBA_DRV                139068  145279             FALL  0       
LED_B                     top                        0       145279             FALL  1       

6.2.2::Path details for port: LED_G     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_G
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 144975


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            141902
---------------------------- ------
Clock To Out Delay           144975

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__914/I                      ClkMux                     0      795                RISE  1       
I__914/O                      ClkMux                     887    1682               RISE  1       
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_G_143_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__249/I                  Odrv12                     0       3073               RISE  1       
I__249/O                  Odrv12                     1073    4146               RISE  1       
I__250/I                  LocalMux                   0       4146               RISE  1       
I__250/O                  LocalMux                   1099    5245               RISE  1       
I__251/I                  InMux                      0       5245               RISE  1       
I__251/O                  InMux                      662     5907               RISE  1       
I__252/I                  DummyBuf                   0       5907               RISE  1       
I__252/O                  DummyBuf                   0       5907               RISE  1       
RGB_DRV/RGB1PWM           SB_RGBA_DRV                0       5907               RISE  1       
RGB_DRV/RGB1              SB_RGBA_DRV                139068  144975             FALL  0       
LED_G                     top                        0       144975             FALL  1       

6.2.3::Path details for port: LED_R     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_R
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 144975


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            141902
---------------------------- ------
Clock To Out Delay           144975

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__914/I                      ClkMux                     0      795                RISE  1       
I__914/O                      ClkMux                     887    1682               RISE  1       
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
PWM_R_144_LC_0_7_1/lcout  LogicCell40_SEQ_MODE_1000  1391    3073               RISE  1       
I__245/I                  Odrv12                     0       3073               RISE  1       
I__245/O                  Odrv12                     1073    4146               RISE  1       
I__246/I                  LocalMux                   0       4146               RISE  1       
I__246/O                  LocalMux                   1099    5245               RISE  1       
I__247/I                  InMux                      0       5245               RISE  1       
I__247/O                  InMux                      662     5907               RISE  1       
I__248/I                  DummyBuf                   0       5907               RISE  1       
I__248/O                  DummyBuf                   0       5907               RISE  1       
RGB_DRV/RGB0PWM           SB_RGBA_DRV                0       5907               RISE  1       
RGB_DRV/RGB0              SB_RGBA_DRV                139068  144975             FALL  0       
LED_R                     top                        0       144975             FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED_B     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_B
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 105241


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            102168
---------------------------- ------
Clock To Out Delay           105241

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__912/I                      ClkMux                     0      795                RISE  1       
I__912/O                      ClkMux                     887    1682               RISE  1       
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_B_142_LC_0_6_5/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__201/I                  Odrv12                     0      3073               FALL  1       
I__201/O                  Odrv12                     1232   4304               FALL  1       
I__202/I                  Span12Mux_s3_v             0      4304               FALL  1       
I__202/O                  Span12Mux_s3_v             331    4636               FALL  1       
I__203/I                  LocalMux                   0      4636               FALL  1       
I__203/O                  LocalMux                   768    5404               FALL  1       
I__204/I                  InMux                      0      5404               FALL  1       
I__204/O                  InMux                      503    5907               FALL  1       
I__205/I                  DummyBuf                   0      5907               FALL  1       
I__205/O                  DummyBuf                   0      5907               FALL  1       
RGB_DRV/RGB2PWM           SB_RGBA_DRV                0      5907               FALL  1       
RGB_DRV/RGB2              SB_RGBA_DRV                99334  105241             RISE  0       
LED_B                     top                        0      105241             RISE  1       

6.5.2::Path details for port: LED_G     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_G
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 104910


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            101837
---------------------------- ------
Clock To Out Delay           104910

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__914/I                      ClkMux                     0      795                RISE  1       
I__914/O                      ClkMux                     887    1682               RISE  1       
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_G_143_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__249/I                  Odrv12                     0      3073               FALL  1       
I__249/O                  Odrv12                     1232   4304               FALL  1       
I__250/I                  LocalMux                   0      4304               FALL  1       
I__250/O                  LocalMux                   768    5073               FALL  1       
I__251/I                  InMux                      0      5073               FALL  1       
I__251/O                  InMux                      503    5576               FALL  1       
I__252/I                  DummyBuf                   0      5576               FALL  1       
I__252/O                  DummyBuf                   0      5576               FALL  1       
RGB_DRV/RGB1PWM           SB_RGBA_DRV                0      5576               FALL  1       
RGB_DRV/RGB1              SB_RGBA_DRV                99334  104910             RISE  0       
LED_G                     top                        0      104910             RISE  1       

6.5.3::Path details for port: LED_R     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_R
Clock Port         : sysclk_GB/GLOBALBUFFEROUTPUT
Clock Reference    : top|sysclk:R
Clock to Out Delay : 104910


Launch Clock Path Delay        1682
+ Clock To Q Delay             1391
+ Data Path Delay            101837
---------------------------- ------
Clock To Out Delay           104910

Launch Clock Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  71      
I__892/I                      gio2CtrlBuf                0      0                  RISE  1       
I__892/O                      gio2CtrlBuf                0      0                  RISE  1       
I__893/I                      GlobalMux                  0      0                  RISE  1       
I__893/O                      GlobalMux                  795    795                RISE  1       
I__914/I                      ClkMux                     0      795                RISE  1       
I__914/O                      ClkMux                     887    1682               RISE  1       
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000  0      1682               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
PWM_R_144_LC_0_7_1/lcout  LogicCell40_SEQ_MODE_1000  1391   3073               FALL  1       
I__245/I                  Odrv12                     0      3073               FALL  1       
I__245/O                  Odrv12                     1232   4304               FALL  1       
I__246/I                  LocalMux                   0      4304               FALL  1       
I__246/O                  LocalMux                   768    5073               FALL  1       
I__247/I                  InMux                      0      5073               FALL  1       
I__247/O                  InMux                      503    5576               FALL  1       
I__248/I                  DummyBuf                   0      5576               FALL  1       
I__248/O                  DummyBuf                   0      5576               FALL  1       
RGB_DRV/RGB0PWM           SB_RGBA_DRV                0      5576               FALL  1       
RGB_DRV/RGB0              SB_RGBA_DRV                99334  104910             RISE  0       
LED_R                     top                        0      104910             RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : PWM_B_142_LC_0_6_5/ce
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 3612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15827
------------------------------------------   ----- 
End-of-path arrival time (ps)                18900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__362/I                                    LocalMux                       0             13059   3612  RISE       1
I__362/O                                    LocalMux                    1099             14158   3612  RISE       1
I__365/I                                    InMux                          0             14158   3612  RISE       1
I__365/O                                    InMux                        662             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/in3                 LogicCell40_SEQ_MODE_0000      0             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/lcout               LogicCell40_SEQ_MODE_0000    861             15682   3612  RISE       3
I__237/I                                    Odrv4                          0             15682   3612  RISE       1
I__237/O                                    Odrv4                        596             16278   3612  RISE       1
I__239/I                                    Span4Mux_h                     0             16278   3612  RISE       1
I__239/O                                    Span4Mux_h                   517             16794   3612  RISE       1
I__241/I                                    Span4Mux_s1_h                  0             16794   3612  RISE       1
I__241/O                                    Span4Mux_s1_h                305             17099   3612  RISE       1
I__243/I                                    LocalMux                       0             17099   3612  RISE       1
I__243/O                                    LocalMux                    1099             18198   3612  RISE       1
I__244/I                                    CEMux                          0             18198   3612  RISE       1
I__244/O                                    CEMux                        702             18900   3612  RISE       1
PWM_B_142_LC_0_6_5/ce                       LogicCell40_SEQ_MODE_1000      0             18900   3612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/ce
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 3956p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15483
------------------------------------------   ----- 
End-of-path arrival time (ps)                18556
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__361/I                                    LocalMux                       0             13059   3956  RISE       1
I__361/O                                    LocalMux                    1099             14158   3956  RISE       1
I__363/I                                    InMux                          0             14158   3956  RISE       1
I__363/O                                    InMux                        662             14821   3956  RISE       1
i2_3_lut_rep_37_LC_1_5_6/in3                LogicCell40_SEQ_MODE_0000      0             14821   3956  RISE       1
i2_3_lut_rep_37_LC_1_5_6/lcout              LogicCell40_SEQ_MODE_0000    861             15682   3956  RISE       1
I__358/I                                    Odrv12                         0             15682   3956  RISE       1
I__358/O                                    Odrv12                      1073             16754   3956  RISE       1
I__359/I                                    LocalMux                       0             16754   3956  RISE       1
I__359/O                                    LocalMux                    1099             17854   3956  RISE       1
I__360/I                                    CEMux                          0             17854   3956  RISE       1
I__360/O                                    CEMux                        702             18556   3956  RISE       1
drv_cnt_i0_i1_LC_0_5_0/ce                   LogicCell40_SEQ_MODE_1000      0             18556   3956  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : PWM_R_144_LC_0_7_1/ce
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Setup Constraint : 20830p
Path slack       : 4433p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15006
------------------------------------------   ----- 
End-of-path arrival time (ps)                18079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__362/I                                    LocalMux                       0             13059   3612  RISE       1
I__362/O                                    LocalMux                    1099             14158   3612  RISE       1
I__365/I                                    InMux                          0             14158   3612  RISE       1
I__365/O                                    InMux                        662             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/in3                 LogicCell40_SEQ_MODE_0000      0             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/lcout               LogicCell40_SEQ_MODE_0000    861             15682   3612  RISE       3
I__238/I                                    Odrv4                          0             15682   4433  RISE       1
I__238/O                                    Odrv4                        596             16278   4433  RISE       1
I__240/I                                    LocalMux                       0             16278   4433  RISE       1
I__240/O                                    LocalMux                    1099             17377   4433  RISE       1
I__242/I                                    CEMux                          0             17377   4433  RISE       1
I__242/O                                    CEMux                        702             18079   4433  RISE       1
PWM_R_144_LC_0_7_1/ce                       LogicCell40_SEQ_MODE_1000      0             18079   4433  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : PWM_G_143_LC_0_7_0/ce
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 4433p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            15006
------------------------------------------   ----- 
End-of-path arrival time (ps)                18079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__362/I                                    LocalMux                       0             13059   3612  RISE       1
I__362/O                                    LocalMux                    1099             14158   3612  RISE       1
I__365/I                                    InMux                          0             14158   3612  RISE       1
I__365/O                                    InMux                        662             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/in3                 LogicCell40_SEQ_MODE_0000      0             14821   3612  RISE       1
i2_3_lut_adj_8_LC_0_6_7/lcout               LogicCell40_SEQ_MODE_0000    861             15682   3612  RISE       3
I__238/I                                    Odrv4                          0             15682   4433  RISE       1
I__238/O                                    Odrv4                        596             16278   4433  RISE       1
I__240/I                                    LocalMux                       0             16278   4433  RISE       1
I__240/O                                    LocalMux                    1099             17377   4433  RISE       1
I__242/I                                    CEMux                          0             17377   4433  RISE       1
I__242/O                                    CEMux                        702             18079   4433  RISE       1
PWM_G_143_LC_0_7_0/ce                       LogicCell40_SEQ_MODE_1000      0             18079   4433  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/sr
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i7_LC_1_4_7/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/sr
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i6_LC_1_4_6/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/sr
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i5_LC_1_4_5/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/sr
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i4_LC_1_4_4/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/sr
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i3_LC_1_4_3/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/sr
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i2_LC_1_4_2/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/sr
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i1_LC_1_4_1/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i7_LC_1_3_5/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/sr
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Setup Constraint : 20830p
Path slack       : 5519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            13390
------------------------------------------   ----- 
End-of-path arrival time (ps)                16463
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i7_LC_1_3_5/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3890  RISE       3
I__631/I                                    LocalMux                       0              3073   3890  RISE       1
I__631/O                                    LocalMux                    1099              4172   3890  RISE       1
I__633/I                                    InMux                          0              4172   3890  RISE       1
I__633/O                                    InMux                        662              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4834   3890  RISE       1
LessThan_8_i15_2_lut_rep_51_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_0000   1179              6013   3890  RISE       2
I__618/I                                    Odrv12                         0              6013   4341  RISE       1
I__618/O                                    Odrv12                      1073              7086   4341  RISE       1
I__620/I                                    LocalMux                       0              7086   4341  RISE       1
I__620/O                                    LocalMux                    1099              8185   4341  RISE       1
I__622/I                                    InMux                          0              8185   4341  RISE       1
I__622/O                                    InMux                        662              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/in3                    LogicCell40_SEQ_MODE_0000      0              8847   4341  RISE       1
i1893_4_lut_LC_0_4_2/lcout                  LogicCell40_SEQ_MODE_0000    861              9708   4341  RISE       2
I__655/I                                    Odrv4                          0              9708   5519  RISE       1
I__655/O                                    Odrv4                        596             10304   5519  RISE       1
I__657/I                                    LocalMux                       0             10304   5519  RISE       1
I__657/O                                    LocalMux                    1099             11404   5519  RISE       1
I__658/I                                    InMux                          0             11404   5519  RISE       1
I__658/O                                    InMux                        662             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/in1           LogicCell40_SEQ_MODE_0000      0             12066   5519  RISE       1
LessThan_8_i16_3_lut_LC_2_4_5/ltout         LogicCell40_SEQ_MODE_0000    887             12953   5519  FALL       1
I__651/I                                    CascadeMux                     0             12953   5519  FALL       1
I__651/O                                    CascadeMux                     0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in2                LogicCell40_SEQ_MODE_0000      0             12953   5519  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout              LogicCell40_SEQ_MODE_0000   1179             14132   5519  RISE       8
I__637/I                                    Odrv4                          0             14132   5519  RISE       1
I__637/O                                    Odrv4                        596             14728   5519  RISE       1
I__638/I                                    LocalMux                       0             14728   5519  RISE       1
I__638/O                                    LocalMux                    1099             15827   5519  RISE       1
I__639/I                                    SRMux                          0             15827   5519  RISE       1
I__639/O                                    SRMux                        636             16463   5519  RISE       1
PWM_cnt__i0_LC_1_4_0/sr                     LogicCell40_SEQ_MODE_1000      0             16463   5519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in2
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Setup Constraint : 20830p
Path slack       : 6129p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12330
------------------------------------------   ----- 
End-of-path arrival time (ps)                15403
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__361/I                                    LocalMux                       0             13059   3956  RISE       1
I__361/O                                    LocalMux                    1099             14158   3956  RISE       1
I__363/I                                    InMux                          0             14158   3956  RISE       1
I__363/O                                    InMux                        662             14821   3956  RISE       1
i2_3_lut_rep_37_LC_1_5_6/in3                LogicCell40_SEQ_MODE_0000      0             14821   3956  RISE       1
i2_3_lut_rep_37_LC_1_5_6/ltout              LogicCell40_SEQ_MODE_0000    583             15403   6129  RISE       1
I__334/I                                    CascadeMux                     0             15403   6129  RISE       1
I__334/O                                    CascadeMux                     0             15403   6129  RISE       1
drv_cnt_i0_i2_LC_1_5_7/in2                  LogicCell40_SEQ_MODE_1000      0             15403   6129  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_duty_i6_LC_1_3_4/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in2
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Setup Constraint : 20830p
Path slack       : 6711p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            11748
------------------------------------------   ----- 
End-of-path arrival time (ps)                14821
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_duty_i6_LC_1_3_4/lcout                  LogicCell40_SEQ_MODE_1000   1391              3073   3612  RISE       3
I__462/I                                    Odrv4                          0              3073   3612  RISE       1
I__462/O                                    Odrv4                        596              3669   3612  RISE       1
I__465/I                                    LocalMux                       0              3669   3612  RISE       1
I__465/O                                    LocalMux                    1099              4768   3612  RISE       1
I__468/I                                    InMux                          0              4768   3612  RISE       1
I__468/O                                    InMux                        662              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/in1    LogicCell40_SEQ_MODE_0000      0              5430   3612  RISE       1
LessThan_8_i13_2_lut_rep_50_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_0000   1179              6609   3612  RISE       2
I__496/I                                    LocalMux                       0              6609   3612  RISE       1
I__496/O                                    LocalMux                    1099              7708   3612  RISE       1
I__498/I                                    InMux                          0              7708   3612  RISE       1
I__498/O                                    InMux                        662              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/in3        LogicCell40_SEQ_MODE_0000      0              8371   3612  RISE       1
i1895_3_lut_3_lut_4_lut_LC_2_4_0/lcout      LogicCell40_SEQ_MODE_0000    861              9231   3612  RISE       1
I__494/I                                    LocalMux                       0              9231   3612  RISE       1
I__494/O                                    LocalMux                    1099             10331   3612  RISE       1
I__495/I                                    InMux                          0             10331   3612  RISE       1
I__495/O                                    InMux                        662             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in1       LogicCell40_SEQ_MODE_0000      0             10993   3612  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout     LogicCell40_SEQ_MODE_0000    887             11880   3612  FALL       1
I__367/I                                    CascadeMux                     0             11880   3612  FALL       1
I__367/O                                    CascadeMux                     0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/in2                    LogicCell40_SEQ_MODE_0000      0             11880   3612  FALL       1
i1049_3_lut_LC_1_5_4/lcout                  LogicCell40_SEQ_MODE_0000   1179             13059   3612  RISE       3
I__361/I                                    LocalMux                       0             13059   3956  RISE       1
I__361/O                                    LocalMux                    1099             14158   3956  RISE       1
I__364/I                                    InMux                          0             14158   6711  RISE       1
I__364/O                                    InMux                        662             14821   6711  RISE       1
I__366/I                                    CascadeMux                     0             14821   6711  RISE       1
I__366/O                                    CascadeMux                     0             14821   6711  RISE       1
drv_cnt_i0_i0_LC_1_5_1/in2                  LogicCell40_SEQ_MODE_1000      0             14821   6711  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/ce
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i7_LC_1_4_7/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/ce
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i6_LC_1_4_6/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/ce
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i5_LC_1_4_5/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/ce
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i4_LC_1_4_4/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/ce
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i3_LC_1_4_3/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/ce
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i2_LC_1_4_2/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/ce
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i1_LC_1_4_1/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/ce
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Setup Constraint : 20830p
Path slack       : 7069p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            12370
------------------------------------------   ----- 
End-of-path arrival time (ps)                15443
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__647/I                                InMux                          0             10662   7069  RISE       1
I__647/O                                InMux                        662             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/in0                LogicCell40_SEQ_MODE_0000      0             11324   7069  RISE       1
i1921_2_lut_LC_1_5_0/lcout              LogicCell40_SEQ_MODE_0000   1245             12569   7069  RISE       8
I__311/I                                Odrv12                         0             12569   7069  RISE       1
I__311/O                                Odrv12                      1073             13642   7069  RISE       1
I__312/I                                LocalMux                       0             13642   7069  RISE       1
I__312/O                                LocalMux                    1099             14741   7069  RISE       1
I__313/I                                CEMux                          0             14741   7069  RISE       1
I__313/O                                CEMux                        702             15443   7069  RISE       1
PWM_cnt__i0_LC_1_4_0/ce                 LogicCell40_SEQ_MODE_1000      0             15443   7069  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_R_144_LC_0_7_1/sr
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Setup Constraint : 20830p
Path slack       : 8062p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10847
------------------------------------------   ----- 
End-of-path arrival time (ps)                13920
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__641/I                                LocalMux                       0              9563   6725  RISE       1
I__641/O                                LocalMux                    1099             10662   6725  RISE       1
I__645/I                                InMux                          0             10662   8062  RISE       1
I__645/O                                InMux                        662             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/in3                LogicCell40_SEQ_MODE_0000      0             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8062  RISE       2
I__235/I                                LocalMux                       0             12185   8062  RISE       1
I__235/O                                LocalMux                    1099             13284   8062  RISE       1
I__236/I                                SRMux                          0             13284   8062  RISE       1
I__236/O                                SRMux                        636             13920   8062  RISE       1
PWM_R_144_LC_0_7_1/sr                   LogicCell40_SEQ_MODE_1000      0             13920   8062  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_G_143_LC_0_7_0/sr
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 8062p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                            10847
------------------------------------------   ----- 
End-of-path arrival time (ps)                13920
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__641/I                                LocalMux                       0              9563   6725  RISE       1
I__641/O                                LocalMux                    1099             10662   6725  RISE       1
I__645/I                                InMux                          0             10662   8062  RISE       1
I__645/O                                InMux                        662             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/in3                LogicCell40_SEQ_MODE_0000      0             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/lcout              LogicCell40_SEQ_MODE_0000    861             12185   8062  RISE       2
I__235/I                                LocalMux                       0             12185   8062  RISE       1
I__235/O                                LocalMux                    1099             13284   8062  RISE       1
I__236/I                                SRMux                          0             13284   8062  RISE       1
I__236/O                                SRMux                        636             13920   8062  RISE       1
PWM_G_143_LC_0_7_0/sr                   LogicCell40_SEQ_MODE_1000      0             13920   8062  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/sr
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 8963p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9946
------------------------------------------   ----- 
End-of-path arrival time (ps)                13019
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__545/I                                Odrv4                          0             10344   8963  RISE       1
I__545/O                                Odrv4                        596             10940   8963  RISE       1
I__547/I                                Span4Mux_s2_h                  0             10940   8963  RISE       1
I__547/O                                Span4Mux_s2_h                344             11284   8963  RISE       1
I__549/I                                LocalMux                       0             11284   8963  RISE       1
I__549/O                                LocalMux                    1099             12384   8963  RISE       1
I__550/I                                SRMux                          0             12384   8963  RISE       1
I__550/O                                SRMux                        636             13019   8963  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/sr    LogicCell40_SEQ_MODE_1000      0             13019   8963  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/sr
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Setup Constraint : 20830p
Path slack       : 8963p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9946
------------------------------------------   ----- 
End-of-path arrival time (ps)                13019
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__545/I                                Odrv4                          0             10344   8963  RISE       1
I__545/O                                Odrv4                        596             10940   8963  RISE       1
I__547/I                                Span4Mux_s2_h                  0             10940   8963  RISE       1
I__547/O                                Span4Mux_s2_h                344             11284   8963  RISE       1
I__549/I                                LocalMux                       0             11284   8963  RISE       1
I__549/O                                LocalMux                    1099             12384   8963  RISE       1
I__550/I                                SRMux                          0             12384   8963  RISE       1
I__550/O                                SRMux                        636             13019   8963  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/sr     LogicCell40_SEQ_MODE_1000      0             13019   8963  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/sr
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Setup Constraint : 20830p
Path slack       : 8963p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9946
------------------------------------------   ----- 
End-of-path arrival time (ps)                13019
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__545/I                                Odrv4                          0             10344   8963  RISE       1
I__545/O                                Odrv4                        596             10940   8963  RISE       1
I__547/I                                Span4Mux_s2_h                  0             10940   8963  RISE       1
I__547/O                                Span4Mux_s2_h                344             11284   8963  RISE       1
I__549/I                                LocalMux                       0             11284   8963  RISE       1
I__549/O                                LocalMux                    1099             12384   8963  RISE       1
I__550/I                                SRMux                          0             12384   8963  RISE       1
I__550/O                                SRMux                        636             13019   8963  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/sr     LogicCell40_SEQ_MODE_1000      0             13019   8963  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/sr
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/sr
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/sr
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/sr
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/sr
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/sr
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/sr
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i0_LC_1_6_0/sr
Capture Clock    : drv_clk_counter_526__i0_LC_1_6_0/clk
Setup Constraint : 20830p
Path slack       : 9307p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9602
------------------------------------------   ----- 
End-of-path arrival time (ps)                12675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__539/I                                LocalMux                       0              3073   8963  RISE       1
I__539/O                                LocalMux                    1099              4172   8963  RISE       1
I__542/I                                InMux                          0              4172   8963  RISE       1
I__542/O                                InMux                        662              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/in1            LogicCell40_SEQ_MODE_0000      0              4834   8963  RISE       1
i1_2_lut_rep_45_LC_2_6_3/lcout          LogicCell40_SEQ_MODE_0000   1179              6013   8963  RISE       1
I__530/I                                LocalMux                       0              6013   8963  RISE       1
I__530/O                                LocalMux                    1099              7112   8963  RISE       1
I__531/I                                InMux                          0              7112   8963  RISE       1
I__531/O                                InMux                        662              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/in3             LogicCell40_SEQ_MODE_0000      0              7775   8963  RISE       1
i2_4_lut_adj_9_LC_2_6_0/ltout           LogicCell40_SEQ_MODE_0000    609              8384   8963  FALL       1
I__587/I                                CascadeMux                     0              8384   8963  FALL       1
I__587/O                                CascadeMux                     0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/in2            LogicCell40_SEQ_MODE_0000      0              8384   8963  FALL       1
i2_4_lut_adj_10_LC_2_6_1/ltout          LogicCell40_SEQ_MODE_0000    781              9165   8963  FALL       1
I__557/I                                CascadeMux                     0              9165   8963  FALL       1
I__557/O                                CascadeMux                     0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/in2                 LogicCell40_SEQ_MODE_0000      0              9165   8963  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000   1179             10344   8963  RISE      11
I__544/I                                Odrv4                          0             10344   9307  RISE       1
I__544/O                                Odrv4                        596             10940   9307  RISE       1
I__546/I                                LocalMux                       0             10940   9307  RISE       1
I__546/O                                LocalMux                    1099             12039   9307  RISE       1
I__548/I                                SRMux                          0             12039   9307  RISE       1
I__548/O                                SRMux                        636             12675   9307  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/sr     LogicCell40_SEQ_MODE_1000      0             12675   9307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in0
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 9505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            9311
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11775
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                        SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                         DummyBuf                       0              2464   9505  RISE       1
I__1109/O                         DummyBuf                       0              2464   9505  RISE       1
I__1110/I                         Odrv12                         0              2464   9505  RISE       1
I__1110/O                         Odrv12                      1073              3537   9505  RISE       1
I__1112/I                         LocalMux                       0              3537   9505  RISE       1
I__1112/O                         LocalMux                    1099              4637   9505  RISE       1
I__1116/I                         InMux                          0              4637   9505  RISE       1
I__1116/O                         InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1      LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                          Odrv4                          0              6478   9505  RISE       1
I__838/O                          Odrv4                        596              7074   9505  RISE       1
I__841/I                          LocalMux                       0              7074   9505  RISE       1
I__841/O                          LocalMux                    1099              8173   9505  RISE       1
I__844/I                          InMux                          0              8173   9505  RISE       1
I__844/O                          InMux                        662              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/in1      LogicCell40_SEQ_MODE_0000      0              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10014   9505  RISE       2
I__790/I                          LocalMux                       0             10014   9505  RISE       1
I__790/O                          LocalMux                    1099             11113   9505  RISE       1
I__791/I                          InMux                          0             11113   9505  RISE       1
I__791/O                          InMux                        662             11775   9505  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/in0  LogicCell40_SEQ_MODE_1000      0             11775   9505  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in3
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Setup Constraint : 20830p
Path slack       : 9573p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             9138
------------------------------------------   ----- 
End-of-path arrival time (ps)                12211
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   9572  RISE       4
I__810/I                                  LocalMux                       0              3073   9572  RISE       1
I__810/O                                  LocalMux                    1099              4172   9572  RISE       1
I__812/I                                  InMux                          0              4172   9572  RISE       1
I__812/O                                  InMux                        662              4834   9572  RISE       1
equal_587_i3_2_lut_rep_56_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4834   9572  RISE       1
equal_587_i3_2_lut_rep_56_LC_5_1_1/ltout  LogicCell40_SEQ_MODE_0000    887              5722   9572  FALL       1
I__751/I                                  CascadeMux                     0              5722   9572  FALL       1
I__751/O                                  CascadeMux                     0              5722   9572  FALL       1
i36_4_lut_LC_5_1_2/in2                    LogicCell40_SEQ_MODE_0000      0              5722   9572  FALL       1
i36_4_lut_LC_5_1_2/lcout                  LogicCell40_SEQ_MODE_0000   1179              6900   9572  RISE       1
I__742/I                                  LocalMux                       0              6900   9572  RISE       1
I__742/O                                  LocalMux                    1099              8000   9572  RISE       1
I__743/I                                  InMux                          0              8000   9572  RISE       1
I__743/O                                  InMux                        662              8662   9572  RISE       1
i1_4_lut_adj_13_LC_5_2_0/in3              LogicCell40_SEQ_MODE_0000      0              8662   9572  RISE       1
i1_4_lut_adj_13_LC_5_2_0/ltout            LogicCell40_SEQ_MODE_0000    609              9271   9572  FALL       1
I__734/I                                  CascadeMux                     0              9271   9572  FALL       1
I__734/O                                  CascadeMux                     0              9271   9572  FALL       1
i1_4_lut_4_lut_LC_5_2_1/in2               LogicCell40_SEQ_MODE_0000      0              9271   9572  FALL       1
i1_4_lut_4_lut_LC_5_2_1/lcout             LogicCell40_SEQ_MODE_0000   1179             10450   9572  RISE       1
I__793/I                                  LocalMux                       0             10450   9572  RISE       1
I__793/O                                  LocalMux                    1099             11549   9572  RISE       1
I__794/I                                  InMux                          0             11549   9572  RISE       1
I__794/O                                  InMux                        662             12211   9572  RISE       1
i2c_steps_i1_LC_5_2_5/in3                 LogicCell40_SEQ_MODE_1000      0             12211   9572  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : PWM_B_142_LC_0_6_5/in2
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 9625p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8834
------------------------------------------   ----- 
End-of-path arrival time (ps)                11907
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__641/I                                LocalMux                       0              9563   6725  RISE       1
I__641/O                                LocalMux                    1099             10662   6725  RISE       1
I__645/I                                InMux                          0             10662   8062  RISE       1
I__645/O                                InMux                        662             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/in3                LogicCell40_SEQ_MODE_0000      0             11324   8062  RISE       1
i1926_2_lut_LC_0_6_4/ltout              LogicCell40_SEQ_MODE_0000    583             11907   9625  RISE       1
I__206/I                                CascadeMux                     0             11907   9625  RISE       1
I__206/O                                CascadeMux                     0             11907   9625  RISE       1
PWM_B_142_LC_0_6_5/in2                  LogicCell40_SEQ_MODE_1000      0             11907   9625  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i8_LC_1_2_6/ce
Capture Clock    : i2c_cmd_0___i8_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i8_LC_1_2_6/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i7_LC_1_2_5/ce
Capture Clock    : i2c_cmd_0___i7_LC_1_2_5/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i7_LC_1_2_5/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_1_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i6_LC_1_2_4/ce
Capture Clock    : i2c_cmd_0___i6_LC_1_2_4/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i6_LC_1_2_4/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i5_LC_1_2_3/ce
Capture Clock    : i2c_cmd_0___i5_LC_1_2_3/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i5_LC_1_2_3/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i4_LC_1_2_2/ce
Capture Clock    : i2c_cmd_0___i4_LC_1_2_2/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i4_LC_1_2_2/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i2_LC_1_2_1/ce
Capture Clock    : i2c_cmd_0___i2_LC_1_2_1/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i2_LC_1_2_1/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i1_LC_1_2_0/ce
Capture Clock    : i2c_cmd_0___i1_LC_1_2_0/clk
Setup Constraint : 20830p
Path slack       : 9757p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10291
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12755
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__786/I                             Span4Mux_s2_h                  0             10610   9757  RISE       1
I__786/O                             Span4Mux_s2_h                344             10954   9757  RISE       1
I__788/I                             LocalMux                       0             10954   9757  RISE       1
I__788/O                             LocalMux                    1099             12053   9757  RISE       1
I__789/I                             CEMux                          0             12053   9757  RISE       1
I__789/O                             CEMux                        702             12755   9757  RISE       1
i2c_cmd_0___i1_LC_1_2_0/ce           LogicCell40_SEQ_MODE_1000      0             12755   9757  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/ce
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Setup Constraint : 20830p
Path slack       : 9783p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10265
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12729
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1112/I                             LocalMux                       0              3537   9505  RISE       1
I__1112/O                             LocalMux                    1099              4637   9505  RISE       1
I__1116/I                             InMux                          0              4637   9505  RISE       1
I__1116/O                             InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1          LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout        LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__839/I                              LocalMux                       0              6478   9783  RISE       1
I__839/O                              LocalMux                    1099              7577   9783  RISE       1
I__842/I                              InMux                          0              7577   9783  RISE       1
I__842/O                              InMux                        662              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in1    LogicCell40_SEQ_MODE_0000      0              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1179              9418   9783  RISE       3
I__887/I                              Odrv4                          0              9418   9783  RISE       1
I__887/O                              Odrv4                        596             10014   9783  RISE       1
I__888/I                              Span4Mux_s3_h                  0             10014   9783  RISE       1
I__888/O                              Span4Mux_s3_h                397             10411   9783  RISE       1
I__889/I                              Span4Mux_h                     0             10411   9783  RISE       1
I__889/O                              Span4Mux_h                   517             10928   9783  RISE       1
I__890/I                              LocalMux                       0             10928   9783  RISE       1
I__890/O                              LocalMux                    1099             12027   9783  RISE       1
I__891/I                              CEMux                          0             12027   9783  RISE       1
I__891/O                              CEMux                        702             12729   9783  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/ce       LogicCell40_SEQ_MODE_1000      0             12729   9783  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/ce
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Setup Constraint : 20830p
Path slack       : 9783p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10265
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12729
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1112/I                             LocalMux                       0              3537   9505  RISE       1
I__1112/O                             LocalMux                    1099              4637   9505  RISE       1
I__1116/I                             InMux                          0              4637   9505  RISE       1
I__1116/O                             InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1          LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout        LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__839/I                              LocalMux                       0              6478   9783  RISE       1
I__839/O                              LocalMux                    1099              7577   9783  RISE       1
I__842/I                              InMux                          0              7577   9783  RISE       1
I__842/O                              InMux                        662              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in1    LogicCell40_SEQ_MODE_0000      0              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1179              9418   9783  RISE       3
I__887/I                              Odrv4                          0              9418   9783  RISE       1
I__887/O                              Odrv4                        596             10014   9783  RISE       1
I__888/I                              Span4Mux_s3_h                  0             10014   9783  RISE       1
I__888/O                              Span4Mux_s3_h                397             10411   9783  RISE       1
I__889/I                              Span4Mux_h                     0             10411   9783  RISE       1
I__889/O                              Span4Mux_h                   517             10928   9783  RISE       1
I__890/I                              LocalMux                       0             10928   9783  RISE       1
I__890/O                              LocalMux                    1099             12027   9783  RISE       1
I__891/I                              CEMux                          0             12027   9783  RISE       1
I__891/O                              CEMux                        702             12729   9783  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/ce       LogicCell40_SEQ_MODE_1000      0             12729   9783  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/ce
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Setup Constraint : 20830p
Path slack       : 9783p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                           10265
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12729
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1112/I                             LocalMux                       0              3537   9505  RISE       1
I__1112/O                             LocalMux                    1099              4637   9505  RISE       1
I__1116/I                             InMux                          0              4637   9505  RISE       1
I__1116/O                             InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1          LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout        LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__839/I                              LocalMux                       0              6478   9783  RISE       1
I__839/O                              LocalMux                    1099              7577   9783  RISE       1
I__842/I                              InMux                          0              7577   9783  RISE       1
I__842/O                              InMux                        662              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in1    LogicCell40_SEQ_MODE_0000      0              8239   9783  RISE       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1179              9418   9783  RISE       3
I__887/I                              Odrv4                          0              9418   9783  RISE       1
I__887/O                              Odrv4                        596             10014   9783  RISE       1
I__888/I                              Span4Mux_s3_h                  0             10014   9783  RISE       1
I__888/O                              Span4Mux_s3_h                397             10411   9783  RISE       1
I__889/I                              Span4Mux_h                     0             10411   9783  RISE       1
I__889/O                              Span4Mux_h                   517             10928   9783  RISE       1
I__890/I                              LocalMux                       0             10928   9783  RISE       1
I__890/O                              LocalMux                    1099             12027   9783  RISE       1
I__891/I                              CEMux                          0             12027   9783  RISE       1
I__891/O                              CEMux                        702             12729   9783  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/ce       LogicCell40_SEQ_MODE_1000      0             12729   9783  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in3
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Setup Constraint : 20830p
Path slack       : 10009p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            9311
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11775
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                        SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                         DummyBuf                       0              2464   9505  RISE       1
I__1109/O                         DummyBuf                       0              2464   9505  RISE       1
I__1110/I                         Odrv12                         0              2464   9505  RISE       1
I__1110/O                         Odrv12                      1073              3537   9505  RISE       1
I__1112/I                         LocalMux                       0              3537   9505  RISE       1
I__1112/O                         LocalMux                    1099              4637   9505  RISE       1
I__1116/I                         InMux                          0              4637   9505  RISE       1
I__1116/O                         InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1      LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout    LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                          Odrv4                          0              6478   9505  RISE       1
I__838/O                          Odrv4                        596              7074   9505  RISE       1
I__841/I                          LocalMux                       0              7074   9505  RISE       1
I__841/O                          LocalMux                    1099              8173   9505  RISE       1
I__844/I                          InMux                          0              8173   9505  RISE       1
I__844/O                          InMux                        662              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/in1      LogicCell40_SEQ_MODE_0000      0              8835   9505  RISE       1
i2_3_lut_adj_17_LC_5_2_6/lcout    LogicCell40_SEQ_MODE_0000   1179             10014   9505  RISE       2
I__790/I                          LocalMux                       0             10014   9505  RISE       1
I__790/O                          LocalMux                    1099             11113   9505  RISE       1
I__792/I                          InMux                          0             11113  10008  RISE       1
I__792/O                          InMux                        662             11775  10008  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/in3  LogicCell40_SEQ_MODE_1000      0             11775  10008  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i3_LC_2_2_6/ce
Capture Clock    : i2c_cmd_0___i3_LC_2_2_6/clk
Setup Constraint : 20830p
Path slack       : 10101p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            9947
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12411
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                           SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                            DummyBuf                       0              2464   9505  RISE       1
I__1109/O                            DummyBuf                       0              2464   9505  RISE       1
I__1110/I                            Odrv12                         0              2464   9505  RISE       1
I__1110/O                            Odrv12                      1073              3537   9505  RISE       1
I__1112/I                            LocalMux                       0              3537   9505  RISE       1
I__1112/O                            LocalMux                    1099              4637   9505  RISE       1
I__1116/I                            InMux                          0              4637   9505  RISE       1
I__1116/O                            InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1         LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout       LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__838/I                             Odrv4                          0              6478   9505  RISE       1
I__838/O                             Odrv4                        596              7074   9505  RISE       1
I__841/I                             LocalMux                       0              7074   9505  RISE       1
I__841/O                             LocalMux                    1099              8173   9505  RISE       1
I__845/I                             InMux                          0              8173   9757  RISE       1
I__845/O                             InMux                        662              8835   9757  RISE       1
I__846/I                             CascadeMux                     0              8835   9757  RISE       1
I__846/O                             CascadeMux                     0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in2    LogicCell40_SEQ_MODE_0000      0              8835   9757  RISE       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1179             10014   9757  RISE       8
I__784/I                             Odrv4                          0             10014   9757  RISE       1
I__784/O                             Odrv4                        596             10610   9757  RISE       1
I__785/I                             LocalMux                       0             10610  10101  RISE       1
I__785/O                             LocalMux                    1099             11709  10101  RISE       1
I__787/I                             CEMux                          0             11709  10101  RISE       1
I__787/O                             CEMux                        702             12411  10101  RISE       1
i2c_cmd_0___i3_LC_2_2_6/ce           LogicCell40_SEQ_MODE_1000      0             12411  10101  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__903/I                      ClkMux                         0               795  RISE       1
I__903/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_2_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in3
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Setup Constraint : 20830p
Path slack       : 10460p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8251
------------------------------------------   ----- 
End-of-path arrival time (ps)                11324
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__382/I                                LocalMux                       0              3073   6274  RISE       1
I__382/O                                LocalMux                    1099              4172   6274  RISE       1
I__384/I                                InMux                          0              4172   6274  RISE       1
I__384/O                                InMux                        662              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/in1                   LogicCell40_SEQ_MODE_0000      0              4834   6274  RISE       1
i1_2_lut_LC_0_6_3/lcout                 LogicCell40_SEQ_MODE_0000   1179              6013   6274  RISE       2
I__582/I                                LocalMux                       0              6013   6274  RISE       1
I__582/O                                LocalMux                    1099              7112   6274  RISE       1
I__584/I                                InMux                          0              7112   6274  RISE       1
I__584/O                                InMux                        662              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/in3             LogicCell40_SEQ_MODE_0000      0              7775   6274  RISE       1
i2_4_lut_adj_6_LC_0_6_1/ltout           LogicCell40_SEQ_MODE_0000    609              8384   6274  FALL       1
I__207/I                                CascadeMux                     0              8384   6274  FALL       1
I__207/O                                CascadeMux                     0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/in2                LogicCell40_SEQ_MODE_0000      0              8384   6274  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000   1179              9563   6274  RISE       6
I__642/I                                LocalMux                       0              9563   7069  RISE       1
I__642/O                                LocalMux                    1099             10662   7069  RISE       1
I__648/I                                InMux                          0             10662  10460  RISE       1
I__648/O                                InMux                        662             11324  10460  RISE       1
drv_cnt_i0_i0_LC_1_5_1/in3              LogicCell40_SEQ_MODE_1000      0             11324  10460  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i3_LC_1_3_7/ce
Capture Clock    : PWM_duty_i3_LC_1_3_7/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i3_LC_1_3_7/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i3_LC_1_3_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i4_LC_1_3_6/ce
Capture Clock    : PWM_duty_i4_LC_1_3_6/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i4_LC_1_3_6/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i4_LC_1_3_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i7_LC_1_3_5/ce
Capture Clock    : PWM_duty_i7_LC_1_3_5/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i7_LC_1_3_5/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i6_LC_1_3_4/ce
Capture Clock    : PWM_duty_i6_LC_1_3_4/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i6_LC_1_3_4/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i5_LC_1_3_3/ce
Capture Clock    : PWM_duty_i5_LC_1_3_3/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i5_LC_1_3_3/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i5_LC_1_3_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i2_LC_1_3_2/ce
Capture Clock    : PWM_duty_i2_LC_1_3_2/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i2_LC_1_3_2/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i2_LC_1_3_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i1_LC_1_3_1/ce
Capture Clock    : PWM_duty_i1_LC_1_3_1/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i1_LC_1_3_1/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i1_LC_1_3_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i4_LC_1_2_2/lcout
Path End         : PWM_duty_i0_LC_1_3_0/ce
Capture Clock    : PWM_duty_i0_LC_1_3_0/clk
Setup Constraint : 20830p
Path slack       : 10592p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (top|sysclk:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     1682
+ Clock To Q                                  1391
+ Data Path Delay                             8847
------------------------------------------   ----- 
End-of-path arrival time (ps)                11920
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i4_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10592  RISE       2
I__433/I                       LocalMux                       0              3073  10592  RISE       1
I__433/O                       LocalMux                    1099              4172  10592  RISE       1
I__434/I                       InMux                          0              4172  10592  RISE       1
I__434/O                       InMux                        662              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/in1       LogicCell40_SEQ_MODE_0000      0              4834  10592  RISE       1
i1852_2_lut_LC_2_2_0/ltout     LogicCell40_SEQ_MODE_0000    887              5722  10592  FALL       1
I__443/I                       CascadeMux                     0              5722  10592  FALL       1
I__443/O                       CascadeMux                     0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/in2       LogicCell40_SEQ_MODE_0000      0              5722  10592  FALL       1
i1871_4_lut_LC_2_2_1/lcout     LogicCell40_SEQ_MODE_0000   1179              6900  10592  RISE       1
I__509/I                       LocalMux                       0              6900  10592  RISE       1
I__509/O                       LocalMux                    1099              8000  10592  RISE       1
I__510/I                       InMux                          0              8000  10592  RISE       1
I__510/O                       InMux                        662              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/in3          LogicCell40_SEQ_MODE_0000      0              8662  10592  RISE       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000    861              9523  10592  RISE       8
I__506/I                       Odrv4                          0              9523  10592  RISE       1
I__506/O                       Odrv4                        596             10119  10592  RISE       1
I__507/I                       LocalMux                       0             10119  10592  RISE       1
I__507/O                       LocalMux                    1099             11218  10592  RISE       1
I__508/I                       CEMux                          0             11218  10592  RISE       1
I__508/O                       CEMux                        702             11920  10592  RISE       1
PWM_duty_i0_LC_1_3_0/ce        LogicCell40_SEQ_MODE_1000      0             11920  10592  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i0_LC_1_3_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i1_LC_5_3_2/in2
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 11425p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            7643
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10107
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                          DummyBuf                       0              2464   9505  RISE       1
I__1109/O                          DummyBuf                       0              2464   9505  RISE       1
I__1110/I                          Odrv12                         0              2464   9505  RISE       1
I__1110/O                          Odrv12                      1073              3537   9505  RISE       1
I__1111/I                          LocalMux                       0              3537  11425  RISE       1
I__1111/O                          LocalMux                    1099              4637  11425  RISE       1
I__1115/I                          InMux                          0              4637  11425  RISE       1
I__1115/O                          InMux                        662              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/in3    LogicCell40_SEQ_MODE_0000      0              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_0000    861              6160  11425  RISE       4
I__777/I                           Odrv4                          0              6160  11425  RISE       1
I__777/O                           Odrv4                        596              6756  11425  RISE       1
I__779/I                           LocalMux                       0              6756  11425  RISE       1
I__779/O                           LocalMux                    1099              7855  11425  RISE       1
I__783/I                           InMux                          0              7855  11425  RISE       1
I__783/O                           InMux                        662              8517  11425  RISE       1
i29_4_lut_4_lut_LC_5_3_0/in1       LogicCell40_SEQ_MODE_0000      0              8517  11425  RISE       1
i29_4_lut_4_lut_LC_5_3_0/ltout     LogicCell40_SEQ_MODE_0000    887              9405  11425  FALL       1
I__776/I                           CascadeMux                     0              9405  11425  FALL       1
I__776/O                           CascadeMux                     0              9405  11425  FALL       1
i1_4_lut_adj_14_LC_5_3_1/in2       LogicCell40_SEQ_MODE_0000      0              9405  11425  FALL       1
i1_4_lut_adj_14_LC_5_3_1/ltout     LogicCell40_SEQ_MODE_0000    702             10107  11425  RISE       1
I__775/I                           CascadeMux                     0             10107  11425  RISE       1
I__775/O                           CascadeMux                     0             10107  11425  RISE       1
soft_SBADRi_i1_LC_5_3_2/in2        LogicCell40_SEQ_MODE_1000      0             10107  11425  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in2
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Setup Constraint : 20830p
Path slack       : 11559p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6900
------------------------------------------   ---- 
End-of-path arrival time (ps)                9973
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   9572  RISE       4
I__810/I                                  LocalMux                       0              3073   9572  RISE       1
I__810/O                                  LocalMux                    1099              4172   9572  RISE       1
I__812/I                                  InMux                          0              4172   9572  RISE       1
I__812/O                                  InMux                        662              4834   9572  RISE       1
equal_587_i3_2_lut_rep_56_LC_5_1_1/in1    LogicCell40_SEQ_MODE_0000      0              4834   9572  RISE       1
equal_587_i3_2_lut_rep_56_LC_5_1_1/ltout  LogicCell40_SEQ_MODE_0000    887              5722   9572  FALL       1
I__751/I                                  CascadeMux                     0              5722   9572  FALL       1
I__751/O                                  CascadeMux                     0              5722   9572  FALL       1
i36_4_lut_LC_5_1_2/in2                    LogicCell40_SEQ_MODE_0000      0              5722   9572  FALL       1
i36_4_lut_LC_5_1_2/lcout                  LogicCell40_SEQ_MODE_0000   1179              6900   9572  RISE       1
I__742/I                                  LocalMux                       0              6900   9572  RISE       1
I__742/O                                  LocalMux                    1099              8000   9572  RISE       1
I__743/I                                  InMux                          0              8000   9572  RISE       1
I__743/O                                  InMux                        662              8662   9572  RISE       1
i1_4_lut_adj_13_LC_5_2_0/in3              LogicCell40_SEQ_MODE_0000      0              8662   9572  RISE       1
i1_4_lut_adj_13_LC_5_2_0/ltout            LogicCell40_SEQ_MODE_0000    609              9271   9572  FALL       1
I__734/I                                  CascadeMux                     0              9271   9572  FALL       1
I__734/O                                  CascadeMux                     0              9271   9572  FALL       1
i1_4_lut_4_lut_LC_5_2_1/in2               LogicCell40_SEQ_MODE_0000      0              9271   9572  FALL       1
i1_4_lut_4_lut_LC_5_2_1/ltout             LogicCell40_SEQ_MODE_0000    702              9973  11559  RISE       1
I__733/I                                  CascadeMux                     0              9973  11559  RISE       1
I__733/O                                  CascadeMux                     0              9973  11559  RISE       1
i2c_steps_i2_LC_5_2_2/in2                 LogicCell40_SEQ_MODE_1000      0              9973  11559  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i9_LC_1_1_7/ce
Capture Clock    : i2c_cmd_0___i9_LC_1_1_7/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i9_LC_1_1_7/ce            LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i16_LC_1_1_6/ce
Capture Clock    : i2c_cmd_0___i16_LC_1_1_6/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i16_LC_1_1_6/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i15_LC_1_1_5/ce
Capture Clock    : i2c_cmd_0___i15_LC_1_1_5/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i15_LC_1_1_5/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i14_LC_1_1_4/ce
Capture Clock    : i2c_cmd_0___i14_LC_1_1_4/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i14_LC_1_1_4/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i13_LC_1_1_3/ce
Capture Clock    : i2c_cmd_0___i13_LC_1_1_3/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i13_LC_1_1_3/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i12_LC_1_1_2/ce
Capture Clock    : i2c_cmd_0___i12_LC_1_1_2/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i12_LC_1_1_2/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i11_LC_1_1_1/ce
Capture Clock    : i2c_cmd_0___i11_LC_1_1_1/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i11_LC_1_1_1/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_0___i10_LC_1_1_0/ce
Capture Clock    : i2c_cmd_0___i10_LC_1_1_0/clk
Setup Constraint : 20830p
Path slack       : 11598p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                22512

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            8450
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10914
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1114/I                             Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                             Span12Mux_s2_v               278              3815  11598  RISE       1
I__1122/I                             LocalMux                       0              3815  11598  RISE       1
I__1122/O                             LocalMux                    1099              4915  11598  RISE       1
I__1131/I                             InMux                          0              4915  11598  RISE       1
I__1131/O                             InMux                        662              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/in0    LogicCell40_SEQ_MODE_0000      0              5577  11598  RISE       1
i1_2_lut_rep_39_4_lut_LC_6_3_1/ltout  LogicCell40_SEQ_MODE_0000    901              6478  11598  FALL       1
I__990/I                              CascadeMux                     0              6478  11598  FALL       1
I__990/O                              CascadeMux                     0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in2     LogicCell40_SEQ_MODE_0000      0              6478  11598  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout   LogicCell40_SEQ_MODE_0000   1179              7656  11598  RISE       8
I__941/I                              Odrv4                          0              7656  11598  RISE       1
I__941/O                              Odrv4                        596              8252  11598  RISE       1
I__942/I                              Span4Mux_h                     0              8252  11598  RISE       1
I__942/O                              Span4Mux_h                   517              8769  11598  RISE       1
I__943/I                              Span4Mux_s1_v                  0              8769  11598  RISE       1
I__943/O                              Span4Mux_s1_v                344              9113  11598  RISE       1
I__944/I                              LocalMux                       0              9113  11598  RISE       1
I__944/O                              LocalMux                    1099             10212  11598  RISE       1
I__945/I                              CEMux                          0             10212  11598  RISE       1
I__945/O                              CEMux                        702             10914  11598  RISE       1
i2c_cmd_0___i10_LC_1_1_0/ce           LogicCell40_SEQ_MODE_1000      0             10914  11598  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/sr
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Setup Constraint : 20830p
Path slack       : 11770p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            7748
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10212
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                                 SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                                  DummyBuf                       0              2464   9505  RISE       1
I__1109/O                                  DummyBuf                       0              2464   9505  RISE       1
I__1110/I                                  Odrv12                         0              2464   9505  RISE       1
I__1110/O                                  Odrv12                      1073              3537   9505  RISE       1
I__1112/I                                  LocalMux                       0              3537   9505  RISE       1
I__1112/O                                  LocalMux                    1099              4637   9505  RISE       1
I__1116/I                                  InMux                          0              4637   9505  RISE       1
I__1116/O                                  InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1               LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/ltout             LogicCell40_SEQ_MODE_0000    887              6186  11770  FALL       1
I__847/I                                   CascadeMux                     0              6186  11770  FALL       1
I__847/O                                   CascadeMux                     0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in2    LogicCell40_SEQ_MODE_0000      0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7365  11770  RISE       3
I__883/I                                   Odrv4                          0              7365  11770  RISE       1
I__883/O                                   Odrv4                        596              7961  11770  RISE       1
I__884/I                                   Span4Mux_h                     0              7961  11770  RISE       1
I__884/O                                   Span4Mux_h                   517              8477  11770  RISE       1
I__885/I                                   LocalMux                       0              8477  11770  RISE       1
I__885/O                                   LocalMux                    1099              9577  11770  RISE       1
I__886/I                                   SRMux                          0              9577  11770  RISE       1
I__886/O                                   SRMux                        636             10212  11770  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/sr            LogicCell40_SEQ_MODE_1000      0             10212  11770  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/sr
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Setup Constraint : 20830p
Path slack       : 11770p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            7748
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10212
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                                 SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                                  DummyBuf                       0              2464   9505  RISE       1
I__1109/O                                  DummyBuf                       0              2464   9505  RISE       1
I__1110/I                                  Odrv12                         0              2464   9505  RISE       1
I__1110/O                                  Odrv12                      1073              3537   9505  RISE       1
I__1112/I                                  LocalMux                       0              3537   9505  RISE       1
I__1112/O                                  LocalMux                    1099              4637   9505  RISE       1
I__1116/I                                  InMux                          0              4637   9505  RISE       1
I__1116/O                                  InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1               LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/ltout             LogicCell40_SEQ_MODE_0000    887              6186  11770  FALL       1
I__847/I                                   CascadeMux                     0              6186  11770  FALL       1
I__847/O                                   CascadeMux                     0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in2    LogicCell40_SEQ_MODE_0000      0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7365  11770  RISE       3
I__883/I                                   Odrv4                          0              7365  11770  RISE       1
I__883/O                                   Odrv4                        596              7961  11770  RISE       1
I__884/I                                   Span4Mux_h                     0              7961  11770  RISE       1
I__884/O                                   Span4Mux_h                   517              8477  11770  RISE       1
I__885/I                                   LocalMux                       0              8477  11770  RISE       1
I__885/O                                   LocalMux                    1099              9577  11770  RISE       1
I__886/I                                   SRMux                          0              9577  11770  RISE       1
I__886/O                                   SRMux                        636             10212  11770  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/sr            LogicCell40_SEQ_MODE_1000      0             10212  11770  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/sr
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Setup Constraint : 20830p
Path slack       : 11770p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (osc/CLKHF:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                  782
+ Data Path Delay                            7748
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10212
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                                 SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                                  DummyBuf                       0              2464   9505  RISE       1
I__1109/O                                  DummyBuf                       0              2464   9505  RISE       1
I__1110/I                                  Odrv12                         0              2464   9505  RISE       1
I__1110/O                                  Odrv12                      1073              3537   9505  RISE       1
I__1112/I                                  LocalMux                       0              3537   9505  RISE       1
I__1112/O                                  LocalMux                    1099              4637   9505  RISE       1
I__1116/I                                  InMux                          0              4637   9505  RISE       1
I__1116/O                                  InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1               LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/ltout             LogicCell40_SEQ_MODE_0000    887              6186  11770  FALL       1
I__847/I                                   CascadeMux                     0              6186  11770  FALL       1
I__847/O                                   CascadeMux                     0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in2    LogicCell40_SEQ_MODE_0000      0              6186  11770  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000   1179              7365  11770  RISE       3
I__883/I                                   Odrv4                          0              7365  11770  RISE       1
I__883/O                                   Odrv4                        596              7961  11770  RISE       1
I__884/I                                   Span4Mux_h                     0              7961  11770  RISE       1
I__884/O                                   Span4Mux_h                   517              8477  11770  RISE       1
I__885/I                                   LocalMux                       0              8477  11770  RISE       1
I__885/O                                   LocalMux                    1099              9577  11770  RISE       1
I__886/I                                   SRMux                          0              9577  11770  RISE       1
I__886/O                                   SRMux                        636             10212  11770  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/sr            LogicCell40_SEQ_MODE_1000      0             10212  11770  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in2
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Setup Constraint : 20830p
Path slack       : 11797p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6781
------------------------------------------   ---- 
End-of-path arrival time (ps)                9854
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  10181  RISE      24
I__1071/I                      Odrv4                          0              3073  11797  RISE       1
I__1071/O                      Odrv4                        596              3669  11797  RISE       1
I__1088/I                      LocalMux                       0              3669  11797  RISE       1
I__1088/O                      LocalMux                    1099              4768  11797  RISE       1
I__1104/I                      InMux                          0              4768  11797  RISE       1
I__1104/O                      InMux                        662              5430  11797  RISE       1
I__1108/I                      CascadeMux                     0              5430  11797  RISE       1
I__1108/O                      CascadeMux                     0              5430  11797  RISE       1
i1_4_lut_LC_5_3_3/in2          LogicCell40_SEQ_MODE_0000      0              5430  11797  RISE       1
i1_4_lut_LC_5_3_3/lcout        LogicCell40_SEQ_MODE_0000   1179              6609  11797  RISE       1
I__868/I                       Odrv4                          0              6609  11797  RISE       1
I__868/O                       Odrv4                        596              7205  11797  RISE       1
I__869/I                       LocalMux                       0              7205  11797  RISE       1
I__869/O                       LocalMux                    1099              8304  11797  RISE       1
I__870/I                       InMux                          0              8304  11797  RISE       1
I__870/O                       InMux                        662              8967  11797  RISE       1
i1_4_lut_adj_2_LC_6_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8967  11797  RISE       1
i1_4_lut_adj_2_LC_6_2_4/ltout  LogicCell40_SEQ_MODE_0000    887              9854  11797  FALL       1
I__864/I                       CascadeMux                     0              9854  11797  FALL       1
I__864/O                       CascadeMux                     0              9854  11797  FALL       1
i2c_steps_i0_LC_6_2_5/in2      LogicCell40_SEQ_MODE_1000      0              9854  11797  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in0
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Setup Constraint : 20830p
Path slack       : 12035p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6172
------------------------------------------   ---- 
End-of-path arrival time (ps)                9245
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout              LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                                 Odrv4                          0              3073  12036  RISE       1
I__996/O                                 Odrv4                        596              3669  12036  RISE       1
I__1012/I                                Span4Mux_v                     0              3669  12036  RISE       1
I__1012/O                                Span4Mux_v                   596              4265  12036  RISE       1
I__1022/I                                LocalMux                       0              4265  12036  RISE       1
I__1022/O                                LocalMux                    1099              5364  12036  RISE       1
I__1024/I                                InMux                          0              5364  12036  RISE       1
I__1024/O                                InMux                        662              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in3    LogicCell40_SEQ_MODE_0000      0              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000    861              6887  12036  RISE       3
I__795/I                                 Odrv4                          0              6887  12036  RISE       1
I__795/O                                 Odrv4                        596              7483  12036  RISE       1
I__797/I                                 LocalMux                       0              7483  12036  RISE       1
I__797/O                                 LocalMux                    1099              8582  12036  RISE       1
I__800/I                                 InMux                          0              8582  12036  RISE       1
I__800/O                                 InMux                        662              9245  12036  RISE       1
i2c_steps_i2_LC_5_2_2/in0                LogicCell40_SEQ_MODE_1000      0              9245  12036  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i3_LC_4_4_0/sr
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Setup Constraint : 20830p
Path slack       : 12168p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -530
-------------------------------------------   ----- 
End-of-path required time (ps)                21982

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6741
------------------------------------------   ---- 
End-of-path arrival time (ps)                9814
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout              LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                                 Odrv4                          0              3073  12036  RISE       1
I__996/O                                 Odrv4                        596              3669  12036  RISE       1
I__1012/I                                Span4Mux_v                     0              3669  12036  RISE       1
I__1012/O                                Span4Mux_v                   596              4265  12036  RISE       1
I__1022/I                                LocalMux                       0              4265  12036  RISE       1
I__1022/O                                LocalMux                    1099              5364  12036  RISE       1
I__1024/I                                InMux                          0              5364  12036  RISE       1
I__1024/O                                InMux                        662              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in3    LogicCell40_SEQ_MODE_0000      0              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000    861              6887  12036  RISE       3
I__796/I                                 Odrv4                          0              6887  12168  RISE       1
I__796/O                                 Odrv4                        596              7483  12168  RISE       1
I__798/I                                 Span4Mux_v                     0              7483  12168  RISE       1
I__798/O                                 Span4Mux_v                   596              8079  12168  RISE       1
I__801/I                                 LocalMux                       0              8079  12168  RISE       1
I__801/O                                 LocalMux                    1099              9178  12168  RISE       1
I__802/I                                 SRMux                          0              9178  12168  RISE       1
I__802/O                                 SRMux                        636              9814  12168  RISE       1
i2c_steps_i3_LC_4_4_0/sr                 LogicCell40_SEQ_MODE_1000      0              9814  12168  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in1
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Setup Constraint : 20830p
Path slack       : 12207p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6172
------------------------------------------   ---- 
End-of-path arrival time (ps)                9245
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout              LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                                 Odrv4                          0              3073  12036  RISE       1
I__996/O                                 Odrv4                        596              3669  12036  RISE       1
I__1012/I                                Span4Mux_v                     0              3669  12036  RISE       1
I__1012/O                                Span4Mux_v                   596              4265  12036  RISE       1
I__1022/I                                LocalMux                       0              4265  12036  RISE       1
I__1022/O                                LocalMux                    1099              5364  12036  RISE       1
I__1024/I                                InMux                          0              5364  12036  RISE       1
I__1024/O                                InMux                        662              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in3    LogicCell40_SEQ_MODE_0000      0              6026  12036  RISE       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000    861              6887  12036  RISE       3
I__795/I                                 Odrv4                          0              6887  12036  RISE       1
I__795/O                                 Odrv4                        596              7483  12036  RISE       1
I__797/I                                 LocalMux                       0              7483  12036  RISE       1
I__797/O                                 LocalMux                    1099              8582  12036  RISE       1
I__799/I                                 InMux                          0              8582  12208  RISE       1
I__799/O                                 InMux                        662              9245  12208  RISE       1
i2c_steps_i1_LC_5_2_5/in1                LogicCell40_SEQ_MODE_1000      0              9245  12208  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_1_2_4/lcout
Path End         : motor_on_158_LC_2_3_6/in2
Capture Clock    : motor_on_158_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 12287p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6172
------------------------------------------   ---- 
End-of-path arrival time (ps)                9245
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_1_2_4/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       2
I__440/I                        LocalMux                       0              3073  11479  RISE       1
I__440/O                        LocalMux                    1099              4172  11479  RISE       1
I__441/I                        InMux                          0              4172  12287  RISE       1
I__441/O                        InMux                        662              4834  12287  RISE       1
i1_2_lut_adj_21_LC_2_2_3/in1    LogicCell40_SEQ_MODE_0000      0              4834  12287  RISE       1
i1_2_lut_adj_21_LC_2_2_3/ltout  LogicCell40_SEQ_MODE_0000    887              5722  12287  FALL       1
I__432/I                        CascadeMux                     0              5722  12287  FALL       1
I__432/O                        CascadeMux                     0              5722  12287  FALL       1
i4_4_lut_LC_2_2_4/in2           LogicCell40_SEQ_MODE_0000      0              5722  12287  FALL       1
i4_4_lut_LC_2_2_4/lcout         LogicCell40_SEQ_MODE_0000   1179              6900  12287  RISE       2
I__527/I                        LocalMux                       0              6900  12287  RISE       1
I__527/O                        LocalMux                    1099              8000  12287  RISE       1
I__528/I                        InMux                          0              8000  12287  RISE       1
I__528/O                        InMux                        662              8662  12287  RISE       1
i1286_2_lut_LC_2_3_5/in3        LogicCell40_SEQ_MODE_0000      0              8662  12287  RISE       1
i1286_2_lut_LC_2_3_5/ltout      LogicCell40_SEQ_MODE_0000    583              9245  12287  RISE       1
I__526/I                        CascadeMux                     0              9245  12287  RISE       1
I__526/O                        CascadeMux                     0              9245  12287  RISE       1
motor_on_158_LC_2_3_6/in2       LogicCell40_SEQ_MODE_1000      0              9245  12287  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_1_1/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in3
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Setup Constraint : 20830p
Path slack       : 12327p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6384
------------------------------------------   ---- 
End-of-path arrival time (ps)                9457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_1_1/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE       4
I__818/I                          LocalMux                       0              3073  12102  RISE       1
I__818/O                          LocalMux                    1099              4172  12102  RISE       1
I__820/I                          InMux                          0              4172  12102  RISE       1
I__820/O                          InMux                        662              4834  12102  RISE       1
i1293_3_lut_4_lut_LC_6_1_2/in0    LogicCell40_SEQ_MODE_0000      0              4834  12102  RISE       1
i1293_3_lut_4_lut_LC_6_1_2/ltout  LogicCell40_SEQ_MODE_0000    901              5735  12327  FALL       1
I__803/I                          CascadeMux                     0              5735  12327  FALL       1
I__803/O                          CascadeMux                     0              5735  12327  FALL       1
i58_4_lut_LC_6_1_3/in2            LogicCell40_SEQ_MODE_0000      0              5735  12327  FALL       1
i58_4_lut_LC_6_1_3/ltout          LogicCell40_SEQ_MODE_0000    781              6516  12327  FALL       1
I__882/I                          CascadeMux                     0              6516  12327  FALL       1
I__882/O                          CascadeMux                     0              6516  12327  FALL       1
i2_3_lut_LC_6_1_4/in2             LogicCell40_SEQ_MODE_0000      0              6516  12327  FALL       1
i2_3_lut_LC_6_1_4/lcout           LogicCell40_SEQ_MODE_0000   1179              7695  12327  RISE       1
I__862/I                          LocalMux                       0              7695  12327  RISE       1
I__862/O                          LocalMux                    1099              8794  12327  RISE       1
I__863/I                          InMux                          0              8794  12327  RISE       1
I__863/O                          InMux                        662              9457  12327  RISE       1
i2c_steps_i0_LC_6_2_5/in3         LogicCell40_SEQ_MODE_1000      0              9457  12327  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in0
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Setup Constraint : 20830p
Path slack       : 12393p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5814
------------------------------------------   ---- 
End-of-path arrival time (ps)                8887
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                       Odrv4                          0              3073  12327  RISE       1
I__948/O                       Odrv4                        596              3669  12327  RISE       1
I__959/I                       Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                       Span4Mux_h                   517              4185  12327  RISE       1
I__968/I                       LocalMux                       0              4185  12393  RISE       1
I__968/O                       LocalMux                    1099              5285  12393  RISE       1
I__977/I                       InMux                          0              5285  12393  RISE       1
I__977/O                       InMux                        662              5947  12393  RISE       1
i2_3_lut_adj_7_LC_6_2_2/in1    LogicCell40_SEQ_MODE_0000      0              5947  12393  RISE       1
i2_3_lut_adj_7_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179              7126  12393  RISE       2
I__854/I                       LocalMux                       0              7126  12393  RISE       1
I__854/O                       LocalMux                    1099              8225  12393  RISE       1
I__856/I                       InMux                          0              8225  12393  RISE       1
I__856/O                       InMux                        662              8887  12393  RISE       1
i2c_stat_i6_LC_6_1_1/in0       LogicCell40_SEQ_MODE_1000      0              8887  12393  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/in3
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 12553p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6158
------------------------------------------   ---- 
End-of-path arrival time (ps)                9231
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
drv_clk_counter_526__i5_LC_1_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  12552  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  12552  RISE       2
drv_clk_counter_526__i6_LC_1_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  12552  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  12552  RISE       2
drv_clk_counter_526__i7_LC_1_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7179  12552  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8013  12552  RISE       2
drv_clk_counter_526__i8_LC_1_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              8013  12552  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    278              8291  12552  RISE       2
drv_clk_counter_526__i9_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              8291  12552  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    278              8569  12552  RISE       1
I__373/I                                   InMux                          0              8569  12552  RISE       1
I__373/O                                   InMux                        662              9231  12552  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/in3      LogicCell40_SEQ_MODE_1000      0              9231  12552  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in1
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Setup Constraint : 20830p
Path slack       : 12565p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5814
------------------------------------------   ---- 
End-of-path arrival time (ps)                8887
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                              Odrv4                          0              3073  12327  RISE       1
I__948/O                              Odrv4                        596              3669  12327  RISE       1
I__959/I                              Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                              Span4Mux_h                   517              4185  12327  RISE       1
I__968/I                              LocalMux                       0              4185  12393  RISE       1
I__968/O                              LocalMux                    1099              5285  12393  RISE       1
I__976/I                              InMux                          0              5285  12565  RISE       1
I__976/O                              InMux                        662              5947  12565  RISE       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/in1    LogicCell40_SEQ_MODE_0000      0              5947  12565  RISE       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/lcout  LogicCell40_SEQ_MODE_0000   1179              7126  12565  RISE       1
I__860/I                              LocalMux                       0              7126  12565  RISE       1
I__860/O                              LocalMux                    1099              8225  12565  RISE       1
I__861/I                              InMux                          0              8225  12565  RISE       1
I__861/O                              InMux                        662              8887  12565  RISE       1
i2c_stat_i6_LC_6_1_1/in1              LogicCell40_SEQ_MODE_1000      0              8887  12565  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i6_LC_1_2_4/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in0
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 12618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5589
------------------------------------------   ---- 
End-of-path arrival time (ps)                8662
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i6_LC_1_2_4/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  11479  RISE       2
I__440/I                        LocalMux                       0              3073  11479  RISE       1
I__440/O                        LocalMux                    1099              4172  11479  RISE       1
I__441/I                        InMux                          0              4172  12287  RISE       1
I__441/O                        InMux                        662              4834  12287  RISE       1
i1_2_lut_adj_21_LC_2_2_3/in1    LogicCell40_SEQ_MODE_0000      0              4834  12287  RISE       1
i1_2_lut_adj_21_LC_2_2_3/ltout  LogicCell40_SEQ_MODE_0000    887              5722  12287  FALL       1
I__432/I                        CascadeMux                     0              5722  12287  FALL       1
I__432/O                        CascadeMux                     0              5722  12287  FALL       1
i4_4_lut_LC_2_2_4/in2           LogicCell40_SEQ_MODE_0000      0              5722  12287  FALL       1
i4_4_lut_LC_2_2_4/lcout         LogicCell40_SEQ_MODE_0000   1179              6900  12287  RISE       2
I__527/I                        LocalMux                       0              6900  12287  RISE       1
I__527/O                        LocalMux                    1099              8000  12287  RISE       1
I__529/I                        InMux                          0              8000  12618  RISE       1
I__529/O                        InMux                        662              8662  12618  RISE       1
cmd_decoded_156_LC_2_3_2/in0    LogicCell40_SEQ_MODE_1000      0              8662  12618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in0
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Setup Constraint : 20830p
Path slack       : 12631p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5576
------------------------------------------   ---- 
End-of-path arrival time (ps)                8649
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                       Odrv4                          0              3073  12036  RISE       1
I__996/O                       Odrv4                        596              3669  12036  RISE       1
I__1012/I                      Span4Mux_v                     0              3669  12036  RISE       1
I__1012/O                      Span4Mux_v                   596              4265  12036  RISE       1
I__1022/I                      LocalMux                       0              4265  12036  RISE       1
I__1022/O                      LocalMux                    1099              5364  12036  RISE       1
I__1025/I                      InMux                          0              5364  12632  RISE       1
I__1025/O                      InMux                        662              6026  12632  RISE       1
i1_3_lut_4_lut_LC_4_3_3/in3    LogicCell40_SEQ_MODE_0000      0              6026  12632  RISE       1
i1_3_lut_4_lut_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_0000    861              6887  12632  RISE       1
I__703/I                       LocalMux                       0              6887  12632  RISE       1
I__703/O                       LocalMux                    1099              7986  12632  RISE       1
I__704/I                       InMux                          0              7986  12632  RISE       1
I__704/O                       InMux                        662              8649  12632  RISE       1
soft_SBADRi_i0_LC_4_2_0/in0    LogicCell40_SEQ_MODE_1000      0              8649  12632  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i2_LC_6_4_5/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in3
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 12738p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5973
------------------------------------------   ---- 
End-of-path arrival time (ps)                9046
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i2_LC_6_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12738  RISE       2
I__915/I                            Odrv4                          0              3073  12738  RISE       1
I__915/O                            Odrv4                        596              3669  12738  RISE       1
I__917/I                            LocalMux                       0              3669  12738  RISE       1
I__917/O                            LocalMux                    1099              4768  12738  RISE       1
I__919/I                            InMux                          0              4768  12738  RISE       1
I__919/O                            InMux                        662              5430  12738  RISE       1
i2_2_lut_3_lut_LC_6_3_3/in3         LogicCell40_SEQ_MODE_0000      0              5430  12738  RISE       1
i2_2_lut_3_lut_LC_6_3_3/lcout       LogicCell40_SEQ_MODE_0000    861              6291  12738  RISE       1
I__937/I                            Odrv4                          0              6291  12738  RISE       1
I__937/O                            Odrv4                        596              6887  12738  RISE       1
I__938/I                            Span4Mux_s3_h                  0              6887  12738  RISE       1
I__938/O                            Span4Mux_s3_h                397              7284  12738  RISE       1
I__939/I                            LocalMux                       0              7284  12738  RISE       1
I__939/O                            LocalMux                    1099              8384  12738  RISE       1
I__940/I                            InMux                          0              8384  12738  RISE       1
I__940/O                            InMux                        662              9046  12738  RISE       1
cmd_decoded_156_LC_2_3_2/in3        LogicCell40_SEQ_MODE_1000      0              9046  12738  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/in3
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Setup Constraint : 20830p
Path slack       : 12831p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5880
------------------------------------------   ---- 
End-of-path arrival time (ps)                8953
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
drv_clk_counter_526__i5_LC_1_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  12552  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  12552  RISE       2
drv_clk_counter_526__i6_LC_1_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  12552  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  12552  RISE       2
drv_clk_counter_526__i7_LC_1_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7179  12552  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8013  12552  RISE       2
drv_clk_counter_526__i8_LC_1_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              8013  12552  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    278              8291  12552  RISE       2
I__374/I                                   InMux                          0              8291  12830  RISE       1
I__374/O                                   InMux                        662              8953  12830  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              8953  12830  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBDATi_i2_LC_4_2_7/in2
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Setup Constraint : 20830p
Path slack       : 12842p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6345
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8809
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                          DummyBuf                       0              2464   9505  RISE       1
I__1109/O                          DummyBuf                       0              2464   9505  RISE       1
I__1110/I                          Odrv12                         0              2464   9505  RISE       1
I__1110/O                          Odrv12                      1073              3537   9505  RISE       1
I__1111/I                          LocalMux                       0              3537  11425  RISE       1
I__1111/O                          LocalMux                    1099              4637  11425  RISE       1
I__1115/I                          InMux                          0              4637  11425  RISE       1
I__1115/O                          InMux                        662              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/in3    LogicCell40_SEQ_MODE_0000      0              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_0000    861              6160  11425  RISE       4
I__778/I                           LocalMux                       0              6160  12843  RISE       1
I__778/O                           LocalMux                    1099              7259  12843  RISE       1
I__780/I                           InMux                          0              7259  12843  RISE       1
I__780/O                           InMux                        662              7921  12843  RISE       1
i28_4_lut_4_lut_LC_4_2_6/in1       LogicCell40_SEQ_MODE_0000      0              7921  12843  RISE       1
i28_4_lut_4_lut_LC_4_2_6/ltout     LogicCell40_SEQ_MODE_0000    887              8809  12843  FALL       1
I__714/I                           CascadeMux                     0              8809  12843  FALL       1
I__714/O                           CascadeMux                     0              8809  12843  FALL       1
hard_SBDATi_i2_LC_4_2_7/in2        LogicCell40_SEQ_MODE_1000      0              8809  12843  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i2_LC_4_2_3/in2
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 12842p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6345
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8809
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                          DummyBuf                       0              2464   9505  RISE       1
I__1109/O                          DummyBuf                       0              2464   9505  RISE       1
I__1110/I                          Odrv12                         0              2464   9505  RISE       1
I__1110/O                          Odrv12                      1073              3537   9505  RISE       1
I__1111/I                          LocalMux                       0              3537  11425  RISE       1
I__1111/O                          LocalMux                    1099              4637  11425  RISE       1
I__1115/I                          InMux                          0              4637  11425  RISE       1
I__1115/O                          InMux                        662              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/in3    LogicCell40_SEQ_MODE_0000      0              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_0000    861              6160  11425  RISE       4
I__778/I                           LocalMux                       0              6160  12843  RISE       1
I__778/O                           LocalMux                    1099              7259  12843  RISE       1
I__781/I                           InMux                          0              7259  12843  RISE       1
I__781/O                           InMux                        662              7921  12843  RISE       1
i28_4_lut_LC_4_2_2/in1             LogicCell40_SEQ_MODE_0000      0              7921  12843  RISE       1
i28_4_lut_LC_4_2_2/ltout           LogicCell40_SEQ_MODE_0000    887              8809  12843  FALL       1
I__669/I                           CascadeMux                     0              8809  12843  FALL       1
I__669/O                           CascadeMux                     0              8809  12843  FALL       1
soft_SBADRi_i2_LC_4_2_3/in2        LogicCell40_SEQ_MODE_1000      0              8809  12843  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in3
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Setup Constraint : 20830p
Path slack       : 12897p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5814
------------------------------------------   ---- 
End-of-path arrival time (ps)                8887
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout    LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                       Odrv4                          0              3073  12327  RISE       1
I__948/O                       Odrv4                        596              3669  12327  RISE       1
I__959/I                       Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                       Span4Mux_h                   517              4185  12327  RISE       1
I__968/I                       LocalMux                       0              4185  12393  RISE       1
I__968/O                       LocalMux                    1099              5285  12393  RISE       1
I__977/I                       InMux                          0              5285  12393  RISE       1
I__977/O                       InMux                        662              5947  12393  RISE       1
i2_3_lut_adj_7_LC_6_2_2/in1    LogicCell40_SEQ_MODE_0000      0              5947  12393  RISE       1
i2_3_lut_adj_7_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000   1179              7126  12393  RISE       2
I__853/I                       LocalMux                       0              7126  12897  RISE       1
I__853/O                       LocalMux                    1099              8225  12897  RISE       1
I__855/I                       InMux                          0              8225  12897  RISE       1
I__855/O                       InMux                        662              8887  12897  RISE       1
i2c_stat_i2_LC_6_2_7/in3       LogicCell40_SEQ_MODE_1000      0              8887  12897  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_steps_i0_LC_6_2_5/in1
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Setup Constraint : 20830p
Path slack       : 12935p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6053
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8517
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                  SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                   DummyBuf                       0              2464   9505  RISE       1
I__1109/O                   DummyBuf                       0              2464   9505  RISE       1
I__1110/I                   Odrv12                         0              2464   9505  RISE       1
I__1110/O                   Odrv12                      1073              3537   9505  RISE       1
I__1114/I                   Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                   Span12Mux_s2_v               278              3815  11598  RISE       1
I__1121/I                   LocalMux                       0              3815  12935  RISE       1
I__1121/O                   LocalMux                    1099              4915  12935  RISE       1
I__1129/I                   InMux                          0              4915  12935  RISE       1
I__1129/O                   InMux                        662              5577  12935  RISE       1
I__1139/I                   CascadeMux                     0              5577  12935  RISE       1
I__1139/O                   CascadeMux                     0              5577  12935  RISE       1
i1863_4_lut_LC_6_2_1/in2    LogicCell40_SEQ_MODE_0000      0              5577  12935  RISE       1
i1863_4_lut_LC_6_2_1/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12935  RISE       1
I__865/I                    LocalMux                       0              6756  12935  RISE       1
I__865/O                    LocalMux                    1099              7855  12935  RISE       1
I__866/I                    InMux                          0              7855  12935  RISE       1
I__866/O                    InMux                        662              8517  12935  RISE       1
i2c_steps_i0_LC_6_2_5/in1   LogicCell40_SEQ_MODE_1000      0              8517  12935  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_stat_i2_LC_6_2_7/in1
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Setup Constraint : 20830p
Path slack       : 12935p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           6053
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8517
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                      SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                       DummyBuf                       0              2464   9505  RISE       1
I__1109/O                       DummyBuf                       0              2464   9505  RISE       1
I__1110/I                       Odrv12                         0              2464   9505  RISE       1
I__1110/O                       Odrv12                      1073              3537   9505  RISE       1
I__1114/I                       Span12Mux_s2_v                 0              3537  11598  RISE       1
I__1114/O                       Span12Mux_s2_v               278              3815  11598  RISE       1
I__1121/I                       LocalMux                       0              3815  12935  RISE       1
I__1121/O                       LocalMux                    1099              4915  12935  RISE       1
I__1130/I                       InMux                          0              4915  12935  RISE       1
I__1130/O                       InMux                        662              5577  12935  RISE       1
mux_55_i3_3_lut_LC_6_2_0/in1    LogicCell40_SEQ_MODE_0000      0              5577  12935  RISE       1
mux_55_i3_3_lut_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_0000   1179              6756  12935  RISE       1
I__858/I                        LocalMux                       0              6756  12935  RISE       1
I__858/O                        LocalMux                    1099              7855  12935  RISE       1
I__859/I                        InMux                          0              7855  12935  RISE       1
I__859/O                        InMux                        662              8517  12935  RISE       1
i2c_stat_i2_LC_6_2_7/in1        LogicCell40_SEQ_MODE_1000      0              8517  12935  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in1
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Setup Constraint : 20830p
Path slack       : 13015p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5364
------------------------------------------   ---- 
End-of-path arrival time (ps)                8437
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1031/I                          Odrv4                          0              3073  13016  RISE       1
I__1031/O                          Odrv4                        596              3669  13016  RISE       1
I__1045/I                          LocalMux                       0              3669  13016  RISE       1
I__1045/O                          LocalMux                    1099              4768  13016  RISE       1
I__1063/I                          InMux                          0              4768  13016  RISE       1
I__1063/O                          InMux                        662              5430  13016  RISE       1
i1844_2_lut_rep_55_LC_5_4_4/in0    LogicCell40_SEQ_MODE_0000      0              5430  13016  RISE       1
i1844_2_lut_rep_55_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000   1245              6675  13016  RISE       1
I__836/I                           LocalMux                       0              6675  13016  RISE       1
I__836/O                           LocalMux                    1099              7775  13016  RISE       1
I__837/I                           InMux                          0              7775  13016  RISE       1
I__837/O                           InMux                        662              8437  13016  RISE       1
hard_SBDATi_i7_LC_5_3_5/in1        LogicCell40_SEQ_MODE_1000      0              8437  13016  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : i2c_steps_i3_LC_4_4_0/in0
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Setup Constraint : 20830p
Path slack       : 13041p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           5775
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8239
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                      SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                       DummyBuf                       0              2464   9505  RISE       1
I__1109/O                       DummyBuf                       0              2464   9505  RISE       1
I__1110/I                       Odrv12                         0              2464   9505  RISE       1
I__1110/O                       Odrv12                      1073              3537   9505  RISE       1
I__1112/I                       LocalMux                       0              3537   9505  RISE       1
I__1112/O                       LocalMux                    1099              4637   9505  RISE       1
I__1116/I                       InMux                          0              4637   9505  RISE       1
I__1116/O                       InMux                        662              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/in1    LogicCell40_SEQ_MODE_0000      0              5299   9505  RISE       1
i2_3_lut_rep_43_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179              6478   9505  RISE       4
I__840/I                        LocalMux                       0              6478  13041  RISE       1
I__840/O                        LocalMux                    1099              7577  13041  RISE       1
I__843/I                        InMux                          0              7577  13041  RISE       1
I__843/O                        InMux                        662              8239  13041  RISE       1
i2c_steps_i3_LC_4_4_0/in0       LogicCell40_SEQ_MODE_1000      0              8239  13041  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/in3
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Setup Constraint : 20830p
Path slack       : 13109p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5602
------------------------------------------   ---- 
End-of-path arrival time (ps)                8675
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
drv_clk_counter_526__i5_LC_1_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  12552  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  12552  RISE       2
drv_clk_counter_526__i6_LC_1_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  12552  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  12552  RISE       2
drv_clk_counter_526__i7_LC_1_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              7179  12552  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/carryout  LogicCell40_SEQ_MODE_1000    278              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              7457  12552  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout             ICE_CARRY_IN_MUX             556              8013  12552  RISE       2
I__375/I                                   InMux                          0              8013  13108  RISE       1
I__375/O                                   InMux                        662              8675  13108  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/in3       LogicCell40_SEQ_MODE_1000      0              8675  13108  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i1_LC_5_3_2/in0
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 13227p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4980
------------------------------------------   ---- 
End-of-path arrival time (ps)                8053
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1031/I                       Odrv4                          0              3073  13016  RISE       1
I__1031/O                       Odrv4                        596              3669  13016  RISE       1
I__1045/I                       LocalMux                       0              3669  13016  RISE       1
I__1045/O                       LocalMux                    1099              4768  13016  RISE       1
I__1062/I                       InMux                          0              4768  13228  RISE       1
I__1062/O                       InMux                        662              5430  13228  RISE       1
i1_2_lut_rep_44_LC_5_4_7/in3    LogicCell40_SEQ_MODE_0000      0              5430  13228  RISE       1
i1_2_lut_rep_44_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000    861              6291  13228  RISE       1
I__834/I                        LocalMux                       0              6291  13228  RISE       1
I__834/O                        LocalMux                    1099              7390  13228  RISE       1
I__835/I                        InMux                          0              7390  13228  RISE       1
I__835/O                        InMux                        662              8053  13228  RISE       1
soft_SBADRi_i1_LC_5_3_2/in0     LogicCell40_SEQ_MODE_1000      0              8053  13228  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in1
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Setup Constraint : 20830p
Path slack       : 13399p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4980
------------------------------------------   ---- 
End-of-path arrival time (ps)                8053
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                           Odrv4                          0              3073  12036  RISE       1
I__996/O                           Odrv4                        596              3669  12036  RISE       1
I__1011/I                          LocalMux                       0              3669  13400  RISE       1
I__1011/O                          LocalMux                    1099              4768  13400  RISE       1
I__1019/I                          InMux                          0              4768  13400  RISE       1
I__1019/O                          InMux                        662              5430  13400  RISE       1
i1256_2_lut_rep_53_LC_4_2_1/in3    LogicCell40_SEQ_MODE_0000      0              5430  13400  RISE       1
i1256_2_lut_rep_53_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_0000    861              6291  13400  RISE       2
I__725/I                           LocalMux                       0              6291  13400  RISE       1
I__725/O                           LocalMux                    1099              7390  13400  RISE       1
I__727/I                           InMux                          0              7390  13400  RISE       1
I__727/O                           InMux                        662              8053  13400  RISE       1
soft_SBADRi_i0_LC_4_2_0/in1        LogicCell40_SEQ_MODE_1000      0              8053  13400  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in1
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 13399p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4980
------------------------------------------   ---- 
End-of-path arrival time (ps)                8053
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout        LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__996/I                           Odrv4                          0              3073  12036  RISE       1
I__996/O                           Odrv4                        596              3669  12036  RISE       1
I__1011/I                          LocalMux                       0              3669  13400  RISE       1
I__1011/O                          LocalMux                    1099              4768  13400  RISE       1
I__1019/I                          InMux                          0              4768  13400  RISE       1
I__1019/O                          InMux                        662              5430  13400  RISE       1
i1256_2_lut_rep_53_LC_4_2_1/in3    LogicCell40_SEQ_MODE_0000      0              5430  13400  RISE       1
i1256_2_lut_rep_53_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_0000    861              6291  13400  RISE       2
I__726/I                           LocalMux                       0              6291  13400  RISE       1
I__726/O                           LocalMux                    1099              7390  13400  RISE       1
I__728/I                           InMux                          0              7390  13400  RISE       1
I__728/O                           InMux                        662              8053  13400  RISE       1
hard_SBDATi_i4_LC_4_2_5/in1        LogicCell40_SEQ_MODE_1000      0              8053  13400  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in1
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Setup Constraint : 20830p
Path slack       : 13611p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout       LogicCell40_SEQ_MODE_1000   1391              3073  10181  RISE      24
I__1069/I                         LocalMux                       0              3073  10393  RISE       1
I__1069/O                         LocalMux                    1099              4172  10393  RISE       1
I__1085/I                         InMux                          0              4172  10407  RISE       1
I__1085/O                         InMux                        662              4834  10407  RISE       1
i1279_2_lut_3_lut_LC_5_1_4/in0    LogicCell40_SEQ_MODE_0000      0              4834  10407  RISE       1
i1279_2_lut_3_lut_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_0000   1245              6079  10407  RISE       2
I__736/I                          LocalMux                       0              6079  13612  RISE       1
I__736/O                          LocalMux                    1099              7179  13612  RISE       1
I__738/I                          InMux                          0              7179  13612  RISE       1
I__738/O                          InMux                        662              7841  13612  RISE       1
soft_SBADRi_i3_LC_4_1_1/in1       LogicCell40_SEQ_MODE_1000      0              7841  13612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i0_LC_4_2_0/in3
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Setup Constraint : 20830p
Path slack       : 13863p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           5457
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7921
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                         SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                          DummyBuf                       0              2464   9505  RISE       1
I__1109/O                          DummyBuf                       0              2464   9505  RISE       1
I__1110/I                          Odrv12                         0              2464   9505  RISE       1
I__1110/O                          Odrv12                      1073              3537   9505  RISE       1
I__1111/I                          LocalMux                       0              3537  11425  RISE       1
I__1111/O                          LocalMux                    1099              4637  11425  RISE       1
I__1115/I                          InMux                          0              4637  11425  RISE       1
I__1115/O                          InMux                        662              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/in3    LogicCell40_SEQ_MODE_0000      0              5299  11425  RISE       1
i1241_2_lut_rep_54_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_0000    861              6160  11425  RISE       4
I__778/I                           LocalMux                       0              6160  12843  RISE       1
I__778/O                           LocalMux                    1099              7259  12843  RISE       1
I__782/I                           InMux                          0              7259  13862  RISE       1
I__782/O                           InMux                        662              7921  13862  RISE       1
soft_SBADRi_i0_LC_4_2_0/in3        LogicCell40_SEQ_MODE_1000      0              7921  13862  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/in3
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Setup Constraint : 20830p
Path slack       : 13943p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
drv_clk_counter_526__i5_LC_1_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  12552  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  12552  RISE       2
drv_clk_counter_526__i6_LC_1_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  12552  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  12552  RISE       2
I__376/I                                   InMux                          0              7179  13943  RISE       1
I__376/O                                   InMux                        662              7841  13943  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/in3       LogicCell40_SEQ_MODE_1000      0              7841  13943  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/in3
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Setup Constraint : 20830p
Path slack       : 13943p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_1_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_1_4_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_1_4_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_1_4_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_1_4_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
PWM_cnt__i5_LC_1_4_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  13943  RISE       1
PWM_cnt__i5_LC_1_4_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  13943  RISE       2
PWM_cnt__i6_LC_1_4_6/carryin   LogicCell40_SEQ_MODE_1000      0              6900  13943  RISE       1
PWM_cnt__i6_LC_1_4_6/carryout  LogicCell40_SEQ_MODE_1000    278              7179  13943  RISE       1
I__314/I                       InMux                          0              7179  13943  RISE       1
I__314/O                       InMux                        662              7841  13943  RISE       1
PWM_cnt__i7_LC_1_4_7/in3       LogicCell40_SEQ_MODE_1000      0              7841  13943  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in3
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Setup Constraint : 20830p
Path slack       : 13943p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4768
------------------------------------------   ---- 
End-of-path arrival time (ps)                7841
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__992/I                     LocalMux                       0              3073  10499  RISE       1
I__992/O                     LocalMux                    1099              4172  10499  RISE       1
I__1002/I                    InMux                          0              4172  13943  RISE       1
I__1002/O                    InMux                        662              4834  13943  RISE       1
i1240_2_lut_LC_5_2_3/in0     LogicCell40_SEQ_MODE_0000      0              4834  13943  RISE       1
i1240_2_lut_LC_5_2_3/lcout   LogicCell40_SEQ_MODE_0000   1245              6079  13943  RISE       1
I__731/I                     LocalMux                       0              6079  13943  RISE       1
I__731/O                     LocalMux                    1099              7179  13943  RISE       1
I__732/I                     InMux                          0              7179  13943  RISE       1
I__732/O                     InMux                        662              7841  13943  RISE       1
i2c_steps_i2_LC_5_2_2/in3    LogicCell40_SEQ_MODE_1000      0              7841  13943  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_1/lcout
Path End         : I2C_1/ADRI3
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 13965p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2219
------------------------------------------   ----- 
End-of-path required time (ps)               20296

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3258
------------------------------------------   ---- 
End-of-path arrival time (ps)                6331
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  13965  RISE       2
I__695/I                       Odrv12                         0              3073  13965  RISE       1
I__695/O                       Odrv12                      1073              4146  13965  RISE       1
I__697/I                       Span12Mux_s4_h                 0              4146  13965  RISE       1
I__697/O                       Span12Mux_s4_h               424              4569  13965  RISE       1
I__699/I                       LocalMux                       0              4569  13965  RISE       1
I__699/O                       LocalMux                    1099              5669  13965  RISE       1
I__700/I                       InMux                          0              5669  13965  RISE       1
I__700/O                       InMux                        662              6331  13965  RISE       1
I__701/I                       DummyBuf                       0              6331  13965  RISE       1
I__701/O                       DummyBuf                       0              6331  13965  RISE       1
I2C_1/ADRI3                    SB_I2C_FIFO                    0              6331  13965  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_3_2/lcout
Path End         : I2C_1/ADRI1
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14070p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2195
------------------------------------------   ----- 
End-of-path required time (ps)               20321

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3178
------------------------------------------   ---- 
End-of-path arrival time (ps)                6251
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14069  RISE       3
I__766/I                       Odrv4                          0              3073  14069  RISE       1
I__766/O                       Odrv4                        596              3669  14069  RISE       1
I__769/I                       Span4Mux_h                     0              3669  14069  RISE       1
I__769/O                       Span4Mux_h                   517              4185  14069  RISE       1
I__771/I                       Span4Mux_s1_h                  0              4185  14069  RISE       1
I__771/O                       Span4Mux_s1_h                305              4490  14069  RISE       1
I__772/I                       LocalMux                       0              4490  14069  RISE       1
I__772/O                       LocalMux                    1099              5589  14069  RISE       1
I__773/I                       InMux                          0              5589  14069  RISE       1
I__773/O                       InMux                        662              6251  14069  RISE       1
I__774/I                       DummyBuf                       0              6251  14069  RISE       1
I__774/O                       DummyBuf                       0              6251  14069  RISE       1
I2C_1/ADRI1                    SB_I2C_FIFO                    0              6251  14069  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/in3
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Setup Constraint : 20830p
Path slack       : 14221p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4490
------------------------------------------   ---- 
End-of-path arrival time (ps)                7563
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_1_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_1_4_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_1_4_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_1_4_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_1_4_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
PWM_cnt__i5_LC_1_4_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  13943  RISE       1
PWM_cnt__i5_LC_1_4_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  13943  RISE       2
I__315/I                       InMux                          0              6900  14221  RISE       1
I__315/O                       InMux                        662              7563  14221  RISE       1
PWM_cnt__i6_LC_1_4_6/in3       LogicCell40_SEQ_MODE_1000      0              7563  14221  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/in3
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Setup Constraint : 20830p
Path slack       : 14221p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4490
------------------------------------------   ---- 
End-of-path arrival time (ps)                7563
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
drv_clk_counter_526__i5_LC_1_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              6622  12552  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    278              6900  12552  RISE       2
I__381/I                                   InMux                          0              6900  14221  RISE       1
I__381/O                                   InMux                        662              7563  14221  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/in3       LogicCell40_SEQ_MODE_1000      0              7563  14221  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBDATi_i4_LC_4_2_5/in2
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 14353p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           4715
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7179
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                      SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                       DummyBuf                       0              2464   9505  RISE       1
I__1109/O                       DummyBuf                       0              2464   9505  RISE       1
I__1110/I                       Odrv12                         0              2464   9505  RISE       1
I__1110/O                       Odrv12                      1073              3537   9505  RISE       1
I__1113/I                       Sp12to4                        0              3537  11611  RISE       1
I__1113/O                       Sp12to4                      596              4133  11611  RISE       1
I__1120/I                       Span4Mux_s2_v                  0              4133  11611  RISE       1
I__1120/O                       Span4Mux_s2_v                437              4570  11611  RISE       1
I__1125/I                       LocalMux                       0              4570  14352  RISE       1
I__1125/O                       LocalMux                    1099              5670  14352  RISE       1
I__1135/I                       InMux                          0              5670  14352  RISE       1
I__1135/O                       InMux                        662              6332  14352  RISE       1
i29_3_lut_4_lut_LC_4_2_4/in0    LogicCell40_SEQ_MODE_0000      0              6332  14352  RISE       1
i29_3_lut_4_lut_LC_4_2_4/ltout  LogicCell40_SEQ_MODE_0000    848              7179  14352  RISE       1
I__724/I                        CascadeMux                     0              7179  14352  RISE       1
I__724/O                        CascadeMux                     0              7179  14352  RISE       1
hard_SBDATi_i4_LC_4_2_5/in2     LogicCell40_SEQ_MODE_1000      0              7179  14352  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_0/lcout
Path End         : I2C_1/ADRI0
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14397p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2212
------------------------------------------   ----- 
End-of-path required time (ps)               20304

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14397  RISE       2
I__670/I                       Odrv12                         0              3073  14397  RISE       1
I__670/O                       Odrv12                      1073              4146  14397  RISE       1
I__672/I                       LocalMux                       0              4146  14397  RISE       1
I__672/O                       LocalMux                    1099              5245  14397  RISE       1
I__674/I                       InMux                          0              5245  14397  RISE       1
I__674/O                       InMux                        662              5907  14397  RISE       1
I__676/I                       DummyBuf                       0              5907  14397  RISE       1
I__676/O                       DummyBuf                       0              5907  14397  RISE       1
I2C_1/ADRI0                    SB_I2C_FIFO                    0              5907  14397  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_4_2_3/lcout
Path End         : I2C_1/ADRI2
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14426p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2183
------------------------------------------   ----- 
End-of-path required time (ps)               20333

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14425  RISE       3
I__662/I                       Odrv12                         0              3073  14425  RISE       1
I__662/O                       Odrv12                      1073              4146  14425  RISE       1
I__665/I                       LocalMux                       0              4146  14425  RISE       1
I__665/O                       LocalMux                    1099              5245  14425  RISE       1
I__667/I                       InMux                          0              5245  14425  RISE       1
I__667/O                       InMux                        662              5907  14425  RISE       1
I__668/I                       DummyBuf                       0              5907  14425  RISE       1
I__668/O                       DummyBuf                       0              5907  14425  RISE       1
I2C_1/ADRI2                    SB_I2C_FIFO                    0              5907  14425  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i3_LC_4_1_1/in2
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Setup Constraint : 20830p
Path slack       : 14432p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           4755
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7219
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1113/I                             Sp12to4                        0              3537  11611  RISE       1
I__1113/O                             Sp12to4                      596              4133  11611  RISE       1
I__1120/I                             Span4Mux_s2_v                  0              4133  11611  RISE       1
I__1120/O                             Span4Mux_s2_v                437              4570  11611  RISE       1
I__1126/I                             LocalMux                       0              4570  14432  RISE       1
I__1126/O                             LocalMux                    1099              5670  14432  RISE       1
I__1136/I                             InMux                          0              5670  14432  RISE       1
I__1136/O                             InMux                        662              6332  14432  RISE       1
i1_2_lut_3_lut_adj_12_LC_4_1_0/in1    LogicCell40_SEQ_MODE_0000      0              6332  14432  RISE       1
i1_2_lut_3_lut_adj_12_LC_4_1_0/ltout  LogicCell40_SEQ_MODE_0000    887              7219  14432  FALL       1
I__702/I                              CascadeMux                     0              7219  14432  FALL       1
I__702/O                              CascadeMux                     0              7219  14432  FALL       1
soft_SBADRi_i3_LC_4_1_1/in2           LogicCell40_SEQ_MODE_1000      0              7219  14432  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/in3
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Setup Constraint : 20830p
Path slack       : 14500p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4211
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_1_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_1_4_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_1_4_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
PWM_cnt__i4_LC_1_4_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  13943  RISE       1
PWM_cnt__i4_LC_1_4_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  13943  RISE       2
I__316/I                       InMux                          0              6622  14499  RISE       1
I__316/O                       InMux                        662              7284  14499  RISE       1
PWM_cnt__i5_LC_1_4_5/in3       LogicCell40_SEQ_MODE_1000      0              7284  14499  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/in3
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Setup Constraint : 20830p
Path slack       : 14500p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4211
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
drv_clk_counter_526__i4_LC_1_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              6344  12552  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    278              6622  12552  RISE       2
I__386/I                                   InMux                          0              6622  14499  RISE       1
I__386/O                                   InMux                        662              7284  14499  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/in3       LogicCell40_SEQ_MODE_1000      0              7284  14499  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_148_LC_5_1_7/lcout
Path End         : I2C_1/STBI
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14502p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2107
------------------------------------------   ----- 
End-of-path required time (ps)               20409

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_148_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14502  RISE       2
I__744/I                        Odrv12                         0              3073  14502  RISE       1
I__744/O                        Odrv12                      1073              4146  14502  RISE       1
I__746/I                        LocalMux                       0              4146  14502  RISE       1
I__746/O                        LocalMux                    1099              5245  14502  RISE       1
I__748/I                        InMux                          0              5245  14502  RISE       1
I__748/O                        InMux                        662              5907  14502  RISE       1
I__749/I                        DummyBuf                       0              5907  14502  RISE       1
I__749/O                        DummyBuf                       0              5907  14502  RISE       1
I2C_1/STBI                      SB_I2C_FIFO                    0              5907  14502  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_147_LC_4_1_7/lcout
Path End         : I2C_1/WEI
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 14540p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -2069
------------------------------------------   ----- 
End-of-path required time (ps)               20447

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5907
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_147_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14540  RISE       2
I__677/I                       Odrv12                         0              3073  14540  RISE       1
I__677/O                       Odrv12                      1073              4146  14540  RISE       1
I__679/I                       LocalMux                       0              4146  14540  RISE       1
I__679/O                       LocalMux                    1099              5245  14540  RISE       1
I__681/I                       InMux                          0              5245  14540  RISE       1
I__681/O                       InMux                        662              5907  14540  RISE       1
I__682/I                       DummyBuf                       0              5907  14540  RISE       1
I__682/O                       DummyBuf                       0              5907  14540  RISE       1
I2C_1/WEI                      SB_I2C_FIFO                    0              5907  14540  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/in3
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Setup Constraint : 20830p
Path slack       : 14778p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3933
------------------------------------------   ---- 
End-of-path arrival time (ps)                7006
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_1_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
PWM_cnt__i3_LC_1_4_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  13943  RISE       1
PWM_cnt__i3_LC_1_4_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  13943  RISE       2
I__317/I                       InMux                          0              6344  14777  RISE       1
I__317/O                       InMux                        662              7006  14777  RISE       1
PWM_cnt__i4_LC_1_4_4/in3       LogicCell40_SEQ_MODE_1000      0              7006  14777  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/in3
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Setup Constraint : 20830p
Path slack       : 14778p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3933
------------------------------------------   ---- 
End-of-path arrival time (ps)                7006
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
drv_clk_counter_526__i3_LC_1_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              6066  12552  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    278              6344  12552  RISE       2
I__387/I                                   InMux                          0              6344  14777  RISE       1
I__387/O                                   InMux                        662              7006  14777  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/in3       LogicCell40_SEQ_MODE_1000      0              7006  14777  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in2
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Setup Constraint : 20830p
Path slack       : 14817p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3761
------------------------------------------   ---- 
End-of-path arrival time (ps)                6834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                              Odrv4                          0              3073  12327  RISE       1
I__948/O                              Odrv4                        596              3669  12327  RISE       1
I__959/I                              Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                              Span4Mux_h                   517              4185  12327  RISE       1
I__968/I                              LocalMux                       0              4185  12393  RISE       1
I__968/O                              LocalMux                    1099              5285  12393  RISE       1
I__976/I                              InMux                          0              5285  12565  RISE       1
I__976/O                              InMux                        662              5947  12565  RISE       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/in1    LogicCell40_SEQ_MODE_0000      0              5947  12565  RISE       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/ltout  LogicCell40_SEQ_MODE_0000    887              6834  14817  FALL       1
I__857/I                              CascadeMux                     0              6834  14817  FALL       1
I__857/O                              CascadeMux                     0              6834  14817  FALL       1
i2c_stat_i2_LC_6_2_7/in2              LogicCell40_SEQ_MODE_1000      0              6834  14817  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in2
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 14910p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3549
------------------------------------------   ---- 
End-of-path arrival time (ps)                6622
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout             LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                                Odrv4                          0              3073  12327  RISE       1
I__948/O                                Odrv4                        596              3669  12327  RISE       1
I__960/I                                Span4Mux_s1_v                  0              3669  14910  RISE       1
I__960/O                                Span4Mux_s1_v                344              4013  14910  RISE       1
I__972/I                                LocalMux                       0              4013  14910  RISE       1
I__972/O                                LocalMux                    1099              5112  14910  RISE       1
I__987/I                                InMux                          0              5112  14910  RISE       1
I__987/O                                InMux                        662              5775  14910  RISE       1
i745_2_lut_rep_42_4_lut_LC_4_1_6/in0    LogicCell40_SEQ_MODE_0000      0              5775  14910  RISE       1
i745_2_lut_rep_42_4_lut_LC_4_1_6/ltout  LogicCell40_SEQ_MODE_0000    848              6622  14910  RISE       1
I__683/I                                CascadeMux                     0              6622  14910  RISE       1
I__683/O                                CascadeMux                     0              6622  14910  RISE       1
hard_SBWRi_147_LC_4_1_7/in2             LogicCell40_SEQ_MODE_1000      0              6622  14910  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBWRi_147_LC_4_1_7/in0
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 14948p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           3868
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6332
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                    DummyBuf                       0              2464   9505  RISE       1
I__1109/O                    DummyBuf                       0              2464   9505  RISE       1
I__1110/I                    Odrv12                         0              2464   9505  RISE       1
I__1110/O                    Odrv12                      1073              3537   9505  RISE       1
I__1113/I                    Sp12to4                        0              3537  11611  RISE       1
I__1113/O                    Sp12to4                      596              4133  11611  RISE       1
I__1120/I                    Span4Mux_s2_v                  0              4133  11611  RISE       1
I__1120/O                    Span4Mux_s2_v                437              4570  11611  RISE       1
I__1126/I                    LocalMux                       0              4570  14432  RISE       1
I__1126/O                    LocalMux                    1099              5670  14432  RISE       1
I__1137/I                    InMux                          0              5670  14948  RISE       1
I__1137/O                    InMux                        662              6332  14948  RISE       1
hard_SBWRi_147_LC_4_1_7/in0  LogicCell40_SEQ_MODE_1000      0              6332  14948  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/in3
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Setup Constraint : 20830p
Path slack       : 15056p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3655
------------------------------------------   ---- 
End-of-path arrival time (ps)                6728
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
PWM_cnt__i2_LC_1_4_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  13943  RISE       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  13943  RISE       2
I__318/I                       InMux                          0              6066  15055  RISE       1
I__318/O                       InMux                        662              6728  15055  RISE       1
PWM_cnt__i3_LC_1_4_3/in3       LogicCell40_SEQ_MODE_1000      0              6728  15055  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/in3
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Setup Constraint : 20830p
Path slack       : 15056p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3655
------------------------------------------   ---- 
End-of-path arrival time (ps)                6728
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
drv_clk_counter_526__i2_LC_1_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5788  12552  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    278              6066  12552  RISE       2
I__388/I                                   InMux                          0              6066  15055  RISE       1
I__388/O                                   InMux                        662              6728  15055  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/in3       LogicCell40_SEQ_MODE_1000      0              6728  15055  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBSTBi_148_LC_5_1_7/in1
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 15120p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           3868
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6332
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                    SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                     DummyBuf                       0              2464   9505  RISE       1
I__1109/O                     DummyBuf                       0              2464   9505  RISE       1
I__1110/I                     Odrv12                         0              2464   9505  RISE       1
I__1110/O                     Odrv12                      1073              3537   9505  RISE       1
I__1113/I                     Sp12to4                        0              3537  11611  RISE       1
I__1113/O                     Sp12to4                      596              4133  11611  RISE       1
I__1120/I                     Span4Mux_s2_v                  0              4133  11611  RISE       1
I__1120/O                     Span4Mux_s2_v                437              4570  11611  RISE       1
I__1127/I                     LocalMux                       0              4570  15121  RISE       1
I__1127/O                     LocalMux                    1099              5670  15121  RISE       1
I__1138/I                     InMux                          0              5670  15121  RISE       1
I__1138/O                     InMux                        662              6332  15121  RISE       1
hard_SBSTBi_148_LC_5_1_7/in1  LogicCell40_SEQ_MODE_1000      0              6332  15121  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_stat_i6_LC_6_1_1/in2
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Setup Constraint : 20830p
Path slack       : 15201p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           4106
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6450
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                     SB_I2C_FIFO                  662              2344  15201  RISE       3
I__824/I                        DummyBuf                       0              2344  15201  RISE       1
I__824/O                        DummyBuf                       0              2344  15201  RISE       1
I__825/I                        Odrv4                          0              2344  15201  RISE       1
I__825/O                        Odrv4                        596              2940  15201  RISE       1
I__828/I                        Span4Mux_h                     0              2940  15201  RISE       1
I__828/O                        Span4Mux_h                   517              3457  15201  RISE       1
I__831/I                        Span4Mux_s1_v                  0              3457  15201  RISE       1
I__831/O                        Span4Mux_s1_v                344              3801  15201  RISE       1
I__832/I                        LocalMux                       0              3801  15201  RISE       1
I__832/O                        LocalMux                    1099              4900  15201  RISE       1
I__833/I                        InMux                          0              4900  15201  RISE       1
I__833/O                        InMux                        662              5563  15201  RISE       1
mux_55_i7_3_lut_LC_6_1_0/in1    LogicCell40_SEQ_MODE_0000      0              5563  15201  RISE       1
mux_55_i7_3_lut_LC_6_1_0/ltout  LogicCell40_SEQ_MODE_0000    887              6450  15201  FALL       1
I__823/I                        CascadeMux                     0              6450  15201  FALL       1
I__823/O                        CascadeMux                     0              6450  15201  FALL       1
i2c_stat_i6_LC_6_1_1/in2        LogicCell40_SEQ_MODE_1000      0              6450  15201  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_5_3_5/lcout
Path End         : I2C_1/DATI7
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 15269p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -995
------------------------------------------   ----- 
End-of-path required time (ps)               21520

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3178
------------------------------------------   ---- 
End-of-path arrival time (ps)                6251
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15269  RISE       3
I__754/I                       Odrv4                          0              3073  15269  RISE       1
I__754/O                       Odrv4                        596              3669  15269  RISE       1
I__757/I                       Span4Mux_h                     0              3669  15269  RISE       1
I__757/O                       Span4Mux_h                   517              4185  15269  RISE       1
I__759/I                       Span4Mux_s1_h                  0              4185  15269  RISE       1
I__759/O                       Span4Mux_s1_h                305              4490  15269  RISE       1
I__760/I                       LocalMux                       0              4490  15269  RISE       1
I__760/O                       LocalMux                    1099              5589  15269  RISE       1
I__761/I                       InMux                          0              5589  15269  RISE       1
I__761/O                       InMux                        662              6251  15269  RISE       1
I__762/I                       DummyBuf                       0              6251  15269  RISE       1
I__762/O                       DummyBuf                       0              6251  15269  RISE       1
I2C_1/DATI7                    SB_I2C_FIFO                    0              6251  15269  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/in3
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Setup Constraint : 20830p
Path slack       : 15334p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3377
------------------------------------------   ---- 
End-of-path arrival time (ps)                6450
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
PWM_cnt__i1_LC_1_4_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  13943  RISE       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  13943  RISE       2
I__319/I                       InMux                          0              5788  15334  RISE       1
I__319/O                       InMux                        662              6450  15334  RISE       1
PWM_cnt__i2_LC_1_4_2/in3       LogicCell40_SEQ_MODE_1000      0              6450  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/in3
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Setup Constraint : 20830p
Path slack       : 15334p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3377
------------------------------------------   ---- 
End-of-path arrival time (ps)                6450
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
drv_clk_counter_526__i1_LC_1_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5510  12552  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    278              5788  12552  RISE       2
I__321/I                                   InMux                          0              5788  15334  RISE       1
I__321/O                                   InMux                        662              6450  15334  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/in3       LogicCell40_SEQ_MODE_1000      0              6450  15334  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in0
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Setup Constraint : 20830p
Path slack       : 15333p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                     Odrv4                          0              3073  12327  RISE       1
I__948/O                     Odrv4                        596              3669  12327  RISE       1
I__959/I                     Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                     Span4Mux_h                   517              4185  12327  RISE       1
I__970/I                     LocalMux                       0              4185  14817  RISE       1
I__970/O                     LocalMux                    1099              5285  14817  RISE       1
I__983/I                     InMux                          0              5285  15334  RISE       1
I__983/O                     InMux                        662              5947  15334  RISE       1
hard_SBDATi_i2_LC_4_2_7/in0  LogicCell40_SEQ_MODE_1000      0              5947  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in0
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Setup Constraint : 20830p
Path slack       : 15333p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                     Odrv4                          0              3073  12327  RISE       1
I__948/O                     Odrv4                        596              3669  12327  RISE       1
I__959/I                     Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                     Span4Mux_h                   517              4185  12327  RISE       1
I__968/I                     LocalMux                       0              4185  12393  RISE       1
I__968/O                     LocalMux                    1099              5285  12393  RISE       1
I__978/I                     InMux                          0              5285  15334  RISE       1
I__978/O                     InMux                        662              5947  15334  RISE       1
i2c_steps_i0_LC_6_2_5/in0    LogicCell40_SEQ_MODE_1000      0              5947  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in0
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 15333p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                     Odrv4                          0              3073  12327  RISE       1
I__948/O                     Odrv4                        596              3669  12327  RISE       1
I__959/I                     Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                     Span4Mux_h                   517              4185  12327  RISE       1
I__970/I                     LocalMux                       0              4185  14817  RISE       1
I__970/O                     LocalMux                    1099              5285  14817  RISE       1
I__984/I                     InMux                          0              5285  15334  RISE       1
I__984/O                     InMux                        662              5947  15334  RISE       1
hard_SBDATi_i4_LC_4_2_5/in0  LogicCell40_SEQ_MODE_1000      0              5947  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in0
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 15333p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                     Odrv4                          0              3073  12327  RISE       1
I__948/O                     Odrv4                        596              3669  12327  RISE       1
I__959/I                     Span4Mux_h                     0              3669  12327  RISE       1
I__959/O                     Span4Mux_h                   517              4185  12327  RISE       1
I__970/I                     LocalMux                       0              4185  14817  RISE       1
I__970/O                     LocalMux                    1099              5285  14817  RISE       1
I__985/I                     InMux                          0              5285  15334  RISE       1
I__985/O                     InMux                        662              5947  15334  RISE       1
soft_SBADRi_i2_LC_4_2_3/in0  LogicCell40_SEQ_MODE_1000      0              5947  15334  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBDATi_i7_LC_5_3_5/in2
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Setup Constraint : 20830p
Path slack       : 15465p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -861
-------------------------------------------   ----- 
End-of-path required time (ps)                21651

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           3722
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6186
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                            SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                             DummyBuf                       0              2464   9505  RISE       1
I__1109/O                             DummyBuf                       0              2464   9505  RISE       1
I__1110/I                             Odrv12                         0              2464   9505  RISE       1
I__1110/O                             Odrv12                      1073              3537   9505  RISE       1
I__1112/I                             LocalMux                       0              3537   9505  RISE       1
I__1112/O                             LocalMux                    1099              4637   9505  RISE       1
I__1118/I                             InMux                          0              4637  15465  RISE       1
I__1118/O                             InMux                        662              5299  15465  RISE       1
i29_3_lut_4_lut_adj_1_LC_5_3_4/in1    LogicCell40_SEQ_MODE_0000      0              5299  15465  RISE       1
i29_3_lut_4_lut_adj_1_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    887              6186  15465  FALL       1
I__763/I                              CascadeMux                     0              6186  15465  FALL       1
I__763/O                              CascadeMux                     0              6186  15465  FALL       1
hard_SBDATi_i7_LC_5_3_5/in2           LogicCell40_SEQ_MODE_1000      0              6186  15465  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in0
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Setup Constraint : 20830p
Path slack       : 15505p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12287  RISE       8
I__566/I                     Odrv4                          0              3073  12685  RISE       1
I__566/O                     Odrv4                        596              3669  12685  RISE       1
I__571/I                     Span4Mux_s2_h                  0              3669  12685  RISE       1
I__571/O                     Span4Mux_s2_h                344              4013  12685  RISE       1
I__576/I                     LocalMux                       0              4013  12685  RISE       1
I__576/O                     LocalMux                    1099              5112  12685  RISE       1
I__581/I                     InMux                          0              5112  15506  RISE       1
I__581/O                     InMux                        662              5775  15506  RISE       1
drv_cnt_i0_i0_LC_1_5_1/in0   LogicCell40_SEQ_MODE_1000      0              5775  15506  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_2_5/lcout
Path End         : I2C_1/DATI4
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 15510p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                 -1059
------------------------------------------   ----- 
End-of-path required time (ps)               21457

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2874
------------------------------------------   ---- 
End-of-path arrival time (ps)                5947
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15510  RISE       3
I__716/I                       Odrv4                          0              3073  15510  RISE       1
I__716/O                       Odrv4                        596              3669  15510  RISE       1
I__719/I                       Span4Mux_h                     0              3669  15510  RISE       1
I__719/O                       Span4Mux_h                   517              4185  15510  RISE       1
I__721/I                       LocalMux                       0              4185  15510  RISE       1
I__721/O                       LocalMux                    1099              5285  15510  RISE       1
I__722/I                       InMux                          0              5285  15510  RISE       1
I__722/O                       InMux                        662              5947  15510  RISE       1
I__723/I                       DummyBuf                       0              5947  15510  RISE       1
I__723/O                       DummyBuf                       0              5947  15510  RISE       1
I2C_1/DATI4                    SB_I2C_FIFO                    0              5947  15510  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_1_2_3/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in2
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 15519p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2940
------------------------------------------   ---- 
End-of-path arrival time (ps)                6013
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_1_2_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  13506  RISE       3
I__516/I                        Odrv4                          0              3073  13506  RISE       1
I__516/O                        Odrv4                        596              3669  13506  RISE       1
I__517/I                        LocalMux                       0              3669  13506  RISE       1
I__517/O                        LocalMux                    1099              4768  13506  RISE       1
I__519/I                        InMux                          0              4768  15519  RISE       1
I__519/O                        InMux                        662              5430  15519  RISE       1
i30_4_lut_3_lut_LC_2_3_1/in3    LogicCell40_SEQ_MODE_0000      0              5430  15519  RISE       1
i30_4_lut_3_lut_LC_2_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              6013  15519  RISE       1
I__421/I                        CascadeMux                     0              6013  15519  RISE       1
I__421/O                        CascadeMux                     0              6013  15519  RISE       1
cmd_decoded_156_LC_2_3_2/in2    LogicCell40_SEQ_MODE_1000      0              6013  15519  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/in3
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Setup Constraint : 20830p
Path slack       : 15612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3099
------------------------------------------   ---- 
End-of-path arrival time (ps)                6172
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                       LocalMux                       0              3073  13943  RISE       1
I__477/O                       LocalMux                    1099              4172  13943  RISE       1
I__480/I                       InMux                          0              4172  13943  RISE       1
I__480/O                       InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  13943  RISE       2
I__320/I                       InMux                          0              5510  15612  RISE       1
I__320/O                       InMux                        662              6172  15612  RISE       1
PWM_cnt__i1_LC_1_4_1/in3       LogicCell40_SEQ_MODE_1000      0              6172  15612  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/in3
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Setup Constraint : 20830p
Path slack       : 15612p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3099
------------------------------------------   ---- 
End-of-path arrival time (ps)                6172
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                   LocalMux                       0              3073  12552  RISE       1
I__601/O                                   LocalMux                    1099              4172  12552  RISE       1
I__603/I                                   InMux                          0              4172  12552  RISE       1
I__603/O                                   InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    675              5510  12552  RISE       2
I__322/I                                   InMux                          0              5510  15612  RISE       1
I__322/O                                   InMux                        662              6172  15612  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/in3       LogicCell40_SEQ_MODE_1000      0              6172  15612  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_4_2_7/lcout
Path End         : I2C_1/DATI2
Capture Clock    : I2C_1/CLKI
Setup Constraint : 20833p
Path slack       : 15839p

Capture Clock Arrival Time (osc/CLKHF:R#2)   20833
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -901
------------------------------------------   ----- 
End-of-path required time (ps)               21614

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15840  RISE       3
I__706/I                       Odrv4                          0              3073  15840  RISE       1
I__706/O                       Odrv4                        596              3669  15840  RISE       1
I__709/I                       Span4Mux_s1_v                  0              3669  15840  RISE       1
I__709/O                       Span4Mux_s1_v                344              4013  15840  RISE       1
I__711/I                       LocalMux                       0              4013  15840  RISE       1
I__711/O                       LocalMux                    1099              5112  15840  RISE       1
I__712/I                       InMux                          0              5112  15840  RISE       1
I__712/O                       InMux                        662              5775  15840  RISE       1
I__713/I                       DummyBuf                       0              5775  15840  RISE       1
I__713/O                       DummyBuf                       0              5775  15840  RISE       1
I2C_1/DATI2                    SB_I2C_FIFO                    0              5775  15840  RISE       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_R_144_LC_0_7_1/in0
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__325/I                      Odrv4                          0              3073  15850  RISE       1
I__325/O                      Odrv4                        596              3669  15850  RISE       1
I__329/I                      LocalMux                       0              3669  15850  RISE       1
I__329/O                      LocalMux                    1099              4768  15850  RISE       1
I__333/I                      InMux                          0              4768  15850  RISE       1
I__333/O                      InMux                        662              5430  15850  RISE       1
PWM_R_144_LC_0_7_1/in0        LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_G_143_LC_0_7_0/in0
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__337/I                      Odrv4                          0              3073  15850  RISE       1
I__337/O                      Odrv4                        596              3669  15850  RISE       1
I__342/I                      LocalMux                       0              3669  15850  RISE       1
I__342/O                      LocalMux                    1099              4768  15850  RISE       1
I__344/I                      InMux                          0              4768  15850  RISE       1
I__344/O                      InMux                        662              5430  15850  RISE       1
PWM_G_143_LC_0_7_0/in0        LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i15_LC_1_1_5/lcout
Path End         : PWM_duty_i6_LC_1_3_4/in0
Capture Clock    : PWM_duty_i6_LC_1_3_4/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i15_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       1
I__293/I                        Odrv4                          0              3073  15850  RISE       1
I__293/O                        Odrv4                        596              3669  15850  RISE       1
I__294/I                        LocalMux                       0              3669  15850  RISE       1
I__294/O                        LocalMux                    1099              4768  15850  RISE       1
I__295/I                        InMux                          0              4768  15850  RISE       1
I__295/O                        InMux                        662              5430  15850  RISE       1
PWM_duty_i6_LC_1_3_4/in0        LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in0
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__349/I                      Odrv4                          0              3073  15850  RISE       1
I__349/O                      Odrv4                        596              3669  15850  RISE       1
I__353/I                      LocalMux                       0              3669  15850  RISE       1
I__353/O                      LocalMux                    1099              4768  15850  RISE       1
I__356/I                      InMux                          0              4768  15850  RISE       1
I__356/O                      InMux                        662              5430  15850  RISE       1
drv_cnt_i0_i2_LC_1_5_7/in0    LogicCell40_SEQ_MODE_1000      0              5430  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in2
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 15850p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2609
------------------------------------------   ---- 
End-of-path arrival time (ps)                5682
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073  10181  RISE      24
I__1069/I                       LocalMux                       0              3073  10393  RISE       1
I__1069/O                       LocalMux                    1099              4172  10393  RISE       1
I__1086/I                       InMux                          0              4172  10936  RISE       1
I__1086/O                       InMux                        662              4834  10936  RISE       1
i2_3_lut_rep_52_LC_5_1_6/in0    LogicCell40_SEQ_MODE_0000      0              4834  10936  RISE       1
i2_3_lut_rep_52_LC_5_1_6/ltout  LogicCell40_SEQ_MODE_0000    848              5682  15850  RISE       1
I__750/I                        CascadeMux                     0              5682  15850  RISE       1
I__750/O                        CascadeMux                     0              5682  15850  RISE       1
hard_SBSTBi_148_LC_5_1_7/in2    LogicCell40_SEQ_MODE_1000      0              5682  15850  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in3
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Setup Constraint : 20830p
Path slack       : 16009p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2702
------------------------------------------   ---- 
End-of-path arrival time (ps)                5775
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__948/I                     Odrv4                          0              3073  12327  RISE       1
I__948/O                     Odrv4                        596              3669  12327  RISE       1
I__960/I                     Span4Mux_s1_v                  0              3669  14910  RISE       1
I__960/O                     Span4Mux_s1_v                344              4013  14910  RISE       1
I__972/I                     LocalMux                       0              4013  14910  RISE       1
I__972/O                     LocalMux                    1099              5112  14910  RISE       1
I__988/I                     InMux                          0              5112  16009  RISE       1
I__988/O                     InMux                        662              5775  16009  RISE       1
soft_SBADRi_i3_LC_4_1_1/in3  LogicCell40_SEQ_MODE_1000      0              5775  16009  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i10_LC_1_1_0/lcout
Path End         : PWM_duty_i1_LC_1_3_1/in1
Capture Clock    : PWM_duty_i1_LC_1_3_1/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i10_LC_1_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16022  RISE       1
I__305/I                        Odrv4                          0              3073  16022  RISE       1
I__305/O                        Odrv4                        596              3669  16022  RISE       1
I__306/I                        LocalMux                       0              3669  16022  RISE       1
I__306/O                        LocalMux                    1099              4768  16022  RISE       1
I__307/I                        InMux                          0              4768  16022  RISE       1
I__307/O                        InMux                        662              5430  16022  RISE       1
PWM_duty_i1_LC_1_3_1/in1        LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i1_LC_1_3_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_G_143_LC_0_7_0/in1
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__347/I                      Odrv4                          0              3073  16022  RISE       1
I__347/O                      Odrv4                        596              3669  16022  RISE       1
I__351/I                      LocalMux                       0              3669  16022  RISE       1
I__351/O                      LocalMux                    1099              4768  16022  RISE       1
I__354/I                      InMux                          0              4768  16022  RISE       1
I__354/O                      InMux                        662              5430  16022  RISE       1
PWM_G_143_LC_0_7_0/in1        LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_steps_i3_LC_4_4_0/in1
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Setup Constraint : 20830p
Path slack       : 16022p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__951/I                     Odrv4                          0              3073  12420  RISE       1
I__951/O                     Odrv4                        596              3669  12420  RISE       1
I__966/I                     LocalMux                       0              3669  16022  RISE       1
I__966/O                     LocalMux                    1099              4768  16022  RISE       1
I__974/I                     InMux                          0              4768  16022  RISE       1
I__974/O                     InMux                        662              5430  16022  RISE       1
i2c_steps_i3_LC_4_4_0/in1    LogicCell40_SEQ_MODE_1000      0              5430  16022  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_R_144_LC_0_7_1/in2
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Setup Constraint : 20830p
Path slack       : 16102p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__347/I                      Odrv4                          0              3073  16022  RISE       1
I__347/O                      Odrv4                        596              3669  16022  RISE       1
I__351/I                      LocalMux                       0              3669  16022  RISE       1
I__351/O                      LocalMux                    1099              4768  16022  RISE       1
I__355/I                      InMux                          0              4768  16102  RISE       1
I__355/O                      InMux                        662              5430  16102  RISE       1
I__357/I                      CascadeMux                     0              5430  16102  RISE       1
I__357/O                      CascadeMux                     0              5430  16102  RISE       1
PWM_R_144_LC_0_7_1/in2        LogicCell40_SEQ_MODE_1000      0              5430  16102  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i1_LC_5_3_2/in1
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 16153p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 782
+ Data Path Delay                           2835
-----------------------------------------   ---- 
End-of-path arrival time (ps)               5299
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  782              2464   9505  RISE      16
I__1109/I                    DummyBuf                       0              2464   9505  RISE       1
I__1109/O                    DummyBuf                       0              2464   9505  RISE       1
I__1110/I                    Odrv12                         0              2464   9505  RISE       1
I__1110/O                    Odrv12                      1073              3537   9505  RISE       1
I__1112/I                    LocalMux                       0              3537   9505  RISE       1
I__1112/O                    LocalMux                    1099              4637   9505  RISE       1
I__1119/I                    InMux                          0              4637  16154  RISE       1
I__1119/O                    InMux                        662              5299  16154  RISE       1
soft_SBADRi_i1_LC_5_3_2/in1  LogicCell40_SEQ_MODE_1000      0              5299  16154  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i9_LC_1_1_7/lcout
Path End         : PWM_duty_i0_LC_1_3_0/in3
Capture Clock    : PWM_duty_i0_LC_1_3_0/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i9_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__308/I                       Odrv4                          0              3073  16353  RISE       1
I__308/O                       Odrv4                        596              3669  16353  RISE       1
I__309/I                       LocalMux                       0              3669  16353  RISE       1
I__309/O                       LocalMux                    1099              4768  16353  RISE       1
I__310/I                       InMux                          0              4768  16353  RISE       1
I__310/O                       InMux                        662              5430  16353  RISE       1
PWM_duty_i0_LC_1_3_0/in3       LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i0_LC_1_3_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i16_LC_1_1_6/lcout
Path End         : PWM_duty_i7_LC_1_3_5/in3
Capture Clock    : PWM_duty_i7_LC_1_3_5/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i16_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__290/I                        Odrv4                          0              3073  16353  RISE       1
I__290/O                        Odrv4                        596              3669  16353  RISE       1
I__291/I                        LocalMux                       0              3669  16353  RISE       1
I__291/O                        LocalMux                    1099              4768  16353  RISE       1
I__292/I                        InMux                          0              4768  16353  RISE       1
I__292/O                        InMux                        662              5430  16353  RISE       1
PWM_duty_i7_LC_1_3_5/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i14_LC_1_1_4/lcout
Path End         : PWM_duty_i5_LC_1_3_3/in3
Capture Clock    : PWM_duty_i5_LC_1_3_3/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i14_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__296/I                        Odrv4                          0              3073  16353  RISE       1
I__296/O                        Odrv4                        596              3669  16353  RISE       1
I__297/I                        LocalMux                       0              3669  16353  RISE       1
I__297/O                        LocalMux                    1099              4768  16353  RISE       1
I__298/I                        InMux                          0              4768  16353  RISE       1
I__298/O                        InMux                        662              5430  16353  RISE       1
PWM_duty_i5_LC_1_3_3/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i5_LC_1_3_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i13_LC_1_1_3/lcout
Path End         : PWM_duty_i4_LC_1_3_6/in3
Capture Clock    : PWM_duty_i4_LC_1_3_6/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i13_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__287/I                        Odrv4                          0              3073  16353  RISE       1
I__287/O                        Odrv4                        596              3669  16353  RISE       1
I__288/I                        LocalMux                       0              3669  16353  RISE       1
I__288/O                        LocalMux                    1099              4768  16353  RISE       1
I__289/I                        InMux                          0              4768  16353  RISE       1
I__289/O                        InMux                        662              5430  16353  RISE       1
PWM_duty_i4_LC_1_3_6/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i4_LC_1_3_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i12_LC_1_1_2/lcout
Path End         : PWM_duty_i3_LC_1_3_7/in3
Capture Clock    : PWM_duty_i3_LC_1_3_7/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i12_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__284/I                        Odrv4                          0              3073  16353  RISE       1
I__284/O                        Odrv4                        596              3669  16353  RISE       1
I__285/I                        LocalMux                       0              3669  16353  RISE       1
I__285/O                        LocalMux                    1099              4768  16353  RISE       1
I__286/I                        InMux                          0              4768  16353  RISE       1
I__286/O                        InMux                        662              5430  16353  RISE       1
PWM_duty_i3_LC_1_3_7/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i3_LC_1_3_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i11_LC_1_1_1/lcout
Path End         : PWM_duty_i2_LC_1_3_2/in3
Capture Clock    : PWM_duty_i2_LC_1_3_2/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i11_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16353  RISE       1
I__302/I                        Odrv4                          0              3073  16353  RISE       1
I__302/O                        Odrv4                        596              3669  16353  RISE       1
I__303/I                        LocalMux                       0              3669  16353  RISE       1
I__303/O                        LocalMux                    1099              4768  16353  RISE       1
I__304/I                        InMux                          0              4768  16353  RISE       1
I__304/O                        InMux                        662              5430  16353  RISE       1
PWM_duty_i2_LC_1_3_2/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i2_LC_1_3_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_G_143_LC_0_7_0/in3
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__325/I                      Odrv4                          0              3073  15850  RISE       1
I__325/O                      Odrv4                        596              3669  15850  RISE       1
I__329/I                      LocalMux                       0              3669  15850  RISE       1
I__329/O                      LocalMux                    1099              4768  15850  RISE       1
I__332/I                      InMux                          0              4768  16353  RISE       1
I__332/O                      InMux                        662              5430  16353  RISE       1
PWM_G_143_LC_0_7_0/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_R_144_LC_0_7_1/in3
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__337/I                      Odrv4                          0              3073  15850  RISE       1
I__337/O                      Odrv4                        596              3669  15850  RISE       1
I__342/I                      LocalMux                       0              3669  15850  RISE       1
I__342/O                      LocalMux                    1099              4768  15850  RISE       1
I__345/I                      InMux                          0              4768  16353  RISE       1
I__345/O                      InMux                        662              5430  16353  RISE       1
PWM_R_144_LC_0_7_1/in3        LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in3
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout   LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__952/I                      Odrv4                          0              3073  16353  RISE       1
I__952/O                      Odrv4                        596              3669  16353  RISE       1
I__967/I                      LocalMux                       0              3669  16353  RISE       1
I__967/O                      LocalMux                    1099              4768  16353  RISE       1
I__975/I                      InMux                          0              4768  16353  RISE       1
I__975/O                      InMux                        662              5430  16353  RISE       1
hard_SBSTBi_148_LC_5_1_7/in3  LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i3_LC_4_4_0/in3
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Setup Constraint : 20830p
Path slack       : 16354p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2357
------------------------------------------   ---- 
End-of-path arrival time (ps)                5430
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10181  RISE      24
I__1073/I                    Odrv4                          0              3073  12910  RISE       1
I__1073/O                    Odrv4                        596              3669  12910  RISE       1
I__1092/I                    LocalMux                       0              3669  16353  RISE       1
I__1092/O                    LocalMux                    1099              4768  16353  RISE       1
I__1107/I                    InMux                          0              4768  16353  RISE       1
I__1107/O                    InMux                        662              5430  16353  RISE       1
i2c_steps_i3_LC_4_4_0/in3    LogicCell40_SEQ_MODE_1000      0              5430  16353  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/in0
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11135  RISE       6
I__921/I                            LocalMux                       0              3073  16446  RISE       1
I__921/O                            LocalMux                    1099              4172  16446  RISE       1
I__926/I                            InMux                          0              4172  16446  RISE       1
I__926/O                            InMux                        662              4834  16446  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i1_LC_6_4_2/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in0
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i1_LC_6_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10817  RISE       5
I__930/I                            LocalMux                       0              3073  16446  RISE       1
I__930/O                            LocalMux                    1099              4172  16446  RISE       1
I__935/I                            InMux                          0              4172  16446  RISE       1
I__935/O                            InMux                        662              4834  16446  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i2_LC_6_2_7/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in0
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i2_LC_6_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10115  RISE       4
I__1144/I                   LocalMux                       0              3073  13996  RISE       1
I__1144/O                   LocalMux                    1099              4172  13996  RISE       1
I__1148/I                   InMux                          0              4172  16446  RISE       1
I__1148/O                   InMux                        662              4834  16446  RISE       1
i2c_stat_i2_LC_6_2_7/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_5_3_5/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in0
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__753/I                       LocalMux                       0              3073  16446  RISE       1
I__753/O                       LocalMux                    1099              4172  16446  RISE       1
I__756/I                       InMux                          0              4172  16446  RISE       1
I__756/O                       InMux                        662              4834  16446  RISE       1
hard_SBDATi_i7_LC_5_3_5/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_148_LC_5_1_7/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in0
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_148_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16446  RISE       2
I__745/I                        LocalMux                       0              3073  16446  RISE       1
I__745/O                        LocalMux                    1099              4172  16446  RISE       1
I__747/I                        InMux                          0              4172  16446  RISE       1
I__747/O                        InMux                        662              4834  16446  RISE       1
hard_SBSTBi_148_LC_5_1_7/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i1_LC_5_1_3/lcout
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in0
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i1_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9850  RISE       4
I__804/I                            LocalMux                       0              3073   9850  RISE       1
I__804/O                            LocalMux                    1099              4172   9850  RISE       1
I__808/I                            InMux                          0              4172  16446  RISE       1
I__808/O                            InMux                        662              4834  16446  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_1/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in0
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16446  RISE       2
I__696/I                       LocalMux                       0              3073  16446  RISE       1
I__696/O                       LocalMux                    1099              4172  16446  RISE       1
I__698/I                       InMux                          0              4172  16446  RISE       1
I__698/O                       InMux                        662              4834  16446  RISE       1
soft_SBADRi_i3_LC_4_1_1/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_B_142_LC_0_6_5/in0
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__346/I                      LocalMux                       0              3073  16446  RISE       1
I__346/O                      LocalMux                    1099              4172  16446  RISE       1
I__350/I                      InMux                          0              4172  16446  RISE       1
I__350/O                      InMux                        662              4834  16446  RISE       1
PWM_B_142_LC_0_6_5/in0        LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in0
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__348/I                      LocalMux                       0              3073  16446  RISE       1
I__348/O                      LocalMux                    1099              4172  16446  RISE       1
I__352/I                      InMux                          0              4172  16446  RISE       1
I__352/O                      InMux                        662              4834  16446  RISE       1
drv_cnt_i0_i1_LC_0_5_0/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : motor_on_158_LC_2_3_6/in0
Capture Clock    : motor_on_158_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12287  RISE       8
I__568/I                     LocalMux                       0              3073  16446  RISE       1
I__568/O                     LocalMux                    1099              4172  16446  RISE       1
I__573/I                     InMux                          0              4172  16446  RISE       1
I__573/O                     InMux                        662              4834  16446  RISE       1
motor_on_158_LC_2_3_6/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in0
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Setup Constraint : 20830p
Path slack       : 16446p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1232
-------------------------------------------   ----- 
End-of-path required time (ps)                21280

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__992/I                     LocalMux                       0              3073  10499  RISE       1
I__992/O                     LocalMux                    1099              4172  10499  RISE       1
I__1003/I                    InMux                          0              4172  16446  RISE       1
I__1003/O                    InMux                        662              4834  16446  RISE       1
i2c_steps_i1_LC_5_2_5/in0    LogicCell40_SEQ_MODE_1000      0              4834  16446  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_4_2_7/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in1
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__705/I                       LocalMux                       0              3073  15996  RISE       1
I__705/O                       LocalMux                    1099              4172  15996  RISE       1
I__708/I                       InMux                          0              4172  16618  RISE       1
I__708/O                       InMux                        662              4834  16618  RISE       1
hard_SBDATi_i2_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_4_2_3/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in1
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__661/I                       LocalMux                       0              3073  15996  RISE       1
I__661/O                       LocalMux                    1099              4172  15996  RISE       1
I__664/I                       InMux                          0              4172  16618  RISE       1
I__664/O                       InMux                        662              4834  16618  RISE       1
soft_SBADRi_i2_LC_4_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_147_LC_4_1_7/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in1
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_147_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16618  RISE       2
I__678/I                       LocalMux                       0              3073  16618  RISE       1
I__678/O                       LocalMux                    1099              4172  16618  RISE       1
I__680/I                       InMux                          0              4172  16618  RISE       1
I__680/O                       InMux                        662              4834  16618  RISE       1
hard_SBWRi_147_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cmd_decoded_156_LC_2_3_2/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in1
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cmd_decoded_156_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12459  RISE       2
I__849/I                        LocalMux                       0              3073  16618  RISE       1
I__849/O                        LocalMux                    1099              4172  16618  RISE       1
I__851/I                        InMux                          0              4172  16618  RISE       1
I__851/O                        InMux                        662              4834  16618  RISE       1
cmd_decoded_156_LC_2_3_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i10_LC_1_7_2/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/in1
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i10_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9162  RISE       3
I__560/I                                 LocalMux                       0              3073  16618  RISE       1
I__560/O                                 LocalMux                    1099              4172  16618  RISE       1
I__563/I                                 InMux                          0              4172  16618  RISE       1
I__563/O                                 InMux                        662              4834  16618  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/in1
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10142  RISE       3
I__553/I                                LocalMux                       0              3073  15612  RISE       1
I__553/O                                LocalMux                    1099              4172  15612  RISE       1
I__556/I                                InMux                          0              4172  15612  RISE       1
I__556/O                                InMux                        662              4834  15612  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i8_LC_1_7_0/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/in1
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i8_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9824  RISE       3
I__596/I                                LocalMux                       0              3073  15334  RISE       1
I__596/O                                LocalMux                    1099              4172  15334  RISE       1
I__599/I                                InMux                          0              4172  15334  RISE       1
I__599/O                                InMux                        662              4834  15334  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i7_LC_1_6_7/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/in1
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6592  RISE       2
I__378/I                                LocalMux                       0              3073  14499  RISE       1
I__378/O                                LocalMux                    1099              4172  14499  RISE       1
I__380/I                                InMux                          0              4172  14499  RISE       1
I__380/O                                InMux                        662              4834  14499  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i5_LC_1_6_5/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/in1
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i5_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8936  RISE       3
I__590/I                                LocalMux                       0              3073  13943  RISE       1
I__590/O                                LocalMux                    1099              4172  13943  RISE       1
I__593/I                                InMux                          0              4172  13943  RISE       1
I__593/O                                InMux                        662              4834  13943  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i4_LC_1_6_4/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/in1
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i4_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8923  RISE       3
I__613/I                                LocalMux                       0              3073  13665  RISE       1
I__613/O                                LocalMux                    1099              4172  13665  RISE       1
I__616/I                                InMux                          0              4172  13665  RISE       1
I__616/O                                InMux                        662              4834  13665  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i3_LC_1_6_3/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/in1
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i3_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8433  RISE       3
I__534/I                                LocalMux                       0              3073  13387  RISE       1
I__534/O                                LocalMux                    1099              4172  13387  RISE       1
I__537/I                                InMux                          0              4172  13387  RISE       1
I__537/O                                InMux                        662              4834  13387  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i1_LC_1_6_1/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/in1
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i1_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8142  RISE       3
I__607/I                                LocalMux                       0              3073  12830  RISE       1
I__607/O                                LocalMux                    1099              4172  12830  RISE       1
I__610/I                                InMux                          0              4172  12830  RISE       1
I__610/O                                InMux                        662              4834  12830  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i0_LC_1_6_0/in1
Capture Clock    : drv_clk_counter_526__i0_LC_1_6_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11731  RISE       2
I__601/I                                LocalMux                       0              3073  12552  RISE       1
I__601/O                                LocalMux                    1099              4172  12552  RISE       1
I__603/I                                InMux                          0              4172  12552  RISE       1
I__603/O                                InMux                        662              4834  12552  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i7_LC_1_4_7/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/in1
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i7_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4208  RISE       4
I__626/I                    LocalMux                       0              3073  16618  RISE       1
I__626/O                    LocalMux                    1099              4172  16618  RISE       1
I__630/I                    InMux                          0              4172  16618  RISE       1
I__630/O                    InMux                        662              4834  16618  RISE       1
PWM_cnt__i7_LC_1_4_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_1_4_6/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/in1
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4526  RISE       4
I__457/I                    LocalMux                       0              3073  15612  RISE       1
I__457/O                    LocalMux                    1099              4172  15612  RISE       1
I__461/I                    InMux                          0              4172  15612  RISE       1
I__461/O                    InMux                        662              4834  15612  RISE       1
PWM_cnt__i6_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_1_4_5/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/in1
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   5347  RISE       4
I__449/I                    LocalMux                       0              3073  15334  RISE       1
I__449/O                    LocalMux                    1099              4172  15334  RISE       1
I__453/I                    InMux                          0              4172  15334  RISE       1
I__453/O                    InMux                        662              4834  15334  RISE       1
PWM_cnt__i5_LC_1_4_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_1_4_4/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/in1
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_1_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6367  RISE       4
I__391/I                    LocalMux                       0              3073  15055  RISE       1
I__391/O                    LocalMux                    1099              4172  15055  RISE       1
I__395/I                    InMux                          0              4172  15055  RISE       1
I__395/O                    InMux                        662              4834  15055  RISE       1
PWM_cnt__i4_LC_1_4_4/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_1_4_3/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/in1
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4804  RISE       4
I__409/I                    LocalMux                       0              3073  14777  RISE       1
I__409/O                    LocalMux                    1099              4172  14777  RISE       1
I__413/I                    InMux                          0              4172  14777  RISE       1
I__413/O                    InMux                        662              4834  14777  RISE       1
PWM_cnt__i3_LC_1_4_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_1_4_2/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/in1
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_1_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7135  RISE       3
I__417/I                    LocalMux                       0              3073  14499  RISE       1
I__417/O                    LocalMux                    1099              4172  14499  RISE       1
I__420/I                    InMux                          0              4172  14499  RISE       1
I__420/O                    InMux                        662              4834  14499  RISE       1
PWM_cnt__i2_LC_1_4_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_1_4_1/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/in1
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_1_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7148  RISE       3
I__485/I                    LocalMux                       0              3073  14221  RISE       1
I__485/O                    LocalMux                    1099              4172  14221  RISE       1
I__488/I                    InMux                          0              4172  14221  RISE       1
I__488/O                    InMux                        662              4834  14221  RISE       1
PWM_cnt__i1_LC_1_4_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/in1
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   7109  RISE       3
I__477/I                    LocalMux                       0              3073  13943  RISE       1
I__477/O                    LocalMux                    1099              4172  13943  RISE       1
I__480/I                    InMux                          0              4172  13943  RISE       1
I__480/O                    InMux                        662              4834  13943  RISE       1
PWM_cnt__i0_LC_1_4_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : motor_on_158_LC_2_3_6/in1
Capture Clock    : motor_on_158_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14102  RISE       3
I__511/I                       LocalMux                       0              3073  14102  RISE       1
I__511/O                       LocalMux                    1099              4172  14102  RISE       1
I__514/I                       InMux                          0              4172  16618  RISE       1
I__514/O                       InMux                        662              4834  16618  RISE       1
motor_on_158_LC_2_3_6/in1      LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in1
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__335/I                      LocalMux                       0              3073  16618  RISE       1
I__335/O                      LocalMux                    1099              4172  16618  RISE       1
I__339/I                      InMux                          0              4172  16618  RISE       1
I__339/O                      InMux                        662              4834  16618  RISE       1
drv_cnt_i0_i1_LC_0_5_0/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in1
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__336/I                      LocalMux                       0              3073  16618  RISE       1
I__336/O                      LocalMux                    1099              4172  16618  RISE       1
I__340/I                      InMux                          0              4172  16618  RISE       1
I__340/O                      InMux                        662              4834  16618  RISE       1
drv_cnt_i0_i2_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_B_142_LC_0_6_5/in1
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__338/I                      LocalMux                       0              3073  16618  RISE       1
I__338/O                      LocalMux                    1099              4172  16618  RISE       1
I__343/I                      InMux                          0              4172  16618  RISE       1
I__343/O                      InMux                        662              4834  16618  RISE       1
PWM_B_142_LC_0_6_5/in1        LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in1
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       6
I__336/I                      LocalMux                       0              3073  16618  RISE       1
I__336/O                      LocalMux                    1099              4172  16618  RISE       1
I__341/I                      InMux                          0              4172  16618  RISE       1
I__341/O                      InMux                        662              4834  16618  RISE       1
drv_cnt_i0_i0_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/in1
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   6274  RISE       2
I__383/I                                LocalMux                       0              3073  14221  RISE       1
I__383/O                                LocalMux                    1099              4172  14221  RISE       1
I__385/I                                InMux                          0              4172  14221  RISE       1
I__385/O                                InMux                        662              4834  14221  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/in1
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   8155  RISE       3
I__540/I                                LocalMux                       0              3073  13108  RISE       1
I__540/O                                LocalMux                    1099              4172  13108  RISE       1
I__543/I                                InMux                          0              4172  13108  RISE       1
I__543/O                                InMux                        662              4834  13108  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in1
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9572  RISE       4
I__810/I                            LocalMux                       0              3073   9572  RISE       1
I__810/O                            LocalMux                    1099              4172   9572  RISE       1
I__813/I                            InMux                          0              4172  16618  RISE       1
I__813/O                            InMux                        662              4834  16618  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i2_LC_6_4_5/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in1
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i2_LC_6_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  12738  RISE       2
I__916/I                            LocalMux                       0              3073  16618  RISE       1
I__916/O                            LocalMux                    1099              4172  16618  RISE       1
I__918/I                            InMux                          0              4172  16618  RISE       1
I__918/O                            InMux                        662              4834  16618  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in1
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Setup Constraint : 20830p
Path slack       : 16618p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                  -1060
-------------------------------------------   ----- 
End-of-path required time (ps)                21452

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1037/I                    LocalMux                       0              3073  16618  RISE       1
I__1037/O                    LocalMux                    1099              4172  16618  RISE       1
I__1056/I                    InMux                          0              4172  16618  RISE       1
I__1056/O                    InMux                        662              4834  16618  RISE       1
i2c_steps_i2_LC_5_2_2/in1    LogicCell40_SEQ_MODE_1000      0              4834  16618  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_0/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in2
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Setup Constraint : 20830p
Path slack       : 16698p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  16698  RISE       2
I__671/I                       LocalMux                       0              3073  16698  RISE       1
I__671/O                       LocalMux                    1099              4172  16698  RISE       1
I__673/I                       InMux                          0              4172  16698  RISE       1
I__673/O                       InMux                        662              4834  16698  RISE       1
I__675/I                       CascadeMux                     0              4834  16698  RISE       1
I__675/O                       CascadeMux                     0              4834  16698  RISE       1
soft_SBADRi_i0_LC_4_2_0/in2    LogicCell40_SEQ_MODE_1000      0              4834  16698  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in2
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Setup Constraint : 20830p
Path slack       : 16698p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9572  RISE       4
I__810/I                            LocalMux                       0              3073   9572  RISE       1
I__810/O                            LocalMux                    1099              4172   9572  RISE       1
I__814/I                            InMux                          0              4172  16698  RISE       1
I__814/O                            InMux                        662              4834  16698  RISE       1
I__816/I                            CascadeMux                     0              4834  16698  RISE       1
I__816/O                            CascadeMux                     0              4834  16698  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/in2    LogicCell40_SEQ_MODE_1000      0              4834  16698  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in2
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Setup Constraint : 20830p
Path slack       : 16698p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -980
-------------------------------------------   ----- 
End-of-path required time (ps)                21532

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10181  RISE      24
I__1068/I                    LocalMux                       0              3073  10181  RISE       1
I__1068/O                    LocalMux                    1099              4172  10181  RISE       1
I__1083/I                    InMux                          0              4172  16698  RISE       1
I__1083/O                    InMux                        662              4834  16698  RISE       1
I__1103/I                    CascadeMux                     0              4834  16698  RISE       1
I__1103/O                    CascadeMux                     0              4834  16698  RISE       1
i2c_steps_i1_LC_5_2_5/in2    LogicCell40_SEQ_MODE_1000      0              4834  16698  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_2_5/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in3
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15996  RISE       3
I__715/I                       LocalMux                       0              3073  15996  RISE       1
I__715/O                       LocalMux                    1099              4172  15996  RISE       1
I__718/I                       InMux                          0              4172  16949  RISE       1
I__718/O                       InMux                        662              4834  16949  RISE       1
hard_SBDATi_i4_LC_4_2_5/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_1_2_1/lcout
Path End         : motor_on_158_LC_2_3_6/in3
Capture Clock    : motor_on_158_LC_2_3_6/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  14036  RISE       3
I__522/I                       LocalMux                       0              3073  14036  RISE       1
I__522/O                       LocalMux                    1099              4172  14036  RISE       1
I__525/I                       InMux                          0              4172  16949  RISE       1
I__525/O                       InMux                        662              4834  16949  RISE       1
motor_on_158_LC_2_3_6/in3      LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in3
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__324/I                      LocalMux                       0              3073  16949  RISE       1
I__324/O                      LocalMux                    1099              4172  16949  RISE       1
I__328/I                      InMux                          0              4172  16949  RISE       1
I__328/O                      InMux                        662              4834  16949  RISE       1
drv_cnt_i0_i2_LC_1_5_7/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in3
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__326/I                      LocalMux                       0              3073  16949  RISE       1
I__326/O                      LocalMux                    1099              4172  16949  RISE       1
I__330/I                      InMux                          0              4172  16949  RISE       1
I__330/O                      InMux                        662              4834  16949  RISE       1
drv_cnt_i0_i1_LC_0_5_0/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_B_142_LC_0_6_5/in3
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  15850  RISE       5
I__327/I                      LocalMux                       0              3073  16949  RISE       1
I__327/O                      LocalMux                    1099              4172  16949  RISE       1
I__331/I                      InMux                          0              4172  16949  RISE       1
I__331/O                      InMux                        662              4834  16949  RISE       1
PWM_B_142_LC_0_6_5/in3        LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i1_LC_5_1_3/lcout
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in3
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i1_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9850  RISE       4
I__804/I                            LocalMux                       0              3073   9850  RISE       1
I__804/O                            LocalMux                    1099              4172   9850  RISE       1
I__807/I                            InMux                          0              4172  16949  RISE       1
I__807/O                            InMux                        662              4834  16949  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_1_1/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in3
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10777  RISE       4
I__818/I                    LocalMux                       0              3073  12102  RISE       1
I__818/O                    LocalMux                    1099              4172  12102  RISE       1
I__822/I                    InMux                          0              4172  16949  RISE       1
I__822/O                    InMux                        662              4834  16949  RISE       1
i2c_stat_i6_LC_6_1_1/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/in3
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11135  RISE       6
I__921/I                            LocalMux                       0              3073  16446  RISE       1
I__921/O                            LocalMux                    1099              4172  16446  RISE       1
I__925/I                            InMux                          0              4172  16949  RISE       1
I__925/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in3
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11135  RISE       6
I__921/I                            LocalMux                       0              3073  16446  RISE       1
I__921/O                            LocalMux                    1099              4172  16446  RISE       1
I__927/I                            InMux                          0              4172  16949  RISE       1
I__927/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i1_LC_6_4_2/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/in3
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i1_LC_6_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10817  RISE       5
I__930/I                            LocalMux                       0              3073  16446  RISE       1
I__930/O                            LocalMux                    1099              4172  16446  RISE       1
I__934/I                            InMux                          0              4172  16949  RISE       1
I__934/O                            InMux                        662              4834  16949  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/in3    LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in3
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  11572  RISE      26
I__947/I                     LocalMux                       0              3073  12393  RISE       1
I__947/O                     LocalMux                    1099              4172  12393  RISE       1
I__958/I                     InMux                          0              4172  16949  RISE       1
I__958/O                     InMux                        662              4834  16949  RISE       1
hard_SBDATi_i7_LC_5_3_5/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : soft_SBADRi_i1_LC_5_3_2/in3
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073  10287  RISE      23
I__994/I                     LocalMux                       0              3073  10287  RISE       1
I__994/O                     LocalMux                    1099              4172  10287  RISE       1
I__1009/I                    InMux                          0              4172  16949  RISE       1
I__1009/O                    InMux                        662              4834  16949  RISE       1
soft_SBADRi_i1_LC_5_3_2/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in3
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1035/I                    LocalMux                       0              3073  13678  RISE       1
I__1035/O                    LocalMux                    1099              4172  13678  RISE       1
I__1051/I                    InMux                          0              4172  16949  RISE       1
I__1051/O                    InMux                        662              4834  16949  RISE       1
hard_SBDATi_i2_LC_4_2_7/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in3
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1036/I                    LocalMux                       0              3073  15850  RISE       1
I__1036/O                    LocalMux                    1099              4172  15850  RISE       1
I__1055/I                    InMux                          0              4172  16949  RISE       1
I__1055/O                    InMux                        662              4834  16949  RISE       1
hard_SBWRi_147_LC_4_1_7/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in3
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Setup Constraint : 20830p
Path slack       : 16950p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1761
------------------------------------------   ---- 
End-of-path arrival time (ps)                4834
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   9903  RISE      23
I__1035/I                    LocalMux                       0              3073  13678  RISE       1
I__1035/O                    LocalMux                    1099              4172  13678  RISE       1
I__1052/I                    InMux                          0              4172  16949  RISE       1
I__1052/O                    InMux                        662              4834  16949  RISE       1
soft_SBADRi_i2_LC_4_2_3/in3  LogicCell40_SEQ_MODE_1000      0              4834  16949  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i3_LC_2_2_6/in3
Capture Clock    : i2c_cmd_0___i3_LC_2_2_6/clk
Setup Constraint : 20830p
Path slack       : 17077p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 668
+ Data Path Delay                           2357
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4707
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                  SB_I2C_FIFO                  668              2350  13222  RISE       3
I__873/I                     DummyBuf                       0              2350  13222  RISE       1
I__873/O                     DummyBuf                       0              2350  13222  RISE       1
I__874/I                     Odrv4                          0              2350  13222  RISE       1
I__874/O                     Odrv4                        596              2946  13222  RISE       1
I__877/I                     LocalMux                       0              2946  17076  RISE       1
I__877/O                     LocalMux                    1099              4045  17076  RISE       1
I__880/I                     InMux                          0              4045  17076  RISE       1
I__880/O                     InMux                        662              4707  17076  RISE       1
i2c_cmd_0___i3_LC_2_2_6/in3  LogicCell40_SEQ_MODE_1000      0              4707  17076  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__903/I                      ClkMux                         0               795  RISE       1
I__903/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_2_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i13_LC_1_1_3/in3
Capture Clock    : i2c_cmd_0___i13_LC_1_1_3/clk
Setup Constraint : 20830p
Path slack       : 17606p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 734
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4178
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                   SB_I2C_FIFO                  734              2416  17606  RISE       2
I__263/I                      DummyBuf                       0              2416  17606  RISE       1
I__263/O                      DummyBuf                       0              2416  17606  RISE       1
I__264/I                      LocalMux                       0              2416  17606  RISE       1
I__264/O                      LocalMux                    1099              3515  17606  RISE       1
I__266/I                      InMux                          0              3515  17606  RISE       1
I__266/O                      InMux                        662              4178  17606  RISE       1
i2c_cmd_0___i13_LC_1_1_3/in3  LogicCell40_SEQ_MODE_1000      0              4178  17606  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i5_LC_1_2_3/in3
Capture Clock    : i2c_cmd_0___i5_LC_1_2_3/clk
Setup Constraint : 20830p
Path slack       : 17606p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 734
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4178
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                  SB_I2C_FIFO                  734              2416  17606  RISE       2
I__263/I                     DummyBuf                       0              2416  17606  RISE       1
I__263/O                     DummyBuf                       0              2416  17606  RISE       1
I__265/I                     LocalMux                       0              2416  17606  RISE       1
I__265/O                     LocalMux                    1099              3515  17606  RISE       1
I__267/I                     InMux                          0              3515  17606  RISE       1
I__267/O                     InMux                        662              4178  17606  RISE       1
i2c_cmd_0___i5_LC_1_2_3/in3  LogicCell40_SEQ_MODE_1000      0              4178  17606  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i9_LC_1_1_7/in3
Capture Clock    : i2c_cmd_0___i9_LC_1_1_7/clk
Setup Constraint : 20830p
Path slack       : 17647p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 694
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4137
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  694              2376  17646  RISE       2
I__278/I                     DummyBuf                       0              2376  17646  RISE       1
I__278/O                     DummyBuf                       0              2376  17646  RISE       1
I__279/I                     LocalMux                       0              2376  17646  RISE       1
I__279/O                     LocalMux                    1099              3475  17646  RISE       1
I__281/I                     InMux                          0              3475  17646  RISE       1
I__281/O                     InMux                        662              4137  17646  RISE       1
i2c_cmd_0___i9_LC_1_1_7/in3  LogicCell40_SEQ_MODE_1000      0              4137  17646  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i1_LC_1_2_0/in3
Capture Clock    : i2c_cmd_0___i1_LC_1_2_0/clk
Setup Constraint : 20830p
Path slack       : 17647p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 694
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4137
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  694              2376  17646  RISE       2
I__278/I                     DummyBuf                       0              2376  17646  RISE       1
I__278/O                     DummyBuf                       0              2376  17646  RISE       1
I__280/I                     LocalMux                       0              2376  17646  RISE       1
I__280/O                     LocalMux                    1099              3475  17646  RISE       1
I__282/I                     InMux                          0              3475  17646  RISE       1
I__282/O                     InMux                        662              4137  17646  RISE       1
i2c_cmd_0___i1_LC_1_2_0/in3  LogicCell40_SEQ_MODE_1000      0              4137  17646  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i12_LC_1_1_2/in3
Capture Clock    : i2c_cmd_0___i12_LC_1_1_2/clk
Setup Constraint : 20830p
Path slack       : 17669p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 672
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4115
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                   SB_I2C_FIFO                  672              2354  17668  RISE       2
I__268/I                      DummyBuf                       0              2354  17668  RISE       1
I__268/O                      DummyBuf                       0              2354  17668  RISE       1
I__269/I                      LocalMux                       0              2354  17668  RISE       1
I__269/O                      LocalMux                    1099              3453  17668  RISE       1
I__271/I                      InMux                          0              3453  17668  RISE       1
I__271/O                      InMux                        662              4115  17668  RISE       1
i2c_cmd_0___i12_LC_1_1_2/in3  LogicCell40_SEQ_MODE_1000      0              4115  17668  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i4_LC_1_2_2/in3
Capture Clock    : i2c_cmd_0___i4_LC_1_2_2/clk
Setup Constraint : 20830p
Path slack       : 17669p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 672
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4115
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                  SB_I2C_FIFO                  672              2354  17668  RISE       2
I__268/I                     DummyBuf                       0              2354  17668  RISE       1
I__268/O                     DummyBuf                       0              2354  17668  RISE       1
I__270/I                     LocalMux                       0              2354  17668  RISE       1
I__270/O                     LocalMux                    1099              3453  17668  RISE       1
I__272/I                     InMux                          0              3453  17668  RISE       1
I__272/O                     InMux                        662              4115  17668  RISE       1
i2c_cmd_0___i4_LC_1_2_2/in3  LogicCell40_SEQ_MODE_1000      0              4115  17668  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i11_LC_1_1_1/in3
Capture Clock    : i2c_cmd_0___i11_LC_1_1_1/clk
Setup Constraint : 20830p
Path slack       : 17673p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 668
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4111
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                   SB_I2C_FIFO                  668              2350  13222  RISE       3
I__873/I                      DummyBuf                       0              2350  13222  RISE       1
I__873/O                      DummyBuf                       0              2350  13222  RISE       1
I__875/I                      LocalMux                       0              2350  17672  RISE       1
I__875/O                      LocalMux                    1099              3449  17672  RISE       1
I__878/I                      InMux                          0              3449  17672  RISE       1
I__878/O                      InMux                        662              4111  17672  RISE       1
i2c_cmd_0___i11_LC_1_1_1/in3  LogicCell40_SEQ_MODE_1000      0              4111  17672  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i10_LC_1_1_0/in3
Capture Clock    : i2c_cmd_0___i10_LC_1_1_0/clk
Setup Constraint : 20830p
Path slack       : 17676p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 665
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4108
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                   SB_I2C_FIFO                  665              2347  17675  RISE       2
I__273/I                      DummyBuf                       0              2347  17675  RISE       1
I__273/O                      DummyBuf                       0              2347  17675  RISE       1
I__274/I                      LocalMux                       0              2347  17675  RISE       1
I__274/O                      LocalMux                    1099              3446  17675  RISE       1
I__276/I                      InMux                          0              3446  17675  RISE       1
I__276/O                      InMux                        662              4108  17675  RISE       1
i2c_cmd_0___i10_LC_1_1_0/in3  LogicCell40_SEQ_MODE_1000      0              4108  17675  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i2_LC_1_2_1/in3
Capture Clock    : i2c_cmd_0___i2_LC_1_2_1/clk
Setup Constraint : 20830p
Path slack       : 17676p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 665
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4108
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                  SB_I2C_FIFO                  665              2347  17675  RISE       2
I__273/I                     DummyBuf                       0              2347  17675  RISE       1
I__273/O                     DummyBuf                       0              2347  17675  RISE       1
I__275/I                     LocalMux                       0              2347  17675  RISE       1
I__275/O                     LocalMux                    1099              3446  17675  RISE       1
I__277/I                     InMux                          0              3446  17675  RISE       1
I__277/O                     InMux                        662              4108  17675  RISE       1
i2c_cmd_0___i2_LC_1_2_1/in3  LogicCell40_SEQ_MODE_1000      0              4108  17675  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i15_LC_1_1_5/in3
Capture Clock    : i2c_cmd_0___i15_LC_1_1_5/clk
Setup Constraint : 20830p
Path slack       : 17678p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4106
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                   SB_I2C_FIFO                  662              2344  15201  RISE       3
I__824/I                      DummyBuf                       0              2344  15201  RISE       1
I__824/O                      DummyBuf                       0              2344  15201  RISE       1
I__826/I                      LocalMux                       0              2344  17678  RISE       1
I__826/O                      LocalMux                    1099              3444  17678  RISE       1
I__829/I                      InMux                          0              3444  17678  RISE       1
I__829/O                      InMux                        662              4106  17678  RISE       1
i2c_cmd_0___i15_LC_1_1_5/in3  LogicCell40_SEQ_MODE_1000      0              4106  17678  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i7_LC_1_2_5/in3
Capture Clock    : i2c_cmd_0___i7_LC_1_2_5/clk
Setup Constraint : 20830p
Path slack       : 17678p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 662
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4106
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                  SB_I2C_FIFO                  662              2344  15201  RISE       3
I__824/I                     DummyBuf                       0              2344  15201  RISE       1
I__824/O                     DummyBuf                       0              2344  15201  RISE       1
I__827/I                     LocalMux                       0              2344  17678  RISE       1
I__827/O                     LocalMux                    1099              3444  17678  RISE       1
I__830/I                     InMux                          0              3444  17678  RISE       1
I__830/O                     InMux                        662              4106  17678  RISE       1
i2c_cmd_0___i7_LC_1_2_5/in3  LogicCell40_SEQ_MODE_1000      0              4106  17678  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_1_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i14_LC_1_1_4/in3
Capture Clock    : i2c_cmd_0___i14_LC_1_1_4/clk
Setup Constraint : 20830p
Path slack       : 17682p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 659
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4102
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                   SB_I2C_FIFO                  659              2341  17681  RISE       2
I__258/I                      DummyBuf                       0              2341  17681  RISE       1
I__258/O                      DummyBuf                       0              2341  17681  RISE       1
I__259/I                      LocalMux                       0              2341  17681  RISE       1
I__259/O                      LocalMux                    1099              3440  17681  RISE       1
I__261/I                      InMux                          0              3440  17681  RISE       1
I__261/O                      InMux                        662              4102  17681  RISE       1
i2c_cmd_0___i14_LC_1_1_4/in3  LogicCell40_SEQ_MODE_1000      0              4102  17681  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i6_LC_1_2_4/in3
Capture Clock    : i2c_cmd_0___i6_LC_1_2_4/clk
Setup Constraint : 20830p
Path slack       : 17682p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 659
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4102
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                  SB_I2C_FIFO                  659              2341  17681  RISE       2
I__258/I                     DummyBuf                       0              2341  17681  RISE       1
I__258/O                     DummyBuf                       0              2341  17681  RISE       1
I__260/I                     LocalMux                       0              2341  17681  RISE       1
I__260/O                     LocalMux                    1099              3440  17681  RISE       1
I__262/I                     InMux                          0              3440  17681  RISE       1
I__262/O                     InMux                        662              4102  17681  RISE       1
i2c_cmd_0___i6_LC_1_2_4/in3  LogicCell40_SEQ_MODE_1000      0              4102  17681  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i16_LC_1_1_6/in3
Capture Clock    : i2c_cmd_0___i16_LC_1_1_6/clk
Setup Constraint : 20830p
Path slack       : 17685p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 655
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4099
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                   SB_I2C_FIFO                  655              2338  17685  RISE       2
I__253/I                      DummyBuf                       0              2338  17685  RISE       1
I__253/O                      DummyBuf                       0              2338  17685  RISE       1
I__254/I                      LocalMux                       0              2338  17685  RISE       1
I__254/O                      LocalMux                    1099              3437  17685  RISE       1
I__256/I                      InMux                          0              3437  17685  RISE       1
I__256/O                      InMux                        662              4099  17685  RISE       1
i2c_cmd_0___i16_LC_1_1_6/in3  LogicCell40_SEQ_MODE_1000      0              4099  17685  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i8_LC_1_2_6/in3
Capture Clock    : i2c_cmd_0___i8_LC_1_2_6/clk
Setup Constraint : 20830p
Path slack       : 17685p

Capture Clock Arrival Time (top|sysclk:R#2)   20830
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     1682
- Setup Time                                   -728
-------------------------------------------   ----- 
End-of-path required time (ps)                21784

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 655
+ Data Path Delay                           1761
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4099
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                  SB_I2C_FIFO                  655              2338  17685  RISE       2
I__253/I                     DummyBuf                       0              2338  17685  RISE       1
I__253/O                     DummyBuf                       0              2338  17685  RISE       1
I__255/I                     LocalMux                       0              2338  17685  RISE       1
I__255/O                     LocalMux                    1099              3437  17685  RISE       1
I__257/I                     InMux                          0              3437  17685  RISE       1
I__257/O                     InMux                        662              4099  17685  RISE       1
i2c_cmd_0___i8_LC_1_2_6/in3  LogicCell40_SEQ_MODE_1000      0              4099  17685  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_R_144_LC_0_7_1/lcout
Path End         : LED_R
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_R_144_LC_0_7_1/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__245/I                  Odrv12                          0              3073   +INF  RISE       1
I__245/O                  Odrv12                       1073              4146   +INF  RISE       1
I__246/I                  LocalMux                        0              4146   +INF  RISE       1
I__246/O                  LocalMux                     1099              5245   +INF  RISE       1
I__247/I                  InMux                           0              5245   +INF  RISE       1
I__247/O                  InMux                         662              5907   +INF  RISE       1
I__248/I                  DummyBuf                        0              5907   +INF  RISE       1
I__248/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB0PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB0              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_R                     top                             0            144975   +INF  FALL       1


++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_G_143_LC_0_7_0/lcout
Path End         : LED_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_G_143_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__249/I                  Odrv12                          0              3073   +INF  RISE       1
I__249/O                  Odrv12                       1073              4146   +INF  RISE       1
I__250/I                  LocalMux                        0              4146   +INF  RISE       1
I__250/O                  LocalMux                     1099              5245   +INF  RISE       1
I__251/I                  InMux                           0              5245   +INF  RISE       1
I__251/O                  InMux                         662              5907   +INF  RISE       1
I__252/I                  DummyBuf                        0              5907   +INF  RISE       1
I__252/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB1PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB1              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_G                     top                             0            144975   +INF  FALL       1


++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_B_142_LC_0_6_5/lcout
Path End         : LED_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            142206
------------------------------------------   ------ 
End-of-path arrival time (ps)                145279
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_B_142_LC_0_6_5/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__201/I                  Odrv12                          0              3073   +INF  RISE       1
I__201/O                  Odrv12                       1073              4146   +INF  RISE       1
I__202/I                  Span12Mux_s3_v                  0              4146   +INF  RISE       1
I__202/O                  Span12Mux_s3_v                305              4450   +INF  RISE       1
I__203/I                  LocalMux                        0              4450   +INF  RISE       1
I__203/O                  LocalMux                     1099              5549   +INF  RISE       1
I__204/I                  InMux                           0              5549   +INF  RISE       1
I__204/O                  InMux                         662              6212   +INF  RISE       1
I__205/I                  DummyBuf                        0              6212   +INF  RISE       1
I__205/O                  DummyBuf                        0              6212   +INF  RISE       1
RGB_DRV/RGB2PWM           SB_RGBA_DRV                     0              6212   +INF  RISE       1
RGB_DRV/RGB2              SB_RGBA_DRV                139068            145279   +INF  FALL       0
LED_B                     top                             0            145279   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i14_LC_1_1_4/in3
Capture Clock    : i2c_cmd_0___i14_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 1961p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 689
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3643
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                   SB_I2C_FIFO                  689              2371   1961  FALL       2
I__258/I                      DummyBuf                       0              2371   1961  FALL       1
I__258/O                      DummyBuf                       0              2371   1961  FALL       1
I__259/I                      LocalMux                       0              2371   1961  FALL       1
I__259/O                      LocalMux                     768              3139   1961  FALL       1
I__261/I                      InMux                          0              3139   1961  FALL       1
I__261/O                      InMux                        503              3643   1961  FALL       1
i2c_cmd_0___i14_LC_1_1_4/in3  LogicCell40_SEQ_MODE_1000      0              3643   1961  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO5
Path End         : i2c_cmd_0___i6_LC_1_2_4/in3
Capture Clock    : i2c_cmd_0___i6_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1961p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 689
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3643
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO5                  SB_I2C_FIFO                  689              2371   1961  FALL       2
I__258/I                     DummyBuf                       0              2371   1961  FALL       1
I__258/O                     DummyBuf                       0              2371   1961  FALL       1
I__260/I                     LocalMux                       0              2371   1961  FALL       1
I__260/O                     LocalMux                     768              3139   1961  FALL       1
I__262/I                     InMux                          0              3139   1961  FALL       1
I__262/O                     InMux                        503              3643   1961  FALL       1
i2c_cmd_0___i6_LC_1_2_4/in3  LogicCell40_SEQ_MODE_1000      0              3643   1961  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i16_LC_1_1_6/in3
Capture Clock    : i2c_cmd_0___i16_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1961p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 690
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3643
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                   SB_I2C_FIFO                  690              2372   1961  FALL       2
I__253/I                      DummyBuf                       0              2372   1961  FALL       1
I__253/O                      DummyBuf                       0              2372   1961  FALL       1
I__254/I                      LocalMux                       0              2372   1961  FALL       1
I__254/O                      LocalMux                     768              3140   1961  FALL       1
I__256/I                      InMux                          0              3140   1961  FALL       1
I__256/O                      InMux                        503              3643   1961  FALL       1
i2c_cmd_0___i16_LC_1_1_6/in3  LogicCell40_SEQ_MODE_1000      0              3643   1961  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO7
Path End         : i2c_cmd_0___i8_LC_1_2_6/in3
Capture Clock    : i2c_cmd_0___i8_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1961p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 690
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3643
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO7                  SB_I2C_FIFO                  690              2372   1961  FALL       2
I__253/I                     DummyBuf                       0              2372   1961  FALL       1
I__253/O                     DummyBuf                       0              2372   1961  FALL       1
I__255/I                     LocalMux                       0              2372   1961  FALL       1
I__255/O                     LocalMux                     768              3140   1961  FALL       1
I__257/I                     InMux                          0              3140   1961  FALL       1
I__257/O                     InMux                        503              3643   1961  FALL       1
i2c_cmd_0___i8_LC_1_2_6/in3  LogicCell40_SEQ_MODE_1000      0              3643   1961  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i10_LC_1_1_0/in3
Capture Clock    : i2c_cmd_0___i10_LC_1_1_0/clk
Hold Constraint  : 0p
Path slack       : 1965p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3647
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                   SB_I2C_FIFO                  693              2375   1965  FALL       2
I__273/I                      DummyBuf                       0              2375   1965  FALL       1
I__273/O                      DummyBuf                       0              2375   1965  FALL       1
I__274/I                      LocalMux                       0              2375   1965  FALL       1
I__274/O                      LocalMux                     768              3144   1965  FALL       1
I__276/I                      InMux                          0              3144   1965  FALL       1
I__276/O                      InMux                        503              3647   1965  FALL       1
i2c_cmd_0___i10_LC_1_1_0/in3  LogicCell40_SEQ_MODE_1000      0              3647   1965  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO1
Path End         : i2c_cmd_0___i2_LC_1_2_1/in3
Capture Clock    : i2c_cmd_0___i2_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1965p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3647
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO1                  SB_I2C_FIFO                  693              2375   1965  FALL       2
I__273/I                     DummyBuf                       0              2375   1965  FALL       1
I__273/O                     DummyBuf                       0              2375   1965  FALL       1
I__275/I                     LocalMux                       0              2375   1965  FALL       1
I__275/O                     LocalMux                     768              3144   1965  FALL       1
I__277/I                     InMux                          0              3144   1965  FALL       1
I__277/O                     InMux                        503              3647   1965  FALL       1
i2c_cmd_0___i2_LC_1_2_1/in3  LogicCell40_SEQ_MODE_1000      0              3647   1965  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i15_LC_1_1_5/in3
Capture Clock    : i2c_cmd_0___i15_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1965p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3647
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                   SB_I2C_FIFO                  693              2375   1965  FALL       3
I__824/I                      DummyBuf                       0              2375   1965  FALL       1
I__824/O                      DummyBuf                       0              2375   1965  FALL       1
I__826/I                      LocalMux                       0              2375   1965  FALL       1
I__826/O                      LocalMux                     768              3144   1965  FALL       1
I__829/I                      InMux                          0              3144   1965  FALL       1
I__829/O                      InMux                        503              3647   1965  FALL       1
i2c_cmd_0___i15_LC_1_1_5/in3  LogicCell40_SEQ_MODE_1000      0              3647   1965  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO6
Path End         : i2c_cmd_0___i7_LC_1_2_5/in3
Capture Clock    : i2c_cmd_0___i7_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1965p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 693
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3647
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO6                  SB_I2C_FIFO                  693              2375   1965  FALL       3
I__824/I                     DummyBuf                       0              2375   1965  FALL       1
I__824/O                     DummyBuf                       0              2375   1965  FALL       1
I__827/I                     LocalMux                       0              2375   1965  FALL       1
I__827/O                     LocalMux                     768              3144   1965  FALL       1
I__830/I                     InMux                          0              3144   1965  FALL       1
I__830/O                     InMux                        503              3647   1965  FALL       1
i2c_cmd_0___i7_LC_1_2_5/in3  LogicCell40_SEQ_MODE_1000      0              3647   1965  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_1_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i12_LC_1_1_2/in3
Capture Clock    : i2c_cmd_0___i12_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1967p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 695
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3649
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                   SB_I2C_FIFO                  695              2377   1966  FALL       2
I__268/I                      DummyBuf                       0              2377   1966  FALL       1
I__268/O                      DummyBuf                       0              2377   1966  FALL       1
I__269/I                      LocalMux                       0              2377   1966  FALL       1
I__269/O                      LocalMux                     768              3145   1966  FALL       1
I__271/I                      InMux                          0              3145   1966  FALL       1
I__271/O                      InMux                        503              3649   1966  FALL       1
i2c_cmd_0___i12_LC_1_1_2/in3  LogicCell40_SEQ_MODE_1000      0              3649   1966  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO3
Path End         : i2c_cmd_0___i4_LC_1_2_2/in3
Capture Clock    : i2c_cmd_0___i4_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1967p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 695
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3649
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO3                  SB_I2C_FIFO                  695              2377   1966  FALL       2
I__268/I                     DummyBuf                       0              2377   1966  FALL       1
I__268/O                     DummyBuf                       0              2377   1966  FALL       1
I__270/I                     LocalMux                       0              2377   1966  FALL       1
I__270/O                     LocalMux                     768              3145   1966  FALL       1
I__272/I                     InMux                          0              3145   1966  FALL       1
I__272/O                     InMux                        503              3649   1966  FALL       1
i2c_cmd_0___i4_LC_1_2_2/in3  LogicCell40_SEQ_MODE_1000      0              3649   1966  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i11_LC_1_1_1/in3
Capture Clock    : i2c_cmd_0___i11_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1979p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 708
+ Data Path Delay                           1271
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3661
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                   SB_I2C_FIFO                  708              2390   1979  FALL       3
I__873/I                      DummyBuf                       0              2390   1979  FALL       1
I__873/O                      DummyBuf                       0              2390   1979  FALL       1
I__875/I                      LocalMux                       0              2390   1979  FALL       1
I__875/O                      LocalMux                     768              3158   1979  FALL       1
I__878/I                      InMux                          0              3158   1979  FALL       1
I__878/O                      InMux                        503              3661   1979  FALL       1
i2c_cmd_0___i11_LC_1_1_1/in3  LogicCell40_SEQ_MODE_1000      0              3661   1979  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i9_LC_1_1_7/in3
Capture Clock    : i2c_cmd_0___i9_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1997p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 725
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3679
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  725              2407   1997  FALL       2
I__278/I                     DummyBuf                       0              2407   1997  FALL       1
I__278/O                     DummyBuf                       0              2407   1997  FALL       1
I__279/I                     LocalMux                       0              2407   1997  FALL       1
I__279/O                     LocalMux                     768              3175   1997  FALL       1
I__281/I                     InMux                          0              3175   1997  FALL       1
I__281/O                     InMux                        503              3679   1997  FALL       1
i2c_cmd_0___i9_LC_1_1_7/in3  LogicCell40_SEQ_MODE_1000      0              3679   1997  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO0
Path End         : i2c_cmd_0___i1_LC_1_2_0/in3
Capture Clock    : i2c_cmd_0___i1_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1997p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 725
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3679
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO0                  SB_I2C_FIFO                  725              2407   1997  FALL       2
I__278/I                     DummyBuf                       0              2407   1997  FALL       1
I__278/O                     DummyBuf                       0              2407   1997  FALL       1
I__280/I                     LocalMux                       0              2407   1997  FALL       1
I__280/O                     LocalMux                     768              3175   1997  FALL       1
I__282/I                     InMux                          0              3175   1997  FALL       1
I__282/O                     InMux                        503              3679   1997  FALL       1
i2c_cmd_0___i1_LC_1_2_0/in3  LogicCell40_SEQ_MODE_1000      0              3679   1997  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i13_LC_1_1_3/in3
Capture Clock    : i2c_cmd_0___i13_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 2057p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 785
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3739
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                   SB_I2C_FIFO                  785              2467   2057  FALL       2
I__263/I                      DummyBuf                       0              2467   2057  FALL       1
I__263/O                      DummyBuf                       0              2467   2057  FALL       1
I__264/I                      LocalMux                       0              2467   2057  FALL       1
I__264/O                      LocalMux                     768              3235   2057  FALL       1
I__266/I                      InMux                          0              3235   2057  FALL       1
I__266/O                      InMux                        503              3739   2057  FALL       1
i2c_cmd_0___i13_LC_1_1_3/in3  LogicCell40_SEQ_MODE_1000      0              3739   2057  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO4
Path End         : i2c_cmd_0___i5_LC_1_2_3/in3
Capture Clock    : i2c_cmd_0___i5_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 2057p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 785
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               3739
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO4                  SB_I2C_FIFO                  785              2467   2057  FALL       2
I__263/I                     DummyBuf                       0              2467   2057  FALL       1
I__263/O                     DummyBuf                       0              2467   2057  FALL       1
I__265/I                     LocalMux                       0              2467   2057  FALL       1
I__265/O                     LocalMux                     768              3235   2057  FALL       1
I__267/I                     InMux                          0              3235   2057  FALL       1
I__267/O                     InMux                        503              3739   2057  FALL       1
i2c_cmd_0___i5_LC_1_2_3/in3  LogicCell40_SEQ_MODE_1000      0              3739   2057  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/DATO2
Path End         : i2c_cmd_0___i3_LC_2_2_6/in3
Capture Clock    : i2c_cmd_0___i3_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 2628p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 708
+ Data Path Delay                           1920
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4310
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/DATO2                  SB_I2C_FIFO                  708              2390   1979  FALL       3
I__873/I                     DummyBuf                       0              2390   1979  FALL       1
I__873/O                     DummyBuf                       0              2390   1979  FALL       1
I__874/I                     Odrv4                          0              2390   2628  FALL       1
I__874/O                     Odrv4                        649              3039   2628  FALL       1
I__877/I                     LocalMux                       0              3039   2628  FALL       1
I__877/O                     LocalMux                     768              3807   2628  FALL       1
I__880/I                     InMux                          0              3807   2628  FALL       1
I__880/O                     InMux                        503              4310   2628  FALL       1
i2c_cmd_0___i3_LC_2_2_6/in3  LogicCell40_SEQ_MODE_1000      0              4310   2628  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__903/I                      ClkMux                         0               795  RISE       1
I__903/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_2_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i2_LC_6_4_5/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in1
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i2_LC_6_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__916/I                            LocalMux                       0              3073   2662  FALL       1
I__916/O                            LocalMux                     768              3841   2662  FALL       1
I__918/I                            InMux                          0              3841   2662  FALL       1
I__918/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/in3
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__921/I                            LocalMux                       0              3073   2662  FALL       1
I__921/O                            LocalMux                     768              3841   2662  FALL       1
I__925/I                            InMux                          0              3841   2662  FALL       1
I__925/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i0_LC_6_4_3/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i1_LC_6_4_2/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/in3
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i1_LC_6_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__930/I                            LocalMux                       0              3073   2662  FALL       1
I__930/O                            LocalMux                     768              3841   2662  FALL       1
I__934/I                            InMux                          0              3841   2662  FALL       1
I__934/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i1_LC_6_4_2/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i2_LC_6_2_7/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in0
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i2_LC_6_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1144/I                   LocalMux                       0              3073   2662  FALL       1
I__1144/O                   LocalMux                     768              3841   2662  FALL       1
I__1148/I                   InMux                          0              3841   2662  FALL       1
I__1148/O                   InMux                        503              4344   2662  FALL       1
i2c_stat_i2_LC_6_2_7/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in0
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__992/I                     LocalMux                       0              3073   2662  FALL       1
I__992/O                     LocalMux                     768              3841   2662  FALL       1
I__1003/I                    InMux                          0              3841   2662  FALL       1
I__1003/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i1_LC_5_2_5/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_1_1/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in3
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__818/I                    LocalMux                       0              3073   2662  FALL       1
I__818/O                    LocalMux                     768              3841   2662  FALL       1
I__822/I                    InMux                          0              3841   2662  FALL       1
I__822/O                    InMux                        503              4344   2662  FALL       1
i2c_stat_i6_LC_6_1_1/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_5_3_5/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in0
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__753/I                       LocalMux                       0              3073   2662  FALL       1
I__753/O                       LocalMux                     768              3841   2662  FALL       1
I__756/I                       InMux                          0              3841   2662  FALL       1
I__756/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i7_LC_5_3_5/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in2
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                    LocalMux                       0              3073   2662  FALL       1
I__1068/O                    LocalMux                     768              3841   2662  FALL       1
I__1083/I                    InMux                          0              3841   2662  FALL       1
I__1083/O                    InMux                        503              4344   2662  FALL       1
I__1103/I                    CascadeMux                     0              4344   2662  FALL       1
I__1103/O                    CascadeMux                     0              4344   2662  FALL       1
i2c_steps_i1_LC_5_2_5/in2    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in3
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1035/I                    LocalMux                       0              3073   2662  FALL       1
I__1035/O                    LocalMux                     768              3841   2662  FALL       1
I__1051/I                    InMux                          0              3841   2662  FALL       1
I__1051/O                    InMux                        503              4344   2662  FALL       1
hard_SBDATi_i2_LC_4_2_7/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_148_LC_5_1_7/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in0
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_148_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__745/I                        LocalMux                       0              3073   2662  FALL       1
I__745/O                        LocalMux                     768              3841   2662  FALL       1
I__747/I                        InMux                          0              3841   2662  FALL       1
I__747/O                        InMux                        503              4344   2662  FALL       1
hard_SBSTBi_148_LC_5_1_7/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i1_LC_5_1_3/lcout
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in3
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i1_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__804/I                            LocalMux                       0              3073   2662  FALL       1
I__804/O                            LocalMux                     768              3841   2662  FALL       1
I__807/I                            InMux                          0              3841   2662  FALL       1
I__807/O                            InMux                        503              4344   2662  FALL       1
i2c_cnt_523_524__i1_LC_5_1_3/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in1
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__810/I                            LocalMux                       0              3073   2662  FALL       1
I__810/O                            LocalMux                     768              3841   2662  FALL       1
I__813/I                            InMux                          0              3841   2662  FALL       1
I__813/O                            InMux                        503              4344   2662  FALL       1
i2c_cnt_523_524__i1_LC_5_1_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in3
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__947/I                     LocalMux                       0              3073   2662  FALL       1
I__947/O                     LocalMux                     768              3841   2662  FALL       1
I__958/I                     InMux                          0              3841   2662  FALL       1
I__958/O                     InMux                        503              4344   2662  FALL       1
hard_SBDATi_i7_LC_5_3_5/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_4_2_7/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in1
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__705/I                       LocalMux                       0              3073   2662  FALL       1
I__705/O                       LocalMux                     768              3841   2662  FALL       1
I__708/I                       InMux                          0              3841   2662  FALL       1
I__708/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i2_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_2_5/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in3
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__715/I                       LocalMux                       0              3073   2662  FALL       1
I__715/O                       LocalMux                     768              3841   2662  FALL       1
I__718/I                       InMux                          0              3841   2662  FALL       1
I__718/O                       InMux                        503              4344   2662  FALL       1
hard_SBDATi_i4_LC_4_2_5/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_4_2_3/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in1
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__661/I                       LocalMux                       0              3073   2662  FALL       1
I__661/O                       LocalMux                     768              3841   2662  FALL       1
I__664/I                       InMux                          0              3841   2662  FALL       1
I__664/O                       InMux                        503              4344   2662  FALL       1
soft_SBADRi_i2_LC_4_2_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_0/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in2
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__671/I                       LocalMux                       0              3073   2662  FALL       1
I__671/O                       LocalMux                     768              3841   2662  FALL       1
I__673/I                       InMux                          0              3841   2662  FALL       1
I__673/O                       InMux                        503              4344   2662  FALL       1
I__675/I                       CascadeMux                     0              4344   2662  FALL       1
I__675/O                       CascadeMux                     0              4344   2662  FALL       1
soft_SBADRi_i0_LC_4_2_0/in2    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_147_LC_4_1_7/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in1
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_147_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__678/I                       LocalMux                       0              3073   2662  FALL       1
I__678/O                       LocalMux                     768              3841   2662  FALL       1
I__680/I                       InMux                          0              3841   2662  FALL       1
I__680/O                       InMux                        503              4344   2662  FALL       1
hard_SBWRi_147_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_1/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in0
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__696/I                       LocalMux                       0              3073   2662  FALL       1
I__696/O                       LocalMux                     768              3841   2662  FALL       1
I__698/I                       InMux                          0              3841   2662  FALL       1
I__698/O                       InMux                        503              4344   2662  FALL       1
soft_SBADRi_i3_LC_4_1_1/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : motor_on_158_LC_2_3_6/in0
Capture Clock    : motor_on_158_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__568/I                     LocalMux                       0              3073   2662  FALL       1
I__568/O                     LocalMux                     768              3841   2662  FALL       1
I__573/I                     InMux                          0              3841   2662  FALL       1
I__573/O                     InMux                        503              4344   2662  FALL       1
motor_on_158_LC_2_3_6/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cmd_decoded_156_LC_2_3_2/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in1
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cmd_decoded_156_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__849/I                        LocalMux                       0              3073   2662  FALL       1
I__849/O                        LocalMux                     768              3841   2662  FALL       1
I__851/I                        InMux                          0              3841   2662  FALL       1
I__851/O                        InMux                        503              4344   2662  FALL       1
cmd_decoded_156_LC_2_3_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i10_LC_1_7_2/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/in1
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i10_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__560/I                                 LocalMux                       0              3073   2662  FALL       1
I__560/O                                 LocalMux                     768              3841   2662  FALL       1
I__563/I                                 InMux                          0              3841   2662  FALL       1
I__563/O                                 InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i10_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/in1
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__553/I                                LocalMux                       0              3073   2662  FALL       1
I__553/O                                LocalMux                     768              3841   2662  FALL       1
I__556/I                                InMux                          0              3841   2662  FALL       1
I__556/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i9_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i8_LC_1_7_0/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/in1
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i8_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__596/I                                LocalMux                       0              3073   2662  FALL       1
I__596/O                                LocalMux                     768              3841   2662  FALL       1
I__599/I                                InMux                          0              3841   2662  FALL       1
I__599/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i8_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i7_LC_1_6_7/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/in1
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i7_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__378/I                                LocalMux                       0              3073   2662  FALL       1
I__378/O                                LocalMux                     768              3841   2662  FALL       1
I__380/I                                InMux                          0              3841   2662  FALL       1
I__380/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i7_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/in1
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__383/I                                LocalMux                       0              3073   2662  FALL       1
I__383/O                                LocalMux                     768              3841   2662  FALL       1
I__385/I                                InMux                          0              3841   2662  FALL       1
I__385/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i6_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i5_LC_1_6_5/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/in1
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i5_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__590/I                                LocalMux                       0              3073   2662  FALL       1
I__590/O                                LocalMux                     768              3841   2662  FALL       1
I__593/I                                InMux                          0              3841   2662  FALL       1
I__593/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i5_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i4_LC_1_6_4/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/in1
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i4_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__613/I                                LocalMux                       0              3073   2662  FALL       1
I__613/O                                LocalMux                     768              3841   2662  FALL       1
I__616/I                                InMux                          0              3841   2662  FALL       1
I__616/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i4_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i3_LC_1_6_3/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/in1
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i3_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__534/I                                LocalMux                       0              3073   2662  FALL       1
I__534/O                                LocalMux                     768              3841   2662  FALL       1
I__537/I                                InMux                          0              3841   2662  FALL       1
I__537/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i3_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/in1
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__540/I                                LocalMux                       0              3073   2662  FALL       1
I__540/O                                LocalMux                     768              3841   2662  FALL       1
I__543/I                                InMux                          0              3841   2662  FALL       1
I__543/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i2_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i1_LC_1_6_1/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/in1
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i1_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__607/I                                LocalMux                       0              3073   2662  FALL       1
I__607/O                                LocalMux                     768              3841   2662  FALL       1
I__610/I                                InMux                          0              3841   2662  FALL       1
I__610/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i1_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i0_LC_1_6_0/in1
Capture Clock    : drv_clk_counter_526__i0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__601/I                                LocalMux                       0              3073   2662  FALL       1
I__601/O                                LocalMux                     768              3841   2662  FALL       1
I__603/I                                InMux                          0              3841   2662  FALL       1
I__603/O                                InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i0_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in3
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__324/I                      LocalMux                       0              3073   2662  FALL       1
I__324/O                      LocalMux                     768              3841   2662  FALL       1
I__328/I                      InMux                          0              3841   2662  FALL       1
I__328/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i2_LC_1_5_7/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in1
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__335/I                      LocalMux                       0              3073   2662  FALL       1
I__335/O                      LocalMux                     768              3841   2662  FALL       1
I__339/I                      InMux                          0              3841   2662  FALL       1
I__339/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i1_LC_0_5_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i7_LC_1_4_7/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/in1
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i7_LC_1_4_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__626/I                    LocalMux                       0              3073   2662  FALL       1
I__626/O                    LocalMux                     768              3841   2662  FALL       1
I__630/I                    InMux                          0              3841   2662  FALL       1
I__630/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i7_LC_1_4_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_1_4_6/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/in1
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__457/I                    LocalMux                       0              3073   2662  FALL       1
I__457/O                    LocalMux                     768              3841   2662  FALL       1
I__461/I                    InMux                          0              3841   2662  FALL       1
I__461/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i6_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_1_4_5/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/in1
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_1_4_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__449/I                    LocalMux                       0              3073   2662  FALL       1
I__449/O                    LocalMux                     768              3841   2662  FALL       1
I__453/I                    InMux                          0              3841   2662  FALL       1
I__453/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i5_LC_1_4_5/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_1_4_4/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/in1
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_1_4_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__391/I                    LocalMux                       0              3073   2662  FALL       1
I__391/O                    LocalMux                     768              3841   2662  FALL       1
I__395/I                    InMux                          0              3841   2662  FALL       1
I__395/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i4_LC_1_4_4/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_1_4_3/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/in1
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_1_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__409/I                    LocalMux                       0              3073   2662  FALL       1
I__409/O                    LocalMux                     768              3841   2662  FALL       1
I__413/I                    InMux                          0              3841   2662  FALL       1
I__413/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i3_LC_1_4_3/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_1_4_2/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/in1
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_1_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__417/I                    LocalMux                       0              3073   2662  FALL       1
I__417/O                    LocalMux                     768              3841   2662  FALL       1
I__420/I                    InMux                          0              3841   2662  FALL       1
I__420/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i2_LC_1_4_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_1_4_1/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/in1
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_1_4_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__485/I                    LocalMux                       0              3073   2662  FALL       1
I__485/O                    LocalMux                     768              3841   2662  FALL       1
I__488/I                    InMux                          0              3841   2662  FALL       1
I__488/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i1_LC_1_4_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/in1
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__477/I                    LocalMux                       0              3073   2662  FALL       1
I__477/O                    LocalMux                     768              3841   2662  FALL       1
I__480/I                    InMux                          0              3841   2662  FALL       1
I__480/O                    InMux                        503              4344   2662  FALL       1
PWM_cnt__i0_LC_1_4_0/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_1_2_1/lcout
Path End         : motor_on_158_LC_2_3_6/in3
Capture Clock    : motor_on_158_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__522/I                       LocalMux                       0              3073   2662  FALL       1
I__522/O                       LocalMux                     768              3841   2662  FALL       1
I__525/I                       InMux                          0              3841   2662  FALL       1
I__525/O                       InMux                        503              4344   2662  FALL       1
motor_on_158_LC_2_3_6/in3      LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : motor_on_158_LC_2_3_6/in1
Capture Clock    : motor_on_158_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__514/I                       InMux                          0              3841   2662  FALL       1
I__514/O                       InMux                        503              4344   2662  FALL       1
motor_on_158_LC_2_3_6/in1      LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_B_142_LC_0_6_5/in0
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__346/I                      LocalMux                       0              3073   2662  FALL       1
I__346/O                      LocalMux                     768              3841   2662  FALL       1
I__350/I                      InMux                          0              3841   2662  FALL       1
I__350/O                      InMux                        503              4344   2662  FALL       1
PWM_B_142_LC_0_6_5/in0        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in3
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__326/I                      LocalMux                       0              3073   2662  FALL       1
I__326/O                      LocalMux                     768              3841   2662  FALL       1
I__330/I                      InMux                          0              3841   2662  FALL       1
I__330/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i1_LC_0_5_0/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_B_142_LC_0_6_5/in3
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__327/I                      LocalMux                       0              3073   2662  FALL       1
I__327/O                      LocalMux                     768              3841   2662  FALL       1
I__331/I                      InMux                          0              3841   2662  FALL       1
I__331/O                      InMux                        503              4344   2662  FALL       1
PWM_B_142_LC_0_6_5/in3        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in1
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__336/I                      LocalMux                       0              3073   2662  FALL       1
I__336/O                      LocalMux                     768              3841   2662  FALL       1
I__340/I                      InMux                          0              3841   2662  FALL       1
I__340/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i2_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_B_142_LC_0_6_5/in1
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__338/I                      LocalMux                       0              3073   2662  FALL       1
I__338/O                      LocalMux                     768              3841   2662  FALL       1
I__343/I                      InMux                          0              3841   2662  FALL       1
I__343/O                      InMux                        503              4344   2662  FALL       1
PWM_B_142_LC_0_6_5/in1        LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in1
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__336/I                      LocalMux                       0              3073   2662  FALL       1
I__336/O                      LocalMux                     768              3841   2662  FALL       1
I__341/I                      InMux                          0              3841   2662  FALL       1
I__341/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i0_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/in0
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__348/I                      LocalMux                       0              3073   2662  FALL       1
I__348/O                      LocalMux                     768              3841   2662  FALL       1
I__352/I                      InMux                          0              3841   2662  FALL       1
I__352/O                      InMux                        503              4344   2662  FALL       1
drv_cnt_i0_i1_LC_0_5_0/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i1_LC_5_1_3/lcout
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in0
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i1_LC_5_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__804/I                            LocalMux                       0              3073   2662  FALL       1
I__804/O                            LocalMux                     768              3841   2662  FALL       1
I__808/I                            InMux                          0              3841   2662  FALL       1
I__808/O                            InMux                        503              4344   2662  FALL       1
i2c_cnt_523_524__i2_LC_5_1_0/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cnt_523_524__i2_LC_5_1_0/lcout
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in2
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cnt_523_524__i2_LC_5_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__810/I                            LocalMux                       0              3073   2662  FALL       1
I__810/O                            LocalMux                     768              3841   2662  FALL       1
I__814/I                            InMux                          0              3841   2662  FALL       1
I__814/O                            InMux                        503              4344   2662  FALL       1
I__816/I                            CascadeMux                     0              4344   2662  FALL       1
I__816/O                            CascadeMux                     0              4344   2662  FALL       1
i2c_cnt_523_524__i2_LC_5_1_0/in2    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/in0
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__921/I                            LocalMux                       0              3073   2662  FALL       1
I__921/O                            LocalMux                     768              3841   2662  FALL       1
I__926/I                            InMux                          0              3841   2662  FALL       1
I__926/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i1_LC_6_4_2/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in3
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__921/I                            LocalMux                       0              3073   2662  FALL       1
I__921/O                            LocalMux                     768              3841   2662  FALL       1
I__927/I                            InMux                          0              3841   2662  FALL       1
I__927/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in3    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i1_LC_6_4_2/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/in0
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i1_LC_6_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__930/I                            LocalMux                       0              3073   2662  FALL       1
I__930/O                            LocalMux                     768              3841   2662  FALL       1
I__935/I                            InMux                          0              3841   2662  FALL       1
I__935/O                            InMux                        503              4344   2662  FALL       1
i2c_cmd_cnt_525__i2_LC_6_4_5/in0    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : soft_SBADRi_i1_LC_5_3_2/in3
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__994/I                     LocalMux                       0              3073   2662  FALL       1
I__994/O                     LocalMux                     768              3841   2662  FALL       1
I__1009/I                    InMux                          0              3841   2662  FALL       1
I__1009/O                    InMux                        503              4344   2662  FALL       1
soft_SBADRi_i1_LC_5_3_2/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in3
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1036/I                    LocalMux                       0              3073   2662  FALL       1
I__1036/O                    LocalMux                     768              3841   2662  FALL       1
I__1055/I                    InMux                          0              3841   2662  FALL       1
I__1055/O                    InMux                        503              4344   2662  FALL       1
hard_SBWRi_147_LC_4_1_7/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in1
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1037/I                    LocalMux                       0              3073   2662  FALL       1
I__1037/O                    LocalMux                     768              3841   2662  FALL       1
I__1056/I                    InMux                          0              3841   2662  FALL       1
I__1056/O                    InMux                        503              4344   2662  FALL       1
i2c_steps_i2_LC_5_2_2/in1    LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in3
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1271
------------------------------------------   ---- 
End-of-path arrival time (ps)                4344
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1035/I                    LocalMux                       0              3073   2662  FALL       1
I__1035/O                    LocalMux                     768              3841   2662  FALL       1
I__1052/I                    InMux                          0              3841   2662  FALL       1
I__1052/O                    InMux                        503              4344   2662  FALL       1
soft_SBADRi_i2_LC_4_2_3/in3  LogicCell40_SEQ_MODE_1000      0              4344   2662  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : soft_SBADRi_i1_LC_5_3_2/in1
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 3237p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           2503
-----------------------------------------   ---- 
End-of-path arrival time (ps)               4919
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  733              2416   3237  FALL      16
I__1109/I                    DummyBuf                       0              2416   3237  FALL       1
I__1109/O                    DummyBuf                       0              2416   3237  FALL       1
I__1110/I                    Odrv12                         0              2416   3237  FALL       1
I__1110/O                    Odrv12                      1232              3647   3237  FALL       1
I__1112/I                    LocalMux                       0              3647   3237  FALL       1
I__1112/O                    LocalMux                     768              4415   3237  FALL       1
I__1119/I                    InMux                          0              4415   3237  FALL       1
I__1119/O                    InMux                        503              4919   3237  FALL       1
soft_SBADRi_i1_LC_5_3_2/in1  LogicCell40_SEQ_MODE_1000      0              4919   3237  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i1_LC_5_3_2/in2
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__947/I                        LocalMux                       0              3073   2662  FALL       1
I__947/O                        LocalMux                     768              3841   2662  FALL       1
I__957/I                        InMux                          0              3841   3245  FALL       1
I__957/O                        InMux                        503              4344   3245  FALL       1
i1_4_lut_adj_14_LC_5_3_1/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i1_4_lut_adj_14_LC_5_3_1/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__775/I                        CascadeMux                     0              4927   3245  RISE       1
I__775/O                        CascadeMux                     0              4927   3245  RISE       1
soft_SBADRi_i1_LC_5_3_2/in2     LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in2
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__991/I                        LocalMux                       0              3073   3245  FALL       1
I__991/O                        LocalMux                     768              3841   3245  FALL       1
I__999/I                        InMux                          0              3841   3245  FALL       1
I__999/O                        InMux                        503              4344   3245  FALL       1
i2_3_lut_rep_52_LC_5_1_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i2_3_lut_rep_52_LC_5_1_6/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__750/I                        CascadeMux                     0              4927   3245  RISE       1
I__750/O                        CascadeMux                     0              4927   3245  RISE       1
hard_SBSTBi_148_LC_5_1_7/in2    LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in2
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__997/I                              LocalMux                       0              3073   3245  FALL       1
I__997/O                              LocalMux                     768              3841   3245  FALL       1
I__1014/I                             InMux                          0              3841   3245  FALL       1
I__1014/O                             InMux                        503              4344   3245  FALL       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__857/I                              CascadeMux                     0              4927   3245  RISE       1
I__857/O                              CascadeMux                     0              4927   3245  RISE       1
i2c_stat_i2_LC_6_2_7/in2              LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in2
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__994/I                              LocalMux                       0              3073   2662  FALL       1
I__994/O                              LocalMux                     768              3841   2662  FALL       1
I__1008/I                             InMux                          0              3841   3245  FALL       1
I__1008/O                             InMux                        503              4344   3245  FALL       1
i29_3_lut_4_lut_adj_1_LC_5_3_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i29_3_lut_4_lut_adj_1_LC_5_3_4/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__763/I                              CascadeMux                     0              4927   3245  RISE       1
I__763/O                              CascadeMux                     0              4927   3245  RISE       1
hard_SBDATi_i7_LC_5_3_5/in2           LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in2
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__997/I                       LocalMux                       0              3073   3245  FALL       1
I__997/O                       LocalMux                     768              3841   3245  FALL       1
I__1017/I                      InMux                          0              3841   3245  FALL       1
I__1017/O                      InMux                        503              4344   3245  FALL       1
i1_4_lut_adj_2_LC_6_2_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i1_4_lut_adj_2_LC_6_2_4/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__864/I                       CascadeMux                     0              4927   3245  RISE       1
I__864/O                       CascadeMux                     0              4927   3245  RISE       1
i2c_steps_i0_LC_6_2_5/in2      LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in2
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1078/I                       LocalMux                       0              3073   3245  FALL       1
I__1078/O                       LocalMux                     768              3841   3245  FALL       1
I__1099/I                       InMux                          0              3841   3245  FALL       1
I__1099/O                       InMux                        503              4344   3245  FALL       1
i29_3_lut_4_lut_LC_4_2_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i29_3_lut_4_lut_LC_4_2_4/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__724/I                        CascadeMux                     0              4927   3245  RISE       1
I__724/O                        CascadeMux                     0              4927   3245  RISE       1
hard_SBDATi_i4_LC_4_2_5/in2     LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in2
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1078/I                    LocalMux                       0              3073   3245  FALL       1
I__1078/O                    LocalMux                     768              3841   3245  FALL       1
I__1100/I                    InMux                          0              3841   3245  FALL       1
I__1100/O                    InMux                        503              4344   3245  FALL       1
i28_4_lut_LC_4_2_2/in3       LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i28_4_lut_LC_4_2_2/ltout     LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__669/I                     CascadeMux                     0              4927   3245  RISE       1
I__669/O                     CascadeMux                     0              4927   3245  RISE       1
soft_SBADRi_i2_LC_4_2_3/in2  LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in2
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1854
------------------------------------------   ---- 
End-of-path arrival time (ps)                4927
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1078/I                       LocalMux                       0              3073   3245  FALL       1
I__1078/O                       LocalMux                     768              3841   3245  FALL       1
I__1101/I                       InMux                          0              3841   3245  FALL       1
I__1101/O                       InMux                        503              4344   3245  FALL       1
i28_4_lut_4_lut_LC_4_2_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i28_4_lut_4_lut_LC_4_2_6/ltout  LogicCell40_SEQ_MODE_0000    583              4927   3245  RISE       1
I__714/I                        CascadeMux                     0              4927   3245  RISE       1
I__714/O                        CascadeMux                     0              4927   3245  RISE       1
hard_SBDATi_i2_LC_4_2_7/in2     LogicCell40_SEQ_MODE_1000      0              4927   3245  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i9_LC_1_1_7/lcout
Path End         : PWM_duty_i0_LC_1_3_0/in3
Capture Clock    : PWM_duty_i0_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i9_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__308/I                       Odrv4                          0              3073   3311  FALL       1
I__308/O                       Odrv4                        649              3722   3311  FALL       1
I__309/I                       LocalMux                       0              3722   3311  FALL       1
I__309/O                       LocalMux                     768              4490   3311  FALL       1
I__310/I                       InMux                          0              4490   3311  FALL       1
I__310/O                       InMux                        503              4993   3311  FALL       1
PWM_duty_i0_LC_1_3_0/in3       LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i0_LC_1_3_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i16_LC_1_1_6/lcout
Path End         : PWM_duty_i7_LC_1_3_5/in3
Capture Clock    : PWM_duty_i7_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i16_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__290/I                        Odrv4                          0              3073   3311  FALL       1
I__290/O                        Odrv4                        649              3722   3311  FALL       1
I__291/I                        LocalMux                       0              3722   3311  FALL       1
I__291/O                        LocalMux                     768              4490   3311  FALL       1
I__292/I                        InMux                          0              4490   3311  FALL       1
I__292/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i7_LC_1_3_5/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i15_LC_1_1_5/lcout
Path End         : PWM_duty_i6_LC_1_3_4/in0
Capture Clock    : PWM_duty_i6_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i15_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__293/I                        Odrv4                          0              3073   3311  FALL       1
I__293/O                        Odrv4                        649              3722   3311  FALL       1
I__294/I                        LocalMux                       0              3722   3311  FALL       1
I__294/O                        LocalMux                     768              4490   3311  FALL       1
I__295/I                        InMux                          0              4490   3311  FALL       1
I__295/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i6_LC_1_3_4/in0        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i14_LC_1_1_4/lcout
Path End         : PWM_duty_i5_LC_1_3_3/in3
Capture Clock    : PWM_duty_i5_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i14_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__296/I                        Odrv4                          0              3073   3311  FALL       1
I__296/O                        Odrv4                        649              3722   3311  FALL       1
I__297/I                        LocalMux                       0              3722   3311  FALL       1
I__297/O                        LocalMux                     768              4490   3311  FALL       1
I__298/I                        InMux                          0              4490   3311  FALL       1
I__298/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i5_LC_1_3_3/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i5_LC_1_3_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i13_LC_1_1_3/lcout
Path End         : PWM_duty_i4_LC_1_3_6/in3
Capture Clock    : PWM_duty_i4_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i13_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__287/I                        Odrv4                          0              3073   3311  FALL       1
I__287/O                        Odrv4                        649              3722   3311  FALL       1
I__288/I                        LocalMux                       0              3722   3311  FALL       1
I__288/O                        LocalMux                     768              4490   3311  FALL       1
I__289/I                        InMux                          0              4490   3311  FALL       1
I__289/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i4_LC_1_3_6/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i4_LC_1_3_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i12_LC_1_1_2/lcout
Path End         : PWM_duty_i3_LC_1_3_7/in3
Capture Clock    : PWM_duty_i3_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i12_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__284/I                        Odrv4                          0              3073   3311  FALL       1
I__284/O                        Odrv4                        649              3722   3311  FALL       1
I__285/I                        LocalMux                       0              3722   3311  FALL       1
I__285/O                        LocalMux                     768              4490   3311  FALL       1
I__286/I                        InMux                          0              4490   3311  FALL       1
I__286/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i3_LC_1_3_7/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i3_LC_1_3_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i11_LC_1_1_1/lcout
Path End         : PWM_duty_i2_LC_1_3_2/in3
Capture Clock    : PWM_duty_i2_LC_1_3_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i11_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__302/I                        Odrv4                          0              3073   3311  FALL       1
I__302/O                        Odrv4                        649              3722   3311  FALL       1
I__303/I                        LocalMux                       0              3722   3311  FALL       1
I__303/O                        LocalMux                     768              4490   3311  FALL       1
I__304/I                        InMux                          0              4490   3311  FALL       1
I__304/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i2_LC_1_3_2/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i2_LC_1_3_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i10_LC_1_1_0/lcout
Path End         : PWM_duty_i1_LC_1_3_1/in1
Capture Clock    : PWM_duty_i1_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i10_LC_1_1_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3311  FALL       1
I__305/I                        Odrv4                          0              3073   3311  FALL       1
I__305/O                        Odrv4                        649              3722   3311  FALL       1
I__306/I                        LocalMux                       0              3722   3311  FALL       1
I__306/O                        LocalMux                     768              4490   3311  FALL       1
I__307/I                        InMux                          0              4490   3311  FALL       1
I__307/O                        InMux                        503              4993   3311  FALL       1
PWM_duty_i1_LC_1_3_1/in1        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i1_LC_1_3_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_G_143_LC_0_7_0/in3
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__325/I                      Odrv4                          0              3073   3311  FALL       1
I__325/O                      Odrv4                        649              3722   3311  FALL       1
I__329/I                      LocalMux                       0              3722   3311  FALL       1
I__329/O                      LocalMux                     768              4490   3311  FALL       1
I__332/I                      InMux                          0              4490   3311  FALL       1
I__332/O                      InMux                        503              4993   3311  FALL       1
PWM_G_143_LC_0_7_0/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i2_LC_1_5_7/lcout
Path End         : PWM_R_144_LC_0_7_1/in0
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i2_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__325/I                      Odrv4                          0              3073   3311  FALL       1
I__325/O                      Odrv4                        649              3722   3311  FALL       1
I__329/I                      LocalMux                       0              3722   3311  FALL       1
I__329/O                      LocalMux                     768              4490   3311  FALL       1
I__333/I                      InMux                          0              4490   3311  FALL       1
I__333/O                      InMux                        503              4993   3311  FALL       1
PWM_R_144_LC_0_7_1/in0        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_G_143_LC_0_7_0/in0
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__337/I                      Odrv4                          0              3073   3311  FALL       1
I__337/O                      Odrv4                        649              3722   3311  FALL       1
I__342/I                      LocalMux                       0              3722   3311  FALL       1
I__342/O                      LocalMux                     768              4490   3311  FALL       1
I__344/I                      InMux                          0              4490   3311  FALL       1
I__344/O                      InMux                        503              4993   3311  FALL       1
PWM_G_143_LC_0_7_0/in0        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i0_LC_1_5_1/lcout
Path End         : PWM_R_144_LC_0_7_1/in3
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__337/I                      Odrv4                          0              3073   3311  FALL       1
I__337/O                      Odrv4                        649              3722   3311  FALL       1
I__342/I                      LocalMux                       0              3722   3311  FALL       1
I__342/O                      LocalMux                     768              4490   3311  FALL       1
I__345/I                      InMux                          0              4490   3311  FALL       1
I__345/O                      InMux                        503              4993   3311  FALL       1
PWM_R_144_LC_0_7_1/in3        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_G_143_LC_0_7_0/in1
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__347/I                      Odrv4                          0              3073   3311  FALL       1
I__347/O                      Odrv4                        649              3722   3311  FALL       1
I__351/I                      LocalMux                       0              3722   3311  FALL       1
I__351/O                      LocalMux                     768              4490   3311  FALL       1
I__354/I                      InMux                          0              4490   3311  FALL       1
I__354/O                      InMux                        503              4993   3311  FALL       1
PWM_G_143_LC_0_7_0/in1        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : PWM_R_144_LC_0_7_1/in2
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__347/I                      Odrv4                          0              3073   3311  FALL       1
I__347/O                      Odrv4                        649              3722   3311  FALL       1
I__351/I                      LocalMux                       0              3722   3311  FALL       1
I__351/O                      LocalMux                     768              4490   3311  FALL       1
I__355/I                      InMux                          0              4490   3311  FALL       1
I__355/O                      InMux                        503              4993   3311  FALL       1
I__357/I                      CascadeMux                     0              4993   3311  FALL       1
I__357/O                      CascadeMux                     0              4993   3311  FALL       1
PWM_R_144_LC_0_7_1/in2        LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_cnt_i0_i1_LC_0_5_0/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in0
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_cnt_i0_i1_LC_0_5_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__349/I                      Odrv4                          0              3073   3311  FALL       1
I__349/O                      Odrv4                        649              3722   3311  FALL       1
I__353/I                      LocalMux                       0              3722   3311  FALL       1
I__353/O                      LocalMux                     768              4490   3311  FALL       1
I__356/I                      InMux                          0              4490   3311  FALL       1
I__356/O                      InMux                        503              4993   3311  FALL       1
drv_cnt_i0_i2_LC_1_5_7/in0    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_steps_i3_LC_4_4_0/in1
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__951/I                     Odrv4                          0              3073   3311  FALL       1
I__951/O                     Odrv4                        649              3722   3311  FALL       1
I__966/I                     LocalMux                       0              3722   3311  FALL       1
I__966/O                     LocalMux                     768              4490   3311  FALL       1
I__974/I                     InMux                          0              4490   3311  FALL       1
I__974/O                     InMux                        503              4993   3311  FALL       1
i2c_steps_i3_LC_4_4_0/in1    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBSTBi_148_LC_5_1_7/in3
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__952/I                      Odrv4                          0              3073   3311  FALL       1
I__952/O                      Odrv4                        649              3722   3311  FALL       1
I__967/I                      LocalMux                       0              3722   3311  FALL       1
I__967/O                      LocalMux                     768              4490   3311  FALL       1
I__975/I                      InMux                          0              4490   3311  FALL       1
I__975/O                      InMux                        503              4993   3311  FALL       1
hard_SBSTBi_148_LC_5_1_7/in3  LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i3_LC_4_4_0/in3
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1920
------------------------------------------   ---- 
End-of-path arrival time (ps)                4993
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1073/I                    Odrv4                          0              3073   3311  FALL       1
I__1073/O                    Odrv4                        649              3722   3311  FALL       1
I__1092/I                    LocalMux                       0              3722   3311  FALL       1
I__1092/O                    LocalMux                     768              4490   3311  FALL       1
I__1107/I                    InMux                          0              4490   3311  FALL       1
I__1107/O                    InMux                        503              4993   3311  FALL       1
i2c_steps_i3_LC_4_4_0/in3    LogicCell40_SEQ_MODE_1000      0              4993   3311  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBWRi_147_LC_4_1_7/in2
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            1973
------------------------------------------   ---- 
End-of-path arrival time (ps)                5046
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout             LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1036/I                               LocalMux                       0              3073   2662  FALL       1
I__1036/O                               LocalMux                     768              3841   2662  FALL       1
I__1054/I                               InMux                          0              3841   3364  FALL       1
I__1054/O                               InMux                        503              4344   3364  FALL       1
I__1067/I                               CascadeMux                     0              4344   3364  FALL       1
I__1067/O                               CascadeMux                     0              4344   3364  FALL       1
i745_2_lut_rep_42_4_lut_LC_4_1_6/in2    LogicCell40_SEQ_MODE_0000      0              4344   3364  FALL       1
i745_2_lut_rep_42_4_lut_LC_4_1_6/ltout  LogicCell40_SEQ_MODE_0000    702              5046   3364  RISE       1
I__683/I                                CascadeMux                     0              5046   3364  RISE       1
I__683/O                                CascadeMux                     0              5046   3364  RISE       1
hard_SBWRi_147_LC_4_1_7/in2             LogicCell40_SEQ_MODE_1000      0              5046   3364  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i2_LC_1_2_1/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in2
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                5086
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i2_LC_1_2_1/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__521/I                        LocalMux                       0              3073   3404  FALL       1
I__521/O                        LocalMux                     768              3841   3404  FALL       1
I__523/I                        InMux                          0              3841   3404  FALL       1
I__523/O                        InMux                        503              4344   3404  FALL       1
i30_4_lut_3_lut_LC_2_3_1/in1    LogicCell40_SEQ_MODE_0000      0              4344   3404  FALL       1
i30_4_lut_3_lut_LC_2_3_1/ltout  LogicCell40_SEQ_MODE_0000    742              5086   3404  RISE       1
I__421/I                        CascadeMux                     0              5086   3404  RISE       1
I__421/O                        CascadeMux                     0              5086   3404  RISE       1
cmd_decoded_156_LC_2_3_2/in2    LogicCell40_SEQ_MODE_1000      0              5086   3404  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i6_LC_6_1_1/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in2
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2119
------------------------------------------   ---- 
End-of-path arrival time (ps)                5192
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i6_LC_6_1_1/lcout      LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__818/I                        LocalMux                       0              3073   2662  FALL       1
I__818/O                        LocalMux                     768              3841   2662  FALL       1
I__821/I                        InMux                          0              3841   3510  FALL       1
I__821/O                        InMux                        503              4344   3510  FALL       1
mux_55_i7_3_lut_LC_6_1_0/in0    LogicCell40_SEQ_MODE_0000      0              4344   3510  FALL       1
mux_55_i7_3_lut_LC_6_1_0/ltout  LogicCell40_SEQ_MODE_0000    848              5192   3510  RISE       1
I__823/I                        CascadeMux                     0              5192   3510  RISE       1
I__823/O                        CascadeMux                     0              5192   3510  RISE       1
i2c_stat_i6_LC_6_1_1/in2        LogicCell40_SEQ_MODE_1000      0              5192   3510  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in2
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2119
------------------------------------------   ---- 
End-of-path arrival time (ps)                5192
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1036/I                             LocalMux                       0              3073   2662  FALL       1
I__1036/O                             LocalMux                     768              3841   2662  FALL       1
I__1053/I                             InMux                          0              3841   3510  FALL       1
I__1053/O                             InMux                        503              4344   3510  FALL       1
i1_2_lut_3_lut_adj_12_LC_4_1_0/in0    LogicCell40_SEQ_MODE_0000      0              4344   3510  FALL       1
i1_2_lut_3_lut_adj_12_LC_4_1_0/ltout  LogicCell40_SEQ_MODE_0000    848              5192   3510  RISE       1
I__702/I                              CascadeMux                     0              5192   3510  RISE       1
I__702/O                              CascadeMux                     0              5192   3510  RISE       1
soft_SBADRi_i3_LC_4_1_1/in2           LogicCell40_SEQ_MODE_1000      0              5192   3510  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in0
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__581/I                     InMux                          0              4834   3655  FALL       1
I__581/O                     InMux                        503              5338   3655  FALL       1
drv_cnt_i0_i0_LC_1_5_1/in0   LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in3
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 3656p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__948/I                     Odrv4                          0              3073   3655  FALL       1
I__948/O                     Odrv4                        649              3722   3655  FALL       1
I__960/I                     Span4Mux_s1_v                  0              3722   3655  FALL       1
I__960/O                     Span4Mux_s1_v                344              4066   3655  FALL       1
I__972/I                     LocalMux                       0              4066   3655  FALL       1
I__972/O                     LocalMux                     768              4834   3655  FALL       1
I__988/I                     InMux                          0              4834   3655  FALL       1
I__988/O                     InMux                        503              5338   3655  FALL       1
soft_SBADRi_i3_LC_4_1_1/in3  LogicCell40_SEQ_MODE_1000      0              5338   3655  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i2_LC_4_2_7/lcout
Path End         : I2C_1/DATI2
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 3789p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -136
------------------------------------------   ---- 
End-of-path required time (ps)               1549

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2265
------------------------------------------   ---- 
End-of-path arrival time (ps)                5338
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i2_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3788  FALL       3
I__706/I                       Odrv4                          0              3073   3788  FALL       1
I__706/O                       Odrv4                        649              3722   3788  FALL       1
I__709/I                       Span4Mux_s1_v                  0              3722   3788  FALL       1
I__709/O                       Span4Mux_s1_v                344              4066   3788  FALL       1
I__711/I                       LocalMux                       0              4066   3788  FALL       1
I__711/O                       LocalMux                     768              4834   3788  FALL       1
I__712/I                       InMux                          0              4834   3788  FALL       1
I__712/O                       InMux                        503              5338   3788  FALL       1
I__713/I                       DummyBuf                       0              5338   3788  FALL       1
I__713/O                       DummyBuf                       0              5338   3788  FALL       1
I2C_1/DATI2                    SB_I2C_FIFO                    0              5338   3788  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/in3
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__553/I                                   LocalMux                       0              3073   2662  FALL       1
I__553/O                                   LocalMux                     768              3841   2662  FALL       1
I__556/I                                   InMux                          0              3841   2662  FALL       1
I__556/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i9_LC_1_7_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i9_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       1
I__373/I                                   InMux                          0              5006   3828  FALL       1
I__373/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i10_LC_1_7_2/in3      LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i8_LC_1_7_0/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/in3
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i8_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__596/I                                   LocalMux                       0              3073   2662  FALL       1
I__596/O                                   LocalMux                     768              3841   2662  FALL       1
I__599/I                                   InMux                          0              3841   2662  FALL       1
I__599/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i8_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i8_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__374/I                                   InMux                          0              5006   3828  FALL       1
I__374/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i9_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i6_LC_1_6_6/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/in3
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i6_LC_1_6_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__383/I                                   LocalMux                       0              3073   2662  FALL       1
I__383/O                                   LocalMux                     768              3841   2662  FALL       1
I__385/I                                   InMux                          0              3841   2662  FALL       1
I__385/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i6_LC_1_6_6/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i6_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__376/I                                   InMux                          0              5006   3828  FALL       1
I__376/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i7_LC_1_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i5_LC_1_6_5/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/in3
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i5_LC_1_6_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__590/I                                   LocalMux                       0              3073   2662  FALL       1
I__590/O                                   LocalMux                     768              3841   2662  FALL       1
I__593/I                                   InMux                          0              3841   2662  FALL       1
I__593/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i5_LC_1_6_5/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i5_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__381/I                                   InMux                          0              5006   3828  FALL       1
I__381/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i6_LC_1_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i4_LC_1_6_4/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/in3
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i4_LC_1_6_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__613/I                                   LocalMux                       0              3073   2662  FALL       1
I__613/O                                   LocalMux                     768              3841   2662  FALL       1
I__616/I                                   InMux                          0              3841   2662  FALL       1
I__616/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i4_LC_1_6_4/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i4_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__386/I                                   InMux                          0              5006   3828  FALL       1
I__386/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i5_LC_1_6_5/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i3_LC_1_6_3/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/in3
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i3_LC_1_6_3/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__534/I                                   LocalMux                       0              3073   2662  FALL       1
I__534/O                                   LocalMux                     768              3841   2662  FALL       1
I__537/I                                   InMux                          0              3841   2662  FALL       1
I__537/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i3_LC_1_6_3/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i3_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__387/I                                   InMux                          0              5006   3828  FALL       1
I__387/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i4_LC_1_6_4/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i2_LC_1_6_2/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/in3
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i2_LC_1_6_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__540/I                                   LocalMux                       0              3073   2662  FALL       1
I__540/O                                   LocalMux                     768              3841   2662  FALL       1
I__543/I                                   InMux                          0              3841   2662  FALL       1
I__543/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i2_LC_1_6_2/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i2_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__388/I                                   InMux                          0              5006   3828  FALL       1
I__388/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i3_LC_1_6_3/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i1_LC_1_6_1/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/in3
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i1_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__607/I                                   LocalMux                       0              3073   2662  FALL       1
I__607/O                                   LocalMux                     768              3841   2662  FALL       1
I__610/I                                   InMux                          0              3841   2662  FALL       1
I__610/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i1_LC_1_6_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i1_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__321/I                                   InMux                          0              5006   3828  FALL       1
I__321/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i2_LC_1_6_2/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i0_LC_1_6_0/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/in3
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i0_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__601/I                                   LocalMux                       0              3073   2662  FALL       1
I__601/O                                   LocalMux                     768              3841   2662  FALL       1
I__603/I                                   InMux                          0              3841   2662  FALL       1
I__603/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i0_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
drv_clk_counter_526__i0_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__322/I                                   InMux                          0              5006   3828  FALL       1
I__322/O                                   InMux                        503              5510   3828  FALL       1
drv_clk_counter_526__i1_LC_1_6_1/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i6_LC_1_4_6/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/in3
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i6_LC_1_4_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__457/I                       LocalMux                       0              3073   2662  FALL       1
I__457/O                       LocalMux                     768              3841   2662  FALL       1
I__461/I                       InMux                          0              3841   2662  FALL       1
I__461/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i6_LC_1_4_6/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i6_LC_1_4_6/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       1
I__314/I                       InMux                          0              5006   3828  FALL       1
I__314/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i7_LC_1_4_7/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i5_LC_1_4_5/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/in3
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i5_LC_1_4_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__449/I                       LocalMux                       0              3073   2662  FALL       1
I__449/O                       LocalMux                     768              3841   2662  FALL       1
I__453/I                       InMux                          0              3841   2662  FALL       1
I__453/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i5_LC_1_4_5/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i5_LC_1_4_5/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__315/I                       InMux                          0              5006   3828  FALL       1
I__315/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i6_LC_1_4_6/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i4_LC_1_4_4/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/in3
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i4_LC_1_4_4/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__391/I                       LocalMux                       0              3073   2662  FALL       1
I__391/O                       LocalMux                     768              3841   2662  FALL       1
I__395/I                       InMux                          0              3841   2662  FALL       1
I__395/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i4_LC_1_4_4/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i4_LC_1_4_4/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__316/I                       InMux                          0              5006   3828  FALL       1
I__316/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i5_LC_1_4_5/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i3_LC_1_4_3/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/in3
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i3_LC_1_4_3/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__409/I                       LocalMux                       0              3073   2662  FALL       1
I__409/O                       LocalMux                     768              3841   2662  FALL       1
I__413/I                       InMux                          0              3841   2662  FALL       1
I__413/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i3_LC_1_4_3/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i3_LC_1_4_3/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__317/I                       InMux                          0              5006   3828  FALL       1
I__317/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i4_LC_1_4_4/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i2_LC_1_4_2/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/in3
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i2_LC_1_4_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__417/I                       LocalMux                       0              3073   2662  FALL       1
I__417/O                       LocalMux                     768              3841   2662  FALL       1
I__420/I                       InMux                          0              3841   2662  FALL       1
I__420/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i2_LC_1_4_2/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i2_LC_1_4_2/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__318/I                       InMux                          0              5006   3828  FALL       1
I__318/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i3_LC_1_4_3/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i1_LC_1_4_1/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/in3
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i1_LC_1_4_1/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__485/I                       LocalMux                       0              3073   2662  FALL       1
I__485/O                       LocalMux                     768              3841   2662  FALL       1
I__488/I                       InMux                          0              3841   2662  FALL       1
I__488/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i1_LC_1_4_1/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i1_LC_1_4_1/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__319/I                       InMux                          0              5006   3828  FALL       1
I__319/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i2_LC_1_4_2/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i0_LC_1_4_0/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/in3
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Hold Constraint  : 0p
Path slack       : 3828p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2437
------------------------------------------   ---- 
End-of-path arrival time (ps)                5510
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i0_LC_1_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__477/I                       LocalMux                       0              3073   2662  FALL       1
I__477/O                       LocalMux                     768              3841   2662  FALL       1
I__480/I                       InMux                          0              3841   2662  FALL       1
I__480/O                       InMux                        503              4344   2662  FALL       1
PWM_cnt__i0_LC_1_4_0/in1       LogicCell40_SEQ_MODE_1000      0              4344   3828  FALL       1
PWM_cnt__i0_LC_1_4_0/carryout  LogicCell40_SEQ_MODE_1000    662              5006   3828  FALL       2
I__320/I                       InMux                          0              5006   3828  FALL       1
I__320/O                       InMux                        503              5510   3828  FALL       1
PWM_cnt__i1_LC_1_4_1/in3       LogicCell40_SEQ_MODE_1000      0              5510   3828  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in0
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__948/I                     Odrv4                          0              3073   3655  FALL       1
I__948/O                     Odrv4                        649              3722   3655  FALL       1
I__959/I                     Span4Mux_h                     0              3722   3854  FALL       1
I__959/O                     Span4Mux_h                   543              4265   3854  FALL       1
I__968/I                     LocalMux                       0              4265   3854  FALL       1
I__968/O                     LocalMux                     768              5033   3854  FALL       1
I__978/I                     InMux                          0              5033   3854  FALL       1
I__978/O                     InMux                        503              5536   3854  FALL       1
i2c_steps_i0_LC_6_2_5/in0    LogicCell40_SEQ_MODE_1000      0              5536   3854  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i2_LC_4_2_7/in0
Capture Clock    : hard_SBDATi_i2_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__948/I                     Odrv4                          0              3073   3655  FALL       1
I__948/O                     Odrv4                        649              3722   3655  FALL       1
I__959/I                     Span4Mux_h                     0              3722   3854  FALL       1
I__959/O                     Span4Mux_h                   543              4265   3854  FALL       1
I__970/I                     LocalMux                       0              4265   3854  FALL       1
I__970/O                     LocalMux                     768              5033   3854  FALL       1
I__983/I                     InMux                          0              5033   3854  FALL       1
I__983/O                     InMux                        503              5536   3854  FALL       1
hard_SBDATi_i2_LC_4_2_7/in0  LogicCell40_SEQ_MODE_1000      0              5536   3854  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i2_LC_4_2_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in0
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__948/I                     Odrv4                          0              3073   3655  FALL       1
I__948/O                     Odrv4                        649              3722   3655  FALL       1
I__959/I                     Span4Mux_h                     0              3722   3854  FALL       1
I__959/O                     Span4Mux_h                   543              4265   3854  FALL       1
I__970/I                     LocalMux                       0              4265   3854  FALL       1
I__970/O                     LocalMux                     768              5033   3854  FALL       1
I__984/I                     InMux                          0              5033   3854  FALL       1
I__984/O                     InMux                        503              5536   3854  FALL       1
hard_SBDATi_i4_LC_4_2_5/in0  LogicCell40_SEQ_MODE_1000      0              5536   3854  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i2_LC_4_2_3/in0
Capture Clock    : soft_SBADRi_i2_LC_4_2_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__948/I                     Odrv4                          0              3073   3655  FALL       1
I__948/O                     Odrv4                        649              3722   3655  FALL       1
I__959/I                     Span4Mux_h                     0              3722   3854  FALL       1
I__959/O                     Span4Mux_h                   543              4265   3854  FALL       1
I__970/I                     LocalMux                       0              4265   3854  FALL       1
I__970/O                     LocalMux                     768              5033   3854  FALL       1
I__985/I                     InMux                          0              5033   3854  FALL       1
I__985/O                     InMux                        503              5536   3854  FALL       1
soft_SBADRi_i2_LC_4_2_3/in0  LogicCell40_SEQ_MODE_1000      0              5536   3854  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i4_LC_4_2_5/lcout
Path End         : I2C_1/DATI4
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 3897p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                  -46
------------------------------------------   ---- 
End-of-path required time (ps)               1639

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2463
------------------------------------------   ---- 
End-of-path arrival time (ps)                5536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i4_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3897  FALL       3
I__716/I                       Odrv4                          0              3073   3897  FALL       1
I__716/O                       Odrv4                        649              3722   3897  FALL       1
I__719/I                       Span4Mux_h                     0              3722   3897  FALL       1
I__719/O                       Span4Mux_h                   543              4265   3897  FALL       1
I__721/I                       LocalMux                       0              4265   3897  FALL       1
I__721/O                       LocalMux                     768              5033   3897  FALL       1
I__722/I                       InMux                          0              5033   3897  FALL       1
I__722/O                       InMux                        503              5536   3897  FALL       1
I__723/I                       DummyBuf                       0              5536   3897  FALL       1
I__723/O                       DummyBuf                       0              5536   3897  FALL       1
I2C_1/DATI4                    SB_I2C_FIFO                    0              5536   3897  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i5_LC_1_2_3/lcout
Path End         : motor_on_158_LC_2_3_6/in2
Capture Clock    : motor_on_158_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 4053p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2662
------------------------------------------   ---- 
End-of-path arrival time (ps)                5735
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i5_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   3894  FALL       3
I__516/I                       Odrv4                          0              3073   3894  FALL       1
I__516/O                       Odrv4                        649              3722   3894  FALL       1
I__517/I                       LocalMux                       0              3722   3894  FALL       1
I__517/O                       LocalMux                     768              4490   3894  FALL       1
I__518/I                       InMux                          0              4490   4053  FALL       1
I__518/O                       InMux                        503              4993   4053  FALL       1
i1286_2_lut_LC_2_3_5/in1       LogicCell40_SEQ_MODE_0000      0              4993   4053  FALL       1
i1286_2_lut_LC_2_3_5/ltout     LogicCell40_SEQ_MODE_0000    742              5735   4053  RISE       1
I__526/I                       CascadeMux                     0              5735   4053  RISE       1
I__526/O                       CascadeMux                     0              5735   4053  RISE       1
motor_on_158_LC_2_3_6/in2      LogicCell40_SEQ_MODE_1000      0              5735   4053  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i0_LC_4_2_0/lcout
Path End         : I2C_1/ADRI0
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4061p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -170
------------------------------------------   ---- 
End-of-path required time (ps)               1515

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i0_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4061  FALL       2
I__670/I                       Odrv12                         0              3073   4061  FALL       1
I__670/O                       Odrv12                      1232              4304   4061  FALL       1
I__672/I                       LocalMux                       0              4304   4061  FALL       1
I__672/O                       LocalMux                     768              5073   4061  FALL       1
I__674/I                       InMux                          0              5073   4061  FALL       1
I__674/O                       InMux                        503              5576   4061  FALL       1
I__676/I                       DummyBuf                       0              5576   4061  FALL       1
I__676/O                       DummyBuf                       0              5576   4061  FALL       1
I2C_1/ADRI0                    SB_I2C_FIFO                    0              5576   4061  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in2
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 4066p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2675
------------------------------------------   ---- 
End-of-path arrival time (ps)                5748
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1034/I                       LocalMux                       0              3073   4066  FALL       1
I__1034/O                       LocalMux                     768              3841   4066  FALL       1
I__1049/I                       InMux                          0              3841   4066  FALL       1
I__1049/O                       InMux                        503              4344   4066  FALL       1
I__1066/I                       CascadeMux                     0              4344   4066  FALL       1
I__1066/O                       CascadeMux                     0              4344   4066  FALL       1
i1_4_lut_adj_13_LC_5_2_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   4066  FALL       1
i1_4_lut_adj_13_LC_5_2_0/ltout  LogicCell40_SEQ_MODE_0000    702              5046   4066  RISE       1
I__734/I                        CascadeMux                     0              5046   4066  RISE       1
I__734/O                        CascadeMux                     0              5046   4066  RISE       1
i1_4_lut_4_lut_LC_5_2_1/in2     LogicCell40_SEQ_MODE_0000      0              5046   4066  RISE       1
i1_4_lut_4_lut_LC_5_2_1/ltout   LogicCell40_SEQ_MODE_0000    702              5748   4066  RISE       1
I__733/I                        CascadeMux                     0              5748   4066  RISE       1
I__733/O                        CascadeMux                     0              5748   4066  RISE       1
i2c_steps_i2_LC_5_2_2/in2       LogicCell40_SEQ_MODE_1000      0              5748   4066  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBSTBi_148_LC_5_1_7/lcout
Path End         : I2C_1/STBI
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4100p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -210
------------------------------------------   ---- 
End-of-path required time (ps)               1476

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBSTBi_148_LC_5_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4100  FALL       2
I__744/I                        Odrv12                         0              3073   4100  FALL       1
I__744/O                        Odrv12                      1232              4304   4100  FALL       1
I__746/I                        LocalMux                       0              4304   4100  FALL       1
I__746/O                        LocalMux                     768              5073   4100  FALL       1
I__748/I                        InMux                          0              5073   4100  FALL       1
I__748/O                        InMux                        503              5576   4100  FALL       1
I__749/I                        DummyBuf                       0              5576   4100  FALL       1
I__749/O                        DummyBuf                       0              5576   4100  FALL       1
I2C_1/STBI                      SB_I2C_FIFO                    0              5576   4100  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i2_LC_4_2_3/lcout
Path End         : I2C_1/ADRI2
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4116p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -225
------------------------------------------   ---- 
End-of-path required time (ps)               1460

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i2_LC_4_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i2_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4116  FALL       3
I__662/I                       Odrv12                         0              3073   4116  FALL       1
I__662/O                       Odrv12                      1232              4304   4116  FALL       1
I__665/I                       LocalMux                       0              4304   4116  FALL       1
I__665/O                       LocalMux                     768              5073   4116  FALL       1
I__667/I                       InMux                          0              5073   4116  FALL       1
I__667/O                       InMux                        503              5576   4116  FALL       1
I__668/I                       DummyBuf                       0              5576   4116  FALL       1
I__668/O                       DummyBuf                       0              5576   4116  FALL       1
I2C_1/ADRI2                    SB_I2C_FIFO                    0              5576   4116  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBWRi_147_LC_4_1_7/lcout
Path End         : I2C_1/WEI
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4150p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -259
------------------------------------------   ---- 
End-of-path required time (ps)               1426

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2503
------------------------------------------   ---- 
End-of-path arrival time (ps)                5576
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBWRi_147_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4150  FALL       2
I__677/I                       Odrv12                         0              3073   4150  FALL       1
I__677/O                       Odrv12                      1232              4304   4150  FALL       1
I__679/I                       LocalMux                       0              4304   4150  FALL       1
I__679/O                       LocalMux                     768              5073   4150  FALL       1
I__681/I                       InMux                          0              5073   4150  FALL       1
I__681/O                       InMux                        503              5576   4150  FALL       1
I__682/I                       DummyBuf                       0              5576   4150  FALL       1
I__682/O                       DummyBuf                       0              5576   4150  FALL       1
I2C_1/WEI                      SB_I2C_FIFO                    0              5576   4150  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : hard_SBDATi_i7_LC_5_3_5/lcout
Path End         : I2C_1/DATI7
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4246p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -104
------------------------------------------   ---- 
End-of-path required time (ps)               1582

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2755
------------------------------------------   ---- 
End-of-path arrival time (ps)                5828
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
hard_SBDATi_i7_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4246  FALL       3
I__754/I                       Odrv4                          0              3073   4246  FALL       1
I__754/O                       Odrv4                        649              3722   4246  FALL       1
I__757/I                       Span4Mux_h                     0              3722   4246  FALL       1
I__757/O                       Span4Mux_h                   543              4265   4246  FALL       1
I__759/I                       Span4Mux_s1_h                  0              4265   4246  FALL       1
I__759/O                       Span4Mux_s1_h                291              4556   4246  FALL       1
I__760/I                       LocalMux                       0              4556   4246  FALL       1
I__760/O                       LocalMux                     768              5324   4246  FALL       1
I__761/I                       InMux                          0              5324   4246  FALL       1
I__761/O                       InMux                        503              5828   4246  FALL       1
I__762/I                       DummyBuf                       0              5828   4246  FALL       1
I__762/O                       DummyBuf                       0              5828   4246  FALL       1
I2C_1/DATI7                    SB_I2C_FIFO                    0              5828   4246  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i7_LC_1_6_7/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/in3
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2887
------------------------------------------   ---- 
End-of-path arrival time (ps)                5960
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i7_LC_1_6_7/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       2
I__378/I                                   LocalMux                       0              3073   2662  FALL       1
I__378/O                                   LocalMux                     768              3841   2662  FALL       1
I__380/I                                   InMux                          0              3841   2662  FALL       1
I__380/O                                   InMux                        503              4344   2662  FALL       1
drv_clk_counter_526__i7_LC_1_6_7/in1       LogicCell40_SEQ_MODE_1000      0              4344   4278  FALL       1
drv_clk_counter_526__i7_LC_1_6_7/carryout  LogicCell40_SEQ_MODE_1000    662              5006   4278  FALL       1
IN_MUX_bfv_1_7_0_/carryinitin              ICE_CARRY_IN_MUX               0              5006   4278  FALL       1
IN_MUX_bfv_1_7_0_/carryinitout             ICE_CARRY_IN_MUX             450              5457   4278  FALL       2
I__375/I                                   InMux                          0              5457   4278  FALL       1
I__375/O                                   InMux                        503              5960   4278  FALL       1
drv_clk_counter_526__i8_LC_1_7_0/in3       LogicCell40_SEQ_MODE_1000      0              5960   4278  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i1_LC_5_3_2/lcout
Path End         : I2C_1/ADRI1
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4321p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -179
------------------------------------------   ---- 
End-of-path required time (ps)               1507

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2755
------------------------------------------   ---- 
End-of-path arrival time (ps)                5828
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i1_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4321  FALL       3
I__766/I                       Odrv4                          0              3073   4321  FALL       1
I__766/O                       Odrv4                        649              3722   4321  FALL       1
I__769/I                       Span4Mux_h                     0              3722   4321  FALL       1
I__769/O                       Span4Mux_h                   543              4265   4321  FALL       1
I__771/I                       Span4Mux_s1_h                  0              4265   4321  FALL       1
I__771/O                       Span4Mux_s1_h                291              4556   4321  FALL       1
I__772/I                       LocalMux                       0              4556   4321  FALL       1
I__772/O                       LocalMux                     768              5324   4321  FALL       1
I__773/I                       InMux                          0              5324   4321  FALL       1
I__773/O                       InMux                        503              5828   4321  FALL       1
I__774/I                       DummyBuf                       0              5828   4321  FALL       1
I__774/O                       DummyBuf                       0              5828   4321  FALL       1
I2C_1/ADRI1                    SB_I2C_FIFO                    0              5828   4321  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : drv_cnt_i0_i2_LC_1_5_7/in2
Capture Clock    : drv_cnt_i0_i2_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 4397p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3006
------------------------------------------   ---- 
End-of-path arrival time (ps)                6079
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                        Odrv4                          0              3073   3655  FALL       1
I__566/O                        Odrv4                        649              3722   3655  FALL       1
I__571/I                        Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                        Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                        LocalMux                       0              4066   3655  FALL       1
I__576/O                        LocalMux                     768              4834   3655  FALL       1
I__579/I                        InMux                          0              4834   4397  FALL       1
I__579/O                        InMux                        503              5338   4397  FALL       1
i2_3_lut_rep_37_LC_1_5_6/in1    LogicCell40_SEQ_MODE_0000      0              5338   4397  FALL       1
i2_3_lut_rep_37_LC_1_5_6/ltout  LogicCell40_SEQ_MODE_0000    742              6079   4397  RISE       1
I__334/I                        CascadeMux                     0              6079   4397  RISE       1
I__334/O                        CascadeMux                     0              6079   4397  RISE       1
drv_cnt_i0_i2_LC_1_5_7/in2      LogicCell40_SEQ_MODE_1000      0              6079   4397  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i2_LC_1_5_7/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBWRi_147_LC_4_1_7/in0
Capture Clock    : hard_SBWRi_147_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 4535p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           3801
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6217
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                   SB_I2C_FIFO                  733              2416   3237  FALL      16
I__1109/I                    DummyBuf                       0              2416   3237  FALL       1
I__1109/O                    DummyBuf                       0              2416   3237  FALL       1
I__1110/I                    Odrv12                         0              2416   3237  FALL       1
I__1110/O                    Odrv12                      1232              3647   3237  FALL       1
I__1113/I                    Sp12to4                        0              3647   4535  FALL       1
I__1113/O                    Sp12to4                      848              4495   4535  FALL       1
I__1120/I                    Span4Mux_s2_v                  0              4495   4535  FALL       1
I__1120/O                    Span4Mux_s2_v                450              4945   4535  FALL       1
I__1126/I                    LocalMux                       0              4945   4535  FALL       1
I__1126/O                    LocalMux                     768              5713   4535  FALL       1
I__1137/I                    InMux                          0              5713   4535  FALL       1
I__1137/O                    InMux                        503              6217   4535  FALL       1
hard_SBWRi_147_LC_4_1_7/in0  LogicCell40_SEQ_MODE_1000      0              6217   4535  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
hard_SBWRi_147_LC_4_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : I2C_1/ACKO
Path End         : hard_SBSTBi_148_LC_5_1_7/in1
Capture Clock    : hard_SBSTBi_148_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 4535p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (osc/CLKHF:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   1682
+ Clock To Q                                 733
+ Data Path Delay                           3801
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6217
 
Launch Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
I2C_1/ACKO                    SB_I2C_FIFO                  733              2416   3237  FALL      16
I__1109/I                     DummyBuf                       0              2416   3237  FALL       1
I__1109/O                     DummyBuf                       0              2416   3237  FALL       1
I__1110/I                     Odrv12                         0              2416   3237  FALL       1
I__1110/O                     Odrv12                      1232              3647   3237  FALL       1
I__1113/I                     Sp12to4                        0              3647   4535  FALL       1
I__1113/O                     Sp12to4                      848              4495   4535  FALL       1
I__1120/I                     Span4Mux_s2_v                  0              4495   4535  FALL       1
I__1120/O                     Span4Mux_s2_v                450              4945   4535  FALL       1
I__1127/I                     LocalMux                       0              4945   4535  FALL       1
I__1127/O                     LocalMux                     768              5713   4535  FALL       1
I__1138/I                     InMux                          0              5713   4535  FALL       1
I__1138/O                     InMux                        503              6217   4535  FALL       1
hard_SBSTBi_148_LC_5_1_7/in1  LogicCell40_SEQ_MODE_1000      0              6217   4535  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__896/I                      ClkMux                         0               795  RISE       1
I__896/O                      ClkMux                       887              1682  RISE       1
hard_SBSTBi_148_LC_5_1_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_B_142_LC_0_6_5/in2
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Hold Constraint  : 0p
Path slack       : 4556p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3165
------------------------------------------   ---- 
End-of-path arrival time (ps)                6238
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                     Odrv4                          0              3073   4556  FALL       1
I__565/O                     Odrv4                        649              3722   4556  FALL       1
I__569/I                     Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                     Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                     LocalMux                       0              4119   4556  FALL       1
I__574/O                     LocalMux                     768              4887   4556  FALL       1
I__578/I                     InMux                          0              4887   4556  FALL       1
I__578/O                     InMux                        503              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/ltout   LogicCell40_SEQ_MODE_0000    848              6238   4556  RISE       1
I__206/I                     CascadeMux                     0              6238   4556  RISE       1
I__206/O                     CascadeMux                     0              6238   4556  RISE       1
PWM_B_142_LC_0_6_5/in2       LogicCell40_SEQ_MODE_1000      0              6238   4556  RISE       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soft_SBADRi_i3_LC_4_1_1/lcout
Path End         : I2C_1/ADRI3
Capture Clock    : I2C_1/CLKI
Hold Constraint  : 3p
Path slack       : 4585p

Capture Clock Arrival Time (osc/CLKHF:R#2)      3
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   1682
- Setup Time                                 -205
------------------------------------------   ---- 
End-of-path required time (ps)               1481

Launch Clock Arrival Time (top|sysclk:R#2)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            2993
------------------------------------------   ---- 
End-of-path arrival time (ps)                6066
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
soft_SBADRi_i3_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4585  FALL       2
I__695/I                       Odrv12                         0              3073   4585  FALL       1
I__695/O                       Odrv12                      1232              4304   4585  FALL       1
I__697/I                       Span12Mux_s4_h                 0              4304   4585  FALL       1
I__697/O                       Span12Mux_s4_h               490              4795   4585  FALL       1
I__699/I                       LocalMux                       0              4795   4585  FALL       1
I__699/O                       LocalMux                     768              5563   4585  FALL       1
I__700/I                       InMux                          0              5563   4585  FALL       1
I__700/O                       InMux                        503              6066   4585  FALL       1
I__701/I                       DummyBuf                       0              6066   4585  FALL       1
I__701/O                       DummyBuf                       0              6066   4585  FALL       1
I2C_1/ADRI3                    SB_I2C_FIFO                    0              6066   4585  FALL       1

Capture Clock Path
pin name    model name   delay  cumulative delay  edge  Fanout
----------  -----------  -----  ----------------  ----  ------
osc/CLKHF   SB_HFOSC         0                 0  RISE       2
I__688/I    DummyBuf         0                 0  RISE       1
I__688/O    DummyBuf         0                 0  RISE       1
I__689/I    GlobalMux        0                 0  RISE       1
I__689/O    GlobalMux      795               795  RISE       1
I__690/I    ClkMux           0               795  RISE       1
I__690/O    ClkMux         887              1682  RISE       1
I__692/I    DummyBuf         0              1682  RISE       1
I__692/O    DummyBuf         0              1682  RISE       1
I2C_1/CLKI  SB_I2C_FIFO      0              1682  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i8_LC_1_2_6/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in0
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i8_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   4808  FALL       2
I__429/I                       LocalMux                       0              3073   4808  FALL       1
I__429/O                       LocalMux                     768              3841   4808  FALL       1
I__431/I                       InMux                          0              3841   4808  FALL       1
I__431/O                       InMux                        503              4344   4808  FALL       1
i4_4_lut_LC_2_2_4/in3          LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i4_4_lut_LC_2_2_4/lcout        LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__527/I                       LocalMux                       0              5218   4808  FALL       1
I__527/O                       LocalMux                     768              5987   4808  FALL       1
I__529/I                       InMux                          0              5987   4808  FALL       1
I__529/O                       InMux                        503              6490   4808  FALL       1
cmd_decoded_156_LC_2_3_2/in0   LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in3
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__551/I                                LocalMux                       0              3073   4808  FALL       1
I__551/O                                LocalMux                     768              3841   4808  FALL       1
I__554/I                                InMux                          0              3841   4808  FALL       1
I__554/O                                InMux                        503              4344   4808  FALL       1
i1846_4_lut_LC_0_6_2/in3                LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1846_4_lut_LC_0_6_2/lcout              LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       6
I__642/I                                LocalMux                       0              5218   4808  FALL       1
I__642/O                                LocalMux                     768              5987   4808  FALL       1
I__648/I                                InMux                          0              5987   4808  FALL       1
I__648/O                                InMux                        503              6490   4808  FALL       1
drv_cnt_i0_i0_LC_1_5_1/in3              LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : soft_SBADRi_i3_LC_4_1_1/in1
Capture Clock    : soft_SBADRi_i3_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__991/I                          LocalMux                       0              3073   3245  FALL       1
I__991/O                          LocalMux                     768              3841   3245  FALL       1
I__1000/I                         InMux                          0              3841   4808  FALL       1
I__1000/O                         InMux                        503              4344   4808  FALL       1
i1279_2_lut_3_lut_LC_5_1_4/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1279_2_lut_3_lut_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__736/I                          LocalMux                       0              5218   4808  FALL       1
I__736/O                          LocalMux                     768              5987   4808  FALL       1
I__738/I                          InMux                          0              5987   4808  FALL       1
I__738/O                          InMux                        503              6490   4808  FALL       1
soft_SBADRi_i3_LC_4_1_1/in1       LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__897/I                      ClkMux                         0               795  RISE       1
I__897/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i3_LC_4_1_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i3_LC_4_4_0/in0
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__994/I                        LocalMux                       0              3073   2662  FALL       1
I__994/O                        LocalMux                     768              3841   2662  FALL       1
I__1006/I                       InMux                          0              3841   4808  FALL       1
I__1006/O                       InMux                        503              4344   4808  FALL       1
i2_3_lut_rep_43_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i2_3_lut_rep_43_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       4
I__840/I                        LocalMux                       0              5218   4808  FALL       1
I__840/O                        LocalMux                     768              5987   4808  FALL       1
I__843/I                        InMux                          0              5987   4808  FALL       1
I__843/O                        InMux                        503              6490   4808  FALL       1
i2c_steps_i3_LC_4_4_0/in0       LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in3
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__997/I                       LocalMux                       0              3073   3245  FALL       1
I__997/O                       LocalMux                     768              3841   3245  FALL       1
I__1015/I                      InMux                          0              3841   4808  FALL       1
I__1015/O                      InMux                        503              4344   4808  FALL       1
i2_3_lut_adj_7_LC_6_2_2/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i2_3_lut_adj_7_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__853/I                       LocalMux                       0              5218   4808  FALL       1
I__853/O                       LocalMux                     768              5987   4808  FALL       1
I__855/I                       InMux                          0              5987   4808  FALL       1
I__855/O                       InMux                        503              6490   4808  FALL       1
i2c_stat_i2_LC_6_2_7/in3       LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in1
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1076/I                    LocalMux                       0              3073   3947  FALL       1
I__1076/O                    LocalMux                     768              3841   3947  FALL       1
I__1096/I                    InMux                          0              3841   4808  FALL       1
I__1096/O                    InMux                        503              4344   4808  FALL       1
i1863_4_lut_LC_6_2_1/in3     LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i1863_4_lut_LC_6_2_1/lcout   LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__865/I                     LocalMux                       0              5218   4808  FALL       1
I__865/O                     LocalMux                     768              5987   4808  FALL       1
I__866/I                     InMux                          0              5987   4808  FALL       1
I__866/O                     InMux                        503              6490   4808  FALL       1
i2c_steps_i0_LC_6_2_5/in1    LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cnt_523_524__i1_LC_5_1_3/in0
Capture Clock    : i2c_cnt_523_524__i1_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                         LocalMux                       0              3073   2662  FALL       1
I__1068/O                         LocalMux                     768              3841   2662  FALL       1
I__1080/I                         InMux                          0              3841   4808  FALL       1
I__1080/O                         InMux                        503              4344   4808  FALL       1
i2_3_lut_adj_17_LC_5_2_6/in3      LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i2_3_lut_adj_17_LC_5_2_6/lcout    LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__790/I                          LocalMux                       0              5218   4808  FALL       1
I__790/O                          LocalMux                     768              5987   4808  FALL       1
I__791/I                          InMux                          0              5987   4808  FALL       1
I__791/O                          InMux                        503              6490   4808  FALL       1
i2c_cnt_523_524__i1_LC_5_1_3/in0  LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i1_LC_5_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_stat_i2_LC_6_2_7/lcout
Path End         : i2c_stat_i2_LC_6_2_7/in1
Capture Clock    : i2c_stat_i2_LC_6_2_7/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_stat_i2_LC_6_2_7/lcout      LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__1144/I                       LocalMux                       0              3073   2662  FALL       1
I__1144/O                       LocalMux                     768              3841   2662  FALL       1
I__1147/I                       InMux                          0              3841   4808  FALL       1
I__1147/O                       InMux                        503              4344   4808  FALL       1
mux_55_i3_3_lut_LC_6_2_0/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
mux_55_i3_3_lut_LC_6_2_0/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__858/I                        LocalMux                       0              5218   4808  FALL       1
I__858/O                        LocalMux                     768              5987   4808  FALL       1
I__859/I                        InMux                          0              5987   4808  FALL       1
I__859/O                        InMux                        503              6490   4808  FALL       1
i2c_stat_i2_LC_6_2_7/in1        LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i2_LC_6_2_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in1
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__997/I                              LocalMux                       0              3073   3245  FALL       1
I__997/O                              LocalMux                     768              3841   3245  FALL       1
I__1014/I                             InMux                          0              3841   3245  FALL       1
I__1014/O                             InMux                        503              4344   3245  FALL       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/in3    LogicCell40_SEQ_MODE_0000      0              4344   3245  FALL       1
i1_2_lut_rep_40_3_lut_LC_6_2_6/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       1
I__860/I                              LocalMux                       0              5218   4808  FALL       1
I__860/O                              LocalMux                     768              5987   4808  FALL       1
I__861/I                              InMux                          0              5987   4808  FALL       1
I__861/O                              InMux                        503              6490   4808  FALL       1
i2c_stat_i6_LC_6_1_1/in1              LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cnt_523_524__i2_LC_5_1_0/in3
Capture Clock    : i2c_cnt_523_524__i2_LC_5_1_0/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout       LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                         LocalMux                       0              3073   2662  FALL       1
I__1068/O                         LocalMux                     768              3841   2662  FALL       1
I__1080/I                         InMux                          0              3841   4808  FALL       1
I__1080/O                         InMux                        503              4344   4808  FALL       1
i2_3_lut_adj_17_LC_5_2_6/in3      LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i2_3_lut_adj_17_LC_5_2_6/lcout    LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__790/I                          LocalMux                       0              5218   4808  FALL       1
I__790/O                          LocalMux                     768              5987   4808  FALL       1
I__792/I                          InMux                          0              5987   4808  FALL       1
I__792/O                          InMux                        503              6490   4808  FALL       1
i2c_cnt_523_524__i2_LC_5_1_0/in3  LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__896/I                          ClkMux                         0               795  RISE       1
I__896/O                          ClkMux                       887              1682  RISE       1
i2c_cnt_523_524__i2_LC_5_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_stat_i6_LC_6_1_1/in0
Capture Clock    : i2c_stat_i6_LC_6_1_1/clk
Hold Constraint  : 0p
Path slack       : 4808p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3417
------------------------------------------   ---- 
End-of-path arrival time (ps)                6490
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__997/I                       LocalMux                       0              3073   3245  FALL       1
I__997/O                       LocalMux                     768              3841   3245  FALL       1
I__1015/I                      InMux                          0              3841   4808  FALL       1
I__1015/O                      InMux                        503              4344   4808  FALL       1
i2_3_lut_adj_7_LC_6_2_2/in3    LogicCell40_SEQ_MODE_0000      0              4344   4808  FALL       1
i2_3_lut_adj_7_LC_6_2_2/lcout  LogicCell40_SEQ_MODE_0000    874              5218   4808  FALL       2
I__854/I                       LocalMux                       0              5218   4808  FALL       1
I__854/O                       LocalMux                     768              5987   4808  FALL       1
I__856/I                       InMux                          0              5987   4808  FALL       1
I__856/O                       InMux                        503              6490   4808  FALL       1
i2c_stat_i6_LC_6_1_1/in0       LogicCell40_SEQ_MODE_1000      0              6490   4808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__894/I                      ClkMux                         0               795  RISE       1
I__894/O                      ClkMux                       887              1682  RISE       1
i2c_stat_i6_LC_6_1_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in0
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3748
------------------------------------------   ---- 
End-of-path arrival time (ps)                6821
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1032/I                      LocalMux                       0              3073   5139  FALL       1
I__1032/O                      LocalMux                     768              3841   5139  FALL       1
I__1047/I                      InMux                          0              3841   5139  FALL       1
I__1047/O                      InMux                        503              4344   5139  FALL       1
I__1065/I                      CascadeMux                     0              4344   5139  FALL       1
I__1065/O                      CascadeMux                     0              4344   5139  FALL       1
i1_3_lut_4_lut_LC_4_3_3/in2    LogicCell40_SEQ_MODE_0000      0              4344   5139  FALL       1
i1_3_lut_4_lut_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   5139  FALL       1
I__703/I                       LocalMux                       0              5549   5139  FALL       1
I__703/O                       LocalMux                     768              6318   5139  FALL       1
I__704/I                       InMux                          0              6318   5139  FALL       1
I__704/O                       InMux                        503              6821   5139  FALL       1
soft_SBADRi_i0_LC_4_2_0/in0    LogicCell40_SEQ_MODE_1000      0              6821   5139  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in3
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3748
------------------------------------------   ---- 
End-of-path arrival time (ps)                6821
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                    LocalMux                       0              3073   2662  FALL       1
I__1068/O                    LocalMux                     768              3841   2662  FALL       1
I__1082/I                    InMux                          0              3841   5139  FALL       1
I__1082/O                    InMux                        503              4344   5139  FALL       1
I__1102/I                    CascadeMux                     0              4344   5139  FALL       1
I__1102/O                    CascadeMux                     0              4344   5139  FALL       1
i1240_2_lut_LC_5_2_3/in2     LogicCell40_SEQ_MODE_0000      0              4344   5139  FALL       1
i1240_2_lut_LC_5_2_3/lcout   LogicCell40_SEQ_MODE_0000   1205              5549   5139  FALL       1
I__731/I                     LocalMux                       0              5549   5139  FALL       1
I__731/O                     LocalMux                     768              6318   5139  FALL       1
I__732/I                     InMux                          0              6318   5139  FALL       1
I__732/O                     InMux                        503              6821   5139  FALL       1
i2c_steps_i2_LC_5_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6821   5139  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in3
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__946/I                           LocalMux                       0              3073   5165  FALL       1
I__946/O                           LocalMux                     768              3841   5165  FALL       1
I__953/I                           InMux                          0              3841   5165  FALL       1
I__953/O                           InMux                        503              4344   5165  FALL       1
i1241_2_lut_rep_54_LC_4_3_5/in1    LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1241_2_lut_rep_54_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       4
I__778/I                           LocalMux                       0              5576   5165  FALL       1
I__778/O                           LocalMux                     768              6344   5165  FALL       1
I__782/I                           InMux                          0              6344   5165  FALL       1
I__782/O                           InMux                        503              6847   5165  FALL       1
soft_SBADRi_i0_LC_4_2_0/in3        LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : soft_SBADRi_i1_LC_5_3_2/in0
Capture Clock    : soft_SBADRi_i1_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__949/I                        LocalMux                       0              3073   5165  FALL       1
I__949/O                        LocalMux                     768              3841   5165  FALL       1
I__961/I                        InMux                          0              3841   5165  FALL       1
I__961/O                        InMux                        503              4344   5165  FALL       1
i1_2_lut_rep_44_LC_5_4_7/in1    LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1_2_lut_rep_44_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       1
I__834/I                        LocalMux                       0              5576   5165  FALL       1
I__834/O                        LocalMux                     768              6344   5165  FALL       1
I__835/I                        InMux                          0              6344   5165  FALL       1
I__835/O                        InMux                        503              6847   5165  FALL       1
soft_SBADRi_i1_LC_5_3_2/in0     LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i1_LC_5_3_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : soft_SBADRi_i0_LC_4_2_0/in1
Capture Clock    : soft_SBADRi_i0_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1035/I                          LocalMux                       0              3073   2662  FALL       1
I__1035/O                          LocalMux                     768              3841   2662  FALL       1
I__1050/I                          InMux                          0              3841   5165  FALL       1
I__1050/O                          InMux                        503              4344   5165  FALL       1
i1256_2_lut_rep_53_LC_4_2_1/in1    LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1256_2_lut_rep_53_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       2
I__725/I                           LocalMux                       0              5576   5165  FALL       1
I__725/O                           LocalMux                     768              6344   5165  FALL       1
I__727/I                           InMux                          0              6344   5165  FALL       1
I__727/O                           InMux                        503              6847   5165  FALL       1
soft_SBADRi_i0_LC_4_2_0/in1        LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
soft_SBADRi_i0_LC_4_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : hard_SBDATi_i4_LC_4_2_5/in1
Capture Clock    : hard_SBDATi_i4_LC_4_2_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3774
------------------------------------------   ---- 
End-of-path arrival time (ps)                6847
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1035/I                          LocalMux                       0              3073   2662  FALL       1
I__1035/O                          LocalMux                     768              3841   2662  FALL       1
I__1050/I                          InMux                          0              3841   5165  FALL       1
I__1050/O                          InMux                        503              4344   5165  FALL       1
i1256_2_lut_rep_53_LC_4_2_1/in1    LogicCell40_SEQ_MODE_0000      0              4344   5165  FALL       1
i1256_2_lut_rep_53_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   5165  FALL       2
I__726/I                           LocalMux                       0              5576   5165  FALL       1
I__726/O                           LocalMux                     768              6344   5165  FALL       1
I__728/I                           InMux                          0              6344   5165  FALL       1
I__728/O                           InMux                        503              6847   5165  FALL       1
hard_SBDATi_i4_LC_4_2_5/in1        LogicCell40_SEQ_MODE_1000      0              6847   5165  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__900/I                      ClkMux                         0               795  RISE       1
I__900/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i4_LC_4_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i0_LC_6_2_5/lcout
Path End         : i2c_steps_i0_LC_6_2_5/in3
Capture Clock    : i2c_steps_i0_LC_6_2_5/clk
Hold Constraint  : 0p
Path slack       : 5218p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            3827
------------------------------------------   ---- 
End-of-path arrival time (ps)                6900
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i0_LC_6_2_5/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__993/I                     LocalMux                       0              3073   5218  FALL       1
I__993/O                     LocalMux                     768              3841   5218  FALL       1
I__1005/I                    InMux                          0              3841   5218  FALL       1
I__1005/O                    InMux                        503              4344   5218  FALL       1
i2_3_lut_LC_6_1_4/in0        LogicCell40_SEQ_MODE_0000      0              4344   5218  FALL       1
i2_3_lut_LC_6_1_4/lcout      LogicCell40_SEQ_MODE_0000   1285              5629   5218  FALL       1
I__862/I                     LocalMux                       0              5629   5218  FALL       1
I__862/O                     LocalMux                     768              6397   5218  FALL       1
I__863/I                     InMux                          0              6397   5218  FALL       1
I__863/O                     InMux                        503              6900   5218  FALL       1
i2c_steps_i0_LC_6_2_5/in3    LogicCell40_SEQ_MODE_1000      0              6900   5218  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__895/I                      ClkMux                         0               795  RISE       1
I__895/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i0_LC_6_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : hard_SBDATi_i7_LC_5_3_5/in1
Capture Clock    : hard_SBDATi_i7_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 5457p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4066
------------------------------------------   ---- 
End-of-path arrival time (ps)                7139
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout        LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1073/I                          Odrv4                          0              3073   3311  FALL       1
I__1073/O                          Odrv4                        649              3722   3311  FALL       1
I__1091/I                          LocalMux                       0              3722   5457  FALL       1
I__1091/O                          LocalMux                     768              4490   5457  FALL       1
I__1106/I                          InMux                          0              4490   5457  FALL       1
I__1106/O                          InMux                        503              4993   5457  FALL       1
i1844_2_lut_rep_55_LC_5_4_4/in3    LogicCell40_SEQ_MODE_0000      0              4993   5457  FALL       1
i1844_2_lut_rep_55_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_0000    874              5867   5457  FALL       1
I__836/I                           LocalMux                       0              5867   5457  FALL       1
I__836/O                           LocalMux                     768              6636   5457  FALL       1
I__837/I                           InMux                          0              6636   5457  FALL       1
I__837/O                           InMux                        503              7139   5457  FALL       1
hard_SBDATi_i7_LC_5_3_5/in1        LogicCell40_SEQ_MODE_1000      0              7139   5457  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__901/I                      ClkMux                         0               795  RISE       1
I__901/O                      ClkMux                       887              1682  RISE       1
hard_SBDATi_i7_LC_5_3_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i3_LC_1_3_7/ce
Capture Clock    : PWM_duty_i3_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i3_LC_1_3_7/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i3_LC_1_3_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i4_LC_1_3_6/ce
Capture Clock    : PWM_duty_i4_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i4_LC_1_3_6/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i4_LC_1_3_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i7_LC_1_3_5/ce
Capture Clock    : PWM_duty_i7_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i7_LC_1_3_5/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i7_LC_1_3_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i6_LC_1_3_4/ce
Capture Clock    : PWM_duty_i6_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i6_LC_1_3_4/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i6_LC_1_3_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i5_LC_1_3_3/ce
Capture Clock    : PWM_duty_i5_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i5_LC_1_3_3/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i5_LC_1_3_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i2_LC_1_3_2/ce
Capture Clock    : PWM_duty_i2_LC_1_3_2/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i2_LC_1_3_2/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i2_LC_1_3_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i1_LC_1_3_1/ce
Capture Clock    : PWM_duty_i1_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i1_LC_1_3_1/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i1_LC_1_3_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_0___i1_LC_1_2_0/lcout
Path End         : PWM_duty_i0_LC_1_3_0/ce
Capture Clock    : PWM_duty_i0_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 5775p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4384
------------------------------------------   ---- 
End-of-path arrival time (ps)                7457
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_0___i1_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__511/I                       LocalMux                       0              3073   2662  FALL       1
I__511/O                       LocalMux                     768              3841   2662  FALL       1
I__513/I                       InMux                          0              3841   5775  FALL       1
I__513/O                       InMux                        503              4344   5775  FALL       1
I__515/I                       CascadeMux                     0              4344   5775  FALL       1
I__515/O                       CascadeMux                     0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/in2          LogicCell40_SEQ_MODE_0000      0              4344   5775  FALL       1
i3_4_lut_LC_2_3_7/lcout        LogicCell40_SEQ_MODE_0000   1205              5549   5775  FALL       8
I__506/I                       Odrv4                          0              5549   5775  FALL       1
I__506/O                       Odrv4                        649              6198   5775  FALL       1
I__507/I                       LocalMux                       0              6198   5775  FALL       1
I__507/O                       LocalMux                     768              6967   5775  FALL       1
I__508/I                       CEMux                          0              6967   5775  FALL       1
I__508/O                       CEMux                        490              7457   5775  FALL       1
PWM_duty_i0_LC_1_3_0/ce        LogicCell40_SEQ_MODE_1000      0              7457   5775  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__907/I                      ClkMux                         0               795  RISE       1
I__907/O                      ClkMux                       887              1682  RISE       1
PWM_duty_i0_LC_1_3_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in1
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4397
------------------------------------------   ---- 
End-of-path arrival time (ps)                7470
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1032/I                                LocalMux                       0              3073   5139  FALL       1
I__1032/O                                LocalMux                     768              3841   5139  FALL       1
I__1046/I                                InMux                          0              3841   5788  FALL       1
I__1046/O                                InMux                        503              4344   5788  FALL       1
I__1064/I                                CascadeMux                     0              4344   5788  FALL       1
I__1064/O                                CascadeMux                     0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in2    LogicCell40_SEQ_MODE_0000      0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   5788  FALL       3
I__795/I                                 Odrv4                          0              5549   5788  FALL       1
I__795/O                                 Odrv4                        649              6198   5788  FALL       1
I__797/I                                 LocalMux                       0              6198   5788  FALL       1
I__797/O                                 LocalMux                     768              6967   5788  FALL       1
I__799/I                                 InMux                          0              6967   5788  FALL       1
I__799/O                                 InMux                        503              7470   5788  FALL       1
i2c_steps_i1_LC_5_2_5/in1                LogicCell40_SEQ_MODE_1000      0              7470   5788  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i2_LC_5_2_2/in0
Capture Clock    : i2c_steps_i2_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4397
------------------------------------------   ---- 
End-of-path arrival time (ps)                7470
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1032/I                                LocalMux                       0              3073   5139  FALL       1
I__1032/O                                LocalMux                     768              3841   5139  FALL       1
I__1046/I                                InMux                          0              3841   5788  FALL       1
I__1046/O                                InMux                        503              4344   5788  FALL       1
I__1064/I                                CascadeMux                     0              4344   5788  FALL       1
I__1064/O                                CascadeMux                     0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in2    LogicCell40_SEQ_MODE_0000      0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   5788  FALL       3
I__795/I                                 Odrv4                          0              5549   5788  FALL       1
I__795/O                                 Odrv4                        649              6198   5788  FALL       1
I__797/I                                 LocalMux                       0              6198   5788  FALL       1
I__797/O                                 LocalMux                     768              6967   5788  FALL       1
I__800/I                                 InMux                          0              6967   5788  FALL       1
I__800/O                                 InMux                        503              7470   5788  FALL       1
i2c_steps_i2_LC_5_2_2/in0                LogicCell40_SEQ_MODE_1000      0              7470   5788  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i1_LC_5_2_5/in3
Capture Clock    : i2c_steps_i1_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 5841p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1034/I                       LocalMux                       0              3073   4066  FALL       1
I__1034/O                       LocalMux                     768              3841   4066  FALL       1
I__1049/I                       InMux                          0              3841   4066  FALL       1
I__1049/O                       InMux                        503              4344   4066  FALL       1
I__1066/I                       CascadeMux                     0              4344   4066  FALL       1
I__1066/O                       CascadeMux                     0              4344   4066  FALL       1
i1_4_lut_adj_13_LC_5_2_0/in2    LogicCell40_SEQ_MODE_0000      0              4344   4066  FALL       1
i1_4_lut_adj_13_LC_5_2_0/ltout  LogicCell40_SEQ_MODE_0000    702              5046   4066  RISE       1
I__734/I                        CascadeMux                     0              5046   4066  RISE       1
I__734/O                        CascadeMux                     0              5046   4066  RISE       1
i1_4_lut_4_lut_LC_5_2_1/in2     LogicCell40_SEQ_MODE_0000      0              5046   4066  RISE       1
i1_4_lut_4_lut_LC_5_2_1/lcout   LogicCell40_SEQ_MODE_0000   1205              6251   5841  FALL       1
I__793/I                        LocalMux                       0              6251   5841  FALL       1
I__793/O                        LocalMux                     768              7020   5841  FALL       1
I__794/I                        InMux                          0              7020   5841  FALL       1
I__794/O                        InMux                        503              7523   5841  FALL       1
i2c_steps_i1_LC_5_2_5/in3       LogicCell40_SEQ_MODE_1000      0              7523   5841  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i3_LC_2_2_6/ce
Capture Clock    : i2c_cmd_0___i3_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 5854p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4463
------------------------------------------   ---- 
End-of-path arrival time (ps)                7536
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__785/I                             LocalMux                       0              6278   5854  FALL       1
I__785/O                             LocalMux                     768              7046   5854  FALL       1
I__787/I                             CEMux                          0              7046   5854  FALL       1
I__787/O                             CEMux                        490              7536   5854  FALL       1
i2c_cmd_0___i3_LC_2_2_6/ce           LogicCell40_SEQ_MODE_1000      0              7536   5854  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__903/I                      ClkMux                         0               795  RISE       1
I__903/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i3_LC_2_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i7_LC_1_6_7/sr
Capture Clock    : drv_clk_counter_526__i7_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i7_LC_1_6_7/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i7_LC_1_6_7/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i6_LC_1_6_6/sr
Capture Clock    : drv_clk_counter_526__i6_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i6_LC_1_6_6/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i6_LC_1_6_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i5_LC_1_6_5/sr
Capture Clock    : drv_clk_counter_526__i5_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i5_LC_1_6_5/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i5_LC_1_6_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i4_LC_1_6_4/sr
Capture Clock    : drv_clk_counter_526__i4_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i4_LC_1_6_4/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i4_LC_1_6_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i3_LC_1_6_3/sr
Capture Clock    : drv_clk_counter_526__i3_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i3_LC_1_6_3/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i3_LC_1_6_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i2_LC_1_6_2/sr
Capture Clock    : drv_clk_counter_526__i2_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i2_LC_1_6_2/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i2_LC_1_6_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i1_LC_1_6_1/sr
Capture Clock    : drv_clk_counter_526__i1_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i1_LC_1_6_1/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i1_LC_1_6_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i0_LC_1_6_0/sr
Capture Clock    : drv_clk_counter_526__i0_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 5999p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4092
------------------------------------------   ---- 
End-of-path arrival time (ps)                7165
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__544/I                                Odrv4                          0              5218   6000  FALL       1
I__544/O                                Odrv4                        649              5867   6000  FALL       1
I__546/I                                LocalMux                       0              5867   6000  FALL       1
I__546/O                                LocalMux                     768              6636   6000  FALL       1
I__548/I                                SRMux                          0              6636   6000  FALL       1
I__548/O                                SRMux                        530              7165   6000  FALL       1
drv_clk_counter_526__i0_LC_1_6_0/sr     LogicCell40_SEQ_MODE_1000      0              7165   6000  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__911/I                              ClkMux                         0               795  RISE       1
I__911/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i0_LC_1_6_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i1_LC_6_4_2/lcout
Path End         : cmd_decoded_156_LC_2_3_2/in3
Capture Clock    : cmd_decoded_156_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 6185p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4794
------------------------------------------   ---- 
End-of-path arrival time (ps)                7867
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i1_LC_6_4_2/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       5
I__928/I                            LocalMux                       0              3073   6185  FALL       1
I__928/O                            LocalMux                     768              3841   6185  FALL       1
I__932/I                            InMux                          0              3841   6185  FALL       1
I__932/O                            InMux                        503              4344   6185  FALL       1
I__936/I                            CascadeMux                     0              4344   6185  FALL       1
I__936/O                            CascadeMux                     0              4344   6185  FALL       1
i2_2_lut_3_lut_LC_6_3_3/in2         LogicCell40_SEQ_MODE_0000      0              4344   6185  FALL       1
i2_2_lut_3_lut_LC_6_3_3/lcout       LogicCell40_SEQ_MODE_0000   1205              5549   6185  FALL       1
I__937/I                            Odrv4                          0              5549   6185  FALL       1
I__937/O                            Odrv4                        649              6198   6185  FALL       1
I__938/I                            Span4Mux_s3_h                  0              6198   6185  FALL       1
I__938/O                            Span4Mux_s3_h                397              6596   6185  FALL       1
I__939/I                            LocalMux                       0              6596   6185  FALL       1
I__939/O                            LocalMux                     768              7364   6185  FALL       1
I__940/I                            InMux                          0              7364   6185  FALL       1
I__940/O                            InMux                        503              7867   6185  FALL       1
cmd_decoded_156_LC_2_3_2/in3        LogicCell40_SEQ_MODE_1000      0              7867   6185  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
cmd_decoded_156_LC_2_3_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i8_LC_1_2_6/ce
Capture Clock    : i2c_cmd_0___i8_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i8_LC_1_2_6/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i8_LC_1_2_6/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i7_LC_1_2_5/ce
Capture Clock    : i2c_cmd_0___i7_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i7_LC_1_2_5/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i7_LC_1_2_5/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i6_LC_1_2_4/ce
Capture Clock    : i2c_cmd_0___i6_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i6_LC_1_2_4/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i6_LC_1_2_4/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i5_LC_1_2_3/ce
Capture Clock    : i2c_cmd_0___i5_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i5_LC_1_2_3/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i5_LC_1_2_3/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i4_LC_1_2_2/ce
Capture Clock    : i2c_cmd_0___i4_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i4_LC_1_2_2/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i4_LC_1_2_2/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i2_LC_1_2_1/ce
Capture Clock    : i2c_cmd_0___i2_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i2_LC_1_2_1/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i2_LC_1_2_1/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_0___i1_LC_1_2_0/ce
Capture Clock    : i2c_cmd_0___i1_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 6198p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4807
------------------------------------------   ---- 
End-of-path arrival time (ps)                7880
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout          LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1068/I                            LocalMux                       0              3073   2662  FALL       1
I__1068/O                            LocalMux                     768              3841   2662  FALL       1
I__1081/I                            InMux                          0              3841   5854  FALL       1
I__1081/O                            InMux                        503              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/in0    LogicCell40_SEQ_MODE_0000      0              4344   5854  FALL       1
i1_2_lut_3_lut_4_lut_LC_5_2_7/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   5854  FALL       8
I__784/I                             Odrv4                          0              5629   5854  FALL       1
I__784/O                             Odrv4                        649              6278   5854  FALL       1
I__786/I                             Span4Mux_s2_h                  0              6278   6198  FALL       1
I__786/O                             Span4Mux_s2_h                344              6622   6198  FALL       1
I__788/I                             LocalMux                       0              6622   6198  FALL       1
I__788/O                             LocalMux                     768              7390   6198  FALL       1
I__789/I                             CEMux                          0              7390   6198  FALL       1
I__789/O                             CEMux                        490              7880   6198  FALL       1
i2c_cmd_0___i1_LC_1_2_0/ce           LogicCell40_SEQ_MODE_1000      0              7880   6198  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__905/I                      ClkMux                         0               795  RISE       1
I__905/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i1_LC_1_2_0/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i10_LC_1_7_2/sr
Capture Clock    : drv_clk_counter_526__i10_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 6344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4437
------------------------------------------   ---- 
End-of-path arrival time (ps)                7510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__545/I                                Odrv4                          0              5218   6344  FALL       1
I__545/O                                Odrv4                        649              5867   6344  FALL       1
I__547/I                                Span4Mux_s2_h                  0              5867   6344  FALL       1
I__547/O                                Span4Mux_s2_h                344              6212   6344  FALL       1
I__549/I                                LocalMux                       0              6212   6344  FALL       1
I__549/O                                LocalMux                     768              6980   6344  FALL       1
I__550/I                                SRMux                          0              6980   6344  FALL       1
I__550/O                                SRMux                        530              7510   6344  FALL       1
drv_clk_counter_526__i10_LC_1_7_2/sr    LogicCell40_SEQ_MODE_1000      0              7510   6344  FALL       1

Capture Clock Path
pin name                               model name                 delay  cumulative delay  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE      71
I__892/I                               gio2CtrlBuf                    0                 0  RISE       1
I__892/O                               gio2CtrlBuf                    0                 0  RISE       1
I__893/I                               GlobalMux                      0                 0  RISE       1
I__893/O                               GlobalMux                    795               795  RISE       1
I__913/I                               ClkMux                         0               795  RISE       1
I__913/O                               ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i10_LC_1_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i9_LC_1_7_1/sr
Capture Clock    : drv_clk_counter_526__i9_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 6344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4437
------------------------------------------   ---- 
End-of-path arrival time (ps)                7510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__545/I                                Odrv4                          0              5218   6344  FALL       1
I__545/O                                Odrv4                        649              5867   6344  FALL       1
I__547/I                                Span4Mux_s2_h                  0              5867   6344  FALL       1
I__547/O                                Span4Mux_s2_h                344              6212   6344  FALL       1
I__549/I                                LocalMux                       0              6212   6344  FALL       1
I__549/O                                LocalMux                     768              6980   6344  FALL       1
I__550/I                                SRMux                          0              6980   6344  FALL       1
I__550/O                                SRMux                        530              7510   6344  FALL       1
drv_clk_counter_526__i9_LC_1_7_1/sr     LogicCell40_SEQ_MODE_1000      0              7510   6344  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : drv_clk_counter_526__i9_LC_1_7_1/lcout
Path End         : drv_clk_counter_526__i8_LC_1_7_0/sr
Capture Clock    : drv_clk_counter_526__i8_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 6344p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4437
------------------------------------------   ---- 
End-of-path arrival time (ps)                7510
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i9_LC_1_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
drv_clk_counter_526__i9_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       3
I__552/I                                LocalMux                       0              3073   6000  FALL       1
I__552/O                                LocalMux                     768              3841   6000  FALL       1
I__555/I                                InMux                          0              3841   6000  FALL       1
I__555/O                                InMux                        503              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/in3                 LogicCell40_SEQ_MODE_0000      0              4344   6000  FALL       1
i248_4_lut_LC_2_6_2/lcout               LogicCell40_SEQ_MODE_0000    874              5218   6000  FALL      11
I__545/I                                Odrv4                          0              5218   6344  FALL       1
I__545/O                                Odrv4                        649              5867   6344  FALL       1
I__547/I                                Span4Mux_s2_h                  0              5867   6344  FALL       1
I__547/O                                Span4Mux_s2_h                344              6212   6344  FALL       1
I__549/I                                LocalMux                       0              6212   6344  FALL       1
I__549/O                                LocalMux                     768              6980   6344  FALL       1
I__550/I                                SRMux                          0              6980   6344  FALL       1
I__550/O                                SRMux                        530              7510   6344  FALL       1
drv_clk_counter_526__i8_LC_1_7_0/sr     LogicCell40_SEQ_MODE_1000      0              7510   6344  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT          ICE_GB                         0                 0  RISE      71
I__892/I                              gio2CtrlBuf                    0                 0  RISE       1
I__892/O                              gio2CtrlBuf                    0                 0  RISE       1
I__893/I                              GlobalMux                      0                 0  RISE       1
I__893/O                              GlobalMux                    795               795  RISE       1
I__913/I                              ClkMux                         0               795  RISE       1
I__913/O                              ClkMux                       887              1682  RISE       1
drv_clk_counter_526__i8_LC_1_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/sr
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i7_LC_1_4_7/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/sr
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i6_LC_1_4_6/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/sr
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i5_LC_1_4_5/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/sr
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i4_LC_1_4_4/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/sr
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i3_LC_1_4_3/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/sr
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i2_LC_1_4_2/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/sr
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i1_LC_1_4_1/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/sr
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Hold Constraint  : 0p
Path slack       : 6357p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4450
------------------------------------------   ---- 
End-of-path arrival time (ps)                7523
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__567/I                        LocalMux                       0              3073   6357  FALL       1
I__567/O                        LocalMux                     768              3841   6357  FALL       1
I__572/I                        InMux                          0              3841   6357  FALL       1
I__572/O                        InMux                        503              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/in1    LogicCell40_SEQ_MODE_0000      0              4344   6357  FALL       1
i1_3_lut_adj_20_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6357  FALL       8
I__637/I                        Odrv4                          0              5576   6357  FALL       1
I__637/O                        Odrv4                        649              6225   6357  FALL       1
I__638/I                        LocalMux                       0              6225   6357  FALL       1
I__638/O                        LocalMux                     768              6993   6357  FALL       1
I__639/I                        SRMux                          0              6993   6357  FALL       1
I__639/O                        SRMux                        530              7523   6357  FALL       1
PWM_cnt__i0_LC_1_4_0/sr         LogicCell40_SEQ_MODE_1000      0              7523   6357  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/sr
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Hold Constraint  : 0p
Path slack       : 6542p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4635
------------------------------------------   ---- 
End-of-path arrival time (ps)                7708
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1075/I                                  LocalMux                       0              3073   4212  FALL       1
I__1075/O                                  LocalMux                     768              3841   4212  FALL       1
I__1094/I                                  InMux                          0              3841   6543  FALL       1
I__1094/O                                  InMux                        503              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   6543  FALL       3
I__883/I                                   Odrv4                          0              5218   6543  FALL       1
I__883/O                                   Odrv4                        649              5867   6543  FALL       1
I__884/I                                   Span4Mux_h                     0              5867   6543  FALL       1
I__884/O                                   Span4Mux_h                   543              6410   6543  FALL       1
I__885/I                                   LocalMux                       0              6410   6543  FALL       1
I__885/O                                   LocalMux                     768              7179   6543  FALL       1
I__886/I                                   SRMux                          0              7179   6543  FALL       1
I__886/O                                   SRMux                        530              7708   6543  FALL       1
i2c_cmd_cnt_525__i2_LC_6_4_5/sr            LogicCell40_SEQ_MODE_1000      0              7708   6543  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/sr
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Hold Constraint  : 0p
Path slack       : 6542p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4635
------------------------------------------   ---- 
End-of-path arrival time (ps)                7708
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1075/I                                  LocalMux                       0              3073   4212  FALL       1
I__1075/O                                  LocalMux                     768              3841   4212  FALL       1
I__1094/I                                  InMux                          0              3841   6543  FALL       1
I__1094/O                                  InMux                        503              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   6543  FALL       3
I__883/I                                   Odrv4                          0              5218   6543  FALL       1
I__883/O                                   Odrv4                        649              5867   6543  FALL       1
I__884/I                                   Span4Mux_h                     0              5867   6543  FALL       1
I__884/O                                   Span4Mux_h                   543              6410   6543  FALL       1
I__885/I                                   LocalMux                       0              6410   6543  FALL       1
I__885/O                                   LocalMux                     768              7179   6543  FALL       1
I__886/I                                   SRMux                          0              7179   6543  FALL       1
I__886/O                                   SRMux                        530              7708   6543  FALL       1
i2c_cmd_cnt_525__i0_LC_6_4_3/sr            LogicCell40_SEQ_MODE_1000      0              7708   6543  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i1_LC_5_2_5/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/sr
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 6542p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4635
------------------------------------------   ---- 
End-of-path arrival time (ps)                7708
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i1_LC_5_2_5/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i1_LC_5_2_5/lcout                LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      24
I__1075/I                                  LocalMux                       0              3073   4212  FALL       1
I__1075/O                                  LocalMux                     768              3841   4212  FALL       1
I__1094/I                                  InMux                          0              3841   6543  FALL       1
I__1094/O                                  InMux                        503              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/in3    LogicCell40_SEQ_MODE_0000      0              4344   6543  FALL       1
i1_2_lut_3_lut_4_lut_adj_4_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_0000    874              5218   6543  FALL       3
I__883/I                                   Odrv4                          0              5218   6543  FALL       1
I__883/O                                   Odrv4                        649              5867   6543  FALL       1
I__884/I                                   Span4Mux_h                     0              5867   6543  FALL       1
I__884/O                                   Span4Mux_h                   543              6410   6543  FALL       1
I__885/I                                   LocalMux                       0              6410   6543  FALL       1
I__885/O                                   LocalMux                     768              7179   6543  FALL       1
I__886/I                                   SRMux                          0              7179   6543  FALL       1
I__886/O                                   SRMux                        530              7708   6543  FALL       1
i2c_cmd_cnt_525__i1_LC_6_4_2/sr            LogicCell40_SEQ_MODE_1000      0              7708   6543  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_cnt__i7_LC_1_4_7/lcout
Path End         : drv_cnt_i0_i0_LC_1_5_1/in2
Capture Clock    : drv_cnt_i0_i0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 6583p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5192
------------------------------------------   ---- 
End-of-path arrival time (ps)                8265
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PWM_cnt__i7_LC_1_4_7/lcout                     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       4
I__625/I                                       LocalMux                       0              3073   6583  FALL       1
I__625/O                                       LocalMux                     768              3841   6583  FALL       1
I__629/I                                       InMux                          0              3841   6583  FALL       1
I__629/O                                       InMux                        503              4344   6583  FALL       1
PWM_cnt_7__I_0_i12_3_lut_3_lut_LC_1_5_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6583  FALL       1
PWM_cnt_7__I_0_i12_3_lut_3_lut_LC_1_5_2/ltout  LogicCell40_SEQ_MODE_0000    742              5086   6583  RISE       1
I__372/I                                       CascadeMux                     0              5086   6583  RISE       1
I__372/O                                       CascadeMux                     0              5086   6583  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/in2          LogicCell40_SEQ_MODE_0000      0              5086   6583  RISE       1
PWM_cnt_7__I_0_i14_3_lut_LC_1_5_3/ltout        LogicCell40_SEQ_MODE_0000    702              5788   6583  RISE       1
I__367/I                                       CascadeMux                     0              5788   6583  RISE       1
I__367/O                                       CascadeMux                     0              5788   6583  RISE       1
i1049_3_lut_LC_1_5_4/in2                       LogicCell40_SEQ_MODE_0000      0              5788   6583  RISE       1
i1049_3_lut_LC_1_5_4/lcout                     LogicCell40_SEQ_MODE_0000   1205              6993   6583  FALL       3
I__361/I                                       LocalMux                       0              6993   6583  FALL       1
I__361/O                                       LocalMux                     768              7761   6583  FALL       1
I__364/I                                       InMux                          0              7761   6583  FALL       1
I__364/O                                       InMux                        503              8265   6583  FALL       1
I__366/I                                       CascadeMux                     0              8265   6583  FALL       1
I__366/O                                       CascadeMux                     0              8265   6583  FALL       1
drv_cnt_i0_i0_LC_1_5_1/in2                     LogicCell40_SEQ_MODE_1000      0              8265   6583  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__909/I                      ClkMux                         0               795  RISE       1
I__909/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i0_LC_1_5_1/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i9_LC_1_1_7/ce
Capture Clock    : i2c_cmd_0___i9_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i9_LC_1_1_7/ce           LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i9_LC_1_1_7/clk   LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i16_LC_1_1_6/ce
Capture Clock    : i2c_cmd_0___i16_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i16_LC_1_1_6/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i16_LC_1_1_6/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i15_LC_1_1_5/ce
Capture Clock    : i2c_cmd_0___i15_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i15_LC_1_1_5/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i15_LC_1_1_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i14_LC_1_1_4/ce
Capture Clock    : i2c_cmd_0___i14_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i14_LC_1_1_4/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i14_LC_1_1_4/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i13_LC_1_1_3/ce
Capture Clock    : i2c_cmd_0___i13_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i13_LC_1_1_3/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i13_LC_1_1_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i12_LC_1_1_2/ce
Capture Clock    : i2c_cmd_0___i12_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i12_LC_1_1_2/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i12_LC_1_1_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i11_LC_1_1_1/ce
Capture Clock    : i2c_cmd_0___i11_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i11_LC_1_1_1/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i11_LC_1_1_1/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_cmd_cnt_525__i0_LC_6_4_3/lcout
Path End         : i2c_cmd_0___i10_LC_1_1_0/ce
Capture Clock    : i2c_cmd_0___i10_LC_1_1_0/clk
Hold Constraint  : 0p
Path slack       : 6689p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5298
------------------------------------------   ---- 
End-of-path arrival time (ps)                8371
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_cmd_cnt_525__i0_LC_6_4_3/lcout   LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       6
I__920/I                             LocalMux                       0              3073   6265  FALL       1
I__920/O                             LocalMux                     768              3841   6265  FALL       1
I__924/I                             InMux                          0              3841   6688  FALL       1
I__924/O                             InMux                        503              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/in1    LogicCell40_SEQ_MODE_0000      0              4344   6688  FALL       1
i1_3_lut_4_lut_adj_5_LC_6_3_2/lcout  LogicCell40_SEQ_MODE_0000   1232              5576   6688  FALL       8
I__941/I                             Odrv4                          0              5576   6688  FALL       1
I__941/O                             Odrv4                        649              6225   6688  FALL       1
I__942/I                             Span4Mux_h                     0              6225   6688  FALL       1
I__942/O                             Span4Mux_h                   543              6768   6688  FALL       1
I__943/I                             Span4Mux_s1_v                  0              6768   6688  FALL       1
I__943/O                             Span4Mux_s1_v                344              7112   6688  FALL       1
I__944/I                             LocalMux                       0              7112   6688  FALL       1
I__944/O                             LocalMux                     768              7880   6688  FALL       1
I__945/I                             CEMux                          0              7880   6688  FALL       1
I__945/O                             CEMux                        490              8371   6688  FALL       1
i2c_cmd_0___i10_LC_1_1_0/ce          LogicCell40_SEQ_MODE_1000      0              8371   6688  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__902/I                      ClkMux                         0               795  RISE       1
I__902/O                      ClkMux                       887              1682  RISE       1
i2c_cmd_0___i10_LC_1_1_0/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_cmd_cnt_525__i2_LC_6_4_5/ce
Capture Clock    : i2c_cmd_cnt_525__i2_LC_6_4_5/clk
Hold Constraint  : 0p
Path slack       : 6795p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5404
------------------------------------------   ---- 
End-of-path arrival time (ps)                8477
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__949/I                              LocalMux                       0              3073   5165  FALL       1
I__949/O                              LocalMux                     768              3841   5165  FALL       1
I__962/I                              InMux                          0              3841   6794  FALL       1
I__962/O                              InMux                        503              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in0    LogicCell40_SEQ_MODE_0000      0              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   6794  FALL       3
I__887/I                              Odrv4                          0              5629   6794  FALL       1
I__887/O                              Odrv4                        649              6278   6794  FALL       1
I__888/I                              Span4Mux_s3_h                  0              6278   6794  FALL       1
I__888/O                              Span4Mux_s3_h                397              6675   6794  FALL       1
I__889/I                              Span4Mux_h                     0              6675   6794  FALL       1
I__889/O                              Span4Mux_h                   543              7218   6794  FALL       1
I__890/I                              LocalMux                       0              7218   6794  FALL       1
I__890/O                              LocalMux                     768              7986   6794  FALL       1
I__891/I                              CEMux                          0              7986   6794  FALL       1
I__891/O                              CEMux                        490              8477   6794  FALL       1
i2c_cmd_cnt_525__i2_LC_6_4_5/ce       LogicCell40_SEQ_MODE_1000      0              8477   6794  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i2_LC_6_4_5/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_cmd_cnt_525__i0_LC_6_4_3/ce
Capture Clock    : i2c_cmd_cnt_525__i0_LC_6_4_3/clk
Hold Constraint  : 0p
Path slack       : 6795p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5404
------------------------------------------   ---- 
End-of-path arrival time (ps)                8477
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__949/I                              LocalMux                       0              3073   5165  FALL       1
I__949/O                              LocalMux                     768              3841   5165  FALL       1
I__962/I                              InMux                          0              3841   6794  FALL       1
I__962/O                              InMux                        503              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in0    LogicCell40_SEQ_MODE_0000      0              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   6794  FALL       3
I__887/I                              Odrv4                          0              5629   6794  FALL       1
I__887/O                              Odrv4                        649              6278   6794  FALL       1
I__888/I                              Span4Mux_s3_h                  0              6278   6794  FALL       1
I__888/O                              Span4Mux_s3_h                397              6675   6794  FALL       1
I__889/I                              Span4Mux_h                     0              6675   6794  FALL       1
I__889/O                              Span4Mux_h                   543              7218   6794  FALL       1
I__890/I                              LocalMux                       0              7218   6794  FALL       1
I__890/O                              LocalMux                     768              7986   6794  FALL       1
I__891/I                              CEMux                          0              7986   6794  FALL       1
I__891/O                              CEMux                        490              8477   6794  FALL       1
i2c_cmd_cnt_525__i0_LC_6_4_3/ce       LogicCell40_SEQ_MODE_1000      0              8477   6794  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i0_LC_6_4_3/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i3_LC_4_4_0/lcout
Path End         : i2c_cmd_cnt_525__i1_LC_6_4_2/ce
Capture Clock    : i2c_cmd_cnt_525__i1_LC_6_4_2/clk
Hold Constraint  : 0p
Path slack       : 6795p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5404
------------------------------------------   ---- 
End-of-path arrival time (ps)                8477
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i3_LC_4_4_0/lcout           LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      26
I__949/I                              LocalMux                       0              3073   5165  FALL       1
I__949/O                              LocalMux                     768              3841   5165  FALL       1
I__962/I                              InMux                          0              3841   6794  FALL       1
I__962/O                              InMux                        503              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/in0    LogicCell40_SEQ_MODE_0000      0              4344   6794  FALL       1
i1_2_lut_rep_38_3_lut_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_0000   1285              5629   6794  FALL       3
I__887/I                              Odrv4                          0              5629   6794  FALL       1
I__887/O                              Odrv4                        649              6278   6794  FALL       1
I__888/I                              Span4Mux_s3_h                  0              6278   6794  FALL       1
I__888/O                              Span4Mux_s3_h                397              6675   6794  FALL       1
I__889/I                              Span4Mux_h                     0              6675   6794  FALL       1
I__889/O                              Span4Mux_h                   543              7218   6794  FALL       1
I__890/I                              LocalMux                       0              7218   6794  FALL       1
I__890/O                              LocalMux                     768              7986   6794  FALL       1
I__891/I                              CEMux                          0              7986   6794  FALL       1
I__891/O                              CEMux                        490              8477   6794  FALL       1
i2c_cmd_cnt_525__i1_LC_6_4_2/ce       LogicCell40_SEQ_MODE_1000      0              8477   6794  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE      71
I__892/I                          gio2CtrlBuf                    0                 0  RISE       1
I__892/O                          gio2CtrlBuf                    0                 0  RISE       1
I__893/I                          GlobalMux                      0                 0  RISE       1
I__893/O                          GlobalMux                    795               795  RISE       1
I__899/I                          ClkMux                         0               795  RISE       1
I__899/O                          ClkMux                       887              1682  RISE       1
i2c_cmd_cnt_525__i1_LC_6_4_2/clk  LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_R_144_LC_0_7_1/sr
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Hold Constraint  : 0p
Path slack       : 6807p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4900
------------------------------------------   ---- 
End-of-path arrival time (ps)                7973
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                     Odrv4                          0              3073   4556  FALL       1
I__565/O                     Odrv4                        649              3722   4556  FALL       1
I__569/I                     Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                     Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                     LocalMux                       0              4119   4556  FALL       1
I__574/O                     LocalMux                     768              4887   4556  FALL       1
I__578/I                     InMux                          0              4887   4556  FALL       1
I__578/O                     InMux                        503              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/lcout   LogicCell40_SEQ_MODE_0000   1285              6675   6808  FALL       2
I__235/I                     LocalMux                       0              6675   6808  FALL       1
I__235/O                     LocalMux                     768              7443   6808  FALL       1
I__236/I                     SRMux                          0              7443   6808  FALL       1
I__236/O                     SRMux                        530              7973   6808  FALL       1
PWM_R_144_LC_0_7_1/sr        LogicCell40_SEQ_MODE_1000      0              7973   6808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_G_143_LC_0_7_0/sr
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 6807p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            4900
------------------------------------------   ---- 
End-of-path arrival time (ps)                7973
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                     Odrv4                          0              3073   4556  FALL       1
I__565/O                     Odrv4                        649              3722   4556  FALL       1
I__569/I                     Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                     Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                     LocalMux                       0              4119   4556  FALL       1
I__574/O                     LocalMux                     768              4887   4556  FALL       1
I__578/I                     InMux                          0              4887   4556  FALL       1
I__578/O                     InMux                        503              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/in0     LogicCell40_SEQ_MODE_0000      0              5391   4556  FALL       1
i1926_2_lut_LC_0_6_4/lcout   LogicCell40_SEQ_MODE_0000   1285              6675   6808  FALL       2
I__235/I                     LocalMux                       0              6675   6808  FALL       1
I__235/O                     LocalMux                     768              7443   6808  FALL       1
I__236/I                     SRMux                          0              7443   6808  FALL       1
I__236/O                     SRMux                        530              7973   6808  FALL       1
PWM_G_143_LC_0_7_0/sr        LogicCell40_SEQ_MODE_1000      0              7973   6808  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_R_144_LC_0_7_1/ce
Capture Clock    : PWM_R_144_LC_0_7_1/clk
Hold Constraint  : 0p
Path slack       : 6847p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5456
------------------------------------------   ---- 
End-of-path arrival time (ps)                8529
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                       Odrv4                          0              3073   4556  FALL       1
I__565/O                       Odrv4                        649              3722   4556  FALL       1
I__569/I                       Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                       Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                       LocalMux                       0              4119   4556  FALL       1
I__574/O                       LocalMux                     768              4887   4556  FALL       1
I__577/I                       InMux                          0              4887   6847  FALL       1
I__577/O                       InMux                        503              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/in1    LogicCell40_SEQ_MODE_0000      0              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/lcout  LogicCell40_SEQ_MODE_0000   1232              6622   6847  FALL       3
I__238/I                       Odrv4                          0              6622   6847  FALL       1
I__238/O                       Odrv4                        649              7271   6847  FALL       1
I__240/I                       LocalMux                       0              7271   6847  FALL       1
I__240/O                       LocalMux                     768              8039   6847  FALL       1
I__242/I                       CEMux                          0              8039   6847  FALL       1
I__242/O                       CEMux                        490              8529   6847  FALL       1
PWM_R_144_LC_0_7_1/ce          LogicCell40_SEQ_MODE_1000      0              8529   6847  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_G_143_LC_0_7_0/ce
Capture Clock    : PWM_G_143_LC_0_7_0/clk
Hold Constraint  : 0p
Path slack       : 6847p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5456
------------------------------------------   ---- 
End-of-path arrival time (ps)                8529
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                       Odrv4                          0              3073   4556  FALL       1
I__565/O                       Odrv4                        649              3722   4556  FALL       1
I__569/I                       Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                       Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                       LocalMux                       0              4119   4556  FALL       1
I__574/O                       LocalMux                     768              4887   4556  FALL       1
I__577/I                       InMux                          0              4887   6847  FALL       1
I__577/O                       InMux                        503              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/in1    LogicCell40_SEQ_MODE_0000      0              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/lcout  LogicCell40_SEQ_MODE_0000   1232              6622   6847  FALL       3
I__238/I                       Odrv4                          0              6622   6847  FALL       1
I__238/O                       Odrv4                        649              7271   6847  FALL       1
I__240/I                       LocalMux                       0              7271   6847  FALL       1
I__240/O                       LocalMux                     768              8039   6847  FALL       1
I__242/I                       CEMux                          0              8039   6847  FALL       1
I__242/O                       CEMux                        490              8529   6847  FALL       1
PWM_G_143_LC_0_7_0/ce          LogicCell40_SEQ_MODE_1000      0              8529   6847  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_steps_i2_LC_5_2_2/lcout
Path End         : i2c_steps_i3_LC_4_4_0/sr
Capture Clock    : i2c_steps_i3_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 6979p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                  -517
-------------------------------------------   ---- 
End-of-path required time (ps)                1166

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5072
------------------------------------------   ---- 
End-of-path arrival time (ps)                8145
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__898/I                      ClkMux                         0               795  RISE       1
I__898/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i2_LC_5_2_2/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i2c_steps_i2_LC_5_2_2/lcout              LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL      23
I__1032/I                                LocalMux                       0              3073   5139  FALL       1
I__1032/O                                LocalMux                     768              3841   5139  FALL       1
I__1046/I                                InMux                          0              3841   5788  FALL       1
I__1046/O                                InMux                        503              4344   5788  FALL       1
I__1064/I                                CascadeMux                     0              4344   5788  FALL       1
I__1064/O                                CascadeMux                     0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/in2    LogicCell40_SEQ_MODE_0000      0              4344   5788  FALL       1
i1923_2_lut_rep_41_4_lut_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_0000   1205              5549   5788  FALL       3
I__796/I                                 Odrv4                          0              5549   6980  FALL       1
I__796/O                                 Odrv4                        649              6198   6980  FALL       1
I__798/I                                 Span4Mux_v                     0              6198   6980  FALL       1
I__798/O                                 Span4Mux_v                   649              6847   6980  FALL       1
I__801/I                                 LocalMux                       0              6847   6980  FALL       1
I__801/O                                 LocalMux                     768              7616   6980  FALL       1
I__802/I                                 SRMux                          0              7616   6980  FALL       1
I__802/O                                 SRMux                        530              8145   6980  FALL       1
i2c_steps_i3_LC_4_4_0/sr                 LogicCell40_SEQ_MODE_1000      0              8145   6980  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__904/I                      ClkMux                         0               795  RISE       1
I__904/O                      ClkMux                       887              1682  RISE       1
i2c_steps_i3_LC_4_4_0/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i7_LC_1_4_7/ce
Capture Clock    : PWM_cnt__i7_LC_1_4_7/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i7_LC_1_4_7/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i7_LC_1_4_7/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i6_LC_1_4_6/ce
Capture Clock    : PWM_cnt__i6_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i6_LC_1_4_6/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i6_LC_1_4_6/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i5_LC_1_4_5/ce
Capture Clock    : PWM_cnt__i5_LC_1_4_5/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i5_LC_1_4_5/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i5_LC_1_4_5/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i4_LC_1_4_4/ce
Capture Clock    : PWM_cnt__i4_LC_1_4_4/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i4_LC_1_4_4/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i4_LC_1_4_4/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i3_LC_1_4_3/ce
Capture Clock    : PWM_cnt__i3_LC_1_4_3/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i3_LC_1_4_3/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i3_LC_1_4_3/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i2_LC_1_4_2/ce
Capture Clock    : PWM_cnt__i2_LC_1_4_2/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i2_LC_1_4_2/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i2_LC_1_4_2/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i1_LC_1_4_1/ce
Capture Clock    : PWM_cnt__i1_LC_1_4_1/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i1_LC_1_4_1/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i1_LC_1_4_1/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_cnt__i0_LC_1_4_0/ce
Capture Clock    : PWM_cnt__i0_LC_1_4_0/clk
Hold Constraint  : 0p
Path slack       : 7020p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8702
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                     Odrv4                          0              3073   3655  FALL       1
I__566/O                     Odrv4                        649              3722   3655  FALL       1
I__571/I                     Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                     Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                     LocalMux                       0              4066   3655  FALL       1
I__576/O                     LocalMux                     768              4834   3655  FALL       1
I__580/I                     InMux                          0              4834   7020  FALL       1
I__580/O                     InMux                        503              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/in3     LogicCell40_SEQ_MODE_0000      0              5338   7020  FALL       1
i1921_2_lut_LC_1_5_0/lcout   LogicCell40_SEQ_MODE_0000    874              6212   7020  FALL       8
I__311/I                     Odrv12                         0              6212   7020  FALL       1
I__311/O                     Odrv12                      1232              7443   7020  FALL       1
I__312/I                     LocalMux                       0              7443   7020  FALL       1
I__312/O                     LocalMux                     768              8212   7020  FALL       1
I__313/I                     CEMux                          0              8212   7020  FALL       1
I__313/O                     CEMux                        490              8702   7020  FALL       1
PWM_cnt__i0_LC_1_4_0/ce      LogicCell40_SEQ_MODE_1000      0              8702   7020  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__908/I                      ClkMux                         0               795  RISE       1
I__908/O                      ClkMux                       887              1682  RISE       1
PWM_cnt__i0_LC_1_4_0/clk      LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : drv_cnt_i0_i1_LC_0_5_0/ce
Capture Clock    : drv_cnt_i0_i1_LC_0_5_0/clk
Hold Constraint  : 0p
Path slack       : 7377p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            5986
------------------------------------------   ---- 
End-of-path arrival time (ps)                9059
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout     LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__566/I                        Odrv4                          0              3073   3655  FALL       1
I__566/O                        Odrv4                        649              3722   3655  FALL       1
I__571/I                        Span4Mux_s2_h                  0              3722   3655  FALL       1
I__571/O                        Span4Mux_s2_h                344              4066   3655  FALL       1
I__576/I                        LocalMux                       0              4066   3655  FALL       1
I__576/O                        LocalMux                     768              4834   3655  FALL       1
I__579/I                        InMux                          0              4834   4397  FALL       1
I__579/O                        InMux                        503              5338   4397  FALL       1
i2_3_lut_rep_37_LC_1_5_6/in1    LogicCell40_SEQ_MODE_0000      0              5338   4397  FALL       1
i2_3_lut_rep_37_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_0000   1232              6569   7377  FALL       1
I__358/I                        Odrv12                         0              6569   7377  FALL       1
I__358/O                        Odrv12                      1232              7801   7377  FALL       1
I__359/I                        LocalMux                       0              7801   7377  FALL       1
I__359/O                        LocalMux                     768              8569   7377  FALL       1
I__360/I                        CEMux                          0              8569   7377  FALL       1
I__360/O                        CEMux                        490              9059   7377  FALL       1
drv_cnt_i0_i1_LC_0_5_0/ce       LogicCell40_SEQ_MODE_1000      0              9059   7377  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__910/I                      ClkMux                         0               795  RISE       1
I__910/O                      ClkMux                       887              1682  RISE       1
drv_cnt_i0_i1_LC_0_5_0/clk    LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : motor_on_158_LC_2_3_6/lcout
Path End         : PWM_B_142_LC_0_6_5/ce
Capture Clock    : PWM_B_142_LC_0_6_5/clk
Hold Constraint  : 0p
Path slack       : 7682p

Capture Clock Arrival Time (top|sysclk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    1682
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                1682

Launch Clock Arrival Time (top|sysclk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    1682
+ Clock To Q                                 1391
+ Data Path Delay                            6291
------------------------------------------   ---- 
End-of-path arrival time (ps)                9364
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__906/I                      ClkMux                         0               795  RISE       1
I__906/O                      ClkMux                       887              1682  RISE       1
motor_on_158_LC_2_3_6/clk     LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
motor_on_158_LC_2_3_6/lcout    LogicCell40_SEQ_MODE_1000   1391              3073   2662  FALL       8
I__565/I                       Odrv4                          0              3073   4556  FALL       1
I__565/O                       Odrv4                        649              3722   4556  FALL       1
I__569/I                       Span4Mux_s3_h                  0              3722   4556  FALL       1
I__569/O                       Span4Mux_s3_h                397              4119   4556  FALL       1
I__574/I                       LocalMux                       0              4119   4556  FALL       1
I__574/O                       LocalMux                     768              4887   4556  FALL       1
I__577/I                       InMux                          0              4887   6847  FALL       1
I__577/O                       InMux                        503              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/in1    LogicCell40_SEQ_MODE_0000      0              5391   6847  FALL       1
i2_3_lut_adj_8_LC_0_6_7/lcout  LogicCell40_SEQ_MODE_0000   1232              6622   6847  FALL       3
I__237/I                       Odrv4                          0              6622   7682  FALL       1
I__237/O                       Odrv4                        649              7271   7682  FALL       1
I__239/I                       Span4Mux_h                     0              7271   7682  FALL       1
I__239/O                       Span4Mux_h                   543              7814   7682  FALL       1
I__241/I                       Span4Mux_s1_h                  0              7814   7682  FALL       1
I__241/O                       Span4Mux_s1_h                291              8106   7682  FALL       1
I__243/I                       LocalMux                       0              8106   7682  FALL       1
I__243/O                       LocalMux                     768              8874   7682  FALL       1
I__244/I                       CEMux                          0              8874   7682  FALL       1
I__244/O                       CEMux                        490              9364   7682  FALL       1
PWM_B_142_LC_0_6_5/ce          LogicCell40_SEQ_MODE_1000      0              9364   7682  FALL       1

Capture Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_R_144_LC_0_7_1/lcout
Path End         : LED_R
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_R_144_LC_0_7_1/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_R_144_LC_0_7_1/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__245/I                  Odrv12                          0              3073   +INF  RISE       1
I__245/O                  Odrv12                       1073              4146   +INF  RISE       1
I__246/I                  LocalMux                        0              4146   +INF  RISE       1
I__246/O                  LocalMux                     1099              5245   +INF  RISE       1
I__247/I                  InMux                           0              5245   +INF  RISE       1
I__247/O                  InMux                         662              5907   +INF  RISE       1
I__248/I                  DummyBuf                        0              5907   +INF  RISE       1
I__248/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB0PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB0              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_R                     top                             0            144975   +INF  FALL       1


++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_G_143_LC_0_7_0/lcout
Path End         : LED_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            141902
------------------------------------------   ------ 
End-of-path arrival time (ps)                144975
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__914/I                      ClkMux                         0               795  RISE       1
I__914/O                      ClkMux                       887              1682  RISE       1
PWM_G_143_LC_0_7_0/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_G_143_LC_0_7_0/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__249/I                  Odrv12                          0              3073   +INF  RISE       1
I__249/O                  Odrv12                       1073              4146   +INF  RISE       1
I__250/I                  LocalMux                        0              4146   +INF  RISE       1
I__250/O                  LocalMux                     1099              5245   +INF  RISE       1
I__251/I                  InMux                           0              5245   +INF  RISE       1
I__251/O                  InMux                         662              5907   +INF  RISE       1
I__252/I                  DummyBuf                        0              5907   +INF  RISE       1
I__252/O                  DummyBuf                        0              5907   +INF  RISE       1
RGB_DRV/RGB1PWM           SB_RGBA_DRV                     0              5907   +INF  RISE       1
RGB_DRV/RGB1              SB_RGBA_DRV                139068            144975   +INF  FALL       0
LED_G                     top                             0            144975   +INF  FALL       1


++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PWM_B_142_LC_0_6_5/lcout
Path End         : LED_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|sysclk:R#1)        0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      1682
+ Clock To Q                                   1391
+ Data Path Delay                            142206
------------------------------------------   ------ 
End-of-path arrival time (ps)                145279
 
Launch Clock Path
pin name                      model name                 delay  cumulative delay  edge  Fanout
----------------------------  -------------------------  -----  ----------------  ----  ------
sysclk_GB/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE      71
I__892/I                      gio2CtrlBuf                    0                 0  RISE       1
I__892/O                      gio2CtrlBuf                    0                 0  RISE       1
I__893/I                      GlobalMux                      0                 0  RISE       1
I__893/O                      GlobalMux                    795               795  RISE       1
I__912/I                      ClkMux                         0               795  RISE       1
I__912/O                      ClkMux                       887              1682  RISE       1
PWM_B_142_LC_0_6_5/clk        LogicCell40_SEQ_MODE_1000      0              1682  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
PWM_B_142_LC_0_6_5/lcout  LogicCell40_SEQ_MODE_1000    1391              3073   +INF  RISE       1
I__201/I                  Odrv12                          0              3073   +INF  RISE       1
I__201/O                  Odrv12                       1073              4146   +INF  RISE       1
I__202/I                  Span12Mux_s3_v                  0              4146   +INF  RISE       1
I__202/O                  Span12Mux_s3_v                305              4450   +INF  RISE       1
I__203/I                  LocalMux                        0              4450   +INF  RISE       1
I__203/O                  LocalMux                     1099              5549   +INF  RISE       1
I__204/I                  InMux                           0              5549   +INF  RISE       1
I__204/O                  InMux                         662              6212   +INF  RISE       1
I__205/I                  DummyBuf                        0              6212   +INF  RISE       1
I__205/O                  DummyBuf                        0              6212   +INF  RISE       1
RGB_DRV/RGB2PWM           SB_RGBA_DRV                     0              6212   +INF  RISE       1
RGB_DRV/RGB2              SB_RGBA_DRV                139068            145279   +INF  FALL       0
LED_B                     top                             0            145279   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

