
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.19

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_req$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    0.41 ^ src_req$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ src_ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.05    0.35    0.35 v src_ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_ack_sync[0] (net)
                  0.05    0.00    0.35 v src_ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ src_ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    0.41 ^ src_data_reg[25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ src_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: src_valid (input port clocked by core_clock)
Endpoint: src_data_reg[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v src_valid (in)
                                         src_valid (net)
                  0.00    0.00    0.20 v input36/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.77    0.97 v input36/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net37 (net)
                  0.24    0.00    0.97 v _127_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.10    0.14    0.25    1.21 v _127_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _077_ (net)
                  0.14    0.00    1.21 v _150_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.21    1.43 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _080_ (net)
                  0.17    0.00    1.43 v _151_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.25    1.67 ^ _151_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.07    0.00    1.67 ^ src_data_reg[28]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ src_data_reg[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  8.19   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.21    0.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    0.41 ^ src_data_reg[25]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ src_data_reg[25]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: src_valid (input port clocked by core_clock)
Endpoint: src_data_reg[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v src_valid (in)
                                         src_valid (net)
                  0.00    0.00    0.20 v input36/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.77    0.97 v input36/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net37 (net)
                  0.24    0.00    0.97 v _127_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.10    0.14    0.25    1.21 v _127_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _077_ (net)
                  0.14    0.00    1.21 v _150_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.21    1.43 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _080_ (net)
                  0.17    0.00    1.43 v _151_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.25    1.67 ^ _151_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.07    0.00    1.67 ^ src_data_reg[28]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ src_data_reg[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  8.19   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.517873525619507

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8992

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.4050828218460083

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.420199990272522

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9640

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[28]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.32    0.77 v _082_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.23    1.00 v _127_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.21    1.21 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    1.46 ^ _151_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.46 ^ src_data_reg[28]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ src_data_reg[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -1.46   data arrival time
---------------------------------------------------------
           8.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ src_ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.35    0.35 v src_ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.35 v src_ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ src_ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.6735

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.1923

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
489.530923

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.33e-02   1.70e-03   4.32e-08   1.50e-02  52.9%
Combinational          1.11e-02   2.32e-03   3.91e-08   1.34e-02  47.1%
Clock                  0.00e+00   0.00e+00   4.72e-09   4.72e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.44e-02   4.03e-03   8.71e-08   2.84e-02 100.0%
                          85.8%      14.2%       0.0%
