# TCL File Generated by Component Editor 23.1
# Tue Apr 23 13:26:28 EDT 2024
# DO NOT MODIFY


# 
# DJ "DJ" v1.0
#  2024.04.23.13:26:28
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module DJ
# 
set_module_property DESCRIPTION ""
set_module_property NAME DJ
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME DJ
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL DJ
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file DJ.sv SYSTEM_VERILOG PATH fft-sv/DJ.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter FFT_IWIDTH INTEGER 16
set_parameter_property FFT_IWIDTH DEFAULT_VALUE 16
set_parameter_property FFT_IWIDTH DISPLAY_NAME FFT_IWIDTH
set_parameter_property FFT_IWIDTH TYPE INTEGER
set_parameter_property FFT_IWIDTH UNITS None
set_parameter_property FFT_IWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FFT_IWIDTH HDL_PARAMETER true
add_parameter FFT_OWIDTH INTEGER 21
set_parameter_property FFT_OWIDTH DEFAULT_VALUE 21
set_parameter_property FFT_OWIDTH DISPLAY_NAME FFT_OWIDTH
set_parameter_property FFT_OWIDTH TYPE INTEGER
set_parameter_property FFT_OWIDTH UNITS None
set_parameter_property FFT_OWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FFT_OWIDTH HDL_PARAMETER true
add_parameter IFFT_IWIDTH INTEGER 21
set_parameter_property IFFT_IWIDTH DEFAULT_VALUE 21
set_parameter_property IFFT_IWIDTH DISPLAY_NAME IFFT_IWIDTH
set_parameter_property IFFT_IWIDTH TYPE INTEGER
set_parameter_property IFFT_IWIDTH UNITS None
set_parameter_property IFFT_IWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IFFT_IWIDTH HDL_PARAMETER true
add_parameter IFFT_OWIDTH INTEGER 26
set_parameter_property IFFT_OWIDTH DEFAULT_VALUE 26
set_parameter_property IFFT_OWIDTH DISPLAY_NAME IFFT_OWIDTH
set_parameter_property IFFT_OWIDTH TYPE INTEGER
set_parameter_property IFFT_OWIDTH UNITS None
set_parameter_property IFFT_OWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IFFT_OWIDTH HDL_PARAMETER true
add_parameter LGWIDTH INTEGER 9
set_parameter_property LGWIDTH DEFAULT_VALUE 9
set_parameter_property LGWIDTH DISPLAY_NAME LGWIDTH
set_parameter_property LGWIDTH TYPE INTEGER
set_parameter_property LGWIDTH UNITS None
set_parameter_property LGWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LGWIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clk
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 writedata writedata Input "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port avalon_slave_0 write write Input 1
add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 readdata readdata Output "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port avalon_slave_0 stream_address address Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point left_fifo_almost_full
# 
add_interface left_fifo_almost_full avalon_streaming end
set_interface_property left_fifo_almost_full associatedClock clk
set_interface_property left_fifo_almost_full associatedReset reset
set_interface_property left_fifo_almost_full dataBitsPerSymbol 1
set_interface_property left_fifo_almost_full errorDescriptor ""
set_interface_property left_fifo_almost_full firstSymbolInHighOrderBits true
set_interface_property left_fifo_almost_full maxChannel 0
set_interface_property left_fifo_almost_full readyLatency 0
set_interface_property left_fifo_almost_full ENABLED true
set_interface_property left_fifo_almost_full EXPORT_OF ""
set_interface_property left_fifo_almost_full PORT_NAME_MAP ""
set_interface_property left_fifo_almost_full CMSIS_SVD_VARIABLES ""
set_interface_property left_fifo_almost_full SVD_ADDRESS_GROUP ""

add_interface_port left_fifo_almost_full left_fifo_almost_full data Input 1


# 
# connection point left_fifo_almost_empty
# 
add_interface left_fifo_almost_empty avalon_streaming end
set_interface_property left_fifo_almost_empty associatedClock clk
set_interface_property left_fifo_almost_empty associatedReset reset
set_interface_property left_fifo_almost_empty dataBitsPerSymbol 1
set_interface_property left_fifo_almost_empty errorDescriptor ""
set_interface_property left_fifo_almost_empty firstSymbolInHighOrderBits true
set_interface_property left_fifo_almost_empty maxChannel 0
set_interface_property left_fifo_almost_empty readyLatency 0
set_interface_property left_fifo_almost_empty ENABLED true
set_interface_property left_fifo_almost_empty EXPORT_OF ""
set_interface_property left_fifo_almost_empty PORT_NAME_MAP ""
set_interface_property left_fifo_almost_empty CMSIS_SVD_VARIABLES ""
set_interface_property left_fifo_almost_empty SVD_ADDRESS_GROUP ""

add_interface_port left_fifo_almost_empty left_fifo_almost_empty data Input 1


# 
# connection point left_fifo_source
# 
add_interface left_fifo_source avalon_streaming end
set_interface_property left_fifo_source associatedClock clk
set_interface_property left_fifo_source associatedReset reset
set_interface_property left_fifo_source dataBitsPerSymbol 8
set_interface_property left_fifo_source errorDescriptor ""
set_interface_property left_fifo_source firstSymbolInHighOrderBits true
set_interface_property left_fifo_source maxChannel 0
set_interface_property left_fifo_source readyLatency 0
set_interface_property left_fifo_source ENABLED true
set_interface_property left_fifo_source EXPORT_OF ""
set_interface_property left_fifo_source PORT_NAME_MAP ""
set_interface_property left_fifo_source CMSIS_SVD_VARIABLES ""
set_interface_property left_fifo_source SVD_ADDRESS_GROUP ""

add_interface_port left_fifo_source left_fifo_source_ready ready Output 1
add_interface_port left_fifo_source left_fifo_source_stream data Input "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port left_fifo_source left_fifo_source_valid valid Input 1


# 
# connection point right_fifo_source
# 
add_interface right_fifo_source avalon_streaming end
set_interface_property right_fifo_source associatedClock clk
set_interface_property right_fifo_source associatedReset reset
set_interface_property right_fifo_source dataBitsPerSymbol 8
set_interface_property right_fifo_source errorDescriptor ""
set_interface_property right_fifo_source firstSymbolInHighOrderBits true
set_interface_property right_fifo_source maxChannel 0
set_interface_property right_fifo_source readyLatency 0
set_interface_property right_fifo_source ENABLED true
set_interface_property right_fifo_source EXPORT_OF ""
set_interface_property right_fifo_source PORT_NAME_MAP ""
set_interface_property right_fifo_source CMSIS_SVD_VARIABLES ""
set_interface_property right_fifo_source SVD_ADDRESS_GROUP ""

add_interface_port right_fifo_source right_fifo_source_ready ready Output 1
add_interface_port right_fifo_source right_fifo_source_stream data Input "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port right_fifo_source right_fifo_source_valid valid Input 1


# 
# connection point right_fifo_sink
# 
add_interface right_fifo_sink avalon_streaming start
set_interface_property right_fifo_sink associatedClock clk
set_interface_property right_fifo_sink associatedReset reset
set_interface_property right_fifo_sink dataBitsPerSymbol 8
set_interface_property right_fifo_sink errorDescriptor ""
set_interface_property right_fifo_sink firstSymbolInHighOrderBits true
set_interface_property right_fifo_sink maxChannel 0
set_interface_property right_fifo_sink readyLatency 0
set_interface_property right_fifo_sink ENABLED true
set_interface_property right_fifo_sink EXPORT_OF ""
set_interface_property right_fifo_sink PORT_NAME_MAP ""
set_interface_property right_fifo_sink CMSIS_SVD_VARIABLES ""
set_interface_property right_fifo_sink SVD_ADDRESS_GROUP ""

add_interface_port right_fifo_sink right_fifo_sink_ready ready Input 1
add_interface_port right_fifo_sink right_fifo_sink_stream data Output "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port right_fifo_sink right_fifo_sink_valid valid Output 1


# 
# connection point left_fifo_sink
# 
add_interface left_fifo_sink avalon_streaming start
set_interface_property left_fifo_sink associatedClock clk
set_interface_property left_fifo_sink associatedReset reset
set_interface_property left_fifo_sink dataBitsPerSymbol 8
set_interface_property left_fifo_sink errorDescriptor ""
set_interface_property left_fifo_sink firstSymbolInHighOrderBits true
set_interface_property left_fifo_sink maxChannel 0
set_interface_property left_fifo_sink readyLatency 0
set_interface_property left_fifo_sink ENABLED true
set_interface_property left_fifo_sink EXPORT_OF ""
set_interface_property left_fifo_sink PORT_NAME_MAP ""
set_interface_property left_fifo_sink CMSIS_SVD_VARIABLES ""
set_interface_property left_fifo_sink SVD_ADDRESS_GROUP ""

add_interface_port left_fifo_sink left_fifo_sink_ready ready Input 1
add_interface_port left_fifo_sink left_fifo_sink_stream data Output "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port left_fifo_sink left_fifo_sink_valid valid Output 1


# 
# connection point right_fifo_almost_empty
# 
add_interface right_fifo_almost_empty avalon_streaming end
set_interface_property right_fifo_almost_empty associatedClock clk
set_interface_property right_fifo_almost_empty associatedReset reset
set_interface_property right_fifo_almost_empty dataBitsPerSymbol 1
set_interface_property right_fifo_almost_empty errorDescriptor ""
set_interface_property right_fifo_almost_empty firstSymbolInHighOrderBits true
set_interface_property right_fifo_almost_empty maxChannel 0
set_interface_property right_fifo_almost_empty readyLatency 0
set_interface_property right_fifo_almost_empty ENABLED true
set_interface_property right_fifo_almost_empty EXPORT_OF ""
set_interface_property right_fifo_almost_empty PORT_NAME_MAP ""
set_interface_property right_fifo_almost_empty CMSIS_SVD_VARIABLES ""
set_interface_property right_fifo_almost_empty SVD_ADDRESS_GROUP ""

add_interface_port right_fifo_almost_empty right_fifo_almost_empty data Input 1


# 
# connection point right_fifo_almost_full
# 
add_interface right_fifo_almost_full avalon_streaming end
set_interface_property right_fifo_almost_full associatedClock clk
set_interface_property right_fifo_almost_full associatedReset reset
set_interface_property right_fifo_almost_full dataBitsPerSymbol 1
set_interface_property right_fifo_almost_full errorDescriptor ""
set_interface_property right_fifo_almost_full firstSymbolInHighOrderBits true
set_interface_property right_fifo_almost_full maxChannel 0
set_interface_property right_fifo_almost_full readyLatency 0
set_interface_property right_fifo_almost_full ENABLED true
set_interface_property right_fifo_almost_full EXPORT_OF ""
set_interface_property right_fifo_almost_full PORT_NAME_MAP ""
set_interface_property right_fifo_almost_full CMSIS_SVD_VARIABLES ""
set_interface_property right_fifo_almost_full SVD_ADDRESS_GROUP ""

add_interface_port right_fifo_almost_full right_fifo_almost_full data Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point codec_left_fifo_source
# 
add_interface codec_left_fifo_source avalon_streaming end
set_interface_property codec_left_fifo_source associatedClock clk
set_interface_property codec_left_fifo_source associatedReset reset
set_interface_property codec_left_fifo_source dataBitsPerSymbol 8
set_interface_property codec_left_fifo_source errorDescriptor ""
set_interface_property codec_left_fifo_source firstSymbolInHighOrderBits true
set_interface_property codec_left_fifo_source maxChannel 0
set_interface_property codec_left_fifo_source readyLatency 0
set_interface_property codec_left_fifo_source ENABLED true
set_interface_property codec_left_fifo_source EXPORT_OF ""
set_interface_property codec_left_fifo_source PORT_NAME_MAP ""
set_interface_property codec_left_fifo_source CMSIS_SVD_VARIABLES ""
set_interface_property codec_left_fifo_source SVD_ADDRESS_GROUP ""

add_interface_port codec_left_fifo_source codec_left_fifo_source_ready ready Output 1
add_interface_port codec_left_fifo_source codec_left_fifo_source_stream data Input "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port codec_left_fifo_source codec_left_fifo_source_valid valid Input 1


# 
# connection point codec_right_fifo_source
# 
add_interface codec_right_fifo_source avalon_streaming end
set_interface_property codec_right_fifo_source associatedClock clk
set_interface_property codec_right_fifo_source associatedReset reset
set_interface_property codec_right_fifo_source dataBitsPerSymbol 8
set_interface_property codec_right_fifo_source errorDescriptor ""
set_interface_property codec_right_fifo_source firstSymbolInHighOrderBits true
set_interface_property codec_right_fifo_source maxChannel 0
set_interface_property codec_right_fifo_source readyLatency 0
set_interface_property codec_right_fifo_source ENABLED true
set_interface_property codec_right_fifo_source EXPORT_OF ""
set_interface_property codec_right_fifo_source PORT_NAME_MAP ""
set_interface_property codec_right_fifo_source CMSIS_SVD_VARIABLES ""
set_interface_property codec_right_fifo_source SVD_ADDRESS_GROUP ""

add_interface_port codec_right_fifo_source codec_right_fifo_source_ready ready Output 1
add_interface_port codec_right_fifo_source codec_right_fifo_source_stream data Input "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port codec_right_fifo_source codec_right_fifo_source_valid valid Input 1


# 
# connection point codec_left_fifo_sink
# 
add_interface codec_left_fifo_sink avalon_streaming start
set_interface_property codec_left_fifo_sink associatedClock clk
set_interface_property codec_left_fifo_sink associatedReset reset
set_interface_property codec_left_fifo_sink dataBitsPerSymbol 8
set_interface_property codec_left_fifo_sink errorDescriptor ""
set_interface_property codec_left_fifo_sink firstSymbolInHighOrderBits true
set_interface_property codec_left_fifo_sink maxChannel 0
set_interface_property codec_left_fifo_sink readyLatency 0
set_interface_property codec_left_fifo_sink ENABLED true
set_interface_property codec_left_fifo_sink EXPORT_OF ""
set_interface_property codec_left_fifo_sink PORT_NAME_MAP ""
set_interface_property codec_left_fifo_sink CMSIS_SVD_VARIABLES ""
set_interface_property codec_left_fifo_sink SVD_ADDRESS_GROUP ""

add_interface_port codec_left_fifo_sink codec_left_fifo_sink_ready ready Input 1
add_interface_port codec_left_fifo_sink codec_left_fifo_sink_stream data Output "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port codec_left_fifo_sink codec_left_fifo_sink_valid valid Output 1


# 
# connection point codec_right_fifo_sink
# 
add_interface codec_right_fifo_sink avalon_streaming start
set_interface_property codec_right_fifo_sink associatedClock clk
set_interface_property codec_right_fifo_sink associatedReset reset
set_interface_property codec_right_fifo_sink dataBitsPerSymbol 8
set_interface_property codec_right_fifo_sink errorDescriptor ""
set_interface_property codec_right_fifo_sink firstSymbolInHighOrderBits true
set_interface_property codec_right_fifo_sink maxChannel 0
set_interface_property codec_right_fifo_sink readyLatency 0
set_interface_property codec_right_fifo_sink ENABLED true
set_interface_property codec_right_fifo_sink EXPORT_OF ""
set_interface_property codec_right_fifo_sink PORT_NAME_MAP ""
set_interface_property codec_right_fifo_sink CMSIS_SVD_VARIABLES ""
set_interface_property codec_right_fifo_sink SVD_ADDRESS_GROUP ""

add_interface_port codec_right_fifo_sink codec_right_fifo_sink_ready ready Input 1
add_interface_port codec_right_fifo_sink codec_right_fifo_sink_stream data Output "((FFT_IWIDTH-1)) - (0) + 1"
add_interface_port codec_right_fifo_sink codec_right_fifo_sink_valid valid Output 1


# 
# connection point codec_left_fifo_almost_full
# 
add_interface codec_left_fifo_almost_full avalon_streaming end
set_interface_property codec_left_fifo_almost_full associatedClock clk
set_interface_property codec_left_fifo_almost_full associatedReset reset
set_interface_property codec_left_fifo_almost_full dataBitsPerSymbol 1
set_interface_property codec_left_fifo_almost_full errorDescriptor ""
set_interface_property codec_left_fifo_almost_full firstSymbolInHighOrderBits true
set_interface_property codec_left_fifo_almost_full maxChannel 0
set_interface_property codec_left_fifo_almost_full readyLatency 0
set_interface_property codec_left_fifo_almost_full ENABLED true
set_interface_property codec_left_fifo_almost_full EXPORT_OF ""
set_interface_property codec_left_fifo_almost_full PORT_NAME_MAP ""
set_interface_property codec_left_fifo_almost_full CMSIS_SVD_VARIABLES ""
set_interface_property codec_left_fifo_almost_full SVD_ADDRESS_GROUP ""

add_interface_port codec_left_fifo_almost_full codec_left_fifo_almost_full data Input 1


# 
# connection point codec_left_fifo_almost_empty
# 
add_interface codec_left_fifo_almost_empty avalon_streaming end
set_interface_property codec_left_fifo_almost_empty associatedClock clk
set_interface_property codec_left_fifo_almost_empty associatedReset reset
set_interface_property codec_left_fifo_almost_empty dataBitsPerSymbol 1
set_interface_property codec_left_fifo_almost_empty errorDescriptor ""
set_interface_property codec_left_fifo_almost_empty firstSymbolInHighOrderBits true
set_interface_property codec_left_fifo_almost_empty maxChannel 0
set_interface_property codec_left_fifo_almost_empty readyLatency 0
set_interface_property codec_left_fifo_almost_empty ENABLED true
set_interface_property codec_left_fifo_almost_empty EXPORT_OF ""
set_interface_property codec_left_fifo_almost_empty PORT_NAME_MAP ""
set_interface_property codec_left_fifo_almost_empty CMSIS_SVD_VARIABLES ""
set_interface_property codec_left_fifo_almost_empty SVD_ADDRESS_GROUP ""

add_interface_port codec_left_fifo_almost_empty codec_left_fifo_almost_empty data Input 1


# 
# connection point codec_right_fifo_almost_full
# 
add_interface codec_right_fifo_almost_full avalon_streaming end
set_interface_property codec_right_fifo_almost_full associatedClock clk
set_interface_property codec_right_fifo_almost_full associatedReset reset
set_interface_property codec_right_fifo_almost_full dataBitsPerSymbol 1
set_interface_property codec_right_fifo_almost_full errorDescriptor ""
set_interface_property codec_right_fifo_almost_full firstSymbolInHighOrderBits true
set_interface_property codec_right_fifo_almost_full maxChannel 0
set_interface_property codec_right_fifo_almost_full readyLatency 0
set_interface_property codec_right_fifo_almost_full ENABLED true
set_interface_property codec_right_fifo_almost_full EXPORT_OF ""
set_interface_property codec_right_fifo_almost_full PORT_NAME_MAP ""
set_interface_property codec_right_fifo_almost_full CMSIS_SVD_VARIABLES ""
set_interface_property codec_right_fifo_almost_full SVD_ADDRESS_GROUP ""

add_interface_port codec_right_fifo_almost_full codec_right_fifo_almost_full data Input 1


# 
# connection point codec_right_fifo_almost_empty
# 
add_interface codec_right_fifo_almost_empty avalon_streaming end
set_interface_property codec_right_fifo_almost_empty associatedClock clk
set_interface_property codec_right_fifo_almost_empty associatedReset reset
set_interface_property codec_right_fifo_almost_empty dataBitsPerSymbol 1
set_interface_property codec_right_fifo_almost_empty errorDescriptor ""
set_interface_property codec_right_fifo_almost_empty firstSymbolInHighOrderBits true
set_interface_property codec_right_fifo_almost_empty maxChannel 0
set_interface_property codec_right_fifo_almost_empty readyLatency 0
set_interface_property codec_right_fifo_almost_empty ENABLED true
set_interface_property codec_right_fifo_almost_empty EXPORT_OF ""
set_interface_property codec_right_fifo_almost_empty PORT_NAME_MAP ""
set_interface_property codec_right_fifo_almost_empty CMSIS_SVD_VARIABLES ""
set_interface_property codec_right_fifo_almost_empty SVD_ADDRESS_GROUP ""

add_interface_port codec_right_fifo_almost_empty codec_right_fifo_almost_empty data Input 1


# 
# connection point left_stream_interrupt
# 
add_interface left_stream_interrupt interrupt end
set_interface_property left_stream_interrupt associatedAddressablePoint ""
set_interface_property left_stream_interrupt associatedClock clk
set_interface_property left_stream_interrupt associatedReset reset
set_interface_property left_stream_interrupt bridgedReceiverOffset ""
set_interface_property left_stream_interrupt bridgesToReceiver ""
set_interface_property left_stream_interrupt ENABLED true
set_interface_property left_stream_interrupt EXPORT_OF ""
set_interface_property left_stream_interrupt PORT_NAME_MAP ""
set_interface_property left_stream_interrupt CMSIS_SVD_VARIABLES ""
set_interface_property left_stream_interrupt SVD_ADDRESS_GROUP ""

add_interface_port left_stream_interrupt left_stream_interrupt_irq irq Output 1


# 
# connection point right_stream_interrupt
# 
add_interface right_stream_interrupt interrupt end
set_interface_property right_stream_interrupt associatedAddressablePoint ""
set_interface_property right_stream_interrupt associatedClock clk
set_interface_property right_stream_interrupt associatedReset reset
set_interface_property right_stream_interrupt bridgedReceiverOffset ""
set_interface_property right_stream_interrupt bridgesToReceiver ""
set_interface_property right_stream_interrupt ENABLED true
set_interface_property right_stream_interrupt EXPORT_OF ""
set_interface_property right_stream_interrupt PORT_NAME_MAP ""
set_interface_property right_stream_interrupt CMSIS_SVD_VARIABLES ""
set_interface_property right_stream_interrupt SVD_ADDRESS_GROUP ""

add_interface_port right_stream_interrupt right_stream_interrupt_irq irq Output 1

