{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679269467104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 18:44:26 2023 " "Processing started: Sun Mar 19 18:44:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679269467106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269467106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269467106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679269467404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679269467404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU/ALU.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subber-structural " "Found design unit 1: adder_subber-structural" {  } { { "../../proj/src/ALU/adder_subber.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469561 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subber " "Found entity 1: adder_subber" {  } { { "../../proj/src/ALU/adder_subber.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-structural " "Found design unit 1: branch-structural" {  } { { "../../proj/src/ALU/branch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469565 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../../proj/src/ALU/branch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/branch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavorial " "Found design unit 1: full_adder-behavorial" {  } { { "../../proj/src/ALU/full_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469591 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/ALU/full_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/full_adder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/ALU/invg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469634 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/ALU/invg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-structural " "Found design unit 1: logic-structural" {  } { { "../../proj/src/ALU/logic.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469653 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "../../proj/src/ALU/logic.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-dataflow " "Found design unit 1: mux2t1_N-dataflow" {  } { { "../../proj/src/ALU/mux2t1_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469670 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/ALU/mux2t1_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/mux2t1_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-structural " "Found design unit 1: ones_comp-structural" {  } { { "../../proj/src/ALU/ones_comp.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469680 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../proj/src/ALU/ones_comp.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder-structural " "Found design unit 1: ripple_adder-structural" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469689 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-structural " "Found design unit 1: shift-structural" {  } { { "../../proj/src/ALU/shift.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469693 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../proj/src/ALU/shift.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469704 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/MIPS_types.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-dataflow " "Found design unit 1: decoder_5t32-dataflow" {  } { { "../../proj/src/RegFile/decoder_5t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469727 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/RegFile/decoder_5t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/decoder_5t32.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/RegFile/dffg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469749 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/RegFile/dffg.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/dffg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32t1_32b-dataflow " "Found design unit 1: mux_32t1_32b-dataflow" {  } { { "../../proj/src/RegFile/mux_32t1_32b.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469763 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32t1_32b " "Found entity 1: mux_32t1_32b" {  } { { "../../proj/src/RegFile/mux_32t1_32b.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/mux_32t1_32b.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structural " "Found design unit 1: reg_N-structural" {  } { { "../../proj/src/RegFile/reg_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469776 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/RegFile/reg_N.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structural " "Found design unit 1: reg_file-structural" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469803 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-mixed " "Found design unit 1: MIPS_Processor-mixed" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469808 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469822 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469825 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/control/control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend_16t32-dataflow " "Found design unit 1: extend_16t32-dataflow" {  } { { "../../proj/src/extender/extend_16t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469853 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend_16t32 " "Found entity 1: extend_16t32" {  } { { "../../proj/src/extender/extend_16t32.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/extender/extend_16t32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-mixed " "Found design unit 1: fetch-mixed" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469863 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-datapath " "Found design unit 1: program_counter-datapath" {  } { { "../../proj/src/fetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469878 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../proj/src/fetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679269469878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269469878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679269469955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(49) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(49): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679269469957 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679269469957 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269469981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:g_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:g_fetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_fetch" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269469998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter fetch:g_fetch\|program_counter:g_PC_DFF " "Elaborating entity \"program_counter\" for hierarchy \"fetch:g_fetch\|program_counter:g_PC_DFF\"" {  } { { "../../proj/src/fetch/fetch.vhd" "g_PC_DFF" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder fetch:g_fetch\|ripple_adder:g_PC_plus_4 " "Elaborating entity \"ripple_adder\" for hierarchy \"fetch:g_fetch\|ripple_adder:g_PC_plus_4\"" {  } { { "../../proj/src/fetch/fetch.vhd" "g_PC_plus_4" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/fetch.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fetch:g_fetch\|ripple_adder:g_PC_plus_4\|full_adder:\\G_NBit_ADDER:0:ADDERI " "Elaborating entity \"full_adder\" for hierarchy \"fetch:g_fetch\|ripple_adder:g_PC_plus_4\|full_adder:\\G_NBit_ADDER:0:ADDERI\"" {  } { { "../../proj/src/ALU/ripple_adder.vhd" "\\G_NBit_ADDER:0:ADDERI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ripple_adder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:g_control " "Elaborating entity \"control\" for hierarchy \"control:g_control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_control" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:g_reg_File " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:g_reg_File\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_reg_File" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 reg_file:g_reg_File\|decoder_5t32:G_5t32_DECODER " "Elaborating entity \"decoder_5t32\" for hierarchy \"reg_file:g_reg_File\|decoder_5t32:G_5t32_DECODER\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "G_5t32_DECODER" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N reg_file:g_reg_File\|reg_N:REG_0 " "Elaborating entity \"reg_N\" for hierarchy \"reg_file:g_reg_File\|reg_N:REG_0\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "REG_0" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg_file:g_reg_File\|reg_N:REG_0\|dffg:\\G_NBit_Reg:0:DFFI " "Elaborating entity \"dffg\" for hierarchy \"reg_file:g_reg_File\|reg_N:REG_0\|dffg:\\G_NBit_Reg:0:DFFI\"" {  } { { "../../proj/src/RegFile/reg_N.vhd" "\\G_NBit_Reg:0:DFFI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_N.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32t1_32b reg_file:g_reg_File\|mux_32t1_32b:G_MUX_RS " "Elaborating entity \"mux_32t1_32b\" for hierarchy \"reg_file:g_reg_File\|mux_32t1_32b:G_MUX_RS\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "G_MUX_RS" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/RegFile/reg_file.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend_16t32 extend_16t32:g_extend " "Elaborating entity \"extend_16t32\" for hierarchy \"extend_16t32:g_extend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_extend" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:g_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:g_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_ALU" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subber ALU:g_ALU\|adder_subber:g_add_sub " "Elaborating entity \"adder_subber\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_add_sub" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp " "Elaborating entity \"ones_comp\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\"" {  } { { "../../proj/src/ALU/adder_subber.vhd" "g_ones_comp" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\|invg:\\G_NBit_ones_comp:0:INVI " "Elaborating entity \"invg\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|ones_comp:g_ones_comp\|invg:\\G_NBit_ones_comp:0:INVI\"" {  } { { "../../proj/src/ALU/ones_comp.vhd" "\\G_NBit_ones_comp:0:INVI" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ones_comp.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:g_ALU\|adder_subber:g_add_sub\|mux2t1_N:g_mux2t1_N " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:g_ALU\|adder_subber:g_add_sub\|mux2t1_N:g_mux2t1_N\"" {  } { { "../../proj/src/ALU/adder_subber.vhd" "g_mux2t1_N" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/adder_subber.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic ALU:g_ALU\|logic:g_logic " "Elaborating entity \"logic\" for hierarchy \"ALU:g_ALU\|logic:g_logic\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_logic" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift ALU:g_ALU\|shift:g_shift " "Elaborating entity \"shift\" for hierarchy \"ALU:g_ALU\|shift:g_shift\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_shift" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:g_ALU\|shift:g_shift\|mux2t1_N:shampt " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:g_ALU\|shift:g_shift\|mux2t1_N:shampt\"" {  } { { "../../proj/src/ALU/shift.vhd" "shampt" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/shift.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch ALU:g_ALU\|branch:g_branch " "Elaborating entity \"branch\" for hierarchy \"ALU:g_ALU\|branch:g_branch\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_branch" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder ALU:g_ALU\|ripple_adder:g_ripple_sll " "Elaborating entity \"ripple_adder\" for hierarchy \"ALU:g_ALU\|ripple_adder:g_ripple_sll\"" {  } { { "../../proj/src/ALU/ALU.vhd" "g_ripple_sll" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/ALU/ALU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269470842 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679269471888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679269471888 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679269471888 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1679269472445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679269604059 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/fetch/program_counter.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/fetch/program_counter.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1679269606085 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1679269606085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679269746149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679269837349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679269837349 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/tvgaul/Documents/CPRE 381/cpre381/Project1/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679269844732 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679269844732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114725 " "Implemented 114725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679269844733 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679269844733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114626 " "Implemented 114626 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679269844733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679269844733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679269844891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 18:50:44 2023 " "Processing ended: Sun Mar 19 18:50:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679269844891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:18 " "Elapsed time: 00:06:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679269844891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:16 " "Total CPU time (on all processors): 00:06:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679269844891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679269844891 ""}
