0.6
2019.1
May 24 2019
15:06:07
E:/Study_Project/FPGA_Competition/Workplace_Vivado/i2c_MCP4725/i2c_MCP4725.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/Study_Project/FPGA_Competition/Workplace_Vivado/i2c_MCP4725/i2c_MCP4725.srcs/sim_1/new/vtf_i2c_test.v,1602239838,verilog,,,,vtf_i2c_test,,,,,,,,
E:/Study_Project/FPGA_Competition/Workplace_Vivado/i2c_MCP4725/i2c_MCP4725.srcs/sources_1/new/i2c_MCP4725.v,1602232932,verilog,,E:/Study_Project/FPGA_Competition/Workplace_Vivado/i2c_MCP4725/i2c_MCP4725.srcs/sim_1/new/vtf_i2c_test.v,,i2c_MCP4725,,,,,,,,
