mach-oxnas:
    - {base: 0x44e001f0, size: 0x4, value: 0x8000, compatible: ['mach-oxnas-iv-001']}
    - {base: 0x44e001f4, size: 0x4, value: 0x8000, compatible: ['mach-oxnas-iv-002']}
mach-mvebu:
      # soc_dev_id = readl(pci_base + PCIE_DEV_ID_OFF) >> 16;
      # soc_rev = readl(pci_base + PCIE_DEV_REV_OFF) & SOC_REV_MASK;
    - {base: 0xf1040000, size: 0x4, value: 0x0000, compatible: ['mach-mvebu-001'], path: arch/arm/mach-mvebu/mvebu-soc-id.c, function: get_soc_id_by_pci}
    - {base: 0xf1040008, size: 0x4, value: 0x0000, compatible: ['mach-mvebu-002'], path: arch/arm/mach-mvebu/mvebu-soc-id.c, function: get_soc_id_by_pci}
      # pcie-mem-aperture = <0xE0000000 0x10000000>;
      # pcie-io-aperture  = <0xF2000000 0x00100000>;
      #  {base: 0xe0000000, size: 0x10000000, value: 0x0000, compatible: ['mach-mvebu-003'], path: drivers/bus/mvebu-mbus.c, function: mvebu_mbus_dt_init}
    - {base: 0xf2000000, size: 0x00100000, value: 0x0000, compatible: ['mach-mvebu-003'], path: drivers/bus/mvebu-mbus.c, function: mvebu_mbus_dt_init}
      # void *addr = mbus->mbuswins_base + mbus->soc->win_cfg_offset(win); 0xf20000000+0x40
      # u32 ctrl = __raw_readl(addr + 0x0000);
      # return !(ctrl & (1UL << (0)));
