
schoolPotProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9c8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800ac98  0800ac98  0000bc98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b064  0800b064  0000c064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b06c  0800b06c  0000c06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b070  0800b070  0000c070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  24000000  0800b074  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000274  240001e4  0800b258  0000d1e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000458  0800b258  0000d458  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d1e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001457d  00000000  00000000  0000d212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000254e  00000000  00000000  0002178f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f88  00000000  00000000  00023ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bea  00000000  00000000  00024c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034b0c  00000000  00000000  00025852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015321  00000000  00000000  0005a35e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159582  00000000  00000000  0006f67f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c8c01  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005050  00000000  00000000  001c8c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001cdc94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e4 	.word	0x240001e4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800ac80 	.word	0x0800ac80

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001e8 	.word	0x240001e8
 800030c:	0800ac80 	.word	0x0800ac80

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f0:	f000 faa2 	bl	8000c38 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f000 fd98 	bl	8001228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f80a 	bl	8000710 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 f93e 	bl	800097c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000700:	f000 f876 	bl	80007f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000704:	f000 f8ee 	bl	80008e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  readXVal();
 8000708:	f000 f996 	bl	8000a38 <readXVal>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <main+0x20>

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b09c      	sub	sp, #112	@ 0x70
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071a:	224c      	movs	r2, #76	@ 0x4c
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f008 fbf7 	bl	8008f12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2220      	movs	r2, #32
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f008 fbf1 	bl	8008f12 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000730:	2002      	movs	r0, #2
 8000732:	f003 f8ad 	bl	8003890 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b2c      	ldr	r3, [pc, #176]	@ (80007ec <SystemClock_Config+0xdc>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemClock_Config+0xdc>)
 8000740:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b29      	ldr	r3, [pc, #164]	@ (80007ec <SystemClock_Config+0xdc>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000752:	bf00      	nop
 8000754:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <SystemClock_Config+0xdc>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800075c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000760:	d1f8      	bne.n	8000754 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000762:	2310      	movs	r3, #16
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000766:	2380      	movs	r3, #128	@ 0x80
 8000768:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = 16;
 800076a:	2310      	movs	r3, #16
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 8000772:	2301      	movs	r3, #1
 8000774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800077a:	f240 1313 	movw	r3, #275	@ 0x113
 800077e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000780:	2301      	movs	r3, #1
 8000782:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800078c:	2304      	movs	r3, #4
 800078e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000790:	2300      	movs	r3, #0
 8000792:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079c:	4618      	mov	r0, r3
 800079e:	f003 f8b1 	bl	8003904 <HAL_RCC_OscConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007a8:	f000 fa72 	bl	8000c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ac:	233f      	movs	r3, #63	@ 0x3f
 80007ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b0:	2303      	movs	r3, #3
 80007b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007b8:	2308      	movs	r3, #8
 80007ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007bc:	2340      	movs	r3, #64	@ 0x40
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007c0:	2340      	movs	r3, #64	@ 0x40
 80007c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007ca:	2340      	movs	r3, #64	@ 0x40
 80007cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2103      	movs	r1, #3
 80007d2:	4618      	mov	r0, r3
 80007d4:	f003 fc70 	bl	80040b8 <HAL_RCC_ClockConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007de:	f000 fa57 	bl	8000c90 <Error_Handler>
  }
}
 80007e2:	bf00      	nop
 80007e4:	3770      	adds	r7, #112	@ 0x70
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	58024800 	.word	0x58024800

080007f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	@ 0x30
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000802:	463b      	mov	r3, r7
 8000804:	2224      	movs	r2, #36	@ 0x24
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f008 fb82 	bl	8008f12 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800080e:	4b32      	ldr	r3, [pc, #200]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000810:	4a32      	ldr	r2, [pc, #200]	@ (80008dc <MX_ADC1_Init+0xec>)
 8000812:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800081a:	4b2f      	ldr	r3, [pc, #188]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000820:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000826:	4b2c      	ldr	r3, [pc, #176]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000828:	2204      	movs	r2, #4
 800082a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800082c:	4b2a      	ldr	r3, [pc, #168]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800082e:	2200      	movs	r2, #0
 8000830:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000832:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000834:	2200      	movs	r2, #0
 8000836:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000838:	4b27      	ldr	r3, [pc, #156]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800083a:	2201      	movs	r2, #1
 800083c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800083e:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000840:	2200      	movs	r2, #0
 8000842:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000846:	4b24      	ldr	r3, [pc, #144]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000848:	2200      	movs	r2, #0
 800084a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800084c:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800084e:	2200      	movs	r2, #0
 8000850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000852:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000854:	2200      	movs	r2, #0
 8000856:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000858:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800085a:	2200      	movs	r2, #0
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800085e:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000860:	2200      	movs	r2, #0
 8000862:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000866:	2200      	movs	r2, #0
 8000868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800086e:	2201      	movs	r2, #1
 8000870:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000872:	4819      	ldr	r0, [pc, #100]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000874:	f001 f890 	bl	8001998 <HAL_ADC_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800087e:	f000 fa07 	bl	8000c90 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088a:	4619      	mov	r1, r3
 800088c:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800088e:	f002 fc19 	bl	80030c4 <HAL_ADCEx_MultiModeConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000898:	f000 f9fa 	bl	8000c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_ADC1_Init+0xf0>)
 800089e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a0:	2306      	movs	r3, #6
 80008a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008a8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80008ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ae:	2304      	movs	r3, #4
 80008b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 80008c2:	f001 fc71 	bl	80021a8 <HAL_ADC_ConfigChannel>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80008cc:	f000 f9e0 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	3730      	adds	r7, #48	@ 0x30
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	24000200 	.word	0x24000200
 80008dc:	40022000 	.word	0x40022000
 80008e0:	19200040 	.word	0x19200040

080008e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART1_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800092e:	f006 fb35 	bl	8006f9c <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 f9aa 	bl	8000c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000940:	f007 fccf 	bl	80082e2 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 f9a1 	bl	8000c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000952:	f007 fd04 	bl	800835e <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 f998 	bl	8000c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000962:	f007 fc85 	bl	8008270 <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 f990 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	24000270 	.word	0x24000270
 8000978:	40011000 	.word	0x40011000

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b19      	ldr	r3, [pc, #100]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 8000984:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000988:	4a17      	ldr	r2, [pc, #92]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 800098a:	f043 0301 	orr.w	r3, r3, #1
 800098e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a6:	4a10      	ldr	r2, [pc, #64]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009a8:	f043 0320 	orr.w	r3, r3, #32
 80009ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b0:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b6:	f003 0320 	and.w	r3, r3, #32
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	4b0a      	ldr	r3, [pc, #40]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c4:	4a08      	ldr	r2, [pc, #32]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009c6:	f043 0302 	orr.w	r3, r3, #2
 80009ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_GPIO_Init+0x6c>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	f003 0302 	and.w	r3, r3, #2
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009dc:	bf00      	nop
 80009de:	3714      	adds	r7, #20
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	58024400 	.word	0x58024400

080009ec <_write>:

/* USER CODE BEGIN 4 */
int _write(int fd, char* ptr, int len) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d002      	beq.n	8000a04 <_write+0x18>
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	d111      	bne.n	8000a28 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	4809      	ldr	r0, [pc, #36]	@ (8000a34 <_write+0x48>)
 8000a10:	f006 fb14 	bl	800703c <HAL_UART_Transmit>
 8000a14:	4603      	mov	r3, r0
 8000a16:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <_write+0x36>
      return len;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	e004      	b.n	8000a2c <_write+0x40>
    else
      return -1;
 8000a22:	f04f 33ff 	mov.w	r3, #4294967295
 8000a26:	e001      	b.n	8000a2c <_write+0x40>
  }
  return -1;
 8000a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	24000270 	.word	0x24000270

08000a38 <readXVal>:
uint16_t readXVal(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b09a      	sub	sp, #104	@ 0x68
 8000a3c:	af00      	add	r7, sp, #0
	uint32_t prevTick = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	667b      	str	r3, [r7, #100]	@ 0x64
	uint32_t cycles = 1;
 8000a42:	2301      	movs	r3, #1
 8000a44:	663b      	str	r3, [r7, #96]	@ 0x60
	uint32_t curTick = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	647b      	str	r3, [r7, #68]	@ 0x44
	long double xAvg = 0;
 8000a4a:	f04f 0200 	mov.w	r2, #0
 8000a4e:	f04f 0300 	mov.w	r3, #0
 8000a52:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	long double pXAvg = 0;
 8000a56:	f04f 0200 	mov.w	r2, #0
 8000a5a:	f04f 0300 	mov.w	r3, #0
 8000a5e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	while(true) {
		curTick = HAL_GetTick();
 8000a62:	f000 fc67 	bl	8001334 <HAL_GetTick>
 8000a66:	6478      	str	r0, [r7, #68]	@ 0x44
		long double prevValMultl;
		if(cycles != 1) {
 8000a68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d00f      	beq.n	8000a8e <readXVal+0x56>
			prevValMultl = (long double)cycles / (long double)(cycles-1);
 8000a6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a70:	ee07 3a90 	vmov	s15, r3
 8000a74:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	ee07 3a90 	vmov	s15, r3
 8000a80:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000a84:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000a88:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
 8000a8c:	e005      	b.n	8000a9a <readXVal+0x62>
		} else {
			prevValMultl = 0.0;
 8000a8e:	f04f 0200 	mov.w	r2, #0
 8000a92:	f04f 0300 	mov.w	r3, #0
 8000a96:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		}
		ADC_ChannelConfTypeDef sConfig = {0};
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2224      	movs	r2, #36	@ 0x24
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f008 fa36 	bl	8008f12 <memset>

		// ----------- Read XVAL -----------
		sConfig.Channel = XVAL_CHANNEL;
 8000aa6:	4b5e      	ldr	r3, [pc, #376]	@ (8000c20 <readXVal+0x1e8>)
 8000aa8:	607b      	str	r3, [r7, #4]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aaa:	2306      	movs	r3, #6
 8000aac:	60bb      	str	r3, [r7, #8]
		sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
		sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ab2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ab6:	613b      	str	r3, [r7, #16]
		sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	617b      	str	r3, [r7, #20]
		sConfig.Offset = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61bb      	str	r3, [r7, #24]
		sConfig.OffsetSignedSaturation = DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4856      	ldr	r0, [pc, #344]	@ (8000c24 <readXVal+0x1ec>)
 8000acc:	f001 fb6c 	bl	80021a8 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc1);
 8000ad0:	4854      	ldr	r0, [pc, #336]	@ (8000c24 <readXVal+0x1ec>)
 8000ad2:	f001 f969 	bl	8001da8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000ad6:	f04f 31ff 	mov.w	r1, #4294967295
 8000ada:	4852      	ldr	r0, [pc, #328]	@ (8000c24 <readXVal+0x1ec>)
 8000adc:	f001 fa62 	bl	8001fa4 <HAL_ADC_PollForConversion>
		uint16_t xVal = HAL_ADC_GetValue(&hadc1);
 8000ae0:	4850      	ldr	r0, [pc, #320]	@ (8000c24 <readXVal+0x1ec>)
 8000ae2:	f001 fb53 	bl	800218c <HAL_ADC_GetValue>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		HAL_ADC_Stop(&hadc1);
 8000aec:	484d      	ldr	r0, [pc, #308]	@ (8000c24 <readXVal+0x1ec>)
 8000aee:	f001 fa25 	bl	8001f3c <HAL_ADC_Stop>

		xAvg = xAvg*prevValMultl + ((long double)xVal / (long double)cycles);
 8000af2:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8000af6:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8000afa:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000afe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000b02:	ee07 3a90 	vmov	s15, r3
 8000b06:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8000b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000b0c:	ee07 3a90 	vmov	s15, r3
 8000b10:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000b14:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000b18:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b1c:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58


		// ----------- Read XPWR -----------
		sConfig.Channel = XPWR_CHANNEL;
 8000b20:	4b41      	ldr	r3, [pc, #260]	@ (8000c28 <readXVal+0x1f0>)
 8000b22:	607b      	str	r3, [r7, #4]
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	4619      	mov	r1, r3
 8000b28:	483e      	ldr	r0, [pc, #248]	@ (8000c24 <readXVal+0x1ec>)
 8000b2a:	f001 fb3d 	bl	80021a8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 8000b2e:	483d      	ldr	r0, [pc, #244]	@ (8000c24 <readXVal+0x1ec>)
 8000b30:	f001 f93a 	bl	8001da8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000b34:	f04f 31ff 	mov.w	r1, #4294967295
 8000b38:	483a      	ldr	r0, [pc, #232]	@ (8000c24 <readXVal+0x1ec>)
 8000b3a:	f001 fa33 	bl	8001fa4 <HAL_ADC_PollForConversion>
		uint16_t xPwr = HAL_ADC_GetValue(&hadc1);
 8000b3e:	4839      	ldr	r0, [pc, #228]	@ (8000c24 <readXVal+0x1ec>)
 8000b40:	f001 fb24 	bl	800218c <HAL_ADC_GetValue>
 8000b44:	4603      	mov	r3, r0
 8000b46:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
		HAL_ADC_Stop(&hadc1);
 8000b4a:	4836      	ldr	r0, [pc, #216]	@ (8000c24 <readXVal+0x1ec>)
 8000b4c:	f001 f9f6 	bl	8001f3c <HAL_ADC_Stop>

		pXAvg = pXAvg*prevValMultl + ((long double)xPwr / (long double)cycles);
 8000b50:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8000b54:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8000b58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000b5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000b60:	ee07 3a90 	vmov	s15, r3
 8000b64:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8000b68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000b6a:	ee07 3a90 	vmov	s15, r3
 8000b6e:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000b72:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000b76:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b7a:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50


		if(curTick - prevTick >= dataOutputPause) {
 8000b7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000b80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000b82:	1ad2      	subs	r2, r2, r3
 8000b84:	4b29      	ldr	r3, [pc, #164]	@ (8000c2c <readXVal+0x1f4>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d33a      	bcc.n	8000c02 <readXVal+0x1ca>
			// ---------- convert to millivolts ----------
			long double mvXVal = (long double)xAvg * 3300.0 / 65535.0;
 8000b8c:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8000b90:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8000c10 <readXVal+0x1d8>
 8000b94:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b98:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8000c18 <readXVal+0x1e0>
 8000b9c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ba0:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
			long double mvXPwr = (long double)pXAvg * 3300.0 / 65535.0;
 8000ba4:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8000ba8:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 8000c10 <readXVal+0x1d8>
 8000bac:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000bb0:	ed9f 5b19 	vldr	d5, [pc, #100]	@ 8000c18 <readXVal+0x1e0>
 8000bb4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000bb8:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30

			// ---------- compute distance ----------
			long double distanceIn = (xAvg / pXAvg) * length;
 8000bbc:	ed97 5b16 	vldr	d5, [r7, #88]	@ 0x58
 8000bc0:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8000bc4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000bc8:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <readXVal+0x1f8>)
 8000bca:	ed93 7b00 	vldr	d7, [r3]
 8000bce:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000bd2:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28

			// ---------- print output ----------
//			printf("cycles=%lu\n", cycles);
			printf("cycles=%lu | dist=%.2Lf in\n",
 8000bd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000bda:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000bdc:	4815      	ldr	r0, [pc, #84]	@ (8000c34 <readXVal+0x1fc>)
 8000bde:	f008 f943 	bl	8008e68 <iprintf>
				   cycles, distanceIn);
			xAvg = 0.0;
 8000be2:	f04f 0200 	mov.w	r2, #0
 8000be6:	f04f 0300 	mov.w	r3, #0
 8000bea:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
			pXAvg = 0.0;
 8000bee:	f04f 0200 	mov.w	r2, #0
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
			cycles = 1;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	663b      	str	r3, [r7, #96]	@ 0x60
			prevTick = curTick;
 8000bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000c00:	667b      	str	r3, [r7, #100]	@ 0x64
		}
		cycles++;
 8000c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000c04:	3301      	adds	r3, #1
 8000c06:	663b      	str	r3, [r7, #96]	@ 0x60
	while(true) {
 8000c08:	e72b      	b.n	8000a62 <readXVal+0x2a>
 8000c0a:	bf00      	nop
 8000c0c:	f3af 8000 	nop.w
 8000c10:	00000000 	.word	0x00000000
 8000c14:	40a9c800 	.word	0x40a9c800
 8000c18:	00000000 	.word	0x00000000
 8000c1c:	40efffe0 	.word	0x40efffe0
 8000c20:	1d500080 	.word	0x1d500080
 8000c24:	24000200 	.word	0x24000200
 8000c28:	19200040 	.word	0x19200040
 8000c2c:	24000008 	.word	0x24000008
 8000c30:	24000000 	.word	0x24000000
 8000c34:	0800ac98 	.word	0x0800ac98

08000c38 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c3e:	463b      	mov	r3, r7
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c4a:	f002 fc01 	bl	8003450 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c5a:	231f      	movs	r3, #31
 8000c5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c5e:	2387      	movs	r3, #135	@ 0x87
 8000c60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c66:	2300      	movs	r3, #0
 8000c68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 fc1f 	bl	80034c0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c82:	2004      	movs	r0, #4
 8000c84:	f002 fbfc 	bl	8003480 <HAL_MPU_Enable>

}
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <Error_Handler+0x8>

08000c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <HAL_MspInit+0x30>)
 8000ca4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ca8:	4a08      	ldr	r2, [pc, #32]	@ (8000ccc <HAL_MspInit+0x30>)
 8000caa:	f043 0302 	orr.w	r3, r3, #2
 8000cae:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_MspInit+0x30>)
 8000cb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	607b      	str	r3, [r7, #4]
 8000cbe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	58024400 	.word	0x58024400

08000cd0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b0ba      	sub	sp, #232	@ 0xe8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	22b8      	movs	r2, #184	@ 0xb8
 8000cee:	2100      	movs	r1, #0
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f008 f90e 	bl	8008f12 <memset>
  if(hadc->Instance==ADC1)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a3b      	ldr	r2, [pc, #236]	@ (8000de8 <HAL_ADC_MspInit+0x118>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d16e      	bne.n	8000dde <HAL_ADC_MspInit+0x10e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d00:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 8000d10:	2381      	movs	r3, #129	@ 0x81
 8000d12:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000d14:	2302      	movs	r3, #2
 8000d16:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000d20:	2340      	movs	r3, #64	@ 0x40
 8000d22:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d32:	f107 0318 	add.w	r3, r7, #24
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 fd4a 	bl	80047d0 <HAL_RCCEx_PeriphCLKConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000d42:	f7ff ffa5 	bl	8000c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d46:	4b29      	ldr	r3, [pc, #164]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d4c:	4a27      	ldr	r2, [pc, #156]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d4e:	f043 0320 	orr.w	r3, r3, #32
 8000d52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d56:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d5c:	f003 0320 	and.w	r3, r3, #32
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b21      	ldr	r3, [pc, #132]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6a:	4a20      	ldr	r2, [pc, #128]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d88:	4a18      	ldr	r2, [pc, #96]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d8a:	f043 0320 	orr.w	r3, r3, #32
 8000d8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d92:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <HAL_ADC_MspInit+0x11c>)
 8000d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d98:	f003 0320 	and.w	r3, r3, #32
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_INP7
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = xValPin_Pin;
 8000da0:	2380      	movs	r3, #128	@ 0x80
 8000da2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000da6:	2303      	movs	r3, #3
 8000da8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(xValPin_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000db6:	4619      	mov	r1, r3
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <HAL_ADC_MspInit+0x120>)
 8000dba:	f002 fbc1 	bl	8003540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = xPwrPin_Pin;
 8000dbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(xPwrPin_GPIO_Port, &GPIO_InitStruct);
 8000dd2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4806      	ldr	r0, [pc, #24]	@ (8000df4 <HAL_ADC_MspInit+0x124>)
 8000dda:	f002 fbb1 	bl	8003540 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dde:	bf00      	nop
 8000de0:	37e8      	adds	r7, #232	@ 0xe8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40022000 	.word	0x40022000
 8000dec:	58024400 	.word	0x58024400
 8000df0:	58020000 	.word	0x58020000
 8000df4:	58021400 	.word	0x58021400

08000df8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b0b8      	sub	sp, #224	@ 0xe0
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e10:	f107 0310 	add.w	r3, r7, #16
 8000e14:	22b8      	movs	r2, #184	@ 0xb8
 8000e16:	2100      	movs	r1, #0
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f008 f87a 	bl	8008f12 <memset>
  if(huart->Instance==USART1)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a27      	ldr	r2, [pc, #156]	@ (8000ec0 <HAL_UART_MspInit+0xc8>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d146      	bne.n	8000eb6 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e28:	f04f 0201 	mov.w	r2, #1
 8000e2c:	f04f 0300 	mov.w	r3, #0
 8000e30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000e34:	2300      	movs	r3, #0
 8000e36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f003 fcc6 	bl	80047d0 <HAL_RCCEx_PeriphCLKConfig>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e4a:	f7ff ff21 	bl	8000c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e56:	f043 0310 	orr.w	r3, r3, #16
 8000e5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000e5e:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e64:	f003 0310 	and.w	r3, r3, #16
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6c:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e72:	4a14      	ldr	r2, [pc, #80]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <HAL_UART_MspInit+0xcc>)
 8000e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000e8a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e8e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eaa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <HAL_UART_MspInit+0xd0>)
 8000eb2:	f002 fb45 	bl	8003540 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000eb6:	bf00      	nop
 8000eb8:	37e0      	adds	r7, #224	@ 0xe0
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40011000 	.word	0x40011000
 8000ec4:	58024400 	.word	0x58024400
 8000ec8:	58020400 	.word	0x58020400

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <HardFault_Handler+0x4>

08000edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <MemManage_Handler+0x4>

08000ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <BusFault_Handler+0x4>

08000eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <UsageFault_Handler+0x4>

08000ef4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f22:	f000 f9f3 	bl	800130c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  return 1;
 8000f2e:	2301      	movs	r3, #1
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <_kill>:

int _kill(int pid, int sig)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
 8000f42:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f44:	f008 f838 	bl	8008fb8 <__errno>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2216      	movs	r2, #22
 8000f4c:	601a      	str	r2, [r3, #0]
  return -1;
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_exit>:

void _exit (int status)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f62:	f04f 31ff 	mov.w	r1, #4294967295
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff ffe7 	bl	8000f3a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <_exit+0x12>

08000f70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	e00a      	b.n	8000f98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f82:	f3af 8000 	nop.w
 8000f86:	4601      	mov	r1, r0
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	60ba      	str	r2, [r7, #8]
 8000f8e:	b2ca      	uxtb	r2, r1
 8000f90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3301      	adds	r3, #1
 8000f96:	617b      	str	r3, [r7, #20]
 8000f98:	697a      	ldr	r2, [r7, #20]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	dbf0      	blt.n	8000f82 <_read+0x12>
  }

  return len;
 8000fa0:	687b      	ldr	r3, [r7, #4]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <_close>:
  }
  return len;
}

int _close(int file)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
 8000fca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fd2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <_isatty>:

int _isatty(int file)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fea:	2301      	movs	r3, #1
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800101c:	4a14      	ldr	r2, [pc, #80]	@ (8001070 <_sbrk+0x5c>)
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <_sbrk+0x60>)
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <_sbrk+0x64>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <_sbrk+0x64>)
 8001032:	4a12      	ldr	r2, [pc, #72]	@ (800107c <_sbrk+0x68>)
 8001034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <_sbrk+0x64>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	429a      	cmp	r2, r3
 8001042:	d207      	bcs.n	8001054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001044:	f007 ffb8 	bl	8008fb8 <__errno>
 8001048:	4603      	mov	r3, r0
 800104a:	220c      	movs	r2, #12
 800104c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	e009      	b.n	8001068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001054:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800105a:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4a05      	ldr	r2, [pc, #20]	@ (8001078 <_sbrk+0x64>)
 8001064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	24050000 	.word	0x24050000
 8001074:	00000400 	.word	0x00000400
 8001078:	24000304 	.word	0x24000304
 800107c:	24000458 	.word	0x24000458

08001080 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001084:	4b3e      	ldr	r3, [pc, #248]	@ (8001180 <SystemInit+0x100>)
 8001086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800108a:	4a3d      	ldr	r2, [pc, #244]	@ (8001180 <SystemInit+0x100>)
 800108c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001090:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001094:	4b3b      	ldr	r3, [pc, #236]	@ (8001184 <SystemInit+0x104>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	2b06      	cmp	r3, #6
 800109e:	d807      	bhi.n	80010b0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010a0:	4b38      	ldr	r3, [pc, #224]	@ (8001184 <SystemInit+0x104>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f023 030f 	bic.w	r3, r3, #15
 80010a8:	4a36      	ldr	r2, [pc, #216]	@ (8001184 <SystemInit+0x104>)
 80010aa:	f043 0307 	orr.w	r3, r3, #7
 80010ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010b0:	4b35      	ldr	r3, [pc, #212]	@ (8001188 <SystemInit+0x108>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a34      	ldr	r2, [pc, #208]	@ (8001188 <SystemInit+0x108>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010bc:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <SystemInit+0x108>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010c2:	4b31      	ldr	r3, [pc, #196]	@ (8001188 <SystemInit+0x108>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4930      	ldr	r1, [pc, #192]	@ (8001188 <SystemInit+0x108>)
 80010c8:	4b30      	ldr	r3, [pc, #192]	@ (800118c <SystemInit+0x10c>)
 80010ca:	4013      	ands	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001184 <SystemInit+0x104>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d007      	beq.n	80010ea <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <SystemInit+0x104>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 030f 	bic.w	r3, r3, #15
 80010e2:	4a28      	ldr	r2, [pc, #160]	@ (8001184 <SystemInit+0x104>)
 80010e4:	f043 0307 	orr.w	r3, r3, #7
 80010e8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010ea:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <SystemInit+0x108>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010f0:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <SystemInit+0x108>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010f6:	4b24      	ldr	r3, [pc, #144]	@ (8001188 <SystemInit+0x108>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010fc:	4b22      	ldr	r3, [pc, #136]	@ (8001188 <SystemInit+0x108>)
 80010fe:	4a24      	ldr	r2, [pc, #144]	@ (8001190 <SystemInit+0x110>)
 8001100:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001102:	4b21      	ldr	r3, [pc, #132]	@ (8001188 <SystemInit+0x108>)
 8001104:	4a23      	ldr	r2, [pc, #140]	@ (8001194 <SystemInit+0x114>)
 8001106:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001108:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <SystemInit+0x108>)
 800110a:	4a23      	ldr	r2, [pc, #140]	@ (8001198 <SystemInit+0x118>)
 800110c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800110e:	4b1e      	ldr	r3, [pc, #120]	@ (8001188 <SystemInit+0x108>)
 8001110:	2200      	movs	r2, #0
 8001112:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001114:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <SystemInit+0x108>)
 8001116:	4a20      	ldr	r2, [pc, #128]	@ (8001198 <SystemInit+0x118>)
 8001118:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800111a:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <SystemInit+0x108>)
 800111c:	2200      	movs	r2, #0
 800111e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001120:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <SystemInit+0x108>)
 8001122:	4a1d      	ldr	r2, [pc, #116]	@ (8001198 <SystemInit+0x118>)
 8001124:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001126:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <SystemInit+0x108>)
 8001128:	2200      	movs	r2, #0
 800112a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800112c:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <SystemInit+0x108>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a15      	ldr	r2, [pc, #84]	@ (8001188 <SystemInit+0x108>)
 8001132:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001136:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <SystemInit+0x108>)
 800113a:	2200      	movs	r2, #0
 800113c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800113e:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <SystemInit+0x108>)
 8001140:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001144:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d113      	bne.n	8001174 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <SystemInit+0x108>)
 800114e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001152:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <SystemInit+0x108>)
 8001154:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001158:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800115c:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <SystemInit+0x11c>)
 800115e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001162:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001164:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <SystemInit+0x108>)
 8001166:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800116a:	4a07      	ldr	r2, [pc, #28]	@ (8001188 <SystemInit+0x108>)
 800116c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001170:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000ed00 	.word	0xe000ed00
 8001184:	52002000 	.word	0x52002000
 8001188:	58024400 	.word	0x58024400
 800118c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001190:	02020200 	.word	0x02020200
 8001194:	01ff0000 	.word	0x01ff0000
 8001198:	01010280 	.word	0x01010280
 800119c:	52004000 	.word	0x52004000

080011a0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80011a4:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <ExitRun0Mode+0x2c>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <ExitRun0Mode+0x2c>)
 80011aa:	f043 0302 	orr.w	r3, r3, #2
 80011ae:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011b0:	bf00      	nop
 80011b2:	4b06      	ldr	r3, [pc, #24]	@ (80011cc <ExitRun0Mode+0x2c>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f9      	beq.n	80011b2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011be:	bf00      	nop
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	58024800 	.word	0x58024800

080011d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011d0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800120c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011d4:	f7ff ffe4 	bl	80011a0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011d8:	f7ff ff52 	bl	8001080 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011dc:	480c      	ldr	r0, [pc, #48]	@ (8001210 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011de:	490d      	ldr	r1, [pc, #52]	@ (8001214 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001218 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e4:	e002      	b.n	80011ec <LoopCopyDataInit>

080011e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ea:	3304      	adds	r3, #4

080011ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f0:	d3f9      	bcc.n	80011e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011f2:	4a0a      	ldr	r2, [pc, #40]	@ (800121c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001220 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f8:	e001      	b.n	80011fe <LoopFillZerobss>

080011fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011fc:	3204      	adds	r2, #4

080011fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001200:	d3fb      	bcc.n	80011fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001202:	f007 fedf 	bl	8008fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001206:	f7ff fa71 	bl	80006ec <main>
  bx  lr
 800120a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800120c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001210:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001214:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 8001218:	0800b074 	.word	0x0800b074
  ldr r2, =_sbss
 800121c:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 8001220:	24000458 	.word	0x24000458

08001224 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001224:	e7fe      	b.n	8001224 <ADC3_IRQHandler>
	...

08001228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800122e:	2003      	movs	r0, #3
 8001230:	f002 f8dc 	bl	80033ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001234:	f003 f8f6 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 8001238:	4602      	mov	r2, r0
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <HAL_Init+0x68>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	0a1b      	lsrs	r3, r3, #8
 8001240:	f003 030f 	and.w	r3, r3, #15
 8001244:	4913      	ldr	r1, [pc, #76]	@ (8001294 <HAL_Init+0x6c>)
 8001246:	5ccb      	ldrb	r3, [r1, r3]
 8001248:	f003 031f 	and.w	r3, r3, #31
 800124c:	fa22 f303 	lsr.w	r3, r2, r3
 8001250:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001252:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <HAL_Init+0x68>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	4a0e      	ldr	r2, [pc, #56]	@ (8001294 <HAL_Init+0x6c>)
 800125c:	5cd3      	ldrb	r3, [r2, r3]
 800125e:	f003 031f 	and.w	r3, r3, #31
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	fa22 f303 	lsr.w	r3, r2, r3
 8001268:	4a0b      	ldr	r2, [pc, #44]	@ (8001298 <HAL_Init+0x70>)
 800126a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800126c:	4a0b      	ldr	r2, [pc, #44]	@ (800129c <HAL_Init+0x74>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001272:	200f      	movs	r0, #15
 8001274:	f000 f814 	bl	80012a0 <HAL_InitTick>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e002      	b.n	8001288 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001282:	f7ff fd0b 	bl	8000c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58024400 	.word	0x58024400
 8001294:	0800acb4 	.word	0x0800acb4
 8001298:	24000010 	.word	0x24000010
 800129c:	2400000c 	.word	0x2400000c

080012a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012a8:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <HAL_InitTick+0x60>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e021      	b.n	80012f8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012b4:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <HAL_InitTick+0x64>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <HAL_InitTick+0x60>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f002 f8b3 	bl	8003436 <HAL_SYSTICK_Config>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00e      	b.n	80012f8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	d80a      	bhi.n	80012f6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e0:	2200      	movs	r2, #0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f002 f88b 	bl	8003402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ec:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <HAL_InitTick+0x68>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e000      	b.n	80012f8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	24000018 	.word	0x24000018
 8001304:	2400000c 	.word	0x2400000c
 8001308:	24000014 	.word	0x24000014

0800130c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x20>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_IncTick+0x24>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <HAL_IncTick+0x24>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	24000018 	.word	0x24000018
 8001330:	24000308 	.word	0x24000308

08001334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <HAL_GetTick+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	24000308 	.word	0x24000308

0800134c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	431a      	orrs	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	609a      	str	r2, [r3, #8]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
 800137a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	609a      	str	r2, [r3, #8]
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b087      	sub	sp, #28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a18      	ldr	r2, [pc, #96]	@ (8001424 <LL_ADC_SetChannelPreselection+0x70>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d027      	beq.n	8001416 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d107      	bne.n	80013e0 <LL_ADC_SetChannelPreselection+0x2c>
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	0e9b      	lsrs	r3, r3, #26
 80013d4:	f003 031f 	and.w	r3, r3, #31
 80013d8:	2201      	movs	r2, #1
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	e015      	b.n	800140c <LL_ADC_SetChannelPreselection+0x58>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	fa93 f3a3 	rbit	r3, r3
 80013ea:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80013f6:	2320      	movs	r3, #32
 80013f8:	e003      	b.n	8001402 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	fab3 f383 	clz	r3, r3
 8001400:	b2db      	uxtb	r3, r3
 8001402:	f003 031f 	and.w	r3, r3, #31
 8001406:	2201      	movs	r2, #1
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	69d2      	ldr	r2, [r2, #28]
 8001410:	431a      	orrs	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001416:	bf00      	nop
 8001418:	371c      	adds	r7, #28
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	58026000 	.word	0x58026000

08001428 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	3360      	adds	r3, #96	@ 0x60
 800143a:	461a      	mov	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4a10      	ldr	r2, [pc, #64]	@ (8001488 <LL_ADC_SetOffset+0x60>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d10b      	bne.n	8001464 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	4313      	orrs	r3, r2
 800145a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001462:	e00b      	b.n	800147c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	430b      	orrs	r3, r1
 8001476:	431a      	orrs	r2, r3
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	601a      	str	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	371c      	adds	r7, #28
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	58026000 	.word	0x58026000

0800148c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3360      	adds	r3, #96	@ 0x60
 800149a:	461a      	mov	r2, r3
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	691b      	ldr	r3, [r3, #16]
 80014c8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	f003 031f 	and.w	r3, r3, #31
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	fa01 f303 	lsl.w	r3, r1, r3
 80014d8:	431a      	orrs	r2, r3
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	611a      	str	r2, [r3, #16]
}
 80014de:	bf00      	nop
 80014e0:	3714      	adds	r7, #20
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
	...

080014ec <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4a0c      	ldr	r2, [pc, #48]	@ (800152c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d00e      	beq.n	800151e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	3360      	adds	r3, #96	@ 0x60
 8001504:	461a      	mov	r2, r3
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4413      	add	r3, r2
 800150c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	431a      	orrs	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	601a      	str	r2, [r3, #0]
  }
}
 800151e:	bf00      	nop
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	58026000 	.word	0x58026000

08001530 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001530:	b480      	push	{r7}
 8001532:	b087      	sub	sp, #28
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	4a0c      	ldr	r2, [pc, #48]	@ (8001570 <LL_ADC_SetOffsetSaturation+0x40>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d10e      	bne.n	8001562 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3360      	adds	r3, #96	@ 0x60
 8001548:	461a      	mov	r2, r3
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	431a      	orrs	r2, r3
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001562:	bf00      	nop
 8001564:	371c      	adds	r7, #28
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	58026000 	.word	0x58026000

08001574 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001574:	b480      	push	{r7}
 8001576:	b087      	sub	sp, #28
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4a0c      	ldr	r2, [pc, #48]	@ (80015b4 <LL_ADC_SetOffsetSign+0x40>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d10e      	bne.n	80015a6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3360      	adds	r3, #96	@ 0x60
 800158c:	461a      	mov	r2, r3
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	431a      	orrs	r2, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80015a6:	bf00      	nop
 80015a8:	371c      	adds	r7, #28
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	58026000 	.word	0x58026000

080015b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b087      	sub	sp, #28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3360      	adds	r3, #96	@ 0x60
 80015c8:	461a      	mov	r2, r3
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001608 <LL_ADC_SetOffsetState+0x50>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d108      	bne.n	80015ec <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	431a      	orrs	r2, r3
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80015ea:	e007      	b.n	80015fc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	431a      	orrs	r2, r3
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	601a      	str	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	371c      	adds	r7, #28
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	58026000 	.word	0x58026000

0800160c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001620:	2301      	movs	r3, #1
 8001622:	e000      	b.n	8001626 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001632:	b480      	push	{r7}
 8001634:	b087      	sub	sp, #28
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	3330      	adds	r3, #48	@ 0x30
 8001642:	461a      	mov	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	0a1b      	lsrs	r3, r3, #8
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	f003 030c 	and.w	r3, r3, #12
 800164e:	4413      	add	r3, r2
 8001650:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	f003 031f 	and.w	r3, r3, #31
 800165c:	211f      	movs	r1, #31
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	43db      	mvns	r3, r3
 8001664:	401a      	ands	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0e9b      	lsrs	r3, r3, #26
 800166a:	f003 011f 	and.w	r1, r3, #31
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	f003 031f 	and.w	r3, r3, #31
 8001674:	fa01 f303 	lsl.w	r3, r1, r3
 8001678:	431a      	orrs	r2, r3
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800167e:	bf00      	nop
 8001680:	371c      	adds	r7, #28
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800168a:	b480      	push	{r7}
 800168c:	b087      	sub	sp, #28
 800168e:	af00      	add	r7, sp, #0
 8001690:	60f8      	str	r0, [r7, #12]
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3314      	adds	r3, #20
 800169a:	461a      	mov	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	0e5b      	lsrs	r3, r3, #25
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	4413      	add	r3, r2
 80016a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	0d1b      	lsrs	r3, r3, #20
 80016b2:	f003 031f 	and.w	r3, r3, #31
 80016b6:	2107      	movs	r1, #7
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	401a      	ands	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	0d1b      	lsrs	r3, r3, #20
 80016c4:	f003 031f 	and.w	r3, r3, #31
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	fa01 f303 	lsl.w	r3, r1, r3
 80016ce:	431a      	orrs	r2, r3
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016d4:	bf00      	nop
 80016d6:	371c      	adds	r7, #28
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001758 <LL_ADC_SetChannelSingleDiff+0x78>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d115      	bne.n	8001720 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001700:	43db      	mvns	r3, r3
 8001702:	401a      	ands	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0318 	and.w	r3, r3, #24
 800170a:	4914      	ldr	r1, [pc, #80]	@ (800175c <LL_ADC_SetChannelSingleDiff+0x7c>)
 800170c:	40d9      	lsrs	r1, r3
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	400b      	ands	r3, r1
 8001712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001716:	431a      	orrs	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800171e:	e014      	b.n	800174a <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800172c:	43db      	mvns	r3, r3
 800172e:	401a      	ands	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f003 0318 	and.w	r3, r3, #24
 8001736:	4909      	ldr	r1, [pc, #36]	@ (800175c <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001738:	40d9      	lsrs	r1, r3
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	400b      	ands	r3, r1
 800173e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001742:	431a      	orrs	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	58026000 	.word	0x58026000
 800175c:	000fffff 	.word	0x000fffff

08001760 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 031f 	and.w	r3, r3, #31
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80017a6:	4013      	ands	r3, r2
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	6093      	str	r3, [r2, #8]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	5fffffc0 	.word	0x5fffffc0

080017bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017d0:	d101      	bne.n	80017d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <LL_ADC_EnableInternalRegulator+0x24>)
 80017f2:	4013      	ands	r3, r2
 80017f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	6fffffc0 	.word	0x6fffffc0

0800180c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001820:	d101      	bne.n	8001826 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <LL_ADC_Enable+0x24>)
 8001842:	4013      	ands	r3, r2
 8001844:	f043 0201 	orr.w	r2, r3, #1
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	7fffffc0 	.word	0x7fffffc0

0800185c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <LL_ADC_Disable+0x24>)
 800186a:	4013      	ands	r3, r2
 800186c:	f043 0202 	orr.w	r2, r3, #2
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	7fffffc0 	.word	0x7fffffc0

08001884 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <LL_ADC_IsEnabled+0x18>
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <LL_ADC_IsEnabled+0x1a>
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d101      	bne.n	80018c2 <LL_ADC_IsDisableOngoing+0x18>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <LL_ADC_IsDisableOngoing+0x1a>
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <LL_ADC_REG_StartConversion+0x24>)
 80018de:	4013      	ands	r3, r2
 80018e0:	f043 0204 	orr.w	r2, r3, #4
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	7fffffc0 	.word	0x7fffffc0

080018f8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <LL_ADC_REG_StopConversion+0x24>)
 8001906:	4013      	ands	r3, r2
 8001908:	f043 0210 	orr.w	r2, r3, #16
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	7fffffc0 	.word	0x7fffffc0

08001920 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b04      	cmp	r3, #4
 8001932:	d101      	bne.n	8001938 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001934:	2301      	movs	r3, #1
 8001936:	e000      	b.n	800193a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <LL_ADC_INJ_StopConversion+0x24>)
 8001956:	4013      	ands	r3, r2
 8001958:	f043 0220 	orr.w	r2, r3, #32
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	7fffffc0 	.word	0x7fffffc0

08001970 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f003 0308 	and.w	r3, r3, #8
 8001980:	2b08      	cmp	r3, #8
 8001982:	d101      	bne.n	8001988 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b089      	sub	sp, #36	@ 0x24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e1ee      	b.n	8001d90 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d109      	bne.n	80019d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff f985 	bl	8000cd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff feef 	bl	80017bc <LL_ADC_IsDeepPowerDownEnabled>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d004      	beq.n	80019ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fed5 	bl	8001798 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff ff0a 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d114      	bne.n	8001a28 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff feee 	bl	80017e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a08:	4b8e      	ldr	r3, [pc, #568]	@ (8001c44 <HAL_ADC_Init+0x2ac>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	099b      	lsrs	r3, r3, #6
 8001a0e:	4a8e      	ldr	r2, [pc, #568]	@ (8001c48 <HAL_ADC_Init+0x2b0>)
 8001a10:	fba2 2303 	umull	r2, r3, r2, r3
 8001a14:	099b      	lsrs	r3, r3, #6
 8001a16:	3301      	adds	r3, #1
 8001a18:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a1a:	e002      	b.n	8001a22 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f9      	bne.n	8001a1c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7ff feed 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10d      	bne.n	8001a54 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a3c:	f043 0210 	orr.w	r2, r3, #16
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a48:	f043 0201 	orr.w	r2, r3, #1
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff61 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 8001a5e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f040 8188 	bne.w	8001d7e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f040 8184 	bne.w	8001d7e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a7a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a7e:	f043 0202 	orr.w	r2, r3, #2
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fefa 	bl	8001884 <LL_ADC_IsEnabled>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d136      	bne.n	8001b04 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a6c      	ldr	r2, [pc, #432]	@ (8001c4c <HAL_ADC_Init+0x2b4>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d004      	beq.n	8001aaa <HAL_ADC_Init+0x112>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c50 <HAL_ADC_Init+0x2b8>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10e      	bne.n	8001ac8 <HAL_ADC_Init+0x130>
 8001aaa:	4868      	ldr	r0, [pc, #416]	@ (8001c4c <HAL_ADC_Init+0x2b4>)
 8001aac:	f7ff feea 	bl	8001884 <LL_ADC_IsEnabled>
 8001ab0:	4604      	mov	r4, r0
 8001ab2:	4867      	ldr	r0, [pc, #412]	@ (8001c50 <HAL_ADC_Init+0x2b8>)
 8001ab4:	f7ff fee6 	bl	8001884 <LL_ADC_IsEnabled>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4323      	orrs	r3, r4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	bf0c      	ite	eq
 8001ac0:	2301      	moveq	r3, #1
 8001ac2:	2300      	movne	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	e008      	b.n	8001ada <HAL_ADC_Init+0x142>
 8001ac8:	4862      	ldr	r0, [pc, #392]	@ (8001c54 <HAL_ADC_Init+0x2bc>)
 8001aca:	f7ff fedb 	bl	8001884 <LL_ADC_IsEnabled>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	bf0c      	ite	eq
 8001ad4:	2301      	moveq	r3, #1
 8001ad6:	2300      	movne	r3, #0
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d012      	beq.n	8001b04 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a5a      	ldr	r2, [pc, #360]	@ (8001c4c <HAL_ADC_Init+0x2b4>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d004      	beq.n	8001af2 <HAL_ADC_Init+0x15a>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a58      	ldr	r2, [pc, #352]	@ (8001c50 <HAL_ADC_Init+0x2b8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d101      	bne.n	8001af6 <HAL_ADC_Init+0x15e>
 8001af2:	4a59      	ldr	r2, [pc, #356]	@ (8001c58 <HAL_ADC_Init+0x2c0>)
 8001af4:	e000      	b.n	8001af8 <HAL_ADC_Init+0x160>
 8001af6:	4a59      	ldr	r2, [pc, #356]	@ (8001c5c <HAL_ADC_Init+0x2c4>)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	4619      	mov	r1, r3
 8001afe:	4610      	mov	r0, r2
 8001b00:	f7ff fc24 	bl	800134c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a52      	ldr	r2, [pc, #328]	@ (8001c54 <HAL_ADC_Init+0x2bc>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d129      	bne.n	8001b62 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	7e5b      	ldrb	r3, [r3, #25]
 8001b12:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b18:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001b1e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d013      	beq.n	8001b50 <HAL_ADC_Init+0x1b8>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	2b0c      	cmp	r3, #12
 8001b2e:	d00d      	beq.n	8001b4c <HAL_ADC_Init+0x1b4>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	2b1c      	cmp	r3, #28
 8001b36:	d007      	beq.n	8001b48 <HAL_ADC_Init+0x1b0>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	2b18      	cmp	r3, #24
 8001b3e:	d101      	bne.n	8001b44 <HAL_ADC_Init+0x1ac>
 8001b40:	2318      	movs	r3, #24
 8001b42:	e006      	b.n	8001b52 <HAL_ADC_Init+0x1ba>
 8001b44:	2300      	movs	r3, #0
 8001b46:	e004      	b.n	8001b52 <HAL_ADC_Init+0x1ba>
 8001b48:	2310      	movs	r3, #16
 8001b4a:	e002      	b.n	8001b52 <HAL_ADC_Init+0x1ba>
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	e000      	b.n	8001b52 <HAL_ADC_Init+0x1ba>
 8001b50:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001b52:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b5a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
 8001b60:	e00e      	b.n	8001b80 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7e5b      	ldrb	r3, [r3, #25]
 8001b66:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b6c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001b72:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b7a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d106      	bne.n	8001b98 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	045b      	lsls	r3, r3, #17
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d009      	beq.n	8001bb4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a26      	ldr	r2, [pc, #152]	@ (8001c54 <HAL_ADC_Init+0x2bc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d115      	bne.n	8001bea <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68da      	ldr	r2, [r3, #12]
 8001bc4:	4b26      	ldr	r3, [pc, #152]	@ (8001c60 <HAL_ADC_Init+0x2c8>)
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6812      	ldr	r2, [r2, #0]
 8001bcc:	69b9      	ldr	r1, [r7, #24]
 8001bce:	430b      	orrs	r3, r1
 8001bd0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	e009      	b.n	8001bfe <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <HAL_ADC_Init+0x2cc>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	6812      	ldr	r2, [r2, #0]
 8001bf8:	69b9      	ldr	r1, [r7, #24]
 8001bfa:	430b      	orrs	r3, r1
 8001bfc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fe8c 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 8001c08:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff feae 	bl	8001970 <LL_ADC_INJ_IsConversionOngoing>
 8001c14:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f040 808e 	bne.w	8001d3a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f040 808a 	bne.w	8001d3a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <HAL_ADC_Init+0x2bc>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d11b      	bne.n	8001c68 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	7e1b      	ldrb	r3, [r3, #24]
 8001c34:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c3c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
 8001c42:	e018      	b.n	8001c76 <HAL_ADC_Init+0x2de>
 8001c44:	2400000c 	.word	0x2400000c
 8001c48:	053e2d63 	.word	0x053e2d63
 8001c4c:	40022000 	.word	0x40022000
 8001c50:	40022100 	.word	0x40022100
 8001c54:	58026000 	.word	0x58026000
 8001c58:	40022300 	.word	0x40022300
 8001c5c:	58026300 	.word	0x58026300
 8001c60:	fff04007 	.word	0xfff04007
 8001c64:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	7e1b      	ldrb	r3, [r3, #24]
 8001c6c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001c72:	4313      	orrs	r3, r2
 8001c74:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	4b46      	ldr	r3, [pc, #280]	@ (8001d98 <HAL_ADC_Init+0x400>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	69b9      	ldr	r1, [r7, #24]
 8001c86:	430b      	orrs	r3, r1
 8001c88:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d137      	bne.n	8001d04 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c98:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001d9c <HAL_ADC_Init+0x404>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d116      	bne.n	8001cd2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691a      	ldr	r2, [r3, #16]
 8001caa:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <HAL_ADC_Init+0x408>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cb6:	4311      	orrs	r1, r2
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cbc:	4311      	orrs	r1, r2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	611a      	str	r2, [r3, #16]
 8001cd0:	e020      	b.n	8001d14 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	4b32      	ldr	r3, [pc, #200]	@ (8001da4 <HAL_ADC_Init+0x40c>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ce0:	3a01      	subs	r2, #1
 8001ce2:	0411      	lsls	r1, r2, #16
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ce8:	4311      	orrs	r1, r2
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cee:	4311      	orrs	r1, r2
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f042 0201 	orr.w	r2, r2, #1
 8001d00:	611a      	str	r2, [r3, #16]
 8001d02:	e007      	b.n	8001d14 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	691a      	ldr	r2, [r3, #16]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0201 	bic.w	r2, r2, #1
 8001d12:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001d9c <HAL_ADC_Init+0x404>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d002      	beq.n	8001d3a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f001 f8b1 	bl	8002e9c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d10c      	bne.n	8001d5c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	f023 010f 	bic.w	r1, r3, #15
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	1e5a      	subs	r2, r3, #1
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d5a:	e007      	b.n	8001d6c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 020f 	bic.w	r2, r2, #15
 8001d6a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d70:	f023 0303 	bic.w	r3, r3, #3
 8001d74:	f043 0201 	orr.w	r2, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d7c:	e007      	b.n	8001d8e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d82:	f043 0210 	orr.w	r2, r3, #16
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3724      	adds	r7, #36	@ 0x24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd90      	pop	{r4, r7, pc}
 8001d98:	ffffbffc 	.word	0xffffbffc
 8001d9c:	58026000 	.word	0x58026000
 8001da0:	fc00f81f 	.word	0xfc00f81f
 8001da4:	fc00f81e 	.word	0xfc00f81e

08001da8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a5c      	ldr	r2, [pc, #368]	@ (8001f28 <HAL_ADC_Start+0x180>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d004      	beq.n	8001dc4 <HAL_ADC_Start+0x1c>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a5b      	ldr	r2, [pc, #364]	@ (8001f2c <HAL_ADC_Start+0x184>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d101      	bne.n	8001dc8 <HAL_ADC_Start+0x20>
 8001dc4:	4b5a      	ldr	r3, [pc, #360]	@ (8001f30 <HAL_ADC_Start+0x188>)
 8001dc6:	e000      	b.n	8001dca <HAL_ADC_Start+0x22>
 8001dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8001f34 <HAL_ADC_Start+0x18c>)
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fcc8 	bl	8001760 <LL_ADC_GetMultimode>
 8001dd0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff fda2 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f040 809a 	bne.w	8001f18 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Start+0x4a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e095      	b.n	8001f1e <HAL_ADC_Start+0x176>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 ff64 	bl	8002cc8 <ADC_Enable>
 8001e00:	4603      	mov	r3, r0
 8001e02:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e04:	7dfb      	ldrb	r3, [r7, #23]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f040 8081 	bne.w	8001f0e <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e10:	4b49      	ldr	r3, [pc, #292]	@ (8001f38 <HAL_ADC_Start+0x190>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a42      	ldr	r2, [pc, #264]	@ (8001f2c <HAL_ADC_Start+0x184>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d002      	beq.n	8001e2c <HAL_ADC_Start+0x84>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	e000      	b.n	8001e2e <HAL_ADC_Start+0x86>
 8001e2c:	4b3e      	ldr	r3, [pc, #248]	@ (8001f28 <HAL_ADC_Start+0x180>)
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d002      	beq.n	8001e3c <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d105      	bne.n	8001e48 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e54:	d106      	bne.n	8001e64 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e5a:	f023 0206 	bic.w	r2, r3, #6
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	665a      	str	r2, [r3, #100]	@ 0x64
 8001e62:	e002      	b.n	8001e6a <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	221c      	movs	r2, #28
 8001e70:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f2c <HAL_ADC_Start+0x184>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d002      	beq.n	8001e8a <HAL_ADC_Start+0xe2>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	e000      	b.n	8001e8c <HAL_ADC_Start+0xe4>
 8001e8a:	4b27      	ldr	r3, [pc, #156]	@ (8001f28 <HAL_ADC_Start+0x180>)
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	6812      	ldr	r2, [r2, #0]
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d008      	beq.n	8001ea6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d005      	beq.n	8001ea6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	2b05      	cmp	r3, #5
 8001e9e:	d002      	beq.n	8001ea6 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	2b09      	cmp	r3, #9
 8001ea4:	d114      	bne.n	8001ed0 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d007      	beq.n	8001ec4 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eb8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ebc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff fd01 	bl	80018d0 <LL_ADC_REG_StartConversion>
 8001ece:	e025      	b.n	8001f1c <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a12      	ldr	r2, [pc, #72]	@ (8001f2c <HAL_ADC_Start+0x184>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d002      	beq.n	8001eec <HAL_ADC_Start+0x144>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e000      	b.n	8001eee <HAL_ADC_Start+0x146>
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <HAL_ADC_Start+0x180>)
 8001eee:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00f      	beq.n	8001f1c <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f00:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f04:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f0c:	e006      	b.n	8001f1c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8001f16:	e001      	b.n	8001f1c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40022000 	.word	0x40022000
 8001f2c:	40022100 	.word	0x40022100
 8001f30:	40022300 	.word	0x40022300
 8001f34:	58026300 	.word	0x58026300
 8001f38:	fffff0fe 	.word	0xfffff0fe

08001f3c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d101      	bne.n	8001f52 <HAL_ADC_Stop+0x16>
 8001f4e:	2302      	movs	r3, #2
 8001f50:	e021      	b.n	8001f96 <HAL_ADC_Stop+0x5a>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001f5a:	2103      	movs	r1, #3
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 fdf7 	bl	8002b50 <ADC_ConversionStop>
 8001f62:	4603      	mov	r3, r0
 8001f64:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10f      	bne.n	8001f8c <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 ff35 	bl	8002ddc <ADC_Disable>
 8001f72:	4603      	mov	r3, r0
 8001f74:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d107      	bne.n	8001f8c <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f80:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <HAL_ADC_Stop+0x64>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	f043 0201 	orr.w	r2, r3, #1
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	ffffeefe 	.word	0xffffeefe

08001fa4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a72      	ldr	r2, [pc, #456]	@ (800217c <HAL_ADC_PollForConversion+0x1d8>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d004      	beq.n	8001fc2 <HAL_ADC_PollForConversion+0x1e>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a70      	ldr	r2, [pc, #448]	@ (8002180 <HAL_ADC_PollForConversion+0x1dc>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d101      	bne.n	8001fc6 <HAL_ADC_PollForConversion+0x22>
 8001fc2:	4b70      	ldr	r3, [pc, #448]	@ (8002184 <HAL_ADC_PollForConversion+0x1e0>)
 8001fc4:	e000      	b.n	8001fc8 <HAL_ADC_PollForConversion+0x24>
 8001fc6:	4b70      	ldr	r3, [pc, #448]	@ (8002188 <HAL_ADC_PollForConversion+0x1e4>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff fbc9 	bl	8001760 <LL_ADC_GetMultimode>
 8001fce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	2b08      	cmp	r3, #8
 8001fd6:	d102      	bne.n	8001fde <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001fd8:	2308      	movs	r3, #8
 8001fda:	61fb      	str	r3, [r7, #28]
 8001fdc:	e037      	b.n	800204e <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d005      	beq.n	8001ff0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	2b05      	cmp	r3, #5
 8001fe8:	d002      	beq.n	8001ff0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	2b09      	cmp	r3, #9
 8001fee:	d111      	bne.n	8002014 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d007      	beq.n	800200e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002002:	f043 0220 	orr.w	r2, r3, #32
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e0b1      	b.n	8002172 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800200e:	2304      	movs	r3, #4
 8002010:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002012:	e01c      	b.n	800204e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a58      	ldr	r2, [pc, #352]	@ (800217c <HAL_ADC_PollForConversion+0x1d8>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d004      	beq.n	8002028 <HAL_ADC_PollForConversion+0x84>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a57      	ldr	r2, [pc, #348]	@ (8002180 <HAL_ADC_PollForConversion+0x1dc>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d101      	bne.n	800202c <HAL_ADC_PollForConversion+0x88>
 8002028:	4b56      	ldr	r3, [pc, #344]	@ (8002184 <HAL_ADC_PollForConversion+0x1e0>)
 800202a:	e000      	b.n	800202e <HAL_ADC_PollForConversion+0x8a>
 800202c:	4b56      	ldr	r3, [pc, #344]	@ (8002188 <HAL_ADC_PollForConversion+0x1e4>)
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fba4 	bl	800177c <LL_ADC_GetMultiDMATransfer>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d007      	beq.n	800204a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203e:	f043 0220 	orr.w	r2, r3, #32
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e093      	b.n	8002172 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800204a:	2304      	movs	r3, #4
 800204c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800204e:	f7ff f971 	bl	8001334 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002054:	e021      	b.n	800209a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205c:	d01d      	beq.n	800209a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800205e:	f7ff f969 	bl	8001334 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d302      	bcc.n	8002074 <HAL_ADC_PollForConversion+0xd0>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d112      	bne.n	800209a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	4013      	ands	r3, r2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10b      	bne.n	800209a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002086:	f043 0204 	orr.w	r2, r3, #4
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e06b      	b.n	8002172 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0d6      	beq.n	8002056 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff faa7 	bl	800160c <LL_ADC_REG_IsTriggerSourceSWStart>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01c      	beq.n	80020fe <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	7e5b      	ldrb	r3, [r3, #25]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d118      	bne.n	80020fe <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d111      	bne.n	80020fe <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d105      	bne.n	80020fe <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f6:	f043 0201 	orr.w	r2, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a1f      	ldr	r2, [pc, #124]	@ (8002180 <HAL_ADC_PollForConversion+0x1dc>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d002      	beq.n	800210e <HAL_ADC_PollForConversion+0x16a>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	e000      	b.n	8002110 <HAL_ADC_PollForConversion+0x16c>
 800210e:	4b1b      	ldr	r3, [pc, #108]	@ (800217c <HAL_ADC_PollForConversion+0x1d8>)
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6812      	ldr	r2, [r2, #0]
 8002114:	4293      	cmp	r3, r2
 8002116:	d008      	beq.n	800212a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d005      	beq.n	800212a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2b05      	cmp	r3, #5
 8002122:	d002      	beq.n	800212a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	2b09      	cmp	r3, #9
 8002128:	d104      	bne.n	8002134 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	61bb      	str	r3, [r7, #24]
 8002132:	e00c      	b.n	800214e <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a11      	ldr	r2, [pc, #68]	@ (8002180 <HAL_ADC_PollForConversion+0x1dc>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d002      	beq.n	8002144 <HAL_ADC_PollForConversion+0x1a0>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	e000      	b.n	8002146 <HAL_ADC_PollForConversion+0x1a2>
 8002144:	4b0d      	ldr	r3, [pc, #52]	@ (800217c <HAL_ADC_PollForConversion+0x1d8>)
 8002146:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	2b08      	cmp	r3, #8
 8002152:	d104      	bne.n	800215e <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2208      	movs	r2, #8
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	e008      	b.n	8002170 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d103      	bne.n	8002170 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	220c      	movs	r2, #12
 800216e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000
 8002180:	40022100 	.word	0x40022100
 8002184:	40022300 	.word	0x40022300
 8002188:	58026300 	.word	0x58026300

0800218c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b0a5      	sub	sp, #148	@ 0x94
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021c2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	4aa4      	ldr	r2, [pc, #656]	@ (800245c <HAL_ADC_ConfigChannel+0x2b4>)
 80021ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d102      	bne.n	80021dc <HAL_ADC_ConfigChannel+0x34>
 80021d6:	2302      	movs	r3, #2
 80021d8:	f000 bca2 	b.w	8002b20 <HAL_ADC_ConfigChannel+0x978>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fb99 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f040 8486 	bne.w	8002b02 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	db31      	blt.n	8002262 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a97      	ldr	r2, [pc, #604]	@ (8002460 <HAL_ADC_ConfigChannel+0x2b8>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d02c      	beq.n	8002262 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002210:	2b00      	cmp	r3, #0
 8002212:	d108      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x7e>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	0e9b      	lsrs	r3, r3, #26
 800221a:	f003 031f 	and.w	r3, r3, #31
 800221e:	2201      	movs	r2, #1
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	e016      	b.n	8002254 <HAL_ADC_ConfigChannel+0xac>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800222e:	fa93 f3a3 	rbit	r3, r3
 8002232:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002234:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002236:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002238:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800223e:	2320      	movs	r3, #32
 8002240:	e003      	b.n	800224a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8002242:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002244:	fab3 f383 	clz	r3, r3
 8002248:	b2db      	uxtb	r3, r3
 800224a:	f003 031f 	and.w	r3, r3, #31
 800224e:	2201      	movs	r2, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	6812      	ldr	r2, [r2, #0]
 8002258:	69d1      	ldr	r1, [r2, #28]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	430b      	orrs	r3, r1
 8002260:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6818      	ldr	r0, [r3, #0]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	6859      	ldr	r1, [r3, #4]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	461a      	mov	r2, r3
 8002270:	f7ff f9df 	bl	8001632 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fb51 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 800227e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fb72 	bl	8001970 <LL_ADC_INJ_IsConversionOngoing>
 800228c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002290:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002294:	2b00      	cmp	r3, #0
 8002296:	f040 824a 	bne.w	800272e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800229a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f040 8245 	bne.w	800272e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6818      	ldr	r0, [r3, #0]
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	6819      	ldr	r1, [r3, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	461a      	mov	r2, r3
 80022b2:	f7ff f9ea 	bl	800168a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a69      	ldr	r2, [pc, #420]	@ (8002460 <HAL_ADC_ConfigChannel+0x2b8>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d10d      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	695a      	ldr	r2, [r3, #20]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	08db      	lsrs	r3, r3, #3
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022da:	e032      	b.n	8002342 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80022dc:	4b61      	ldr	r3, [pc, #388]	@ (8002464 <HAL_ADC_ConfigChannel+0x2bc>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80022e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022e8:	d10b      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x15a>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	e01d      	b.n	800233e <HAL_ADC_ConfigChannel+0x196>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0310 	and.w	r3, r3, #16
 800230c:	2b00      	cmp	r3, #0
 800230e:	d10b      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x180>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	695a      	ldr	r2, [r3, #20]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	089b      	lsrs	r3, r3, #2
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	e00a      	b.n	800233e <HAL_ADC_ConfigChannel+0x196>
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	695a      	ldr	r2, [r3, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b04      	cmp	r3, #4
 8002348:	d048      	beq.n	80023dc <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6818      	ldr	r0, [r3, #0]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	6919      	ldr	r1, [r3, #16]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800235a:	f7ff f865 	bl	8001428 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a3f      	ldr	r2, [pc, #252]	@ (8002460 <HAL_ADC_ConfigChannel+0x2b8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d119      	bne.n	800239c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6818      	ldr	r0, [r3, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	6919      	ldr	r1, [r3, #16]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	461a      	mov	r2, r3
 8002376:	f7ff f8fd 	bl	8001574 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	6919      	ldr	r1, [r3, #16]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d102      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x1ea>
 800238c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002390:	e000      	b.n	8002394 <HAL_ADC_ConfigChannel+0x1ec>
 8002392:	2300      	movs	r3, #0
 8002394:	461a      	mov	r2, r3
 8002396:	f7ff f8cb 	bl	8001530 <LL_ADC_SetOffsetSaturation>
 800239a:	e1c8      	b.n	800272e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	6919      	ldr	r1, [r3, #16]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d102      	bne.n	80023b4 <HAL_ADC_ConfigChannel+0x20c>
 80023ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80023b2:	e000      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x20e>
 80023b4:	2300      	movs	r3, #0
 80023b6:	461a      	mov	r2, r3
 80023b8:	f7ff f898 	bl	80014ec <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6818      	ldr	r0, [r3, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	6919      	ldr	r1, [r3, #16]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	7e1b      	ldrb	r3, [r3, #24]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d102      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x22a>
 80023cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023d0:	e000      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x22c>
 80023d2:	2300      	movs	r3, #0
 80023d4:	461a      	mov	r2, r3
 80023d6:	f7ff f86f 	bl	80014b8 <LL_ADC_SetDataRightShift>
 80023da:	e1a8      	b.n	800272e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002460 <HAL_ADC_ConfigChannel+0x2b8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	f040 815b 	bne.w	800269e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2100      	movs	r1, #0
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff f84c 	bl	800148c <LL_ADC_GetOffsetChannel>
 80023f4:	4603      	mov	r3, r0
 80023f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10a      	bne.n	8002414 <HAL_ADC_ConfigChannel+0x26c>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2100      	movs	r1, #0
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff f841 	bl	800148c <LL_ADC_GetOffsetChannel>
 800240a:	4603      	mov	r3, r0
 800240c:	0e9b      	lsrs	r3, r3, #26
 800240e:	f003 021f 	and.w	r2, r3, #31
 8002412:	e017      	b.n	8002444 <HAL_ADC_ConfigChannel+0x29c>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2100      	movs	r1, #0
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff f836 	bl	800148c <LL_ADC_GetOffsetChannel>
 8002420:	4603      	mov	r3, r0
 8002422:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800242c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800242e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002436:	2320      	movs	r3, #32
 8002438:	e003      	b.n	8002442 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800243a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10b      	bne.n	8002468 <HAL_ADC_ConfigChannel+0x2c0>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	0e9b      	lsrs	r3, r3, #26
 8002456:	f003 031f 	and.w	r3, r3, #31
 800245a:	e017      	b.n	800248c <HAL_ADC_ConfigChannel+0x2e4>
 800245c:	47ff0000 	.word	0x47ff0000
 8002460:	58026000 	.word	0x58026000
 8002464:	5c001000 	.word	0x5c001000
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002470:	fa93 f3a3 	rbit	r3, r3
 8002474:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002476:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002478:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800247a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002480:	2320      	movs	r3, #32
 8002482:	e003      	b.n	800248c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002484:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	429a      	cmp	r2, r3
 800248e:	d106      	bne.n	800249e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2200      	movs	r2, #0
 8002496:	2100      	movs	r1, #0
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff f88d 	bl	80015b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2101      	movs	r1, #1
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fe fff1 	bl	800148c <LL_ADC_GetOffsetChannel>
 80024aa:	4603      	mov	r3, r0
 80024ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10a      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x322>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2101      	movs	r1, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7fe ffe6 	bl	800148c <LL_ADC_GetOffsetChannel>
 80024c0:	4603      	mov	r3, r0
 80024c2:	0e9b      	lsrs	r3, r3, #26
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	e017      	b.n	80024fa <HAL_ADC_ConfigChannel+0x352>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2101      	movs	r1, #1
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe ffdb 	bl	800148c <LL_ADC_GetOffsetChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024dc:	fa93 f3a3 	rbit	r3, r3
 80024e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80024e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80024e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d101      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 80024ec:	2320      	movs	r3, #32
 80024ee:	e003      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80024f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f2:	fab3 f383 	clz	r3, r3
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002502:	2b00      	cmp	r3, #0
 8002504:	d105      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x36a>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	0e9b      	lsrs	r3, r3, #26
 800250c:	f003 031f 	and.w	r3, r3, #31
 8002510:	e011      	b.n	8002536 <HAL_ADC_ConfigChannel+0x38e>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800251a:	fa93 f3a3 	rbit	r3, r3
 800251e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002522:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800252a:	2320      	movs	r3, #32
 800252c:	e003      	b.n	8002536 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800252e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002530:	fab3 f383 	clz	r3, r3
 8002534:	b2db      	uxtb	r3, r3
 8002536:	429a      	cmp	r2, r3
 8002538:	d106      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2200      	movs	r2, #0
 8002540:	2101      	movs	r1, #1
 8002542:	4618      	mov	r0, r3
 8002544:	f7ff f838 	bl	80015b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2102      	movs	r1, #2
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe ff9c 	bl	800148c <LL_ADC_GetOffsetChannel>
 8002554:	4603      	mov	r3, r0
 8002556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10a      	bne.n	8002574 <HAL_ADC_ConfigChannel+0x3cc>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2102      	movs	r1, #2
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe ff91 	bl	800148c <LL_ADC_GetOffsetChannel>
 800256a:	4603      	mov	r3, r0
 800256c:	0e9b      	lsrs	r3, r3, #26
 800256e:	f003 021f 	and.w	r2, r3, #31
 8002572:	e017      	b.n	80025a4 <HAL_ADC_ConfigChannel+0x3fc>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2102      	movs	r1, #2
 800257a:	4618      	mov	r0, r3
 800257c:	f7fe ff86 	bl	800148c <LL_ADC_GetOffsetChannel>
 8002580:	4603      	mov	r3, r0
 8002582:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800258c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800258e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002596:	2320      	movs	r3, #32
 8002598:	e003      	b.n	80025a2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800259a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800259c:	fab3 f383 	clz	r3, r3
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d105      	bne.n	80025bc <HAL_ADC_ConfigChannel+0x414>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	0e9b      	lsrs	r3, r3, #26
 80025b6:	f003 031f 	and.w	r3, r3, #31
 80025ba:	e011      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x438>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025c4:	fa93 f3a3 	rbit	r3, r3
 80025c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80025ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025cc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80025ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80025d4:	2320      	movs	r3, #32
 80025d6:	e003      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80025d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025da:	fab3 f383 	clz	r3, r3
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d106      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2200      	movs	r2, #0
 80025ea:	2102      	movs	r1, #2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe ffe3 	bl	80015b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2103      	movs	r1, #3
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe ff47 	bl	800148c <LL_ADC_GetOffsetChannel>
 80025fe:	4603      	mov	r3, r0
 8002600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10a      	bne.n	800261e <HAL_ADC_ConfigChannel+0x476>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2103      	movs	r1, #3
 800260e:	4618      	mov	r0, r3
 8002610:	f7fe ff3c 	bl	800148c <LL_ADC_GetOffsetChannel>
 8002614:	4603      	mov	r3, r0
 8002616:	0e9b      	lsrs	r3, r3, #26
 8002618:	f003 021f 	and.w	r2, r3, #31
 800261c:	e017      	b.n	800264e <HAL_ADC_ConfigChannel+0x4a6>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2103      	movs	r1, #3
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe ff31 	bl	800148c <LL_ADC_GetOffsetChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	fa93 f3a3 	rbit	r3, r3
 8002634:	61fb      	str	r3, [r7, #28]
  return result;
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002640:	2320      	movs	r3, #32
 8002642:	e003      	b.n	800264c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	fab3 f383 	clz	r3, r3
 800264a:	b2db      	uxtb	r3, r3
 800264c:	461a      	mov	r2, r3
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002656:	2b00      	cmp	r3, #0
 8002658:	d105      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x4be>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	0e9b      	lsrs	r3, r3, #26
 8002660:	f003 031f 	and.w	r3, r3, #31
 8002664:	e011      	b.n	800268a <HAL_ADC_ConfigChannel+0x4e2>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa93 f3a3 	rbit	r3, r3
 8002672:	613b      	str	r3, [r7, #16]
  return result;
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 800267e:	2320      	movs	r3, #32
 8002680:	e003      	b.n	800268a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	fab3 f383 	clz	r3, r3
 8002688:	b2db      	uxtb	r3, r3
 800268a:	429a      	cmp	r2, r3
 800268c:	d14f      	bne.n	800272e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2200      	movs	r2, #0
 8002694:	2103      	movs	r1, #3
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe ff8e 	bl	80015b8 <LL_ADC_SetOffsetState>
 800269c:	e047      	b.n	800272e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	069b      	lsls	r3, r3, #26
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d107      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80026c0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	069b      	lsls	r3, r3, #26
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d107      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80026e4:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	069b      	lsls	r3, r3, #26
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d107      	bne.n	800270a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002708:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002710:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	069b      	lsls	r3, r3, #26
 800271a:	429a      	cmp	r2, r3
 800271c:	d107      	bne.n	800272e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800272c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff f8a6 	bl	8001884 <LL_ADC_IsEnabled>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 81ea 	bne.w	8002b14 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6818      	ldr	r0, [r3, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	6819      	ldr	r1, [r3, #0]
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	461a      	mov	r2, r3
 800274e:	f7fe ffc7 	bl	80016e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	4a7a      	ldr	r2, [pc, #488]	@ (8002940 <HAL_ADC_ConfigChannel+0x798>)
 8002758:	4293      	cmp	r3, r2
 800275a:	f040 80e0 	bne.w	800291e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4977      	ldr	r1, [pc, #476]	@ (8002944 <HAL_ADC_ConfigChannel+0x79c>)
 8002768:	428b      	cmp	r3, r1
 800276a:	d147      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x654>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4975      	ldr	r1, [pc, #468]	@ (8002948 <HAL_ADC_ConfigChannel+0x7a0>)
 8002772:	428b      	cmp	r3, r1
 8002774:	d040      	beq.n	80027f8 <HAL_ADC_ConfigChannel+0x650>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4974      	ldr	r1, [pc, #464]	@ (800294c <HAL_ADC_ConfigChannel+0x7a4>)
 800277c:	428b      	cmp	r3, r1
 800277e:	d039      	beq.n	80027f4 <HAL_ADC_ConfigChannel+0x64c>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4972      	ldr	r1, [pc, #456]	@ (8002950 <HAL_ADC_ConfigChannel+0x7a8>)
 8002786:	428b      	cmp	r3, r1
 8002788:	d032      	beq.n	80027f0 <HAL_ADC_ConfigChannel+0x648>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4971      	ldr	r1, [pc, #452]	@ (8002954 <HAL_ADC_ConfigChannel+0x7ac>)
 8002790:	428b      	cmp	r3, r1
 8002792:	d02b      	beq.n	80027ec <HAL_ADC_ConfigChannel+0x644>
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	496f      	ldr	r1, [pc, #444]	@ (8002958 <HAL_ADC_ConfigChannel+0x7b0>)
 800279a:	428b      	cmp	r3, r1
 800279c:	d024      	beq.n	80027e8 <HAL_ADC_ConfigChannel+0x640>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	496e      	ldr	r1, [pc, #440]	@ (800295c <HAL_ADC_ConfigChannel+0x7b4>)
 80027a4:	428b      	cmp	r3, r1
 80027a6:	d01d      	beq.n	80027e4 <HAL_ADC_ConfigChannel+0x63c>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	496c      	ldr	r1, [pc, #432]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 80027ae:	428b      	cmp	r3, r1
 80027b0:	d016      	beq.n	80027e0 <HAL_ADC_ConfigChannel+0x638>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	496b      	ldr	r1, [pc, #428]	@ (8002964 <HAL_ADC_ConfigChannel+0x7bc>)
 80027b8:	428b      	cmp	r3, r1
 80027ba:	d00f      	beq.n	80027dc <HAL_ADC_ConfigChannel+0x634>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4969      	ldr	r1, [pc, #420]	@ (8002968 <HAL_ADC_ConfigChannel+0x7c0>)
 80027c2:	428b      	cmp	r3, r1
 80027c4:	d008      	beq.n	80027d8 <HAL_ADC_ConfigChannel+0x630>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4968      	ldr	r1, [pc, #416]	@ (800296c <HAL_ADC_ConfigChannel+0x7c4>)
 80027cc:	428b      	cmp	r3, r1
 80027ce:	d101      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x62c>
 80027d0:	4b67      	ldr	r3, [pc, #412]	@ (8002970 <HAL_ADC_ConfigChannel+0x7c8>)
 80027d2:	e0a0      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027d4:	2300      	movs	r3, #0
 80027d6:	e09e      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027d8:	4b66      	ldr	r3, [pc, #408]	@ (8002974 <HAL_ADC_ConfigChannel+0x7cc>)
 80027da:	e09c      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027dc:	4b66      	ldr	r3, [pc, #408]	@ (8002978 <HAL_ADC_ConfigChannel+0x7d0>)
 80027de:	e09a      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027e0:	4b60      	ldr	r3, [pc, #384]	@ (8002964 <HAL_ADC_ConfigChannel+0x7bc>)
 80027e2:	e098      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 80027e6:	e096      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027e8:	4b64      	ldr	r3, [pc, #400]	@ (800297c <HAL_ADC_ConfigChannel+0x7d4>)
 80027ea:	e094      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027ec:	4b64      	ldr	r3, [pc, #400]	@ (8002980 <HAL_ADC_ConfigChannel+0x7d8>)
 80027ee:	e092      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027f0:	4b64      	ldr	r3, [pc, #400]	@ (8002984 <HAL_ADC_ConfigChannel+0x7dc>)
 80027f2:	e090      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027f4:	4b64      	ldr	r3, [pc, #400]	@ (8002988 <HAL_ADC_ConfigChannel+0x7e0>)
 80027f6:	e08e      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027f8:	2301      	movs	r3, #1
 80027fa:	e08c      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4962      	ldr	r1, [pc, #392]	@ (800298c <HAL_ADC_ConfigChannel+0x7e4>)
 8002802:	428b      	cmp	r3, r1
 8002804:	d140      	bne.n	8002888 <HAL_ADC_ConfigChannel+0x6e0>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	494f      	ldr	r1, [pc, #316]	@ (8002948 <HAL_ADC_ConfigChannel+0x7a0>)
 800280c:	428b      	cmp	r3, r1
 800280e:	d039      	beq.n	8002884 <HAL_ADC_ConfigChannel+0x6dc>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	494d      	ldr	r1, [pc, #308]	@ (800294c <HAL_ADC_ConfigChannel+0x7a4>)
 8002816:	428b      	cmp	r3, r1
 8002818:	d032      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x6d8>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	494c      	ldr	r1, [pc, #304]	@ (8002950 <HAL_ADC_ConfigChannel+0x7a8>)
 8002820:	428b      	cmp	r3, r1
 8002822:	d02b      	beq.n	800287c <HAL_ADC_ConfigChannel+0x6d4>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	494a      	ldr	r1, [pc, #296]	@ (8002954 <HAL_ADC_ConfigChannel+0x7ac>)
 800282a:	428b      	cmp	r3, r1
 800282c:	d024      	beq.n	8002878 <HAL_ADC_ConfigChannel+0x6d0>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4949      	ldr	r1, [pc, #292]	@ (8002958 <HAL_ADC_ConfigChannel+0x7b0>)
 8002834:	428b      	cmp	r3, r1
 8002836:	d01d      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x6cc>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4947      	ldr	r1, [pc, #284]	@ (800295c <HAL_ADC_ConfigChannel+0x7b4>)
 800283e:	428b      	cmp	r3, r1
 8002840:	d016      	beq.n	8002870 <HAL_ADC_ConfigChannel+0x6c8>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4946      	ldr	r1, [pc, #280]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 8002848:	428b      	cmp	r3, r1
 800284a:	d00f      	beq.n	800286c <HAL_ADC_ConfigChannel+0x6c4>
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4944      	ldr	r1, [pc, #272]	@ (8002964 <HAL_ADC_ConfigChannel+0x7bc>)
 8002852:	428b      	cmp	r3, r1
 8002854:	d008      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x6c0>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4944      	ldr	r1, [pc, #272]	@ (800296c <HAL_ADC_ConfigChannel+0x7c4>)
 800285c:	428b      	cmp	r3, r1
 800285e:	d101      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x6bc>
 8002860:	4b43      	ldr	r3, [pc, #268]	@ (8002970 <HAL_ADC_ConfigChannel+0x7c8>)
 8002862:	e058      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002864:	2300      	movs	r3, #0
 8002866:	e056      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002868:	4b43      	ldr	r3, [pc, #268]	@ (8002978 <HAL_ADC_ConfigChannel+0x7d0>)
 800286a:	e054      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 800286c:	4b3d      	ldr	r3, [pc, #244]	@ (8002964 <HAL_ADC_ConfigChannel+0x7bc>)
 800286e:	e052      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002870:	4b3b      	ldr	r3, [pc, #236]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 8002872:	e050      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002874:	4b41      	ldr	r3, [pc, #260]	@ (800297c <HAL_ADC_ConfigChannel+0x7d4>)
 8002876:	e04e      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002878:	4b41      	ldr	r3, [pc, #260]	@ (8002980 <HAL_ADC_ConfigChannel+0x7d8>)
 800287a:	e04c      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 800287c:	4b41      	ldr	r3, [pc, #260]	@ (8002984 <HAL_ADC_ConfigChannel+0x7dc>)
 800287e:	e04a      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002880:	4b41      	ldr	r3, [pc, #260]	@ (8002988 <HAL_ADC_ConfigChannel+0x7e0>)
 8002882:	e048      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002884:	2301      	movs	r3, #1
 8002886:	e046      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4940      	ldr	r1, [pc, #256]	@ (8002990 <HAL_ADC_ConfigChannel+0x7e8>)
 800288e:	428b      	cmp	r3, r1
 8002890:	d140      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x76c>
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	492c      	ldr	r1, [pc, #176]	@ (8002948 <HAL_ADC_ConfigChannel+0x7a0>)
 8002898:	428b      	cmp	r3, r1
 800289a:	d039      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x768>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	492a      	ldr	r1, [pc, #168]	@ (800294c <HAL_ADC_ConfigChannel+0x7a4>)
 80028a2:	428b      	cmp	r3, r1
 80028a4:	d032      	beq.n	800290c <HAL_ADC_ConfigChannel+0x764>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4929      	ldr	r1, [pc, #164]	@ (8002950 <HAL_ADC_ConfigChannel+0x7a8>)
 80028ac:	428b      	cmp	r3, r1
 80028ae:	d02b      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x760>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4927      	ldr	r1, [pc, #156]	@ (8002954 <HAL_ADC_ConfigChannel+0x7ac>)
 80028b6:	428b      	cmp	r3, r1
 80028b8:	d024      	beq.n	8002904 <HAL_ADC_ConfigChannel+0x75c>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4926      	ldr	r1, [pc, #152]	@ (8002958 <HAL_ADC_ConfigChannel+0x7b0>)
 80028c0:	428b      	cmp	r3, r1
 80028c2:	d01d      	beq.n	8002900 <HAL_ADC_ConfigChannel+0x758>
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4924      	ldr	r1, [pc, #144]	@ (800295c <HAL_ADC_ConfigChannel+0x7b4>)
 80028ca:	428b      	cmp	r3, r1
 80028cc:	d016      	beq.n	80028fc <HAL_ADC_ConfigChannel+0x754>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4923      	ldr	r1, [pc, #140]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 80028d4:	428b      	cmp	r3, r1
 80028d6:	d00f      	beq.n	80028f8 <HAL_ADC_ConfigChannel+0x750>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4926      	ldr	r1, [pc, #152]	@ (8002978 <HAL_ADC_ConfigChannel+0x7d0>)
 80028de:	428b      	cmp	r3, r1
 80028e0:	d008      	beq.n	80028f4 <HAL_ADC_ConfigChannel+0x74c>
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	492b      	ldr	r1, [pc, #172]	@ (8002994 <HAL_ADC_ConfigChannel+0x7ec>)
 80028e8:	428b      	cmp	r3, r1
 80028ea:	d101      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x748>
 80028ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <HAL_ADC_ConfigChannel+0x7f0>)
 80028ee:	e012      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80028f0:	2300      	movs	r3, #0
 80028f2:	e010      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80028f4:	4b27      	ldr	r3, [pc, #156]	@ (8002994 <HAL_ADC_ConfigChannel+0x7ec>)
 80028f6:	e00e      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80028f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002964 <HAL_ADC_ConfigChannel+0x7bc>)
 80028fa:	e00c      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 80028fc:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <HAL_ADC_ConfigChannel+0x7b8>)
 80028fe:	e00a      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002900:	4b1e      	ldr	r3, [pc, #120]	@ (800297c <HAL_ADC_ConfigChannel+0x7d4>)
 8002902:	e008      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002904:	4b1e      	ldr	r3, [pc, #120]	@ (8002980 <HAL_ADC_ConfigChannel+0x7d8>)
 8002906:	e006      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002908:	4b1e      	ldr	r3, [pc, #120]	@ (8002984 <HAL_ADC_ConfigChannel+0x7dc>)
 800290a:	e004      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 800290c:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <HAL_ADC_ConfigChannel+0x7e0>)
 800290e:	e002      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_ADC_ConfigChannel+0x76e>
 8002914:	2300      	movs	r3, #0
 8002916:	4619      	mov	r1, r3
 8002918:	4610      	mov	r0, r2
 800291a:	f7fe fd4b 	bl	80013b4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f280 80f6 	bge.w	8002b14 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a05      	ldr	r2, [pc, #20]	@ (8002944 <HAL_ADC_ConfigChannel+0x79c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d004      	beq.n	800293c <HAL_ADC_ConfigChannel+0x794>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a15      	ldr	r2, [pc, #84]	@ (800298c <HAL_ADC_ConfigChannel+0x7e4>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d131      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x7f8>
 800293c:	4b17      	ldr	r3, [pc, #92]	@ (800299c <HAL_ADC_ConfigChannel+0x7f4>)
 800293e:	e030      	b.n	80029a2 <HAL_ADC_ConfigChannel+0x7fa>
 8002940:	47ff0000 	.word	0x47ff0000
 8002944:	40022000 	.word	0x40022000
 8002948:	04300002 	.word	0x04300002
 800294c:	08600004 	.word	0x08600004
 8002950:	0c900008 	.word	0x0c900008
 8002954:	10c00010 	.word	0x10c00010
 8002958:	14f00020 	.word	0x14f00020
 800295c:	2a000400 	.word	0x2a000400
 8002960:	2e300800 	.word	0x2e300800
 8002964:	32601000 	.word	0x32601000
 8002968:	43210000 	.word	0x43210000
 800296c:	4b840000 	.word	0x4b840000
 8002970:	4fb80000 	.word	0x4fb80000
 8002974:	47520000 	.word	0x47520000
 8002978:	36902000 	.word	0x36902000
 800297c:	25b00200 	.word	0x25b00200
 8002980:	21800100 	.word	0x21800100
 8002984:	1d500080 	.word	0x1d500080
 8002988:	19200040 	.word	0x19200040
 800298c:	40022100 	.word	0x40022100
 8002990:	58026000 	.word	0x58026000
 8002994:	3ac04000 	.word	0x3ac04000
 8002998:	3ef08000 	.word	0x3ef08000
 800299c:	40022300 	.word	0x40022300
 80029a0:	4b61      	ldr	r3, [pc, #388]	@ (8002b28 <HAL_ADC_ConfigChannel+0x980>)
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fcf8 	bl	8001398 <LL_ADC_GetCommonPathInternalCh>
 80029a8:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a5f      	ldr	r2, [pc, #380]	@ (8002b2c <HAL_ADC_ConfigChannel+0x984>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d004      	beq.n	80029be <HAL_ADC_ConfigChannel+0x816>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a5d      	ldr	r2, [pc, #372]	@ (8002b30 <HAL_ADC_ConfigChannel+0x988>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d10e      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x834>
 80029be:	485b      	ldr	r0, [pc, #364]	@ (8002b2c <HAL_ADC_ConfigChannel+0x984>)
 80029c0:	f7fe ff60 	bl	8001884 <LL_ADC_IsEnabled>
 80029c4:	4604      	mov	r4, r0
 80029c6:	485a      	ldr	r0, [pc, #360]	@ (8002b30 <HAL_ADC_ConfigChannel+0x988>)
 80029c8:	f7fe ff5c 	bl	8001884 <LL_ADC_IsEnabled>
 80029cc:	4603      	mov	r3, r0
 80029ce:	4323      	orrs	r3, r4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf0c      	ite	eq
 80029d4:	2301      	moveq	r3, #1
 80029d6:	2300      	movne	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	e008      	b.n	80029ee <HAL_ADC_ConfigChannel+0x846>
 80029dc:	4855      	ldr	r0, [pc, #340]	@ (8002b34 <HAL_ADC_ConfigChannel+0x98c>)
 80029de:	f7fe ff51 	bl	8001884 <LL_ADC_IsEnabled>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bf0c      	ite	eq
 80029e8:	2301      	moveq	r3, #1
 80029ea:	2300      	movne	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d07d      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a50      	ldr	r2, [pc, #320]	@ (8002b38 <HAL_ADC_ConfigChannel+0x990>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d130      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x8b6>
 80029fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d12b      	bne.n	8002a5e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b34 <HAL_ADC_ConfigChannel+0x98c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	f040 8081 	bne.w	8002b14 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a45      	ldr	r2, [pc, #276]	@ (8002b2c <HAL_ADC_ConfigChannel+0x984>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d004      	beq.n	8002a26 <HAL_ADC_ConfigChannel+0x87e>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a43      	ldr	r2, [pc, #268]	@ (8002b30 <HAL_ADC_ConfigChannel+0x988>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x882>
 8002a26:	4a45      	ldr	r2, [pc, #276]	@ (8002b3c <HAL_ADC_ConfigChannel+0x994>)
 8002a28:	e000      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x884>
 8002a2a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b28 <HAL_ADC_ConfigChannel+0x980>)
 8002a2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a2e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a32:	4619      	mov	r1, r3
 8002a34:	4610      	mov	r0, r2
 8002a36:	f7fe fc9c 	bl	8001372 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a3a:	4b41      	ldr	r3, [pc, #260]	@ (8002b40 <HAL_ADC_ConfigChannel+0x998>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	099b      	lsrs	r3, r3, #6
 8002a40:	4a40      	ldr	r2, [pc, #256]	@ (8002b44 <HAL_ADC_ConfigChannel+0x99c>)
 8002a42:	fba2 2303 	umull	r2, r3, r2, r3
 8002a46:	099b      	lsrs	r3, r3, #6
 8002a48:	3301      	adds	r3, #1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002a4e:	e002      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f9      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a5c:	e05a      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a39      	ldr	r2, [pc, #228]	@ (8002b48 <HAL_ADC_ConfigChannel+0x9a0>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d11e      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x8fe>
 8002a68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d119      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a2f      	ldr	r2, [pc, #188]	@ (8002b34 <HAL_ADC_ConfigChannel+0x98c>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d14b      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a2a      	ldr	r2, [pc, #168]	@ (8002b2c <HAL_ADC_ConfigChannel+0x984>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d004      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0x8e8>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a29      	ldr	r2, [pc, #164]	@ (8002b30 <HAL_ADC_ConfigChannel+0x988>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d101      	bne.n	8002a94 <HAL_ADC_ConfigChannel+0x8ec>
 8002a90:	4a2a      	ldr	r2, [pc, #168]	@ (8002b3c <HAL_ADC_ConfigChannel+0x994>)
 8002a92:	e000      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x8ee>
 8002a94:	4a24      	ldr	r2, [pc, #144]	@ (8002b28 <HAL_ADC_ConfigChannel+0x980>)
 8002a96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4610      	mov	r0, r2
 8002aa0:	f7fe fc67 	bl	8001372 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa4:	e036      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a28      	ldr	r2, [pc, #160]	@ (8002b4c <HAL_ADC_ConfigChannel+0x9a4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d131      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
 8002ab0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d12c      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <HAL_ADC_ConfigChannel+0x98c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d127      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a18      	ldr	r2, [pc, #96]	@ (8002b2c <HAL_ADC_ConfigChannel+0x984>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d004      	beq.n	8002ad8 <HAL_ADC_ConfigChannel+0x930>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a17      	ldr	r2, [pc, #92]	@ (8002b30 <HAL_ADC_ConfigChannel+0x988>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x934>
 8002ad8:	4a18      	ldr	r2, [pc, #96]	@ (8002b3c <HAL_ADC_ConfigChannel+0x994>)
 8002ada:	e000      	b.n	8002ade <HAL_ADC_ConfigChannel+0x936>
 8002adc:	4a12      	ldr	r2, [pc, #72]	@ (8002b28 <HAL_ADC_ConfigChannel+0x980>)
 8002ade:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ae0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	f7fe fc43 	bl	8001372 <LL_ADC_SetCommonPathInternalCh>
 8002aec:	e012      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af2:	f043 0220 	orr.w	r2, r3, #32
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002b00:	e008      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b06:	f043 0220 	orr.w	r2, r3, #32
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002b1c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3794      	adds	r7, #148	@ 0x94
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd90      	pop	{r4, r7, pc}
 8002b28:	58026300 	.word	0x58026300
 8002b2c:	40022000 	.word	0x40022000
 8002b30:	40022100 	.word	0x40022100
 8002b34:	58026000 	.word	0x58026000
 8002b38:	c7520000 	.word	0xc7520000
 8002b3c:	40022300 	.word	0x40022300
 8002b40:	2400000c 	.word	0x2400000c
 8002b44:	053e2d63 	.word	0x053e2d63
 8002b48:	c3210000 	.word	0xc3210000
 8002b4c:	cb840000 	.word	0xcb840000

08002b50 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe feda 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 8002b6c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe fefc 	bl	8001970 <LL_ADC_INJ_IsConversionOngoing>
 8002b78:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d103      	bne.n	8002b88 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 8098 	beq.w	8002cb8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d02a      	beq.n	8002bec <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7e5b      	ldrb	r3, [r3, #25]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d126      	bne.n	8002bec <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7e1b      	ldrb	r3, [r3, #24]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d122      	bne.n	8002bec <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002baa:	e014      	b.n	8002bd6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	4a45      	ldr	r2, [pc, #276]	@ (8002cc4 <ADC_ConversionStop+0x174>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d90d      	bls.n	8002bd0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb8:	f043 0210 	orr.w	r2, r3, #16
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bc4:	f043 0201 	orr.w	r2, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e074      	b.n	8002cba <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be0:	2b40      	cmp	r3, #64	@ 0x40
 8002be2:	d1e3      	bne.n	8002bac <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2240      	movs	r2, #64	@ 0x40
 8002bea:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d014      	beq.n	8002c1c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fe fe92 	bl	8001920 <LL_ADC_REG_IsConversionOngoing>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00c      	beq.n	8002c1c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fe fe4f 	bl	80018aa <LL_ADC_IsDisableOngoing>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d104      	bne.n	8002c1c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fe fe6e 	bl	80018f8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d014      	beq.n	8002c4c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe fea2 	bl	8001970 <LL_ADC_INJ_IsConversionOngoing>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00c      	beq.n	8002c4c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fe fe37 	bl	80018aa <LL_ADC_IsDisableOngoing>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d104      	bne.n	8002c4c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe fe7e 	bl	8001948 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d005      	beq.n	8002c5e <ADC_ConversionStop+0x10e>
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d105      	bne.n	8002c64 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002c58:	230c      	movs	r3, #12
 8002c5a:	617b      	str	r3, [r7, #20]
        break;
 8002c5c:	e005      	b.n	8002c6a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002c5e:	2308      	movs	r3, #8
 8002c60:	617b      	str	r3, [r7, #20]
        break;
 8002c62:	e002      	b.n	8002c6a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002c64:	2304      	movs	r3, #4
 8002c66:	617b      	str	r3, [r7, #20]
        break;
 8002c68:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002c6a:	f7fe fb63 	bl	8001334 <HAL_GetTick>
 8002c6e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c70:	e01b      	b.n	8002caa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002c72:	f7fe fb5f 	bl	8001334 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b05      	cmp	r3, #5
 8002c7e:	d914      	bls.n	8002caa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00d      	beq.n	8002caa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c92:	f043 0210 	orr.w	r2, r3, #16
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c9e:	f043 0201 	orr.w	r2, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e007      	b.n	8002cba <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1dc      	bne.n	8002c72 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3720      	adds	r7, #32
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	000cdbff 	.word	0x000cdbff

08002cc8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe fdd5 	bl	8001884 <LL_ADC_IsEnabled>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d16e      	bne.n	8002dbe <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	4b38      	ldr	r3, [pc, #224]	@ (8002dc8 <ADC_Enable+0x100>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00d      	beq.n	8002d0a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf2:	f043 0210 	orr.w	r2, r3, #16
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cfe:	f043 0201 	orr.w	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e05a      	b.n	8002dc0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fe fd90 	bl	8001834 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d14:	f7fe fb0e 	bl	8001334 <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8002dcc <ADC_Enable+0x104>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d004      	beq.n	8002d2e <ADC_Enable+0x66>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a29      	ldr	r2, [pc, #164]	@ (8002dd0 <ADC_Enable+0x108>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d101      	bne.n	8002d32 <ADC_Enable+0x6a>
 8002d2e:	4b29      	ldr	r3, [pc, #164]	@ (8002dd4 <ADC_Enable+0x10c>)
 8002d30:	e000      	b.n	8002d34 <ADC_Enable+0x6c>
 8002d32:	4b29      	ldr	r3, [pc, #164]	@ (8002dd8 <ADC_Enable+0x110>)
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fd13 	bl	8001760 <LL_ADC_GetMultimode>
 8002d3a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a23      	ldr	r2, [pc, #140]	@ (8002dd0 <ADC_Enable+0x108>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d002      	beq.n	8002d4c <ADC_Enable+0x84>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	e000      	b.n	8002d4e <ADC_Enable+0x86>
 8002d4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dcc <ADC_Enable+0x104>)
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d02c      	beq.n	8002db0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d130      	bne.n	8002dbe <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d5c:	e028      	b.n	8002db0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fe fd8e 	bl	8001884 <LL_ADC_IsEnabled>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d104      	bne.n	8002d78 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fe fd5e 	bl	8001834 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d78:	f7fe fadc 	bl	8001334 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d914      	bls.n	8002db0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d00d      	beq.n	8002db0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d98:	f043 0210 	orr.w	r2, r3, #16
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002da4:	f043 0201 	orr.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e007      	b.n	8002dc0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d1cf      	bne.n	8002d5e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	8000003f 	.word	0x8000003f
 8002dcc:	40022000 	.word	0x40022000
 8002dd0:	40022100 	.word	0x40022100
 8002dd4:	40022300 	.word	0x40022300
 8002dd8:	58026300 	.word	0x58026300

08002ddc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fd5e 	bl	80018aa <LL_ADC_IsDisableOngoing>
 8002dee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fd45 	bl	8001884 <LL_ADC_IsEnabled>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d047      	beq.n	8002e90 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d144      	bne.n	8002e90 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 030d 	and.w	r3, r3, #13
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d10c      	bne.n	8002e2e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe fd1f 	bl	800185c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2203      	movs	r2, #3
 8002e24:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e26:	f7fe fa85 	bl	8001334 <HAL_GetTick>
 8002e2a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e2c:	e029      	b.n	8002e82 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e32:	f043 0210 	orr.w	r2, r3, #16
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e3e:	f043 0201 	orr.w	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e023      	b.n	8002e92 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e4a:	f7fe fa73 	bl	8001334 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d914      	bls.n	8002e82 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00d      	beq.n	8002e82 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e6a:	f043 0210 	orr.w	r2, r3, #16
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e76:	f043 0201 	orr.w	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e007      	b.n	8002e92 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1dc      	bne.n	8002e4a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a6c      	ldr	r2, [pc, #432]	@ (800305c <ADC_ConfigureBoostMode+0x1c0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d004      	beq.n	8002eb8 <ADC_ConfigureBoostMode+0x1c>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a6b      	ldr	r2, [pc, #428]	@ (8003060 <ADC_ConfigureBoostMode+0x1c4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d109      	bne.n	8002ecc <ADC_ConfigureBoostMode+0x30>
 8002eb8:	4b6a      	ldr	r3, [pc, #424]	@ (8003064 <ADC_ConfigureBoostMode+0x1c8>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	bf14      	ite	ne
 8002ec4:	2301      	movne	r3, #1
 8002ec6:	2300      	moveq	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	e008      	b.n	8002ede <ADC_ConfigureBoostMode+0x42>
 8002ecc:	4b66      	ldr	r3, [pc, #408]	@ (8003068 <ADC_ConfigureBoostMode+0x1cc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	bf14      	ite	ne
 8002ed8:	2301      	movne	r3, #1
 8002eda:	2300      	moveq	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d01c      	beq.n	8002f1c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002ee2:	f001 fc19 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8002ee6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ef0:	d010      	beq.n	8002f14 <ADC_ConfigureBoostMode+0x78>
 8002ef2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ef6:	d873      	bhi.n	8002fe0 <ADC_ConfigureBoostMode+0x144>
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efc:	d002      	beq.n	8002f04 <ADC_ConfigureBoostMode+0x68>
 8002efe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f02:	d16d      	bne.n	8002fe0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	0c1b      	lsrs	r3, r3, #16
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f10:	60fb      	str	r3, [r7, #12]
        break;
 8002f12:	e068      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	089b      	lsrs	r3, r3, #2
 8002f18:	60fb      	str	r3, [r7, #12]
        break;
 8002f1a:	e064      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002f1c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002f20:	f04f 0100 	mov.w	r1, #0
 8002f24:	f002 fdf4 	bl	8005b10 <HAL_RCCEx_GetPeriphCLKFreq>
 8002f28:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f32:	d051      	beq.n	8002fd8 <ADC_ConfigureBoostMode+0x13c>
 8002f34:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f38:	d854      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f3a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f3e:	d047      	beq.n	8002fd0 <ADC_ConfigureBoostMode+0x134>
 8002f40:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f44:	d84e      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f46:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f4a:	d03d      	beq.n	8002fc8 <ADC_ConfigureBoostMode+0x12c>
 8002f4c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f50:	d848      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f56:	d033      	beq.n	8002fc0 <ADC_ConfigureBoostMode+0x124>
 8002f58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f5c:	d842      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f5e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002f62:	d029      	beq.n	8002fb8 <ADC_ConfigureBoostMode+0x11c>
 8002f64:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002f68:	d83c      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f6a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002f6e:	d01a      	beq.n	8002fa6 <ADC_ConfigureBoostMode+0x10a>
 8002f70:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002f74:	d836      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f76:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002f7a:	d014      	beq.n	8002fa6 <ADC_ConfigureBoostMode+0x10a>
 8002f7c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002f80:	d830      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f86:	d00e      	beq.n	8002fa6 <ADC_ConfigureBoostMode+0x10a>
 8002f88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f8c:	d82a      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f8e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002f92:	d008      	beq.n	8002fa6 <ADC_ConfigureBoostMode+0x10a>
 8002f94:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002f98:	d824      	bhi.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
 8002f9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f9e:	d002      	beq.n	8002fa6 <ADC_ConfigureBoostMode+0x10a>
 8002fa0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002fa4:	d11e      	bne.n	8002fe4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	0c9b      	lsrs	r3, r3, #18
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb4:	60fb      	str	r3, [r7, #12]
        break;
 8002fb6:	e016      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	60fb      	str	r3, [r7, #12]
        break;
 8002fbe:	e012      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	60fb      	str	r3, [r7, #12]
        break;
 8002fc6:	e00e      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	099b      	lsrs	r3, r3, #6
 8002fcc:	60fb      	str	r3, [r7, #12]
        break;
 8002fce:	e00a      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	09db      	lsrs	r3, r3, #7
 8002fd4:	60fb      	str	r3, [r7, #12]
        break;
 8002fd6:	e006      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0a1b      	lsrs	r3, r3, #8
 8002fdc:	60fb      	str	r3, [r7, #12]
        break;
 8002fde:	e002      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002fe0:	bf00      	nop
 8002fe2:	e000      	b.n	8002fe6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002fe4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	085b      	lsrs	r3, r3, #1
 8002fea:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4a1f      	ldr	r2, [pc, #124]	@ (800306c <ADC_ConfigureBoostMode+0x1d0>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d808      	bhi.n	8003006 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003002:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003004:	e025      	b.n	8003052 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	4a19      	ldr	r2, [pc, #100]	@ (8003070 <ADC_ConfigureBoostMode+0x1d4>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d80a      	bhi.n	8003024 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003020:	609a      	str	r2, [r3, #8]
}
 8003022:	e016      	b.n	8003052 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4a13      	ldr	r2, [pc, #76]	@ (8003074 <ADC_ConfigureBoostMode+0x1d8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d80a      	bhi.n	8003042 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800303e:	609a      	str	r2, [r3, #8]
}
 8003040:	e007      	b.n	8003052 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003050:	609a      	str	r2, [r3, #8]
}
 8003052:	bf00      	nop
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40022000 	.word	0x40022000
 8003060:	40022100 	.word	0x40022100
 8003064:	40022300 	.word	0x40022300
 8003068:	58026300 	.word	0x58026300
 800306c:	005f5e10 	.word	0x005f5e10
 8003070:	00bebc20 	.word	0x00bebc20
 8003074:	017d7840 	.word	0x017d7840

08003078 <LL_ADC_IsEnabled>:
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <LL_ADC_IsEnabled+0x18>
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <LL_ADC_IsEnabled+0x1a>
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LL_ADC_REG_IsConversionOngoing>:
{
 800309e:	b480      	push	{r7}
 80030a0:	b083      	sub	sp, #12
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 0304 	and.w	r3, r3, #4
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	d101      	bne.n	80030b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80030b2:	2301      	movs	r3, #1
 80030b4:	e000      	b.n	80030b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80030c4:	b590      	push	{r4, r7, lr}
 80030c6:	b0a3      	sub	sp, #140	@ 0x8c
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80030de:	2302      	movs	r3, #2
 80030e0:	e0c1      	b.n	8003266 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80030ea:	2300      	movs	r3, #0
 80030ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80030ee:	2300      	movs	r3, #0
 80030f0:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d102      	bne.n	8003102 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030fc:	4b5d      	ldr	r3, [pc, #372]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	e001      	b.n	8003106 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10b      	bne.n	8003124 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003110:	f043 0220 	orr.w	r2, r3, #32
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0a0      	b.n	8003266 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff ffb9 	bl	800309e <LL_ADC_REG_IsConversionOngoing>
 800312c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff ffb2 	bl	800309e <LL_ADC_REG_IsConversionOngoing>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	f040 8081 	bne.w	8003244 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003142:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003146:	2b00      	cmp	r3, #0
 8003148:	d17c      	bne.n	8003244 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a48      	ldr	r2, [pc, #288]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d004      	beq.n	800315e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a46      	ldr	r2, [pc, #280]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d101      	bne.n	8003162 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800315e:	4b46      	ldr	r3, [pc, #280]	@ (8003278 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003160:	e000      	b.n	8003164 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003162:	4b46      	ldr	r3, [pc, #280]	@ (800327c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003164:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d039      	beq.n	80031e2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800316e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	431a      	orrs	r2, r3
 800317c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800317e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a3a      	ldr	r2, [pc, #232]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d004      	beq.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a39      	ldr	r2, [pc, #228]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d10e      	bne.n	80031b2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003194:	4836      	ldr	r0, [pc, #216]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003196:	f7ff ff6f 	bl	8003078 <LL_ADC_IsEnabled>
 800319a:	4604      	mov	r4, r0
 800319c:	4835      	ldr	r0, [pc, #212]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800319e:	f7ff ff6b 	bl	8003078 <LL_ADC_IsEnabled>
 80031a2:	4603      	mov	r3, r0
 80031a4:	4323      	orrs	r3, r4
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	bf0c      	ite	eq
 80031aa:	2301      	moveq	r3, #1
 80031ac:	2300      	movne	r3, #0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	e008      	b.n	80031c4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80031b2:	4833      	ldr	r0, [pc, #204]	@ (8003280 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80031b4:	f7ff ff60 	bl	8003078 <LL_ADC_IsEnabled>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	bf0c      	ite	eq
 80031be:	2301      	moveq	r3, #1
 80031c0:	2300      	movne	r3, #0
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d047      	beq.n	8003258 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80031c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003284 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	6811      	ldr	r1, [r2, #0]
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	6892      	ldr	r2, [r2, #8]
 80031d8:	430a      	orrs	r2, r1
 80031da:	431a      	orrs	r2, r3
 80031dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031de:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031e0:	e03a      	b.n	8003258 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80031e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031ec:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d004      	beq.n	8003202 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10e      	bne.n	8003220 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003202:	481b      	ldr	r0, [pc, #108]	@ (8003270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003204:	f7ff ff38 	bl	8003078 <LL_ADC_IsEnabled>
 8003208:	4604      	mov	r4, r0
 800320a:	481a      	ldr	r0, [pc, #104]	@ (8003274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800320c:	f7ff ff34 	bl	8003078 <LL_ADC_IsEnabled>
 8003210:	4603      	mov	r3, r0
 8003212:	4323      	orrs	r3, r4
 8003214:	2b00      	cmp	r3, #0
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	e008      	b.n	8003232 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003220:	4817      	ldr	r0, [pc, #92]	@ (8003280 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003222:	f7ff ff29 	bl	8003078 <LL_ADC_IsEnabled>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d010      	beq.n	8003258 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003236:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	4b12      	ldr	r3, [pc, #72]	@ (8003284 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800323c:	4013      	ands	r3, r2
 800323e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003240:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003242:	e009      	b.n	8003258 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003248:	f043 0220 	orr.w	r2, r3, #32
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003256:	e000      	b.n	800325a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003258:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003262:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003266:	4618      	mov	r0, r3
 8003268:	378c      	adds	r7, #140	@ 0x8c
 800326a:	46bd      	mov	sp, r7
 800326c:	bd90      	pop	{r4, r7, pc}
 800326e:	bf00      	nop
 8003270:	40022000 	.word	0x40022000
 8003274:	40022100 	.word	0x40022100
 8003278:	40022300 	.word	0x40022300
 800327c:	58026300 	.word	0x58026300
 8003280:	58026000 	.word	0x58026000
 8003284:	fffff0e0 	.word	0xfffff0e0

08003288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003298:	4b0b      	ldr	r3, [pc, #44]	@ (80032c8 <__NVIC_SetPriorityGrouping+0x40>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032a4:	4013      	ands	r3, r2
 80032a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80032b0:	4b06      	ldr	r3, [pc, #24]	@ (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b6:	4a04      	ldr	r2, [pc, #16]	@ (80032c8 <__NVIC_SetPriorityGrouping+0x40>)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	60d3      	str	r3, [r2, #12]
}
 80032bc:	bf00      	nop
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000ed00 	.word	0xe000ed00
 80032cc:	05fa0000 	.word	0x05fa0000

080032d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d4:	4b04      	ldr	r3, [pc, #16]	@ (80032e8 <__NVIC_GetPriorityGrouping+0x18>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0307 	and.w	r3, r3, #7
}
 80032de:	4618      	mov	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	6039      	str	r1, [r7, #0]
 80032f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80032f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	db0a      	blt.n	8003316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	b2da      	uxtb	r2, r3
 8003304:	490c      	ldr	r1, [pc, #48]	@ (8003338 <__NVIC_SetPriority+0x4c>)
 8003306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800330a:	0112      	lsls	r2, r2, #4
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	440b      	add	r3, r1
 8003310:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003314:	e00a      	b.n	800332c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4908      	ldr	r1, [pc, #32]	@ (800333c <__NVIC_SetPriority+0x50>)
 800331c:	88fb      	ldrh	r3, [r7, #6]
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	3b04      	subs	r3, #4
 8003324:	0112      	lsls	r2, r2, #4
 8003326:	b2d2      	uxtb	r2, r2
 8003328:	440b      	add	r3, r1
 800332a:	761a      	strb	r2, [r3, #24]
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	e000e100 	.word	0xe000e100
 800333c:	e000ed00 	.word	0xe000ed00

08003340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003340:	b480      	push	{r7}
 8003342:	b089      	sub	sp, #36	@ 0x24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 0307 	and.w	r3, r3, #7
 8003352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	f1c3 0307 	rsb	r3, r3, #7
 800335a:	2b04      	cmp	r3, #4
 800335c:	bf28      	it	cs
 800335e:	2304      	movcs	r3, #4
 8003360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	3304      	adds	r3, #4
 8003366:	2b06      	cmp	r3, #6
 8003368:	d902      	bls.n	8003370 <NVIC_EncodePriority+0x30>
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3b03      	subs	r3, #3
 800336e:	e000      	b.n	8003372 <NVIC_EncodePriority+0x32>
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003374:	f04f 32ff 	mov.w	r2, #4294967295
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43da      	mvns	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	401a      	ands	r2, r3
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003388:	f04f 31ff 	mov.w	r1, #4294967295
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	fa01 f303 	lsl.w	r3, r1, r3
 8003392:	43d9      	mvns	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003398:	4313      	orrs	r3, r2
         );
}
 800339a:	4618      	mov	r0, r3
 800339c:	3724      	adds	r7, #36	@ 0x24
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3b01      	subs	r3, #1
 80033b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b8:	d301      	bcc.n	80033be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ba:	2301      	movs	r3, #1
 80033bc:	e00f      	b.n	80033de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033be:	4a0a      	ldr	r2, [pc, #40]	@ (80033e8 <SysTick_Config+0x40>)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033c6:	210f      	movs	r1, #15
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	f7ff ff8e 	bl	80032ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <SysTick_Config+0x40>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033d6:	4b04      	ldr	r3, [pc, #16]	@ (80033e8 <SysTick_Config+0x40>)
 80033d8:	2207      	movs	r2, #7
 80033da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	e000e010 	.word	0xe000e010

080033ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7ff ff47 	bl	8003288 <__NVIC_SetPriorityGrouping>
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b086      	sub	sp, #24
 8003406:	af00      	add	r7, sp, #0
 8003408:	4603      	mov	r3, r0
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
 800340e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003410:	f7ff ff5e 	bl	80032d0 <__NVIC_GetPriorityGrouping>
 8003414:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	68b9      	ldr	r1, [r7, #8]
 800341a:	6978      	ldr	r0, [r7, #20]
 800341c:	f7ff ff90 	bl	8003340 <NVIC_EncodePriority>
 8003420:	4602      	mov	r2, r0
 8003422:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003426:	4611      	mov	r1, r2
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff ff5f 	bl	80032ec <__NVIC_SetPriority>
}
 800342e:	bf00      	nop
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b082      	sub	sp, #8
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff ffb2 	bl	80033a8 <SysTick_Config>
 8003444:	4603      	mov	r3, r0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003454:	f3bf 8f5f 	dmb	sy
}
 8003458:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800345a:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <HAL_MPU_Disable+0x28>)
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	4a06      	ldr	r2, [pc, #24]	@ (8003478 <HAL_MPU_Disable+0x28>)
 8003460:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003464:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003466:	4b05      	ldr	r3, [pc, #20]	@ (800347c <HAL_MPU_Disable+0x2c>)
 8003468:	2200      	movs	r2, #0
 800346a:	605a      	str	r2, [r3, #4]
}
 800346c:	bf00      	nop
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	e000ed00 	.word	0xe000ed00
 800347c:	e000ed90 	.word	0xe000ed90

08003480 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003488:	4a0b      	ldr	r2, [pc, #44]	@ (80034b8 <HAL_MPU_Enable+0x38>)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003492:	4b0a      	ldr	r3, [pc, #40]	@ (80034bc <HAL_MPU_Enable+0x3c>)
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	4a09      	ldr	r2, [pc, #36]	@ (80034bc <HAL_MPU_Enable+0x3c>)
 8003498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800349e:	f3bf 8f4f 	dsb	sy
}
 80034a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80034a4:	f3bf 8f6f 	isb	sy
}
 80034a8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80034aa:	bf00      	nop
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	e000ed90 	.word	0xe000ed90
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	785a      	ldrb	r2, [r3, #1]
 80034cc:	4b1b      	ldr	r3, [pc, #108]	@ (800353c <HAL_MPU_ConfigRegion+0x7c>)
 80034ce:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80034d0:	4b1a      	ldr	r3, [pc, #104]	@ (800353c <HAL_MPU_ConfigRegion+0x7c>)
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_MPU_ConfigRegion+0x7c>)
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80034dc:	4a17      	ldr	r2, [pc, #92]	@ (800353c <HAL_MPU_ConfigRegion+0x7c>)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	7b1b      	ldrb	r3, [r3, #12]
 80034e8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	7adb      	ldrb	r3, [r3, #11]
 80034ee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	7a9b      	ldrb	r3, [r3, #10]
 80034f6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80034f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	7b5b      	ldrb	r3, [r3, #13]
 80034fe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003500:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	7b9b      	ldrb	r3, [r3, #14]
 8003506:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003508:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	7bdb      	ldrb	r3, [r3, #15]
 800350e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003510:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7a5b      	ldrb	r3, [r3, #9]
 8003516:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003518:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	7a1b      	ldrb	r3, [r3, #8]
 800351e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003520:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	7812      	ldrb	r2, [r2, #0]
 8003526:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003528:	4a04      	ldr	r2, [pc, #16]	@ (800353c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800352a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800352c:	6113      	str	r3, [r2, #16]
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	e000ed90 	.word	0xe000ed90

08003540 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003540:	b480      	push	{r7}
 8003542:	b089      	sub	sp, #36	@ 0x24
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800354e:	4b86      	ldr	r3, [pc, #536]	@ (8003768 <HAL_GPIO_Init+0x228>)
 8003550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003552:	e18c      	b.n	800386e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2101      	movs	r1, #1
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 817e 	beq.w	8003868 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d005      	beq.n	8003584 <HAL_GPIO_Init+0x44>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d130      	bne.n	80035e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	2203      	movs	r2, #3
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ba:	2201      	movs	r2, #1
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4013      	ands	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	091b      	lsrs	r3, r3, #4
 80035d0:	f003 0201 	and.w	r2, r3, #1
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d017      	beq.n	8003622 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	2203      	movs	r2, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d123      	bne.n	8003676 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	08da      	lsrs	r2, r3, #3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3208      	adds	r2, #8
 8003636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	220f      	movs	r2, #15
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691a      	ldr	r2, [r3, #16]
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4313      	orrs	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	08da      	lsrs	r2, r3, #3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3208      	adds	r2, #8
 8003670:	69b9      	ldr	r1, [r7, #24]
 8003672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	2203      	movs	r2, #3
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4013      	ands	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0203 	and.w	r2, r3, #3
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 80d8 	beq.w	8003868 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b8:	4b2c      	ldr	r3, [pc, #176]	@ (800376c <HAL_GPIO_Init+0x22c>)
 80036ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036be:	4a2b      	ldr	r2, [pc, #172]	@ (800376c <HAL_GPIO_Init+0x22c>)
 80036c0:	f043 0302 	orr.w	r3, r3, #2
 80036c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80036c8:	4b28      	ldr	r3, [pc, #160]	@ (800376c <HAL_GPIO_Init+0x22c>)
 80036ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	60fb      	str	r3, [r7, #12]
 80036d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d6:	4a26      	ldr	r2, [pc, #152]	@ (8003770 <HAL_GPIO_Init+0x230>)
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	089b      	lsrs	r3, r3, #2
 80036dc:	3302      	adds	r3, #2
 80036de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	220f      	movs	r2, #15
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003774 <HAL_GPIO_Init+0x234>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d04a      	beq.n	8003798 <HAL_GPIO_Init+0x258>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a1c      	ldr	r2, [pc, #112]	@ (8003778 <HAL_GPIO_Init+0x238>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d02b      	beq.n	8003762 <HAL_GPIO_Init+0x222>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a1b      	ldr	r2, [pc, #108]	@ (800377c <HAL_GPIO_Init+0x23c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d025      	beq.n	800375e <HAL_GPIO_Init+0x21e>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a1a      	ldr	r2, [pc, #104]	@ (8003780 <HAL_GPIO_Init+0x240>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01f      	beq.n	800375a <HAL_GPIO_Init+0x21a>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a19      	ldr	r2, [pc, #100]	@ (8003784 <HAL_GPIO_Init+0x244>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d019      	beq.n	8003756 <HAL_GPIO_Init+0x216>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a18      	ldr	r2, [pc, #96]	@ (8003788 <HAL_GPIO_Init+0x248>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d013      	beq.n	8003752 <HAL_GPIO_Init+0x212>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a17      	ldr	r2, [pc, #92]	@ (800378c <HAL_GPIO_Init+0x24c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00d      	beq.n	800374e <HAL_GPIO_Init+0x20e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a16      	ldr	r2, [pc, #88]	@ (8003790 <HAL_GPIO_Init+0x250>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d007      	beq.n	800374a <HAL_GPIO_Init+0x20a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a15      	ldr	r2, [pc, #84]	@ (8003794 <HAL_GPIO_Init+0x254>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d101      	bne.n	8003746 <HAL_GPIO_Init+0x206>
 8003742:	2309      	movs	r3, #9
 8003744:	e029      	b.n	800379a <HAL_GPIO_Init+0x25a>
 8003746:	230a      	movs	r3, #10
 8003748:	e027      	b.n	800379a <HAL_GPIO_Init+0x25a>
 800374a:	2307      	movs	r3, #7
 800374c:	e025      	b.n	800379a <HAL_GPIO_Init+0x25a>
 800374e:	2306      	movs	r3, #6
 8003750:	e023      	b.n	800379a <HAL_GPIO_Init+0x25a>
 8003752:	2305      	movs	r3, #5
 8003754:	e021      	b.n	800379a <HAL_GPIO_Init+0x25a>
 8003756:	2304      	movs	r3, #4
 8003758:	e01f      	b.n	800379a <HAL_GPIO_Init+0x25a>
 800375a:	2303      	movs	r3, #3
 800375c:	e01d      	b.n	800379a <HAL_GPIO_Init+0x25a>
 800375e:	2302      	movs	r3, #2
 8003760:	e01b      	b.n	800379a <HAL_GPIO_Init+0x25a>
 8003762:	2301      	movs	r3, #1
 8003764:	e019      	b.n	800379a <HAL_GPIO_Init+0x25a>
 8003766:	bf00      	nop
 8003768:	58000080 	.word	0x58000080
 800376c:	58024400 	.word	0x58024400
 8003770:	58000400 	.word	0x58000400
 8003774:	58020000 	.word	0x58020000
 8003778:	58020400 	.word	0x58020400
 800377c:	58020800 	.word	0x58020800
 8003780:	58020c00 	.word	0x58020c00
 8003784:	58021000 	.word	0x58021000
 8003788:	58021400 	.word	0x58021400
 800378c:	58021800 	.word	0x58021800
 8003790:	58021c00 	.word	0x58021c00
 8003794:	58022400 	.word	0x58022400
 8003798:	2300      	movs	r3, #0
 800379a:	69fa      	ldr	r2, [r7, #28]
 800379c:	f002 0203 	and.w	r2, r2, #3
 80037a0:	0092      	lsls	r2, r2, #2
 80037a2:	4093      	lsls	r3, r2
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037aa:	4938      	ldr	r1, [pc, #224]	@ (800388c <HAL_GPIO_Init+0x34c>)
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	089b      	lsrs	r3, r3, #2
 80037b0:	3302      	adds	r3, #2
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	43db      	mvns	r3, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4013      	ands	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80037de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80037e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800380c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	43db      	mvns	r3, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4013      	ands	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	4313      	orrs	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	3301      	adds	r3, #1
 800386c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f ae6b 	bne.w	8003554 <HAL_GPIO_Init+0x14>
  }
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	3724      	adds	r7, #36	@ 0x24
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	58000400 	.word	0x58000400

08003890 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003898:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <HAL_PWREx_ConfigSupply+0x70>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d00a      	beq.n	80038ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80038a4:	4b16      	ldr	r3, [pc, #88]	@ (8003900 <HAL_PWREx_ConfigSupply+0x70>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d001      	beq.n	80038b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e01f      	b.n	80038f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e01d      	b.n	80038f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80038ba:	4b11      	ldr	r3, [pc, #68]	@ (8003900 <HAL_PWREx_ConfigSupply+0x70>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f023 0207 	bic.w	r2, r3, #7
 80038c2:	490f      	ldr	r1, [pc, #60]	@ (8003900 <HAL_PWREx_ConfigSupply+0x70>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80038ca:	f7fd fd33 	bl	8001334 <HAL_GetTick>
 80038ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80038d0:	e009      	b.n	80038e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80038d2:	f7fd fd2f 	bl	8001334 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038e0:	d901      	bls.n	80038e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e007      	b.n	80038f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80038e6:	4b06      	ldr	r3, [pc, #24]	@ (8003900 <HAL_PWREx_ConfigSupply+0x70>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f2:	d1ee      	bne.n	80038d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	58024800 	.word	0x58024800

08003904 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b08c      	sub	sp, #48	@ 0x30
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e3c8      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8087 	beq.w	8003a32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003924:	4b88      	ldr	r3, [pc, #544]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800392c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800392e:	4b86      	ldr	r3, [pc, #536]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003932:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003936:	2b10      	cmp	r3, #16
 8003938:	d007      	beq.n	800394a <HAL_RCC_OscConfig+0x46>
 800393a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393c:	2b18      	cmp	r3, #24
 800393e:	d110      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
 8003940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d10b      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d06c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x12c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d168      	bne.n	8003a30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e3a2      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800396a:	d106      	bne.n	800397a <HAL_RCC_OscConfig+0x76>
 800396c:	4b76      	ldr	r3, [pc, #472]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a75      	ldr	r2, [pc, #468]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e02e      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x98>
 8003982:	4b71      	ldr	r3, [pc, #452]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a70      	ldr	r2, [pc, #448]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b6e      	ldr	r3, [pc, #440]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a6d      	ldr	r2, [pc, #436]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003994:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e01d      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0xbc>
 80039a6:	4b68      	ldr	r3, [pc, #416]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a67      	ldr	r2, [pc, #412]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b65      	ldr	r3, [pc, #404]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a64      	ldr	r2, [pc, #400]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 80039c0:	4b61      	ldr	r3, [pc, #388]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a60      	ldr	r2, [pc, #384]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d013      	beq.n	8003a08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fd fca8 	bl	8001334 <HAL_GetTick>
 80039e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7fd fca4 	bl	8001334 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	@ 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e356      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039fa:	4b53      	ldr	r3, [pc, #332]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0xe4>
 8003a06:	e014      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a08:	f7fd fc94 	bl	8001334 <HAL_GetTick>
 8003a0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a10:	f7fd fc90 	bl	8001334 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	@ 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e342      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a22:	4b49      	ldr	r3, [pc, #292]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x10c>
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 808c 	beq.w	8003b58 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a40:	4b41      	ldr	r3, [pc, #260]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a48:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <HAL_RCC_OscConfig+0x162>
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	2b18      	cmp	r3, #24
 8003a5a:	d137      	bne.n	8003acc <HAL_RCC_OscConfig+0x1c8>
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d132      	bne.n	8003acc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a66:	4b38      	ldr	r3, [pc, #224]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0304 	and.w	r3, r3, #4
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d005      	beq.n	8003a7e <HAL_RCC_OscConfig+0x17a>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e314      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a7e:	4b32      	ldr	r3, [pc, #200]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f023 0219 	bic.w	r2, r3, #25
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	492f      	ldr	r1, [pc, #188]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fd fc50 	bl	8001334 <HAL_GetTick>
 8003a94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a98:	f7fd fc4c 	bl	8001334 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e2fe      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003aaa:	4b27      	ldr	r3, [pc, #156]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0304 	and.w	r3, r3, #4
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab6:	4b24      	ldr	r3, [pc, #144]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	061b      	lsls	r3, r3, #24
 8003ac4:	4920      	ldr	r1, [pc, #128]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aca:	e045      	b.n	8003b58 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d026      	beq.n	8003b22 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f023 0219 	bic.w	r2, r3, #25
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	4919      	ldr	r1, [pc, #100]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae6:	f7fd fc25 	bl	8001334 <HAL_GetTick>
 8003aea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003aec:	e008      	b.n	8003b00 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aee:	f7fd fc21 	bl	8001334 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e2d3      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b00:	4b11      	ldr	r3, [pc, #68]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0304 	and.w	r3, r3, #4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0f0      	beq.n	8003aee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	061b      	lsls	r3, r3, #24
 8003b1a:	490b      	ldr	r1, [pc, #44]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]
 8003b20:	e01a      	b.n	8003b58 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b22:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a08      	ldr	r2, [pc, #32]	@ (8003b48 <HAL_RCC_OscConfig+0x244>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2e:	f7fd fc01 	bl	8001334 <HAL_GetTick>
 8003b32:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b34:	e00a      	b.n	8003b4c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b36:	f7fd fbfd 	bl	8001334 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d903      	bls.n	8003b4c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e2af      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
 8003b48:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b4c:	4b96      	ldr	r3, [pc, #600]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1ee      	bne.n	8003b36 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d06a      	beq.n	8003c3a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b64:	4b90      	ldr	r3, [pc, #576]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b6c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b6e:	4b8e      	ldr	r3, [pc, #568]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b72:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d007      	beq.n	8003b8a <HAL_RCC_OscConfig+0x286>
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	2b18      	cmp	r3, #24
 8003b7e:	d11b      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x2b4>
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d116      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003b8a:	4b87      	ldr	r3, [pc, #540]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d005      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x29e>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	2b80      	cmp	r3, #128	@ 0x80
 8003b9c:	d001      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e282      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ba2:	4b81      	ldr	r3, [pc, #516]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	061b      	lsls	r3, r3, #24
 8003bb0:	497d      	ldr	r1, [pc, #500]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003bb6:	e040      	b.n	8003c3a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d023      	beq.n	8003c08 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003bc0:	4b79      	ldr	r3, [pc, #484]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a78      	ldr	r2, [pc, #480]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003bc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fd fbb2 	bl	8001334 <HAL_GetTick>
 8003bd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003bd4:	f7fd fbae 	bl	8001334 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e260      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003be6:	4b70      	ldr	r3, [pc, #448]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003bf2:	4b6d      	ldr	r3, [pc, #436]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	061b      	lsls	r3, r3, #24
 8003c00:	4969      	ldr	r1, [pc, #420]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	60cb      	str	r3, [r1, #12]
 8003c06:	e018      	b.n	8003c3a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003c08:	4b67      	ldr	r3, [pc, #412]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a66      	ldr	r2, [pc, #408]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fd fb8e 	bl	8001334 <HAL_GetTick>
 8003c18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003c1c:	f7fd fb8a 	bl	8001334 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e23c      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c2e:	4b5e      	ldr	r3, [pc, #376]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f0      	bne.n	8003c1c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0308 	and.w	r3, r3, #8
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d036      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d019      	beq.n	8003c82 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c4e:	4b56      	ldr	r3, [pc, #344]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c52:	4a55      	ldr	r2, [pc, #340]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5a:	f7fd fb6b 	bl	8001334 <HAL_GetTick>
 8003c5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c60:	e008      	b.n	8003c74 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c62:	f7fd fb67 	bl	8001334 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e219      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c74:	4b4c      	ldr	r3, [pc, #304]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0f0      	beq.n	8003c62 <HAL_RCC_OscConfig+0x35e>
 8003c80:	e018      	b.n	8003cb4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c82:	4b49      	ldr	r3, [pc, #292]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c86:	4a48      	ldr	r2, [pc, #288]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8e:	f7fd fb51 	bl	8001334 <HAL_GetTick>
 8003c92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c96:	f7fd fb4d 	bl	8001334 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e1ff      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1f0      	bne.n	8003c96 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0320 	and.w	r3, r3, #32
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d036      	beq.n	8003d2e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d019      	beq.n	8003cfc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cc8:	4b37      	ldr	r3, [pc, #220]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a36      	ldr	r2, [pc, #216]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003cce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003cd2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003cd4:	f7fd fb2e 	bl	8001334 <HAL_GetTick>
 8003cd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cdc:	f7fd fb2a 	bl	8001334 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e1dc      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003cee:	4b2e      	ldr	r3, [pc, #184]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d0f0      	beq.n	8003cdc <HAL_RCC_OscConfig+0x3d8>
 8003cfa:	e018      	b.n	8003d2e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a29      	ldr	r2, [pc, #164]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d06:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d08:	f7fd fb14 	bl	8001334 <HAL_GetTick>
 8003d0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d10:	f7fd fb10 	bl	8001334 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e1c2      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003d22:	4b21      	ldr	r3, [pc, #132]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1f0      	bne.n	8003d10 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 8086 	beq.w	8003e48 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dac <HAL_RCC_OscConfig+0x4a8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a1a      	ldr	r2, [pc, #104]	@ (8003dac <HAL_RCC_OscConfig+0x4a8>)
 8003d42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d48:	f7fd faf4 	bl	8001334 <HAL_GetTick>
 8003d4c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d50:	f7fd faf0 	bl	8001334 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b64      	cmp	r3, #100	@ 0x64
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e1a2      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d62:	4b12      	ldr	r3, [pc, #72]	@ (8003dac <HAL_RCC_OscConfig+0x4a8>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d106      	bne.n	8003d84 <HAL_RCC_OscConfig+0x480>
 8003d76:	4b0c      	ldr	r3, [pc, #48]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d7c:	f043 0301 	orr.w	r3, r3, #1
 8003d80:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d82:	e032      	b.n	8003dea <HAL_RCC_OscConfig+0x4e6>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d111      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4ac>
 8003d8c:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d90:	4a05      	ldr	r2, [pc, #20]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d92:	f023 0301 	bic.w	r3, r3, #1
 8003d96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d98:	4b03      	ldr	r3, [pc, #12]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d9c:	4a02      	ldr	r2, [pc, #8]	@ (8003da8 <HAL_RCC_OscConfig+0x4a4>)
 8003d9e:	f023 0304 	bic.w	r3, r3, #4
 8003da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003da4:	e021      	b.n	8003dea <HAL_RCC_OscConfig+0x4e6>
 8003da6:	bf00      	nop
 8003da8:	58024400 	.word	0x58024400
 8003dac:	58024800 	.word	0x58024800
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	2b05      	cmp	r3, #5
 8003db6:	d10c      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x4ce>
 8003db8:	4b83      	ldr	r3, [pc, #524]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dbc:	4a82      	ldr	r2, [pc, #520]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dbe:	f043 0304 	orr.w	r3, r3, #4
 8003dc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dc4:	4b80      	ldr	r3, [pc, #512]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc8:	4a7f      	ldr	r2, [pc, #508]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dca:	f043 0301 	orr.w	r3, r3, #1
 8003dce:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dd0:	e00b      	b.n	8003dea <HAL_RCC_OscConfig+0x4e6>
 8003dd2:	4b7d      	ldr	r3, [pc, #500]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd6:	4a7c      	ldr	r2, [pc, #496]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003dd8:	f023 0301 	bic.w	r3, r3, #1
 8003ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dde:	4b7a      	ldr	r3, [pc, #488]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de2:	4a79      	ldr	r2, [pc, #484]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003de4:	f023 0304 	bic.w	r3, r3, #4
 8003de8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d015      	beq.n	8003e1e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df2:	f7fd fa9f 	bl	8001334 <HAL_GetTick>
 8003df6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003df8:	e00a      	b.n	8003e10 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dfa:	f7fd fa9b 	bl	8001334 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e14b      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e10:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0ee      	beq.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
 8003e1c:	e014      	b.n	8003e48 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1e:	f7fd fa89 	bl	8001334 <HAL_GetTick>
 8003e22:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e24:	e00a      	b.n	8003e3c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e26:	f7fd fa85 	bl	8001334 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e135      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e3c:	4b62      	ldr	r3, [pc, #392]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1ee      	bne.n	8003e26 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 812a 	beq.w	80040a6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003e52:	4b5d      	ldr	r3, [pc, #372]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e5a:	2b18      	cmp	r3, #24
 8003e5c:	f000 80ba 	beq.w	8003fd4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	f040 8095 	bne.w	8003f94 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6a:	4b57      	ldr	r3, [pc, #348]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a56      	ldr	r2, [pc, #344]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e76:	f7fd fa5d 	bl	8001334 <HAL_GetTick>
 8003e7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e7e:	f7fd fa59 	bl	8001334 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e10b      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e90:	4b4d      	ldr	r3, [pc, #308]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1f0      	bne.n	8003e7e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e9c:	4b4a      	ldr	r3, [pc, #296]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003e9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ea0:	4b4a      	ldr	r3, [pc, #296]	@ (8003fcc <HAL_RCC_OscConfig+0x6c8>)
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003eac:	0112      	lsls	r2, r2, #4
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	4945      	ldr	r1, [pc, #276]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	628b      	str	r3, [r1, #40]	@ 0x28
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	025b      	lsls	r3, r3, #9
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	041b      	lsls	r3, r3, #16
 8003ed4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	061b      	lsls	r3, r3, #24
 8003ee2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003ee6:	4938      	ldr	r1, [pc, #224]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003eec:	4b36      	ldr	r3, [pc, #216]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef0:	4a35      	ldr	r2, [pc, #212]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003ef2:	f023 0301 	bic.w	r3, r3, #1
 8003ef6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ef8:	4b33      	ldr	r3, [pc, #204]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003efc:	4b34      	ldr	r3, [pc, #208]	@ (8003fd0 <HAL_RCC_OscConfig+0x6cc>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f04:	00d2      	lsls	r2, r2, #3
 8003f06:	4930      	ldr	r1, [pc, #192]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f10:	f023 020c 	bic.w	r2, r3, #12
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	492b      	ldr	r1, [pc, #172]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f22:	f023 0202 	bic.w	r2, r3, #2
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	4927      	ldr	r1, [pc, #156]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003f30:	4b25      	ldr	r3, [pc, #148]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f34:	4a24      	ldr	r2, [pc, #144]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f3c:	4b22      	ldr	r3, [pc, #136]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f40:	4a21      	ldr	r2, [pc, #132]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003f48:	4b1f      	ldr	r3, [pc, #124]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003f54:	4b1c      	ldr	r3, [pc, #112]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f58:	4a1b      	ldr	r2, [pc, #108]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f5a:	f043 0301 	orr.w	r3, r3, #1
 8003f5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f60:	4b19      	ldr	r3, [pc, #100]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6c:	f7fd f9e2 	bl	8001334 <HAL_GetTick>
 8003f70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f74:	f7fd f9de 	bl	8001334 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e090      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f86:	4b10      	ldr	r3, [pc, #64]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCC_OscConfig+0x670>
 8003f92:	e088      	b.n	80040a6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f94:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a0b      	ldr	r2, [pc, #44]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003f9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa0:	f7fd f9c8 	bl	8001334 <HAL_GetTick>
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa8:	f7fd f9c4 	bl	8001334 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e076      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fba:	4b03      	ldr	r3, [pc, #12]	@ (8003fc8 <HAL_RCC_OscConfig+0x6c4>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x6a4>
 8003fc6:	e06e      	b.n	80040a6 <HAL_RCC_OscConfig+0x7a2>
 8003fc8:	58024400 	.word	0x58024400
 8003fcc:	fffffc0c 	.word	0xfffffc0c
 8003fd0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003fd4:	4b36      	ldr	r3, [pc, #216]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003fda:	4b35      	ldr	r3, [pc, #212]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fde:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d031      	beq.n	800404c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	f003 0203 	and.w	r2, r3, #3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d12a      	bne.n	800404c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	091b      	lsrs	r3, r3, #4
 8003ffa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	429a      	cmp	r2, r3
 8004004:	d122      	bne.n	800404c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004010:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004012:	429a      	cmp	r2, r3
 8004014:	d11a      	bne.n	800404c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	0a5b      	lsrs	r3, r3, #9
 800401a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004022:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004024:	429a      	cmp	r2, r3
 8004026:	d111      	bne.n	800404c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	0c1b      	lsrs	r3, r3, #16
 800402c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004036:	429a      	cmp	r2, r3
 8004038:	d108      	bne.n	800404c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	0e1b      	lsrs	r3, r3, #24
 800403e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004046:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004048:	429a      	cmp	r2, r3
 800404a:	d001      	beq.n	8004050 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e02b      	b.n	80040a8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004050:	4b17      	ldr	r3, [pc, #92]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8004052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004054:	08db      	lsrs	r3, r3, #3
 8004056:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800405a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	429a      	cmp	r2, r3
 8004064:	d01f      	beq.n	80040a6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004066:	4b12      	ldr	r3, [pc, #72]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8004068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406a:	4a11      	ldr	r2, [pc, #68]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004072:	f7fd f95f 	bl	8001334 <HAL_GetTick>
 8004076:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004078:	bf00      	nop
 800407a:	f7fd f95b 	bl	8001334 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004082:	4293      	cmp	r3, r2
 8004084:	d0f9      	beq.n	800407a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004086:	4b0a      	ldr	r3, [pc, #40]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8004088:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800408a:	4b0a      	ldr	r3, [pc, #40]	@ (80040b4 <HAL_RCC_OscConfig+0x7b0>)
 800408c:	4013      	ands	r3, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004092:	00d2      	lsls	r2, r2, #3
 8004094:	4906      	ldr	r1, [pc, #24]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 8004096:	4313      	orrs	r3, r2
 8004098:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800409a:	4b05      	ldr	r3, [pc, #20]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 800409c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409e:	4a04      	ldr	r2, [pc, #16]	@ (80040b0 <HAL_RCC_OscConfig+0x7ac>)
 80040a0:	f043 0301 	orr.w	r3, r3, #1
 80040a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3730      	adds	r7, #48	@ 0x30
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	58024400 	.word	0x58024400
 80040b4:	ffff0007 	.word	0xffff0007

080040b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e19c      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040cc:	4b8a      	ldr	r3, [pc, #552]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 030f 	and.w	r3, r3, #15
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d910      	bls.n	80040fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040da:	4b87      	ldr	r3, [pc, #540]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f023 020f 	bic.w	r2, r3, #15
 80040e2:	4985      	ldr	r1, [pc, #532]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ea:	4b83      	ldr	r3, [pc, #524]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 030f 	and.w	r3, r3, #15
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d001      	beq.n	80040fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e184      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d010      	beq.n	800412a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	4b7b      	ldr	r3, [pc, #492]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004114:	429a      	cmp	r2, r3
 8004116:	d908      	bls.n	800412a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004118:	4b78      	ldr	r3, [pc, #480]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	4975      	ldr	r1, [pc, #468]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004126:	4313      	orrs	r3, r2
 8004128:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b00      	cmp	r3, #0
 8004134:	d010      	beq.n	8004158 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695a      	ldr	r2, [r3, #20]
 800413a:	4b70      	ldr	r3, [pc, #448]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004142:	429a      	cmp	r2, r3
 8004144:	d908      	bls.n	8004158 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004146:	4b6d      	ldr	r3, [pc, #436]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	496a      	ldr	r1, [pc, #424]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004154:	4313      	orrs	r3, r2
 8004156:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b00      	cmp	r3, #0
 8004162:	d010      	beq.n	8004186 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	699a      	ldr	r2, [r3, #24]
 8004168:	4b64      	ldr	r3, [pc, #400]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004170:	429a      	cmp	r2, r3
 8004172:	d908      	bls.n	8004186 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004174:	4b61      	ldr	r3, [pc, #388]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	495e      	ldr	r1, [pc, #376]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004182:	4313      	orrs	r3, r2
 8004184:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0320 	and.w	r3, r3, #32
 800418e:	2b00      	cmp	r3, #0
 8004190:	d010      	beq.n	80041b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69da      	ldr	r2, [r3, #28]
 8004196:	4b59      	ldr	r3, [pc, #356]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800419e:	429a      	cmp	r2, r3
 80041a0:	d908      	bls.n	80041b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80041a2:	4b56      	ldr	r3, [pc, #344]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	4953      	ldr	r1, [pc, #332]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d010      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68da      	ldr	r2, [r3, #12]
 80041c4:	4b4d      	ldr	r3, [pc, #308]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	f003 030f 	and.w	r3, r3, #15
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d908      	bls.n	80041e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d0:	4b4a      	ldr	r3, [pc, #296]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	f023 020f 	bic.w	r2, r3, #15
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	4947      	ldr	r1, [pc, #284]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d055      	beq.n	800429a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80041ee:	4b43      	ldr	r3, [pc, #268]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	4940      	ldr	r1, [pc, #256]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d107      	bne.n	8004218 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004208:	4b3c      	ldr	r3, [pc, #240]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d121      	bne.n	8004258 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0f6      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b03      	cmp	r3, #3
 800421e:	d107      	bne.n	8004230 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004220:	4b36      	ldr	r3, [pc, #216]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d115      	bne.n	8004258 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e0ea      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d107      	bne.n	8004248 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004238:	4b30      	ldr	r3, [pc, #192]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004240:	2b00      	cmp	r3, #0
 8004242:	d109      	bne.n	8004258 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0de      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004248:	4b2c      	ldr	r3, [pc, #176]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e0d6      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004258:	4b28      	ldr	r3, [pc, #160]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	f023 0207 	bic.w	r2, r3, #7
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	4925      	ldr	r1, [pc, #148]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 8004266:	4313      	orrs	r3, r2
 8004268:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800426a:	f7fd f863 	bl	8001334 <HAL_GetTick>
 800426e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004270:	e00a      	b.n	8004288 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004272:	f7fd f85f 	bl	8001334 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004280:	4293      	cmp	r3, r2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e0be      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004288:	4b1c      	ldr	r3, [pc, #112]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	429a      	cmp	r2, r3
 8004298:	d1eb      	bne.n	8004272 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d010      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d208      	bcs.n	80042c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042b6:	4b11      	ldr	r3, [pc, #68]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	f023 020f 	bic.w	r2, r3, #15
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	490e      	ldr	r1, [pc, #56]	@ (80042fc <HAL_RCC_ClockConfig+0x244>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042c8:	4b0b      	ldr	r3, [pc, #44]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 030f 	and.w	r3, r3, #15
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d214      	bcs.n	8004300 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d6:	4b08      	ldr	r3, [pc, #32]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f023 020f 	bic.w	r2, r3, #15
 80042de:	4906      	ldr	r1, [pc, #24]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042e6:	4b04      	ldr	r3, [pc, #16]	@ (80042f8 <HAL_RCC_ClockConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d005      	beq.n	8004300 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e086      	b.n	8004406 <HAL_RCC_ClockConfig+0x34e>
 80042f8:	52002000 	.word	0x52002000
 80042fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	d010      	beq.n	800432e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	4b3f      	ldr	r3, [pc, #252]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004318:	429a      	cmp	r2, r3
 800431a:	d208      	bcs.n	800432e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800431c:	4b3c      	ldr	r3, [pc, #240]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	4939      	ldr	r1, [pc, #228]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800432a:	4313      	orrs	r3, r2
 800432c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d010      	beq.n	800435c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	4b34      	ldr	r3, [pc, #208]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004346:	429a      	cmp	r2, r3
 8004348:	d208      	bcs.n	800435c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800434a:	4b31      	ldr	r3, [pc, #196]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	492e      	ldr	r1, [pc, #184]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 8004358:	4313      	orrs	r3, r2
 800435a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0310 	and.w	r3, r3, #16
 8004364:	2b00      	cmp	r3, #0
 8004366:	d010      	beq.n	800438a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	699a      	ldr	r2, [r3, #24]
 800436c:	4b28      	ldr	r3, [pc, #160]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004374:	429a      	cmp	r2, r3
 8004376:	d208      	bcs.n	800438a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004378:	4b25      	ldr	r3, [pc, #148]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	4922      	ldr	r1, [pc, #136]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 8004386:	4313      	orrs	r3, r2
 8004388:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0320 	and.w	r3, r3, #32
 8004392:	2b00      	cmp	r3, #0
 8004394:	d010      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69da      	ldr	r2, [r3, #28]
 800439a:	4b1d      	ldr	r3, [pc, #116]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d208      	bcs.n	80043b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80043a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	4917      	ldr	r1, [pc, #92]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80043b8:	f000 f834 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b14      	ldr	r3, [pc, #80]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	f003 030f 	and.w	r3, r3, #15
 80043c8:	4912      	ldr	r1, [pc, #72]	@ (8004414 <HAL_RCC_ClockConfig+0x35c>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa22 f303 	lsr.w	r3, r2, r3
 80043d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80043d6:	4b0e      	ldr	r3, [pc, #56]	@ (8004410 <HAL_RCC_ClockConfig+0x358>)
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	f003 030f 	and.w	r3, r3, #15
 80043de:	4a0d      	ldr	r2, [pc, #52]	@ (8004414 <HAL_RCC_ClockConfig+0x35c>)
 80043e0:	5cd3      	ldrb	r3, [r2, r3]
 80043e2:	f003 031f 	and.w	r3, r3, #31
 80043e6:	693a      	ldr	r2, [r7, #16]
 80043e8:	fa22 f303 	lsr.w	r3, r2, r3
 80043ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004418 <HAL_RCC_ClockConfig+0x360>)
 80043ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043f0:	4a0a      	ldr	r2, [pc, #40]	@ (800441c <HAL_RCC_ClockConfig+0x364>)
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80043f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004420 <HAL_RCC_ClockConfig+0x368>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fc ff50 	bl	80012a0 <HAL_InitTick>
 8004400:	4603      	mov	r3, r0
 8004402:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004404:	7bfb      	ldrb	r3, [r7, #15]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	58024400 	.word	0x58024400
 8004414:	0800acb4 	.word	0x0800acb4
 8004418:	24000010 	.word	0x24000010
 800441c:	2400000c 	.word	0x2400000c
 8004420:	24000014 	.word	0x24000014

08004424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004424:	b480      	push	{r7}
 8004426:	b089      	sub	sp, #36	@ 0x24
 8004428:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800442a:	4bb3      	ldr	r3, [pc, #716]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004432:	2b18      	cmp	r3, #24
 8004434:	f200 8155 	bhi.w	80046e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004438:	a201      	add	r2, pc, #4	@ (adr r2, 8004440 <HAL_RCC_GetSysClockFreq+0x1c>)
 800443a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443e:	bf00      	nop
 8004440:	080044a5 	.word	0x080044a5
 8004444:	080046e3 	.word	0x080046e3
 8004448:	080046e3 	.word	0x080046e3
 800444c:	080046e3 	.word	0x080046e3
 8004450:	080046e3 	.word	0x080046e3
 8004454:	080046e3 	.word	0x080046e3
 8004458:	080046e3 	.word	0x080046e3
 800445c:	080046e3 	.word	0x080046e3
 8004460:	080044cb 	.word	0x080044cb
 8004464:	080046e3 	.word	0x080046e3
 8004468:	080046e3 	.word	0x080046e3
 800446c:	080046e3 	.word	0x080046e3
 8004470:	080046e3 	.word	0x080046e3
 8004474:	080046e3 	.word	0x080046e3
 8004478:	080046e3 	.word	0x080046e3
 800447c:	080046e3 	.word	0x080046e3
 8004480:	080044d1 	.word	0x080044d1
 8004484:	080046e3 	.word	0x080046e3
 8004488:	080046e3 	.word	0x080046e3
 800448c:	080046e3 	.word	0x080046e3
 8004490:	080046e3 	.word	0x080046e3
 8004494:	080046e3 	.word	0x080046e3
 8004498:	080046e3 	.word	0x080046e3
 800449c:	080046e3 	.word	0x080046e3
 80044a0:	080044d7 	.word	0x080044d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044a4:	4b94      	ldr	r3, [pc, #592]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d009      	beq.n	80044c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044b0:	4b91      	ldr	r3, [pc, #580]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	08db      	lsrs	r3, r3, #3
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	4a90      	ldr	r2, [pc, #576]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044bc:	fa22 f303 	lsr.w	r3, r2, r3
 80044c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80044c2:	e111      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80044c4:	4b8d      	ldr	r3, [pc, #564]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044c6:	61bb      	str	r3, [r7, #24]
      break;
 80044c8:	e10e      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80044ca:	4b8d      	ldr	r3, [pc, #564]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044cc:	61bb      	str	r3, [r7, #24]
      break;
 80044ce:	e10b      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80044d0:	4b8c      	ldr	r3, [pc, #560]	@ (8004704 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80044d2:	61bb      	str	r3, [r7, #24]
      break;
 80044d4:	e108      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80044d6:	4b88      	ldr	r3, [pc, #544]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044da:	f003 0303 	and.w	r3, r3, #3
 80044de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80044e0:	4b85      	ldr	r3, [pc, #532]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e4:	091b      	lsrs	r3, r3, #4
 80044e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80044ec:	4b82      	ldr	r3, [pc, #520]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80044f6:	4b80      	ldr	r3, [pc, #512]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044fa:	08db      	lsrs	r3, r3, #3
 80044fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	fb02 f303 	mul.w	r3, r2, r3
 8004506:	ee07 3a90 	vmov	s15, r3
 800450a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800450e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 80e1 	beq.w	80046dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	2b02      	cmp	r3, #2
 800451e:	f000 8083 	beq.w	8004628 <HAL_RCC_GetSysClockFreq+0x204>
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b02      	cmp	r3, #2
 8004526:	f200 80a1 	bhi.w	800466c <HAL_RCC_GetSysClockFreq+0x248>
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <HAL_RCC_GetSysClockFreq+0x114>
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d056      	beq.n	80045e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004536:	e099      	b.n	800466c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004538:	4b6f      	ldr	r3, [pc, #444]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d02d      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004544:	4b6c      	ldr	r3, [pc, #432]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	08db      	lsrs	r3, r3, #3
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	4a6b      	ldr	r2, [pc, #428]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
 8004554:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	ee07 3a90 	vmov	s15, r3
 800455c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	ee07 3a90 	vmov	s15, r3
 8004566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800456a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800456e:	4b62      	ldr	r3, [pc, #392]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800457e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004582:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004708 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800458a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800458e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800459a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800459e:	e087      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800470c <HAL_RCC_GetSysClockFreq+0x2e8>
 80045ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045b2:	4b51      	ldr	r3, [pc, #324]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ba:	ee07 3a90 	vmov	s15, r3
 80045be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80045c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004708 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80045e2:	e065      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	ee07 3a90 	vmov	s15, r3
 80045ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004710 <HAL_RCC_GetSysClockFreq+0x2ec>
 80045f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045f6:	4b40      	ldr	r3, [pc, #256]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045fe:	ee07 3a90 	vmov	s15, r3
 8004602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004606:	ed97 6a02 	vldr	s12, [r7, #8]
 800460a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004708 <HAL_RCC_GetSysClockFreq+0x2e4>
 800460e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004616:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800461a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800461e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004622:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004626:	e043      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	ee07 3a90 	vmov	s15, r3
 800462e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004632:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004714 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004636:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800463a:	4b2f      	ldr	r3, [pc, #188]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004642:	ee07 3a90 	vmov	s15, r3
 8004646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800464a:	ed97 6a02 	vldr	s12, [r7, #8]
 800464e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004708 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004652:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004656:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800465a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800465e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004666:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800466a:	e021      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	ee07 3a90 	vmov	s15, r3
 8004672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004676:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004710 <HAL_RCC_GetSysClockFreq+0x2ec>
 800467a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800467e:	4b1e      	ldr	r3, [pc, #120]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004686:	ee07 3a90 	vmov	s15, r3
 800468a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800468e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004692:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004708 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800469a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800469e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80046ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80046b0:	4b11      	ldr	r3, [pc, #68]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b4:	0a5b      	lsrs	r3, r3, #9
 80046b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ba:	3301      	adds	r3, #1
 80046bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	ee07 3a90 	vmov	s15, r3
 80046c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80046cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046d4:	ee17 3a90 	vmov	r3, s15
 80046d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80046da:	e005      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	61bb      	str	r3, [r7, #24]
      break;
 80046e0:	e002      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80046e2:	4b07      	ldr	r3, [pc, #28]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80046e4:	61bb      	str	r3, [r7, #24]
      break;
 80046e6:	bf00      	nop
  }

  return sysclockfreq;
 80046e8:	69bb      	ldr	r3, [r7, #24]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3724      	adds	r7, #36	@ 0x24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	58024400 	.word	0x58024400
 80046fc:	03d09000 	.word	0x03d09000
 8004700:	003d0900 	.word	0x003d0900
 8004704:	017d7840 	.word	0x017d7840
 8004708:	46000000 	.word	0x46000000
 800470c:	4c742400 	.word	0x4c742400
 8004710:	4a742400 	.word	0x4a742400
 8004714:	4bbebc20 	.word	0x4bbebc20

08004718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800471e:	f7ff fe81 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 8004722:	4602      	mov	r2, r0
 8004724:	4b10      	ldr	r3, [pc, #64]	@ (8004768 <HAL_RCC_GetHCLKFreq+0x50>)
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	0a1b      	lsrs	r3, r3, #8
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	490f      	ldr	r1, [pc, #60]	@ (800476c <HAL_RCC_GetHCLKFreq+0x54>)
 8004730:	5ccb      	ldrb	r3, [r1, r3]
 8004732:	f003 031f 	and.w	r3, r3, #31
 8004736:	fa22 f303 	lsr.w	r3, r2, r3
 800473a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800473c:	4b0a      	ldr	r3, [pc, #40]	@ (8004768 <HAL_RCC_GetHCLKFreq+0x50>)
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	f003 030f 	and.w	r3, r3, #15
 8004744:	4a09      	ldr	r2, [pc, #36]	@ (800476c <HAL_RCC_GetHCLKFreq+0x54>)
 8004746:	5cd3      	ldrb	r3, [r2, r3]
 8004748:	f003 031f 	and.w	r3, r3, #31
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	fa22 f303 	lsr.w	r3, r2, r3
 8004752:	4a07      	ldr	r2, [pc, #28]	@ (8004770 <HAL_RCC_GetHCLKFreq+0x58>)
 8004754:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004756:	4a07      	ldr	r2, [pc, #28]	@ (8004774 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800475c:	4b04      	ldr	r3, [pc, #16]	@ (8004770 <HAL_RCC_GetHCLKFreq+0x58>)
 800475e:	681b      	ldr	r3, [r3, #0]
}
 8004760:	4618      	mov	r0, r3
 8004762:	3708      	adds	r7, #8
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	58024400 	.word	0x58024400
 800476c:	0800acb4 	.word	0x0800acb4
 8004770:	24000010 	.word	0x24000010
 8004774:	2400000c 	.word	0x2400000c

08004778 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800477c:	f7ff ffcc 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8004780:	4602      	mov	r2, r0
 8004782:	4b06      	ldr	r3, [pc, #24]	@ (800479c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	091b      	lsrs	r3, r3, #4
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	4904      	ldr	r1, [pc, #16]	@ (80047a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800478e:	5ccb      	ldrb	r3, [r1, r3]
 8004790:	f003 031f 	and.w	r3, r3, #31
 8004794:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004798:	4618      	mov	r0, r3
 800479a:	bd80      	pop	{r7, pc}
 800479c:	58024400 	.word	0x58024400
 80047a0:	0800acb4 	.word	0x0800acb4

080047a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80047a8:	f7ff ffb6 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	0a1b      	lsrs	r3, r3, #8
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4904      	ldr	r1, [pc, #16]	@ (80047cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	58024400 	.word	0x58024400
 80047cc:	0800acb4 	.word	0x0800acb4

080047d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047d4:	b0c6      	sub	sp, #280	@ 0x118
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047dc:	2300      	movs	r3, #0
 80047de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047e2:	2300      	movs	r3, #0
 80047e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80047e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80047f4:	2500      	movs	r5, #0
 80047f6:	ea54 0305 	orrs.w	r3, r4, r5
 80047fa:	d049      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80047fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004800:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004802:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004806:	d02f      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004808:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800480c:	d828      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800480e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004812:	d01a      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004814:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004818:	d822      	bhi.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800481e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004822:	d007      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004824:	e01c      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004826:	4bab      	ldr	r3, [pc, #684]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482a:	4aaa      	ldr	r2, [pc, #680]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800482c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004832:	e01a      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004838:	3308      	adds	r3, #8
 800483a:	2102      	movs	r1, #2
 800483c:	4618      	mov	r0, r3
 800483e:	f002 fa49 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004842:	4603      	mov	r3, r0
 8004844:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004848:	e00f      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800484a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800484e:	3328      	adds	r3, #40	@ 0x28
 8004850:	2102      	movs	r1, #2
 8004852:	4618      	mov	r0, r3
 8004854:	f002 faf0 	bl	8006e38 <RCCEx_PLL3_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800485e:	e004      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004866:	e000      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800486a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10a      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004872:	4b98      	ldr	r3, [pc, #608]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004876:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800487a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800487e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004880:	4a94      	ldr	r2, [pc, #592]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004882:	430b      	orrs	r3, r1
 8004884:	6513      	str	r3, [r2, #80]	@ 0x50
 8004886:	e003      	b.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004888:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800488c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800489c:	f04f 0900 	mov.w	r9, #0
 80048a0:	ea58 0309 	orrs.w	r3, r8, r9
 80048a4:	d047      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80048a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d82a      	bhi.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80048b0:	a201      	add	r2, pc, #4	@ (adr r2, 80048b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80048b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b6:	bf00      	nop
 80048b8:	080048cd 	.word	0x080048cd
 80048bc:	080048db 	.word	0x080048db
 80048c0:	080048f1 	.word	0x080048f1
 80048c4:	0800490f 	.word	0x0800490f
 80048c8:	0800490f 	.word	0x0800490f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048cc:	4b81      	ldr	r3, [pc, #516]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	4a80      	ldr	r2, [pc, #512]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048d8:	e01a      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048de:	3308      	adds	r3, #8
 80048e0:	2100      	movs	r1, #0
 80048e2:	4618      	mov	r0, r3
 80048e4:	f002 f9f6 	bl	8006cd4 <RCCEx_PLL2_Config>
 80048e8:	4603      	mov	r3, r0
 80048ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048ee:	e00f      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f4:	3328      	adds	r3, #40	@ 0x28
 80048f6:	2100      	movs	r1, #0
 80048f8:	4618      	mov	r0, r3
 80048fa:	f002 fa9d 	bl	8006e38 <RCCEx_PLL3_Config>
 80048fe:	4603      	mov	r3, r0
 8004900:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004904:	e004      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800490c:	e000      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800490e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004910:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004918:	4b6e      	ldr	r3, [pc, #440]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800491a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800491c:	f023 0107 	bic.w	r1, r3, #7
 8004920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004926:	4a6b      	ldr	r2, [pc, #428]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004928:	430b      	orrs	r3, r1
 800492a:	6513      	str	r3, [r2, #80]	@ 0x50
 800492c:	e003      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004932:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8004942:	f04f 0b00 	mov.w	fp, #0
 8004946:	ea5a 030b 	orrs.w	r3, sl, fp
 800494a:	d05b      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800494c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004950:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004954:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004958:	d03b      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800495a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800495e:	d834      	bhi.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004960:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004964:	d037      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004966:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800496a:	d82e      	bhi.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800496c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004970:	d033      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004972:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004976:	d828      	bhi.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004978:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800497c:	d01a      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800497e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004982:	d822      	bhi.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004984:	2b00      	cmp	r3, #0
 8004986:	d003      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004988:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800498c:	d007      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800498e:	e01c      	b.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004990:	4b50      	ldr	r3, [pc, #320]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004994:	4a4f      	ldr	r2, [pc, #316]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004996:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800499a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800499c:	e01e      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800499e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a2:	3308      	adds	r3, #8
 80049a4:	2100      	movs	r1, #0
 80049a6:	4618      	mov	r0, r3
 80049a8:	f002 f994 	bl	8006cd4 <RCCEx_PLL2_Config>
 80049ac:	4603      	mov	r3, r0
 80049ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80049b2:	e013      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049b8:	3328      	adds	r3, #40	@ 0x28
 80049ba:	2100      	movs	r1, #0
 80049bc:	4618      	mov	r0, r3
 80049be:	f002 fa3b 	bl	8006e38 <RCCEx_PLL3_Config>
 80049c2:	4603      	mov	r3, r0
 80049c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80049c8:	e008      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049d0:	e004      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80049d2:	bf00      	nop
 80049d4:	e002      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80049d6:	bf00      	nop
 80049d8:	e000      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80049da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10b      	bne.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80049e4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80049e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80049ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049f4:	4a37      	ldr	r2, [pc, #220]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80049f6:	430b      	orrs	r3, r1
 80049f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80049fa:	e003      	b.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004a10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004a14:	2300      	movs	r3, #0
 8004a16:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a1a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004a1e:	460b      	mov	r3, r1
 8004a20:	4313      	orrs	r3, r2
 8004a22:	d05d      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a28:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a2c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a30:	d03b      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004a32:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004a36:	d834      	bhi.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004a38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a3c:	d037      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004a3e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a42:	d82e      	bhi.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004a44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a48:	d033      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004a4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a4e:	d828      	bhi.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004a50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a54:	d01a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004a56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a5a:	d822      	bhi.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a64:	d007      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004a66:	e01c      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a68:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6c:	4a19      	ldr	r2, [pc, #100]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a74:	e01e      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a7a:	3308      	adds	r3, #8
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f002 f928 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004a8a:	e013      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a90:	3328      	adds	r3, #40	@ 0x28
 8004a92:	2100      	movs	r1, #0
 8004a94:	4618      	mov	r0, r3
 8004a96:	f002 f9cf 	bl	8006e38 <RCCEx_PLL3_Config>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004aa8:	e004      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004aaa:	bf00      	nop
 8004aac:	e002      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004aae:	bf00      	nop
 8004ab0:	e000      	b.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004ab2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ab4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10d      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004abc:	4b05      	ldr	r3, [pc, #20]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ac8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004acc:	4a01      	ldr	r2, [pc, #4]	@ (8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ace:	430b      	orrs	r3, r1
 8004ad0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ad2:	e005      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004ad4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004adc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004aec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004af0:	2300      	movs	r3, #0
 8004af2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004af6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4313      	orrs	r3, r2
 8004afe:	d03a      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b06:	2b30      	cmp	r3, #48	@ 0x30
 8004b08:	d01f      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004b0a:	2b30      	cmp	r3, #48	@ 0x30
 8004b0c:	d819      	bhi.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004b0e:	2b20      	cmp	r3, #32
 8004b10:	d00c      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004b12:	2b20      	cmp	r3, #32
 8004b14:	d815      	bhi.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d019      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004b1a:	2b10      	cmp	r3, #16
 8004b1c:	d111      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b1e:	4baa      	ldr	r3, [pc, #680]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b22:	4aa9      	ldr	r2, [pc, #676]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004b2a:	e011      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b30:	3308      	adds	r3, #8
 8004b32:	2102      	movs	r1, #2
 8004b34:	4618      	mov	r0, r3
 8004b36:	f002 f8cd 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004b40:	e006      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b48:	e002      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004b4a:	bf00      	nop
 8004b4c:	e000      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10a      	bne.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b58:	4b9b      	ldr	r3, [pc, #620]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b66:	4a98      	ldr	r2, [pc, #608]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b6c:	e003      	b.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004b82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b86:	2300      	movs	r3, #0
 8004b88:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004b8c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004b90:	460b      	mov	r3, r1
 8004b92:	4313      	orrs	r3, r2
 8004b94:	d051      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba0:	d035      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004ba2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba6:	d82e      	bhi.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004ba8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bac:	d031      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004bae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bb2:	d828      	bhi.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004bb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bb8:	d01a      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bbe:	d822      	bhi.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d003      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bc8:	d007      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004bca:	e01c      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bcc:	4b7e      	ldr	r3, [pc, #504]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd0:	4a7d      	ldr	r2, [pc, #500]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004bd8:	e01c      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bde:	3308      	adds	r3, #8
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f002 f876 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004bee:	e011      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf4:	3328      	adds	r3, #40	@ 0x28
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f002 f91d 	bl	8006e38 <RCCEx_PLL3_Config>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c04:	e006      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c0c:	e002      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004c0e:	bf00      	nop
 8004c10:	e000      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10a      	bne.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004c1c:	4b6a      	ldr	r3, [pc, #424]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c2a:	4a67      	ldr	r2, [pc, #412]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c2c:	430b      	orrs	r3, r1
 8004c2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c30:	e003      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004c46:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c50:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004c54:	460b      	mov	r3, r1
 8004c56:	4313      	orrs	r3, r2
 8004c58:	d053      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c64:	d033      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004c66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c6a:	d82c      	bhi.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004c6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c70:	d02f      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004c72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c76:	d826      	bhi.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004c78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c7c:	d02b      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004c7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c82:	d820      	bhi.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004c84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c88:	d012      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004c8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c8e:	d81a      	bhi.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d022      	beq.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c98:	d115      	bne.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c9e:	3308      	adds	r3, #8
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f002 f816 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004cae:	e015      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb4:	3328      	adds	r3, #40	@ 0x28
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f002 f8bd 	bl	8006e38 <RCCEx_PLL3_Config>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004cc4:	e00a      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ccc:	e006      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004cce:	bf00      	nop
 8004cd0:	e004      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004cd2:	bf00      	nop
 8004cd4:	e002      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004cd6:	bf00      	nop
 8004cd8:	e000      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10a      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004ce4:	4b38      	ldr	r3, [pc, #224]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ce8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004cec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cf2:	4a35      	ldr	r2, [pc, #212]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cf8:	e003      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cfa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cfe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004d02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d12:	2300      	movs	r3, #0
 8004d14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004d18:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	d058      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d26:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d2e:	d033      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d34:	d82c      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3a:	d02f      	beq.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d40:	d826      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004d42:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d46:	d02b      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004d48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d4c:	d820      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d52:	d012      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004d54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d58:	d81a      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d022      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d62:	d115      	bne.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d68:	3308      	adds	r3, #8
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f001 ffb1 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004d72:	4603      	mov	r3, r0
 8004d74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004d78:	e015      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d7e:	3328      	adds	r3, #40	@ 0x28
 8004d80:	2101      	movs	r1, #1
 8004d82:	4618      	mov	r0, r3
 8004d84:	f002 f858 	bl	8006e38 <RCCEx_PLL3_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004d8e:	e00a      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d96:	e006      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004d98:	bf00      	nop
 8004d9a:	e004      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004d9c:	bf00      	nop
 8004d9e:	e002      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004da0:	bf00      	nop
 8004da2:	e000      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004da4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004da6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10e      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004dae:	4b06      	ldr	r3, [pc, #24]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004dbe:	4a02      	ldr	r2, [pc, #8]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004dc0:	430b      	orrs	r3, r1
 8004dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dc4:	e006      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004dc6:	bf00      	nop
 8004dc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ddc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004de4:	2300      	movs	r3, #0
 8004de6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004dea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4313      	orrs	r3, r2
 8004df2:	d037      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dfe:	d00e      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004e00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e04:	d816      	bhi.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d018      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004e0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e0e:	d111      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e10:	4bc4      	ldr	r3, [pc, #784]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e14:	4ac3      	ldr	r2, [pc, #780]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e1c:	e00f      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e22:	3308      	adds	r3, #8
 8004e24:	2101      	movs	r1, #1
 8004e26:	4618      	mov	r0, r3
 8004e28:	f001 ff54 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e32:	e004      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e3a:	e000      	b.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10a      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004e46:	4bb7      	ldr	r3, [pc, #732]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e4a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e54:	4ab3      	ldr	r2, [pc, #716]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e56:	430b      	orrs	r3, r1
 8004e58:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e5a:	e003      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004e70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e7a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4313      	orrs	r3, r2
 8004e82:	d039      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e8a:	2b03      	cmp	r3, #3
 8004e8c:	d81c      	bhi.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e94 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e94:	08004ed1 	.word	0x08004ed1
 8004e98:	08004ea5 	.word	0x08004ea5
 8004e9c:	08004eb3 	.word	0x08004eb3
 8004ea0:	08004ed1 	.word	0x08004ed1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ea4:	4b9f      	ldr	r3, [pc, #636]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea8:	4a9e      	ldr	r2, [pc, #632]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004eb0:	e00f      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eb6:	3308      	adds	r3, #8
 8004eb8:	2102      	movs	r1, #2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f001 ff0a 	bl	8006cd4 <RCCEx_PLL2_Config>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ec6:	e004      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ece:	e000      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10a      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004eda:	4b92      	ldr	r3, [pc, #584]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ede:	f023 0103 	bic.w	r1, r3, #3
 8004ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ee8:	4a8e      	ldr	r2, [pc, #568]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004eea:	430b      	orrs	r3, r1
 8004eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eee:	e003      	b.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ef4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f08:	2300      	movs	r3, #0
 8004f0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4313      	orrs	r3, r2
 8004f16:	f000 8099 	beq.w	800504c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f1a:	4b83      	ldr	r3, [pc, #524]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a82      	ldr	r2, [pc, #520]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f26:	f7fc fa05 	bl	8001334 <HAL_GetTick>
 8004f2a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f2e:	e00b      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f30:	f7fc fa00 	bl	8001334 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b64      	cmp	r3, #100	@ 0x64
 8004f3e:	d903      	bls.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f46:	e005      	b.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f48:	4b77      	ldr	r3, [pc, #476]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0ed      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004f54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d173      	bne.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004f5c:	4b71      	ldr	r3, [pc, #452]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f68:	4053      	eors	r3, r2
 8004f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d015      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f72:	4b6c      	ldr	r3, [pc, #432]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f7a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f7e:	4b69      	ldr	r3, [pc, #420]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f82:	4a68      	ldr	r2, [pc, #416]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f8a:	4b66      	ldr	r3, [pc, #408]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f8e:	4a65      	ldr	r2, [pc, #404]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004f96:	4a63      	ldr	r2, [pc, #396]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fa2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004faa:	d118      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fac:	f7fc f9c2 	bl	8001334 <HAL_GetTick>
 8004fb0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fb4:	e00d      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb6:	f7fc f9bd 	bl	8001334 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004fc0:	1ad2      	subs	r2, r2, r3
 8004fc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d903      	bls.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004fd0:	e005      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fd2:	4b54      	ldr	r3, [pc, #336]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0eb      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004fde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d129      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ff2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff6:	d10e      	bne.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004ff8:	4b4a      	ldr	r3, [pc, #296]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005004:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005008:	091a      	lsrs	r2, r3, #4
 800500a:	4b48      	ldr	r3, [pc, #288]	@ (800512c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800500c:	4013      	ands	r3, r2
 800500e:	4a45      	ldr	r2, [pc, #276]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005010:	430b      	orrs	r3, r1
 8005012:	6113      	str	r3, [r2, #16]
 8005014:	e005      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005016:	4b43      	ldr	r3, [pc, #268]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	4a42      	ldr	r2, [pc, #264]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800501c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005020:	6113      	str	r3, [r2, #16]
 8005022:	4b40      	ldr	r3, [pc, #256]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005024:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800502e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005032:	4a3c      	ldr	r2, [pc, #240]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005034:	430b      	orrs	r3, r1
 8005036:	6713      	str	r3, [r2, #112]	@ 0x70
 8005038:	e008      	b.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800503a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800503e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005042:	e003      	b.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005048:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800504c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005054:	f002 0301 	and.w	r3, r2, #1
 8005058:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800505c:	2300      	movs	r3, #0
 800505e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005062:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005066:	460b      	mov	r3, r1
 8005068:	4313      	orrs	r3, r2
 800506a:	f000 808f 	beq.w	800518c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800506e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005072:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005074:	2b28      	cmp	r3, #40	@ 0x28
 8005076:	d871      	bhi.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005078:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800507a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507e:	bf00      	nop
 8005080:	08005165 	.word	0x08005165
 8005084:	0800515d 	.word	0x0800515d
 8005088:	0800515d 	.word	0x0800515d
 800508c:	0800515d 	.word	0x0800515d
 8005090:	0800515d 	.word	0x0800515d
 8005094:	0800515d 	.word	0x0800515d
 8005098:	0800515d 	.word	0x0800515d
 800509c:	0800515d 	.word	0x0800515d
 80050a0:	08005131 	.word	0x08005131
 80050a4:	0800515d 	.word	0x0800515d
 80050a8:	0800515d 	.word	0x0800515d
 80050ac:	0800515d 	.word	0x0800515d
 80050b0:	0800515d 	.word	0x0800515d
 80050b4:	0800515d 	.word	0x0800515d
 80050b8:	0800515d 	.word	0x0800515d
 80050bc:	0800515d 	.word	0x0800515d
 80050c0:	08005147 	.word	0x08005147
 80050c4:	0800515d 	.word	0x0800515d
 80050c8:	0800515d 	.word	0x0800515d
 80050cc:	0800515d 	.word	0x0800515d
 80050d0:	0800515d 	.word	0x0800515d
 80050d4:	0800515d 	.word	0x0800515d
 80050d8:	0800515d 	.word	0x0800515d
 80050dc:	0800515d 	.word	0x0800515d
 80050e0:	08005165 	.word	0x08005165
 80050e4:	0800515d 	.word	0x0800515d
 80050e8:	0800515d 	.word	0x0800515d
 80050ec:	0800515d 	.word	0x0800515d
 80050f0:	0800515d 	.word	0x0800515d
 80050f4:	0800515d 	.word	0x0800515d
 80050f8:	0800515d 	.word	0x0800515d
 80050fc:	0800515d 	.word	0x0800515d
 8005100:	08005165 	.word	0x08005165
 8005104:	0800515d 	.word	0x0800515d
 8005108:	0800515d 	.word	0x0800515d
 800510c:	0800515d 	.word	0x0800515d
 8005110:	0800515d 	.word	0x0800515d
 8005114:	0800515d 	.word	0x0800515d
 8005118:	0800515d 	.word	0x0800515d
 800511c:	0800515d 	.word	0x0800515d
 8005120:	08005165 	.word	0x08005165
 8005124:	58024400 	.word	0x58024400
 8005128:	58024800 	.word	0x58024800
 800512c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005134:	3308      	adds	r3, #8
 8005136:	2101      	movs	r1, #1
 8005138:	4618      	mov	r0, r3
 800513a:	f001 fdcb 	bl	8006cd4 <RCCEx_PLL2_Config>
 800513e:	4603      	mov	r3, r0
 8005140:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005144:	e00f      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800514a:	3328      	adds	r3, #40	@ 0x28
 800514c:	2101      	movs	r1, #1
 800514e:	4618      	mov	r0, r3
 8005150:	f001 fe72 	bl	8006e38 <RCCEx_PLL3_Config>
 8005154:	4603      	mov	r3, r0
 8005156:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800515a:	e004      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005162:	e000      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10a      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800516e:	4bbf      	ldr	r3, [pc, #764]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005172:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800517a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800517c:	4abb      	ldr	r2, [pc, #748]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800517e:	430b      	orrs	r3, r1
 8005180:	6553      	str	r3, [r2, #84]	@ 0x54
 8005182:	e003      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005184:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005188:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800518c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f002 0302 	and.w	r3, r2, #2
 8005198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800519c:	2300      	movs	r3, #0
 800519e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051a2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80051a6:	460b      	mov	r3, r1
 80051a8:	4313      	orrs	r3, r2
 80051aa:	d041      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80051ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051b2:	2b05      	cmp	r3, #5
 80051b4:	d824      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80051b6:	a201      	add	r2, pc, #4	@ (adr r2, 80051bc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80051b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051bc:	08005209 	.word	0x08005209
 80051c0:	080051d5 	.word	0x080051d5
 80051c4:	080051eb 	.word	0x080051eb
 80051c8:	08005209 	.word	0x08005209
 80051cc:	08005209 	.word	0x08005209
 80051d0:	08005209 	.word	0x08005209
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d8:	3308      	adds	r3, #8
 80051da:	2101      	movs	r1, #1
 80051dc:	4618      	mov	r0, r3
 80051de:	f001 fd79 	bl	8006cd4 <RCCEx_PLL2_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80051e8:	e00f      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ee:	3328      	adds	r3, #40	@ 0x28
 80051f0:	2101      	movs	r1, #1
 80051f2:	4618      	mov	r0, r3
 80051f4:	f001 fe20 	bl	8006e38 <RCCEx_PLL3_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80051fe:	e004      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005206:	e000      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10a      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005212:	4b96      	ldr	r3, [pc, #600]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005216:	f023 0107 	bic.w	r1, r3, #7
 800521a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800521e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005220:	4a92      	ldr	r2, [pc, #584]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005222:	430b      	orrs	r3, r1
 8005224:	6553      	str	r3, [r2, #84]	@ 0x54
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800522c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f002 0304 	and.w	r3, r2, #4
 800523c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005240:	2300      	movs	r3, #0
 8005242:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005246:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800524a:	460b      	mov	r3, r1
 800524c:	4313      	orrs	r3, r2
 800524e:	d044      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005258:	2b05      	cmp	r3, #5
 800525a:	d825      	bhi.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800525c:	a201      	add	r2, pc, #4	@ (adr r2, 8005264 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800525e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005262:	bf00      	nop
 8005264:	080052b1 	.word	0x080052b1
 8005268:	0800527d 	.word	0x0800527d
 800526c:	08005293 	.word	0x08005293
 8005270:	080052b1 	.word	0x080052b1
 8005274:	080052b1 	.word	0x080052b1
 8005278:	080052b1 	.word	0x080052b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800527c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005280:	3308      	adds	r3, #8
 8005282:	2101      	movs	r1, #1
 8005284:	4618      	mov	r0, r3
 8005286:	f001 fd25 	bl	8006cd4 <RCCEx_PLL2_Config>
 800528a:	4603      	mov	r3, r0
 800528c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005290:	e00f      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005296:	3328      	adds	r3, #40	@ 0x28
 8005298:	2101      	movs	r1, #1
 800529a:	4618      	mov	r0, r3
 800529c:	f001 fdcc 	bl	8006e38 <RCCEx_PLL3_Config>
 80052a0:	4603      	mov	r3, r0
 80052a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80052a6:	e004      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052ae:	e000      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80052b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10b      	bne.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ba:	4b6c      	ldr	r3, [pc, #432]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80052bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052be:	f023 0107 	bic.w	r1, r3, #7
 80052c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ca:	4a68      	ldr	r2, [pc, #416]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80052cc:	430b      	orrs	r3, r1
 80052ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80052d0:	e003      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e2:	f002 0320 	and.w	r3, r2, #32
 80052e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052ea:	2300      	movs	r3, #0
 80052ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80052f0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80052f4:	460b      	mov	r3, r1
 80052f6:	4313      	orrs	r3, r2
 80052f8:	d055      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80052fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005306:	d033      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800530c:	d82c      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800530e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005312:	d02f      	beq.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005318:	d826      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800531a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800531e:	d02b      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005320:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005324:	d820      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800532a:	d012      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800532c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005330:	d81a      	bhi.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005332:	2b00      	cmp	r3, #0
 8005334:	d022      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800533a:	d115      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800533c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005340:	3308      	adds	r3, #8
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f001 fcc5 	bl	8006cd4 <RCCEx_PLL2_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005350:	e015      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005352:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005356:	3328      	adds	r3, #40	@ 0x28
 8005358:	2102      	movs	r1, #2
 800535a:	4618      	mov	r0, r3
 800535c:	f001 fd6c 	bl	8006e38 <RCCEx_PLL3_Config>
 8005360:	4603      	mov	r3, r0
 8005362:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005366:	e00a      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800536e:	e006      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005370:	bf00      	nop
 8005372:	e004      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005374:	bf00      	nop
 8005376:	e002      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005378:	bf00      	nop
 800537a:	e000      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800537c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10b      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005386:	4b39      	ldr	r3, [pc, #228]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800538e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005396:	4a35      	ldr	r2, [pc, #212]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005398:	430b      	orrs	r3, r1
 800539a:	6553      	str	r3, [r2, #84]	@ 0x54
 800539c:	e003      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80053b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053b6:	2300      	movs	r3, #0
 80053b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053bc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80053c0:	460b      	mov	r3, r1
 80053c2:	4313      	orrs	r3, r2
 80053c4:	d058      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80053c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80053d2:	d033      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80053d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80053d8:	d82c      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80053da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053de:	d02f      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80053e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e4:	d826      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80053e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053ea:	d02b      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80053ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053f0:	d820      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80053f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053f6:	d012      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80053f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053fc:	d81a      	bhi.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d022      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005406:	d115      	bne.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800540c:	3308      	adds	r3, #8
 800540e:	2100      	movs	r1, #0
 8005410:	4618      	mov	r0, r3
 8005412:	f001 fc5f 	bl	8006cd4 <RCCEx_PLL2_Config>
 8005416:	4603      	mov	r3, r0
 8005418:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800541c:	e015      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800541e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005422:	3328      	adds	r3, #40	@ 0x28
 8005424:	2102      	movs	r1, #2
 8005426:	4618      	mov	r0, r3
 8005428:	f001 fd06 	bl	8006e38 <RCCEx_PLL3_Config>
 800542c:	4603      	mov	r3, r0
 800542e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005432:	e00a      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800543a:	e006      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800543c:	bf00      	nop
 800543e:	e004      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005440:	bf00      	nop
 8005442:	e002      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005444:	bf00      	nop
 8005446:	e000      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800544a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10e      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005452:	4b06      	ldr	r3, [pc, #24]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005456:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800545a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800545e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005462:	4a02      	ldr	r2, [pc, #8]	@ (800546c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005464:	430b      	orrs	r3, r1
 8005466:	6593      	str	r3, [r2, #88]	@ 0x58
 8005468:	e006      	b.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800546a:	bf00      	nop
 800546c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005470:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005474:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005484:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005488:	2300      	movs	r3, #0
 800548a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800548e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005492:	460b      	mov	r3, r1
 8005494:	4313      	orrs	r3, r2
 8005496:	d055      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800549c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054a4:	d033      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80054a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054aa:	d82c      	bhi.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80054ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054b0:	d02f      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80054b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054b6:	d826      	bhi.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80054b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054bc:	d02b      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80054be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054c2:	d820      	bhi.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80054c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054c8:	d012      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80054ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ce:	d81a      	bhi.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d022      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80054d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054d8:	d115      	bne.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054de:	3308      	adds	r3, #8
 80054e0:	2100      	movs	r1, #0
 80054e2:	4618      	mov	r0, r3
 80054e4:	f001 fbf6 	bl	8006cd4 <RCCEx_PLL2_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80054ee:	e015      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054f4:	3328      	adds	r3, #40	@ 0x28
 80054f6:	2102      	movs	r1, #2
 80054f8:	4618      	mov	r0, r3
 80054fa:	f001 fc9d 	bl	8006e38 <RCCEx_PLL3_Config>
 80054fe:	4603      	mov	r3, r0
 8005500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005504:	e00a      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800550c:	e006      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800550e:	bf00      	nop
 8005510:	e004      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005512:	bf00      	nop
 8005514:	e002      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005516:	bf00      	nop
 8005518:	e000      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800551a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800551c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10b      	bne.n	800553c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005524:	4ba0      	ldr	r3, [pc, #640]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005528:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800552c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005530:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005534:	4a9c      	ldr	r2, [pc, #624]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005536:	430b      	orrs	r3, r1
 8005538:	6593      	str	r3, [r2, #88]	@ 0x58
 800553a:	e003      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005540:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554c:	f002 0308 	and.w	r3, r2, #8
 8005550:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005554:	2300      	movs	r3, #0
 8005556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800555a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800555e:	460b      	mov	r3, r1
 8005560:	4313      	orrs	r3, r2
 8005562:	d01e      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8005564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800556c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005570:	d10c      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005576:	3328      	adds	r3, #40	@ 0x28
 8005578:	2102      	movs	r1, #2
 800557a:	4618      	mov	r0, r3
 800557c:	f001 fc5c 	bl	8006e38 <RCCEx_PLL3_Config>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800558c:	4b86      	ldr	r3, [pc, #536]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800558e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005590:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800559c:	4a82      	ldr	r2, [pc, #520]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055aa:	f002 0310 	and.w	r3, r2, #16
 80055ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055b2:	2300      	movs	r3, #0
 80055b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055b8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80055bc:	460b      	mov	r3, r1
 80055be:	4313      	orrs	r3, r2
 80055c0:	d01e      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80055c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ce:	d10c      	bne.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80055d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055d4:	3328      	adds	r3, #40	@ 0x28
 80055d6:	2102      	movs	r1, #2
 80055d8:	4618      	mov	r0, r3
 80055da:	f001 fc2d 	bl	8006e38 <RCCEx_PLL3_Config>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d002      	beq.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055ea:	4b6f      	ldr	r3, [pc, #444]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055fa:	4a6b      	ldr	r2, [pc, #428]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055fc:	430b      	orrs	r3, r1
 80055fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800560c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800560e:	2300      	movs	r3, #0
 8005610:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005612:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005616:	460b      	mov	r3, r1
 8005618:	4313      	orrs	r3, r2
 800561a:	d03e      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800561c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005620:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005628:	d022      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800562a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800562e:	d81b      	bhi.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8005630:	2b00      	cmp	r3, #0
 8005632:	d003      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005638:	d00b      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800563a:	e015      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800563c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005640:	3308      	adds	r3, #8
 8005642:	2100      	movs	r1, #0
 8005644:	4618      	mov	r0, r3
 8005646:	f001 fb45 	bl	8006cd4 <RCCEx_PLL2_Config>
 800564a:	4603      	mov	r3, r0
 800564c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005650:	e00f      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005656:	3328      	adds	r3, #40	@ 0x28
 8005658:	2102      	movs	r1, #2
 800565a:	4618      	mov	r0, r3
 800565c:	f001 fbec 	bl	8006e38 <RCCEx_PLL3_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005666:	e004      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800566e:	e000      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8005670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005672:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10b      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800567a:	4b4b      	ldr	r3, [pc, #300]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800567c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005686:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800568a:	4a47      	ldr	r2, [pc, #284]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800568c:	430b      	orrs	r3, r1
 800568e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005690:	e003      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005692:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005696:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800569a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80056a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80056a8:	2300      	movs	r3, #0
 80056aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80056ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80056b0:	460b      	mov	r3, r1
 80056b2:	4313      	orrs	r3, r2
 80056b4:	d03b      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80056b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056c2:	d01f      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80056c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056c8:	d818      	bhi.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80056ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056ce:	d003      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80056d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056d4:	d007      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80056d6:	e011      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056d8:	4b33      	ldr	r3, [pc, #204]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80056da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056dc:	4a32      	ldr	r2, [pc, #200]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80056de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80056e4:	e00f      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ea:	3328      	adds	r3, #40	@ 0x28
 80056ec:	2101      	movs	r1, #1
 80056ee:	4618      	mov	r0, r3
 80056f0:	f001 fba2 	bl	8006e38 <RCCEx_PLL3_Config>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80056fa:	e004      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005702:	e000      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005706:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10b      	bne.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800570e:	4b26      	ldr	r3, [pc, #152]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005712:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800571a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800571e:	4a22      	ldr	r2, [pc, #136]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005720:	430b      	orrs	r3, r1
 8005722:	6553      	str	r3, [r2, #84]	@ 0x54
 8005724:	e003      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005726:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800572a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800572e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800573a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800573c:	2300      	movs	r3, #0
 800573e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005740:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005744:	460b      	mov	r3, r1
 8005746:	4313      	orrs	r3, r2
 8005748:	d034      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800574a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800574e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005758:	d007      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800575a:	e011      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800575c:	4b12      	ldr	r3, [pc, #72]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800575e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005760:	4a11      	ldr	r2, [pc, #68]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005768:	e00e      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800576a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800576e:	3308      	adds	r3, #8
 8005770:	2102      	movs	r1, #2
 8005772:	4618      	mov	r0, r3
 8005774:	f001 faae 	bl	8006cd4 <RCCEx_PLL2_Config>
 8005778:	4603      	mov	r3, r0
 800577a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800577e:	e003      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005788:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005790:	4b05      	ldr	r3, [pc, #20]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005794:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800579c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800579e:	4a02      	ldr	r2, [pc, #8]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057a0:	430b      	orrs	r3, r1
 80057a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057a4:	e006      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80057a6:	bf00      	nop
 80057a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80057c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80057c2:	2300      	movs	r3, #0
 80057c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80057c6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80057ca:	460b      	mov	r3, r1
 80057cc:	4313      	orrs	r3, r2
 80057ce:	d00c      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d4:	3328      	adds	r3, #40	@ 0x28
 80057d6:	2102      	movs	r1, #2
 80057d8:	4618      	mov	r0, r3
 80057da:	f001 fb2d 	bl	8006e38 <RCCEx_PLL3_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80057ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80057f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057f8:	2300      	movs	r3, #0
 80057fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057fc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005800:	460b      	mov	r3, r1
 8005802:	4313      	orrs	r3, r2
 8005804:	d036      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800580a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800580c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005810:	d018      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8005812:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005816:	d811      	bhi.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800581c:	d014      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800581e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005822:	d80b      	bhi.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005824:	2b00      	cmp	r3, #0
 8005826:	d011      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005828:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800582c:	d106      	bne.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800582e:	4bb7      	ldr	r3, [pc, #732]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	4ab6      	ldr	r2, [pc, #728]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005838:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800583a:	e008      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005842:	e004      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005844:	bf00      	nop
 8005846:	e002      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005848:	bf00      	nop
 800584a:	e000      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800584c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800584e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005856:	4bad      	ldr	r3, [pc, #692]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800585a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800585e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005862:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005864:	4aa9      	ldr	r2, [pc, #676]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005866:	430b      	orrs	r3, r1
 8005868:	6553      	str	r3, [r2, #84]	@ 0x54
 800586a:	e003      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800586c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005870:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005880:	653b      	str	r3, [r7, #80]	@ 0x50
 8005882:	2300      	movs	r3, #0
 8005884:	657b      	str	r3, [r7, #84]	@ 0x54
 8005886:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800588a:	460b      	mov	r3, r1
 800588c:	4313      	orrs	r3, r2
 800588e:	d009      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005890:	4b9e      	ldr	r3, [pc, #632]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005894:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800589c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589e:	4a9b      	ldr	r2, [pc, #620]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058a0:	430b      	orrs	r3, r1
 80058a2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ac:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80058b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058b2:	2300      	movs	r3, #0
 80058b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058b6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80058ba:	460b      	mov	r3, r1
 80058bc:	4313      	orrs	r3, r2
 80058be:	d009      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058c0:	4b92      	ldr	r3, [pc, #584]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80058c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058ce:	4a8f      	ldr	r2, [pc, #572]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058d0:	430b      	orrs	r3, r1
 80058d2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80058d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058dc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80058e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80058e2:	2300      	movs	r3, #0
 80058e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80058ea:	460b      	mov	r3, r1
 80058ec:	4313      	orrs	r3, r2
 80058ee:	d00e      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058f0:	4b86      	ldr	r3, [pc, #536]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	4a85      	ldr	r2, [pc, #532]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058fa:	6113      	str	r3, [r2, #16]
 80058fc:	4b83      	ldr	r3, [pc, #524]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058fe:	6919      	ldr	r1, [r3, #16]
 8005900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005904:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005908:	4a80      	ldr	r2, [pc, #512]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800590a:	430b      	orrs	r3, r1
 800590c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800590e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005916:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800591a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800591c:	2300      	movs	r3, #0
 800591e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005920:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005924:	460b      	mov	r3, r1
 8005926:	4313      	orrs	r3, r2
 8005928:	d009      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800592a:	4b78      	ldr	r3, [pc, #480]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800592c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800592e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005938:	4a74      	ldr	r2, [pc, #464]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800593a:	430b      	orrs	r3, r1
 800593c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800593e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005946:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800594a:	633b      	str	r3, [r7, #48]	@ 0x30
 800594c:	2300      	movs	r3, #0
 800594e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005950:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005954:	460b      	mov	r3, r1
 8005956:	4313      	orrs	r3, r2
 8005958:	d00a      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800595a:	4b6c      	ldr	r3, [pc, #432]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800595c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800596a:	4a68      	ldr	r2, [pc, #416]	@ (8005b0c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800596c:	430b      	orrs	r3, r1
 800596e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	2100      	movs	r1, #0
 800597a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005982:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005986:	460b      	mov	r3, r1
 8005988:	4313      	orrs	r3, r2
 800598a:	d011      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800598c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005990:	3308      	adds	r3, #8
 8005992:	2100      	movs	r1, #0
 8005994:	4618      	mov	r0, r3
 8005996:	f001 f99d 	bl	8006cd4 <RCCEx_PLL2_Config>
 800599a:	4603      	mov	r3, r0
 800599c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80059a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80059b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	2100      	movs	r1, #0
 80059ba:	6239      	str	r1, [r7, #32]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80059c6:	460b      	mov	r3, r1
 80059c8:	4313      	orrs	r3, r2
 80059ca:	d011      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80059cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059d0:	3308      	adds	r3, #8
 80059d2:	2101      	movs	r1, #1
 80059d4:	4618      	mov	r0, r3
 80059d6:	f001 f97d 	bl	8006cd4 <RCCEx_PLL2_Config>
 80059da:	4603      	mov	r3, r0
 80059dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80059e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80059f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f8:	2100      	movs	r1, #0
 80059fa:	61b9      	str	r1, [r7, #24]
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	61fb      	str	r3, [r7, #28]
 8005a02:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a06:	460b      	mov	r3, r1
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	d011      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a10:	3308      	adds	r3, #8
 8005a12:	2102      	movs	r1, #2
 8005a14:	4618      	mov	r0, r3
 8005a16:	f001 f95d 	bl	8006cd4 <RCCEx_PLL2_Config>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005a20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d003      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	2100      	movs	r1, #0
 8005a3a:	6139      	str	r1, [r7, #16]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005a46:	460b      	mov	r3, r1
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	d011      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a50:	3328      	adds	r3, #40	@ 0x28
 8005a52:	2100      	movs	r1, #0
 8005a54:	4618      	mov	r0, r3
 8005a56:	f001 f9ef 	bl	8006e38 <RCCEx_PLL3_Config>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005a60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a78:	2100      	movs	r1, #0
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	f003 0310 	and.w	r3, r3, #16
 8005a80:	60fb      	str	r3, [r7, #12]
 8005a82:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005a86:	460b      	mov	r3, r1
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	d011      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a90:	3328      	adds	r3, #40	@ 0x28
 8005a92:	2101      	movs	r1, #1
 8005a94:	4618      	mov	r0, r3
 8005a96:	f001 f9cf 	bl	8006e38 <RCCEx_PLL3_Config>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005aa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab8:	2100      	movs	r1, #0
 8005aba:	6039      	str	r1, [r7, #0]
 8005abc:	f003 0320 	and.w	r3, r3, #32
 8005ac0:	607b      	str	r3, [r7, #4]
 8005ac2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	d011      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad0:	3328      	adds	r3, #40	@ 0x28
 8005ad2:	2102      	movs	r1, #2
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f001 f9af 	bl	8006e38 <RCCEx_PLL3_Config>
 8005ada:	4603      	mov	r3, r0
 8005adc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005ae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005af0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	e000      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005b04:	46bd      	mov	sp, r7
 8005b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b0a:	bf00      	nop
 8005b0c:	58024400 	.word	0x58024400

08005b10 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b090      	sub	sp, #64	@ 0x40
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005b1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b1e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005b22:	430b      	orrs	r3, r1
 8005b24:	f040 8094 	bne.w	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005b28:	4b9b      	ldr	r3, [pc, #620]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b2c:	f003 0307 	and.w	r3, r3, #7
 8005b30:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b34:	2b04      	cmp	r3, #4
 8005b36:	f200 8087 	bhi.w	8005c48 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005b55 	.word	0x08005b55
 8005b44:	08005b7d 	.word	0x08005b7d
 8005b48:	08005ba5 	.word	0x08005ba5
 8005b4c:	08005c41 	.word	0x08005c41
 8005b50:	08005bcd 	.word	0x08005bcd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005b54:	4b90      	ldr	r3, [pc, #576]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b60:	d108      	bne.n	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 ff62 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b70:	f000 bc93 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005b74:	2300      	movs	r3, #0
 8005b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b78:	f000 bc8f 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b7c:	4b86      	ldr	r3, [pc, #536]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b88:	d108      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b8a:	f107 0318 	add.w	r3, r7, #24
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 fca6 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b98:	f000 bc7f 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ba0:	f000 bc7b 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ba4:	4b7c      	ldr	r3, [pc, #496]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bb0:	d108      	bne.n	8005bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bb2:	f107 030c 	add.w	r3, r7, #12
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fde6 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005bc0:	f000 bc6b 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bc8:	f000 bc67 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005bcc:	4b72      	ldr	r3, [pc, #456]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005bd6:	4b70      	ldr	r3, [pc, #448]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0304 	and.w	r3, r3, #4
 8005bde:	2b04      	cmp	r3, #4
 8005be0:	d10c      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d109      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005be8:	4b6b      	ldr	r3, [pc, #428]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	08db      	lsrs	r3, r3, #3
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	4a6a      	ldr	r2, [pc, #424]	@ (8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8005bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bfa:	e01f      	b.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005bfc:	4b66      	ldr	r3, [pc, #408]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c08:	d106      	bne.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c10:	d102      	bne.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005c12:	4b63      	ldr	r3, [pc, #396]	@ (8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c16:	e011      	b.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c18:	4b5f      	ldr	r3, [pc, #380]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c24:	d106      	bne.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c2c:	d102      	bne.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8005da4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c32:	e003      	b.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005c38:	f000 bc2f 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005c3c:	f000 bc2d 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005c40:	4b59      	ldr	r3, [pc, #356]	@ (8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c44:	f000 bc29 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c4c:	f000 bc25 	b.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005c50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c54:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005c58:	430b      	orrs	r3, r1
 8005c5a:	f040 80a7 	bne.w	8005dac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8005c5e:	4b4e      	ldr	r3, [pc, #312]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c62:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005c66:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c6e:	d054      	beq.n	8005d1a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c76:	f200 808b 	bhi.w	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c80:	f000 8083 	beq.w	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8005c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c86:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c8a:	f200 8081 	bhi.w	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c94:	d02f      	beq.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c9c:	d878      	bhi.n	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d004      	beq.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8005ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005caa:	d012      	beq.n	8005cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8005cac:	e070      	b.n	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005cae:	4b3a      	ldr	r3, [pc, #232]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cba:	d107      	bne.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005cbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f000 feb5 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cca:	e3e6      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd0:	e3e3      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cd2:	4b31      	ldr	r3, [pc, #196]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cde:	d107      	bne.n	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ce0:	f107 0318 	add.w	r3, r7, #24
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 fbfb 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cee:	e3d4      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cf4:	e3d1      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005cf6:	4b28      	ldr	r3, [pc, #160]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d02:	d107      	bne.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d04:	f107 030c 	add.w	r3, r7, #12
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f000 fd3d 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d12:	e3c2      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005d14:	2300      	movs	r3, #0
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d18:	e3bf      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d24:	4b1c      	ldr	r3, [pc, #112]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	d10c      	bne.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d36:	4b18      	ldr	r3, [pc, #96]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	08db      	lsrs	r3, r3, #3
 8005d3c:	f003 0303 	and.w	r3, r3, #3
 8005d40:	4a16      	ldr	r2, [pc, #88]	@ (8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005d42:	fa22 f303 	lsr.w	r3, r2, r3
 8005d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d48:	e01e      	b.n	8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d4a:	4b13      	ldr	r3, [pc, #76]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d56:	d106      	bne.n	8005d66 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8005d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d5e:	d102      	bne.n	8005d66 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005d60:	4b0f      	ldr	r3, [pc, #60]	@ (8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d64:	e010      	b.n	8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d66:	4b0c      	ldr	r3, [pc, #48]	@ (8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d72:	d106      	bne.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8005d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d7a:	d102      	bne.n	8005d82 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005d7c:	4b09      	ldr	r3, [pc, #36]	@ (8005da4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d80:	e002      	b.n	8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005d82:	2300      	movs	r3, #0
 8005d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005d86:	e388      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005d88:	e387      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005d8a:	4b07      	ldr	r3, [pc, #28]	@ (8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d8e:	e384      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8005d90:	2300      	movs	r3, #0
 8005d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d94:	e381      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005d96:	bf00      	nop
 8005d98:	58024400 	.word	0x58024400
 8005d9c:	03d09000 	.word	0x03d09000
 8005da0:	003d0900 	.word	0x003d0900
 8005da4:	017d7840 	.word	0x017d7840
 8005da8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005dac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005db4:	430b      	orrs	r3, r1
 8005db6:	f040 809c 	bne.w	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005dba:	4b9e      	ldr	r3, [pc, #632]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dbe:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005dc2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005dca:	d054      	beq.n	8005e76 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005dd2:	f200 808b 	bhi.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ddc:	f000 8083 	beq.w	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8005de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005de6:	f200 8081 	bhi.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005df0:	d02f      	beq.n	8005e52 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8005df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005df8:	d878      	bhi.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d004      	beq.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e06:	d012      	beq.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8005e08:	e070      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e0a:	4b8a      	ldr	r3, [pc, #552]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e16:	d107      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 fe07 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e26:	e338      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e2c:	e335      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e2e:	4b81      	ldr	r3, [pc, #516]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e3a:	d107      	bne.n	8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e3c:	f107 0318 	add.w	r3, r7, #24
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 fb4d 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e4a:	e326      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e50:	e323      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005e52:	4b78      	ldr	r3, [pc, #480]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e5e:	d107      	bne.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e60:	f107 030c 	add.w	r3, r7, #12
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 fc8f 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e6e:	e314      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005e70:	2300      	movs	r3, #0
 8005e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e74:	e311      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005e76:	4b6f      	ldr	r3, [pc, #444]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e7e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e80:	4b6c      	ldr	r3, [pc, #432]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0304 	and.w	r3, r3, #4
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d10c      	bne.n	8005ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8005e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d109      	bne.n	8005ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e92:	4b68      	ldr	r3, [pc, #416]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	08db      	lsrs	r3, r3, #3
 8005e98:	f003 0303 	and.w	r3, r3, #3
 8005e9c:	4a66      	ldr	r2, [pc, #408]	@ (8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ea4:	e01e      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ea6:	4b63      	ldr	r3, [pc, #396]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb2:	d106      	bne.n	8005ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8005eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005eba:	d102      	bne.n	8005ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005ebc:	4b5f      	ldr	r3, [pc, #380]	@ (800603c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8005ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ec0:	e010      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005ec2:	4b5c      	ldr	r3, [pc, #368]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ece:	d106      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8005ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ed6:	d102      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005ed8:	4b59      	ldr	r3, [pc, #356]	@ (8006040 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005edc:	e002      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005ee2:	e2da      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005ee4:	e2d9      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005ee6:	4b57      	ldr	r3, [pc, #348]	@ (8006044 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eea:	e2d6      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8005eec:	2300      	movs	r3, #0
 8005eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ef0:	e2d3      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005efa:	430b      	orrs	r3, r1
 8005efc:	f040 80a7 	bne.w	800604e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005f00:	4b4c      	ldr	r3, [pc, #304]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f04:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005f08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f10:	d055      	beq.n	8005fbe <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8005f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f18:	f200 8096 	bhi.w	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f22:	f000 8084 	beq.w	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8005f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f2c:	f200 808c 	bhi.w	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f36:	d030      	beq.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8005f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f3e:	f200 8083 	bhi.w	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d004      	beq.n	8005f52 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8005f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f4e:	d012      	beq.n	8005f76 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8005f50:	e07a      	b.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f52:	4b38      	ldr	r3, [pc, #224]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f5e:	d107      	bne.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fd63 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f6e:	e294      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f74:	e291      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f76:	4b2f      	ldr	r3, [pc, #188]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f82:	d107      	bne.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f84:	f107 0318 	add.w	r3, r7, #24
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f000 faa9 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f92:	e282      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f98:	e27f      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f9a:	4b26      	ldr	r3, [pc, #152]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa6:	d107      	bne.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fa8:	f107 030c 	add.w	r3, r7, #12
 8005fac:	4618      	mov	r0, r3
 8005fae:	f000 fbeb 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fb6:	e270      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fbc:	e26d      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d10c      	bne.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8005fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d109      	bne.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005fda:	4b16      	ldr	r3, [pc, #88]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	08db      	lsrs	r3, r3, #3
 8005fe0:	f003 0303 	and.w	r3, r3, #3
 8005fe4:	4a14      	ldr	r2, [pc, #80]	@ (8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8005fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fec:	e01e      	b.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005fee:	4b11      	ldr	r3, [pc, #68]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ffa:	d106      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8005ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ffe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006002:	d102      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006004:	4b0d      	ldr	r3, [pc, #52]	@ (800603c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8006006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006008:	e010      	b.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800600a:	4b0a      	ldr	r3, [pc, #40]	@ (8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006012:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006016:	d106      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8006018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800601a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800601e:	d102      	bne.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006020:	4b07      	ldr	r3, [pc, #28]	@ (8006040 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006024:	e002      	b.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006026:	2300      	movs	r3, #0
 8006028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800602a:	e236      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800602c:	e235      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800602e:	4b05      	ldr	r3, [pc, #20]	@ (8006044 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006032:	e232      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006034:	58024400 	.word	0x58024400
 8006038:	03d09000 	.word	0x03d09000
 800603c:	003d0900 	.word	0x003d0900
 8006040:	017d7840 	.word	0x017d7840
 8006044:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8006048:	2300      	movs	r3, #0
 800604a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800604c:	e225      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800604e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006052:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006056:	430b      	orrs	r3, r1
 8006058:	f040 8085 	bne.w	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800605c:	4b9c      	ldr	r3, [pc, #624]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800605e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006060:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006064:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800606c:	d06b      	beq.n	8006146 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800606e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006070:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006074:	d874      	bhi.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006078:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800607c:	d056      	beq.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800607e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006080:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006084:	d86c      	bhi.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006088:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800608c:	d03b      	beq.n	8006106 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800608e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006090:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006094:	d864      	bhi.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006098:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800609c:	d021      	beq.n	80060e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800609e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060a4:	d85c      	bhi.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d004      	beq.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80060ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b2:	d004      	beq.n	80060be <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80060b4:	e054      	b.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80060b6:	f7fe fb5f 	bl	8004778 <HAL_RCC_GetPCLK1Freq>
 80060ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80060bc:	e1ed      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060be:	4b84      	ldr	r3, [pc, #528]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060ca:	d107      	bne.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060cc:	f107 0318 	add.w	r3, r7, #24
 80060d0:	4618      	mov	r0, r3
 80060d2:	f000 fa05 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060da:	e1de      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80060dc:	2300      	movs	r3, #0
 80060de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060e0:	e1db      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060e2:	4b7b      	ldr	r3, [pc, #492]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060ee:	d107      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060f0:	f107 030c 	add.w	r3, r7, #12
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 fb47 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060fe:	e1cc      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006100:	2300      	movs	r3, #0
 8006102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006104:	e1c9      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006106:	4b72      	ldr	r3, [pc, #456]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0304 	and.w	r3, r3, #4
 800610e:	2b04      	cmp	r3, #4
 8006110:	d109      	bne.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006112:	4b6f      	ldr	r3, [pc, #444]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	08db      	lsrs	r3, r3, #3
 8006118:	f003 0303 	and.w	r3, r3, #3
 800611c:	4a6d      	ldr	r2, [pc, #436]	@ (80062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800611e:	fa22 f303 	lsr.w	r3, r2, r3
 8006122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006124:	e1b9      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006126:	2300      	movs	r3, #0
 8006128:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800612a:	e1b6      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800612c:	4b68      	ldr	r3, [pc, #416]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006138:	d102      	bne.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800613a:	4b67      	ldr	r3, [pc, #412]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800613c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800613e:	e1ac      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006140:	2300      	movs	r3, #0
 8006142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006144:	e1a9      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006146:	4b62      	ldr	r3, [pc, #392]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006152:	d102      	bne.n	800615a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8006154:	4b61      	ldr	r3, [pc, #388]	@ (80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8006156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006158:	e19f      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800615a:	2300      	movs	r3, #0
 800615c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800615e:	e19c      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8006160:	2300      	movs	r3, #0
 8006162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006164:	e199      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006166:	e9d7 2300 	ldrd	r2, r3, [r7]
 800616a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800616e:	430b      	orrs	r3, r1
 8006170:	d173      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006172:	4b57      	ldr	r3, [pc, #348]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006176:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800617a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800617c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800617e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006182:	d02f      	beq.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8006184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006186:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800618a:	d863      	bhi.n	8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800618c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800618e:	2b00      	cmp	r3, #0
 8006190:	d004      	beq.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8006192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006198:	d012      	beq.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800619a:	e05b      	b.n	8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800619c:	4b4c      	ldr	r3, [pc, #304]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061a8:	d107      	bne.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061aa:	f107 0318 	add.w	r3, r7, #24
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 f996 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061b8:	e16f      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061ba:	2300      	movs	r3, #0
 80061bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061be:	e16c      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80061c0:	4b43      	ldr	r3, [pc, #268]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061cc:	d107      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061ce:	f107 030c 	add.w	r3, r7, #12
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fad8 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061dc:	e15d      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061de:	2300      	movs	r3, #0
 80061e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061e2:	e15a      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80061e4:	4b3a      	ldr	r3, [pc, #232]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80061e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061ec:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80061ee:	4b38      	ldr	r3, [pc, #224]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	d10c      	bne.n	8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80061fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d109      	bne.n	8006214 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006200:	4b33      	ldr	r3, [pc, #204]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	08db      	lsrs	r3, r3, #3
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	4a32      	ldr	r2, [pc, #200]	@ (80062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800620c:	fa22 f303 	lsr.w	r3, r2, r3
 8006210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006212:	e01e      	b.n	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006214:	4b2e      	ldr	r3, [pc, #184]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800621c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006220:	d106      	bne.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006224:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006228:	d102      	bne.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800622a:	4b2b      	ldr	r3, [pc, #172]	@ (80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800622c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800622e:	e010      	b.n	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006230:	4b27      	ldr	r3, [pc, #156]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800623c:	d106      	bne.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800623e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006240:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006244:	d102      	bne.n	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006246:	4b25      	ldr	r3, [pc, #148]	@ (80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8006248:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800624a:	e002      	b.n	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800624c:	2300      	movs	r3, #0
 800624e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006250:	e123      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006252:	e122      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8006254:	2300      	movs	r3, #0
 8006256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006258:	e11f      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800625a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800625e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006262:	430b      	orrs	r3, r1
 8006264:	d13c      	bne.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006266:	4b1a      	ldr	r3, [pc, #104]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800626a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800626e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006272:	2b00      	cmp	r3, #0
 8006274:	d004      	beq.n	8006280 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800627c:	d012      	beq.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800627e:	e023      	b.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006280:	4b13      	ldr	r3, [pc, #76]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006288:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800628c:	d107      	bne.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800628e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006292:	4618      	mov	r0, r3
 8006294:	f000 fbcc 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800629c:	e0fd      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800629e:	2300      	movs	r3, #0
 80062a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062a2:	e0fa      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062a4:	4b0a      	ldr	r3, [pc, #40]	@ (80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062b0:	d107      	bne.n	80062c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062b2:	f107 0318 	add.w	r3, r7, #24
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 f912 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062c0:	e0eb      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80062c2:	2300      	movs	r3, #0
 80062c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062c6:	e0e8      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062cc:	e0e5      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80062ce:	bf00      	nop
 80062d0:	58024400 	.word	0x58024400
 80062d4:	03d09000 	.word	0x03d09000
 80062d8:	003d0900 	.word	0x003d0900
 80062dc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80062e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062e4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80062e8:	430b      	orrs	r3, r1
 80062ea:	f040 8085 	bne.w	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80062ee:	4b6d      	ldr	r3, [pc, #436]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80062f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80062f6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80062f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062fe:	d06b      	beq.n	80063d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8006300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006306:	d874      	bhi.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630e:	d056      	beq.n	80063be <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8006310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006316:	d86c      	bhi.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800631a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800631e:	d03b      	beq.n	8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8006320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006322:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006326:	d864      	bhi.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800632a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800632e:	d021      	beq.n	8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8006330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006332:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006336:	d85c      	bhi.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633a:	2b00      	cmp	r3, #0
 800633c:	d004      	beq.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800633e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006340:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006344:	d004      	beq.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8006346:	e054      	b.n	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006348:	f000 f8b4 	bl	80064b4 <HAL_RCCEx_GetD3PCLK1Freq>
 800634c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800634e:	e0a4      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006350:	4b54      	ldr	r3, [pc, #336]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006358:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800635c:	d107      	bne.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800635e:	f107 0318 	add.w	r3, r7, #24
 8006362:	4618      	mov	r0, r3
 8006364:	f000 f8bc 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800636c:	e095      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800636e:	2300      	movs	r3, #0
 8006370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006372:	e092      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006374:	4b4b      	ldr	r3, [pc, #300]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800637c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006380:	d107      	bne.n	8006392 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006382:	f107 030c 	add.w	r3, r7, #12
 8006386:	4618      	mov	r0, r3
 8006388:	f000 f9fe 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006390:	e083      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006392:	2300      	movs	r3, #0
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006396:	e080      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006398:	4b42      	ldr	r3, [pc, #264]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d109      	bne.n	80063b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063a4:	4b3f      	ldr	r3, [pc, #252]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	08db      	lsrs	r3, r3, #3
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	4a3e      	ldr	r2, [pc, #248]	@ (80064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80063b0:	fa22 f303 	lsr.w	r3, r2, r3
 80063b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063b6:	e070      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80063b8:	2300      	movs	r3, #0
 80063ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063bc:	e06d      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80063be:	4b39      	ldr	r3, [pc, #228]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ca:	d102      	bne.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80063cc:	4b37      	ldr	r3, [pc, #220]	@ (80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80063ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063d0:	e063      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80063d2:	2300      	movs	r3, #0
 80063d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063d6:	e060      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80063d8:	4b32      	ldr	r3, [pc, #200]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063e4:	d102      	bne.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80063e6:	4b32      	ldr	r3, [pc, #200]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80063e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063ea:	e056      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80063ec:	2300      	movs	r3, #0
 80063ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063f0:	e053      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063f6:	e050      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80063f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063fc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006400:	430b      	orrs	r3, r1
 8006402:	d148      	bne.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006404:	4b27      	ldr	r3, [pc, #156]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006406:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006408:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800640c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800640e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006414:	d02a      	beq.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8006416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800641c:	d838      	bhi.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800641e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006420:	2b00      	cmp	r3, #0
 8006422:	d004      	beq.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8006424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006426:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800642a:	d00d      	beq.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800642c:	e030      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800642e:	4b1d      	ldr	r3, [pc, #116]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006436:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800643a:	d102      	bne.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800643c:	4b1c      	ldr	r3, [pc, #112]	@ (80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800643e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006440:	e02b      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006446:	e028      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006448:	4b16      	ldr	r3, [pc, #88]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006450:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006454:	d107      	bne.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006456:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fae8 	bl	8006a30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006464:	e019      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006466:	2300      	movs	r3, #0
 8006468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646a:	e016      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800646c:	4b0d      	ldr	r3, [pc, #52]	@ (80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006478:	d107      	bne.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800647a:	f107 0318 	add.w	r3, r7, #24
 800647e:	4618      	mov	r0, r3
 8006480:	f000 f82e 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006488:	e007      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800648a:	2300      	movs	r3, #0
 800648c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800648e:	e004      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8006490:	2300      	movs	r3, #0
 8006492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006494:	e001      	b.n	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8006496:	2300      	movs	r3, #0
 8006498:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800649a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800649c:	4618      	mov	r0, r3
 800649e:	3740      	adds	r7, #64	@ 0x40
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	58024400 	.word	0x58024400
 80064a8:	03d09000 	.word	0x03d09000
 80064ac:	003d0900 	.word	0x003d0900
 80064b0:	017d7840 	.word	0x017d7840

080064b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80064b8:	f7fe f92e 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 80064bc:	4602      	mov	r2, r0
 80064be:	4b06      	ldr	r3, [pc, #24]	@ (80064d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	091b      	lsrs	r3, r3, #4
 80064c4:	f003 0307 	and.w	r3, r3, #7
 80064c8:	4904      	ldr	r1, [pc, #16]	@ (80064dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80064ca:	5ccb      	ldrb	r3, [r1, r3]
 80064cc:	f003 031f 	and.w	r3, r3, #31
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	58024400 	.word	0x58024400
 80064dc:	0800acb4 	.word	0x0800acb4

080064e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b089      	sub	sp, #36	@ 0x24
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80064e8:	4ba1      	ldr	r3, [pc, #644]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ec:	f003 0303 	and.w	r3, r3, #3
 80064f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80064f2:	4b9f      	ldr	r3, [pc, #636]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f6:	0b1b      	lsrs	r3, r3, #12
 80064f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80064fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	091b      	lsrs	r3, r3, #4
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800650a:	4b99      	ldr	r3, [pc, #612]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800650c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650e:	08db      	lsrs	r3, r3, #3
 8006510:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	fb02 f303 	mul.w	r3, r2, r3
 800651a:	ee07 3a90 	vmov	s15, r3
 800651e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006522:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 8111 	beq.w	8006750 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	2b02      	cmp	r3, #2
 8006532:	f000 8083 	beq.w	800663c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	2b02      	cmp	r3, #2
 800653a:	f200 80a1 	bhi.w	8006680 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d003      	beq.n	800654c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d056      	beq.n	80065f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800654a:	e099      	b.n	8006680 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800654c:	4b88      	ldr	r3, [pc, #544]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	2b00      	cmp	r3, #0
 8006556:	d02d      	beq.n	80065b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006558:	4b85      	ldr	r3, [pc, #532]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	08db      	lsrs	r3, r3, #3
 800655e:	f003 0303 	and.w	r3, r3, #3
 8006562:	4a84      	ldr	r2, [pc, #528]	@ (8006774 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006564:	fa22 f303 	lsr.w	r3, r2, r3
 8006568:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	ee07 3a90 	vmov	s15, r3
 8006570:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	ee07 3a90 	vmov	s15, r3
 800657a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800657e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006582:	4b7b      	ldr	r3, [pc, #492]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800658a:	ee07 3a90 	vmov	s15, r3
 800658e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006592:	ed97 6a03 	vldr	s12, [r7, #12]
 8006596:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800659a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800659e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80065b2:	e087      	b.n	80066c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	ee07 3a90 	vmov	s15, r3
 80065ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800677c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80065c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065c6:	4b6a      	ldr	r3, [pc, #424]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ce:	ee07 3a90 	vmov	s15, r3
 80065d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80065de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065f6:	e065      	b.n	80066c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	ee07 3a90 	vmov	s15, r3
 80065fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006602:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660a:	4b59      	ldr	r3, [pc, #356]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800660c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006612:	ee07 3a90 	vmov	s15, r3
 8006616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661a:	ed97 6a03 	vldr	s12, [r7, #12]
 800661e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800662a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800662e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006636:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800663a:	e043      	b.n	80066c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	ee07 3a90 	vmov	s15, r3
 8006642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006646:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006784 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800664a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800664e:	4b48      	ldr	r3, [pc, #288]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006656:	ee07 3a90 	vmov	s15, r3
 800665a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800665e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006662:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800666a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800666e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800667a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800667e:	e021      	b.n	80066c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	ee07 3a90 	vmov	s15, r3
 8006686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800668e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006692:	4b37      	ldr	r3, [pc, #220]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800669a:	ee07 3a90 	vmov	s15, r3
 800669e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80066a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006778 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80066c4:	4b2a      	ldr	r3, [pc, #168]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c8:	0a5b      	lsrs	r3, r3, #9
 80066ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066ce:	ee07 3a90 	vmov	s15, r3
 80066d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066de:	edd7 6a07 	vldr	s13, [r7, #28]
 80066e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066ea:	ee17 2a90 	vmov	r2, s15
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80066f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f6:	0c1b      	lsrs	r3, r3, #16
 80066f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066fc:	ee07 3a90 	vmov	s15, r3
 8006700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006704:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006708:	ee37 7a87 	vadd.f32	s14, s15, s14
 800670c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006718:	ee17 2a90 	vmov	r2, s15
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006720:	4b13      	ldr	r3, [pc, #76]	@ (8006770 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006724:	0e1b      	lsrs	r3, r3, #24
 8006726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800672a:	ee07 3a90 	vmov	s15, r3
 800672e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006732:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006736:	ee37 7a87 	vadd.f32	s14, s15, s14
 800673a:	edd7 6a07 	vldr	s13, [r7, #28]
 800673e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006746:	ee17 2a90 	vmov	r2, s15
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800674e:	e008      	b.n	8006762 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	609a      	str	r2, [r3, #8]
}
 8006762:	bf00      	nop
 8006764:	3724      	adds	r7, #36	@ 0x24
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	58024400 	.word	0x58024400
 8006774:	03d09000 	.word	0x03d09000
 8006778:	46000000 	.word	0x46000000
 800677c:	4c742400 	.word	0x4c742400
 8006780:	4a742400 	.word	0x4a742400
 8006784:	4bbebc20 	.word	0x4bbebc20

08006788 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006788:	b480      	push	{r7}
 800678a:	b089      	sub	sp, #36	@ 0x24
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006790:	4ba1      	ldr	r3, [pc, #644]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006794:	f003 0303 	and.w	r3, r3, #3
 8006798:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800679a:	4b9f      	ldr	r3, [pc, #636]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800679c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800679e:	0d1b      	lsrs	r3, r3, #20
 80067a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80067a6:	4b9c      	ldr	r3, [pc, #624]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067aa:	0a1b      	lsrs	r3, r3, #8
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80067b2:	4b99      	ldr	r3, [pc, #612]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b6:	08db      	lsrs	r3, r3, #3
 80067b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067bc:	693a      	ldr	r2, [r7, #16]
 80067be:	fb02 f303 	mul.w	r3, r2, r3
 80067c2:	ee07 3a90 	vmov	s15, r3
 80067c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 8111 	beq.w	80069f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	2b02      	cmp	r3, #2
 80067da:	f000 8083 	beq.w	80068e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	f200 80a1 	bhi.w	8006928 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d003      	beq.n	80067f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d056      	beq.n	80068a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80067f2:	e099      	b.n	8006928 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067f4:	4b88      	ldr	r3, [pc, #544]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0320 	and.w	r3, r3, #32
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d02d      	beq.n	800685c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006800:	4b85      	ldr	r3, [pc, #532]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	08db      	lsrs	r3, r3, #3
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	4a84      	ldr	r2, [pc, #528]	@ (8006a1c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800680c:	fa22 f303 	lsr.w	r3, r2, r3
 8006810:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	ee07 3a90 	vmov	s15, r3
 8006818:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	ee07 3a90 	vmov	s15, r3
 8006822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800682a:	4b7b      	ldr	r3, [pc, #492]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800682c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006832:	ee07 3a90 	vmov	s15, r3
 8006836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800683a:	ed97 6a03 	vldr	s12, [r7, #12]
 800683e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006a20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800684a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800684e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006856:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800685a:	e087      	b.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	ee07 3a90 	vmov	s15, r3
 8006862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006866:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006a24 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800686a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800686e:	4b6a      	ldr	r3, [pc, #424]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800687e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006882:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006a20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800688a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800688e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800689a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800689e:	e065      	b.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	ee07 3a90 	vmov	s15, r3
 80068a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006a28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80068ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068b2:	4b59      	ldr	r3, [pc, #356]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ba:	ee07 3a90 	vmov	s15, r3
 80068be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80068c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006a20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80068ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068e2:	e043      	b.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	ee07 3a90 	vmov	s15, r3
 80068ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006a2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80068f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068f6:	4b48      	ldr	r3, [pc, #288]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068fe:	ee07 3a90 	vmov	s15, r3
 8006902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006906:	ed97 6a03 	vldr	s12, [r7, #12]
 800690a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006a20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800690e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800691a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800691e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006922:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006926:	e021      	b.n	800696c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	ee07 3a90 	vmov	s15, r3
 800692e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006932:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006a28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800693a:	4b37      	ldr	r3, [pc, #220]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800693c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694a:	ed97 6a03 	vldr	s12, [r7, #12]
 800694e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006a20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800695e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800696a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800696c:	4b2a      	ldr	r3, [pc, #168]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800696e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006970:	0a5b      	lsrs	r3, r3, #9
 8006972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006976:	ee07 3a90 	vmov	s15, r3
 800697a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800697e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006982:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006986:	edd7 6a07 	vldr	s13, [r7, #28]
 800698a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800698e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006992:	ee17 2a90 	vmov	r2, s15
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800699a:	4b1f      	ldr	r3, [pc, #124]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800699c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699e:	0c1b      	lsrs	r3, r3, #16
 80069a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069a4:	ee07 3a90 	vmov	s15, r3
 80069a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80069b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069c0:	ee17 2a90 	vmov	r2, s15
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80069c8:	4b13      	ldr	r3, [pc, #76]	@ (8006a18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069cc:	0e1b      	lsrs	r3, r3, #24
 80069ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80069de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80069e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069ee:	ee17 2a90 	vmov	r2, s15
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80069f6:	e008      	b.n	8006a0a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	609a      	str	r2, [r3, #8]
}
 8006a0a:	bf00      	nop
 8006a0c:	3724      	adds	r7, #36	@ 0x24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	58024400 	.word	0x58024400
 8006a1c:	03d09000 	.word	0x03d09000
 8006a20:	46000000 	.word	0x46000000
 8006a24:	4c742400 	.word	0x4c742400
 8006a28:	4a742400 	.word	0x4a742400
 8006a2c:	4bbebc20 	.word	0x4bbebc20

08006a30 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b089      	sub	sp, #36	@ 0x24
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a38:	4ba0      	ldr	r3, [pc, #640]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3c:	f003 0303 	and.w	r3, r3, #3
 8006a40:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006a42:	4b9e      	ldr	r3, [pc, #632]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a46:	091b      	lsrs	r3, r3, #4
 8006a48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a4c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006a4e:	4b9b      	ldr	r3, [pc, #620]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006a58:	4b98      	ldr	r3, [pc, #608]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a5c:	08db      	lsrs	r3, r3, #3
 8006a5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	fb02 f303 	mul.w	r3, r2, r3
 8006a68:	ee07 3a90 	vmov	s15, r3
 8006a6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a70:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 8111 	beq.w	8006c9e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	f000 8083 	beq.w	8006b8a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	f200 80a1 	bhi.w	8006bce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d003      	beq.n	8006a9a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d056      	beq.n	8006b46 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006a98:	e099      	b.n	8006bce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a9a:	4b88      	ldr	r3, [pc, #544]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0320 	and.w	r3, r3, #32
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d02d      	beq.n	8006b02 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006aa6:	4b85      	ldr	r3, [pc, #532]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	08db      	lsrs	r3, r3, #3
 8006aac:	f003 0303 	and.w	r3, r3, #3
 8006ab0:	4a83      	ldr	r2, [pc, #524]	@ (8006cc0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	ee07 3a90 	vmov	s15, r3
 8006ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006acc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ad0:	4b7a      	ldr	r3, [pc, #488]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad8:	ee07 3a90 	vmov	s15, r3
 8006adc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ae0:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ae4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006ae8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006af0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006af4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006afc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006b00:	e087      	b.n	8006c12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	ee07 3a90 	vmov	s15, r3
 8006b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006cc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006b10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b14:	4b69      	ldr	r3, [pc, #420]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1c:	ee07 3a90 	vmov	s15, r3
 8006b20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b24:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b28:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006b2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b44:	e065      	b.n	8006c12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	ee07 3a90 	vmov	s15, r3
 8006b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b50:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006ccc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006b54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b58:	4b58      	ldr	r3, [pc, #352]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b60:	ee07 3a90 	vmov	s15, r3
 8006b64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b68:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b6c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006b70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b88:	e043      	b.n	8006c12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	ee07 3a90 	vmov	s15, r3
 8006b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b94:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006b98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b9c:	4b47      	ldr	r3, [pc, #284]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba4:	ee07 3a90 	vmov	s15, r3
 8006ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bac:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bb0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006bb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bc8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bcc:	e021      	b.n	8006c12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	ee07 3a90 	vmov	s15, r3
 8006bd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bd8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006cc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006bdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006be0:	4b36      	ldr	r3, [pc, #216]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006be8:	ee07 3a90 	vmov	s15, r3
 8006bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bf0:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bf4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006bf8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c10:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006c12:	4b2a      	ldr	r3, [pc, #168]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c16:	0a5b      	lsrs	r3, r3, #9
 8006c18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c1c:	ee07 3a90 	vmov	s15, r3
 8006c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c38:	ee17 2a90 	vmov	r2, s15
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006c40:	4b1e      	ldr	r3, [pc, #120]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c44:	0c1b      	lsrs	r3, r3, #16
 8006c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c4a:	ee07 3a90 	vmov	s15, r3
 8006c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c66:	ee17 2a90 	vmov	r2, s15
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006c6e:	4b13      	ldr	r3, [pc, #76]	@ (8006cbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c72:	0e1b      	lsrs	r3, r3, #24
 8006c74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c78:	ee07 3a90 	vmov	s15, r3
 8006c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c88:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c94:	ee17 2a90 	vmov	r2, s15
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	609a      	str	r2, [r3, #8]
}
 8006cb0:	bf00      	nop
 8006cb2:	3724      	adds	r7, #36	@ 0x24
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr
 8006cbc:	58024400 	.word	0x58024400
 8006cc0:	03d09000 	.word	0x03d09000
 8006cc4:	46000000 	.word	0x46000000
 8006cc8:	4c742400 	.word	0x4c742400
 8006ccc:	4a742400 	.word	0x4a742400
 8006cd0:	4bbebc20 	.word	0x4bbebc20

08006cd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ce2:	4b53      	ldr	r3, [pc, #332]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce6:	f003 0303 	and.w	r3, r3, #3
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d101      	bne.n	8006cf2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e099      	b.n	8006e26 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006cf2:	4b4f      	ldr	r3, [pc, #316]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a4e      	ldr	r2, [pc, #312]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006cf8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006cfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cfe:	f7fa fb19 	bl	8001334 <HAL_GetTick>
 8006d02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d04:	e008      	b.n	8006d18 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006d06:	f7fa fb15 	bl	8001334 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e086      	b.n	8006e26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d18:	4b45      	ldr	r3, [pc, #276]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1f0      	bne.n	8006d06 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006d24:	4b42      	ldr	r3, [pc, #264]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d28:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	031b      	lsls	r3, r3, #12
 8006d32:	493f      	ldr	r1, [pc, #252]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d34:	4313      	orrs	r3, r2
 8006d36:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	3b01      	subs	r3, #1
 8006d48:	025b      	lsls	r3, r3, #9
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	431a      	orrs	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	3b01      	subs	r3, #1
 8006d54:	041b      	lsls	r3, r3, #16
 8006d56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	3b01      	subs	r3, #1
 8006d62:	061b      	lsls	r3, r3, #24
 8006d64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006d68:	4931      	ldr	r1, [pc, #196]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006d6e:	4b30      	ldr	r3, [pc, #192]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	492d      	ldr	r1, [pc, #180]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006d80:	4b2b      	ldr	r3, [pc, #172]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d84:	f023 0220 	bic.w	r2, r3, #32
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	4928      	ldr	r1, [pc, #160]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006d92:	4b27      	ldr	r3, [pc, #156]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d96:	4a26      	ldr	r2, [pc, #152]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006d98:	f023 0310 	bic.w	r3, r3, #16
 8006d9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006d9e:	4b24      	ldr	r3, [pc, #144]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006da0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006da2:	4b24      	ldr	r3, [pc, #144]	@ (8006e34 <RCCEx_PLL2_Config+0x160>)
 8006da4:	4013      	ands	r3, r2
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	69d2      	ldr	r2, [r2, #28]
 8006daa:	00d2      	lsls	r2, r2, #3
 8006dac:	4920      	ldr	r1, [pc, #128]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006db2:	4b1f      	ldr	r3, [pc, #124]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db6:	4a1e      	ldr	r2, [pc, #120]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006db8:	f043 0310 	orr.w	r3, r3, #16
 8006dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d106      	bne.n	8006dd2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc8:	4a19      	ldr	r2, [pc, #100]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006dce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006dd0:	e00f      	b.n	8006df2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d106      	bne.n	8006de6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006dd8:	4b15      	ldr	r3, [pc, #84]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ddc:	4a14      	ldr	r2, [pc, #80]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006de2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006de4:	e005      	b.n	8006df2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006de6:	4b12      	ldr	r3, [pc, #72]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dea:	4a11      	ldr	r2, [pc, #68]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006dec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006df0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006df2:	4b0f      	ldr	r3, [pc, #60]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a0e      	ldr	r2, [pc, #56]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006df8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dfe:	f7fa fa99 	bl	8001334 <HAL_GetTick>
 8006e02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e04:	e008      	b.n	8006e18 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006e06:	f7fa fa95 	bl	8001334 <HAL_GetTick>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d901      	bls.n	8006e18 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e006      	b.n	8006e26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e18:	4b05      	ldr	r3, [pc, #20]	@ (8006e30 <RCCEx_PLL2_Config+0x15c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d0f0      	beq.n	8006e06 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	58024400 	.word	0x58024400
 8006e34:	ffff0007 	.word	0xffff0007

08006e38 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006e46:	4b53      	ldr	r3, [pc, #332]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4a:	f003 0303 	and.w	r3, r3, #3
 8006e4e:	2b03      	cmp	r3, #3
 8006e50:	d101      	bne.n	8006e56 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e099      	b.n	8006f8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006e56:	4b4f      	ldr	r3, [pc, #316]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a4e      	ldr	r2, [pc, #312]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e62:	f7fa fa67 	bl	8001334 <HAL_GetTick>
 8006e66:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006e68:	e008      	b.n	8006e7c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006e6a:	f7fa fa63 	bl	8001334 <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d901      	bls.n	8006e7c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e086      	b.n	8006f8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006e7c:	4b45      	ldr	r3, [pc, #276]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1f0      	bne.n	8006e6a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006e88:	4b42      	ldr	r3, [pc, #264]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	051b      	lsls	r3, r3, #20
 8006e96:	493f      	ldr	r1, [pc, #252]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	025b      	lsls	r3, r3, #9
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	041b      	lsls	r3, r3, #16
 8006eba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006ebe:	431a      	orrs	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	061b      	lsls	r3, r3, #24
 8006ec8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ecc:	4931      	ldr	r1, [pc, #196]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006ed2:	4b30      	ldr	r3, [pc, #192]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	492d      	ldr	r1, [pc, #180]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	4928      	ldr	r1, [pc, #160]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006ef6:	4b27      	ldr	r3, [pc, #156]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efa:	4a26      	ldr	r2, [pc, #152]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006f02:	4b24      	ldr	r3, [pc, #144]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f06:	4b24      	ldr	r3, [pc, #144]	@ (8006f98 <RCCEx_PLL3_Config+0x160>)
 8006f08:	4013      	ands	r3, r2
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	69d2      	ldr	r2, [r2, #28]
 8006f0e:	00d2      	lsls	r2, r2, #3
 8006f10:	4920      	ldr	r1, [pc, #128]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006f16:	4b1f      	ldr	r3, [pc, #124]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d106      	bne.n	8006f36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006f28:	4b1a      	ldr	r3, [pc, #104]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2c:	4a19      	ldr	r2, [pc, #100]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006f32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006f34:	e00f      	b.n	8006f56 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d106      	bne.n	8006f4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006f3c:	4b15      	ldr	r3, [pc, #84]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f40:	4a14      	ldr	r2, [pc, #80]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006f46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006f48:	e005      	b.n	8006f56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006f4a:	4b12      	ldr	r3, [pc, #72]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	4a11      	ldr	r2, [pc, #68]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006f56:	4b0f      	ldr	r3, [pc, #60]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f62:	f7fa f9e7 	bl	8001334 <HAL_GetTick>
 8006f66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006f68:	e008      	b.n	8006f7c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006f6a:	f7fa f9e3 	bl	8001334 <HAL_GetTick>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	1ad3      	subs	r3, r2, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d901      	bls.n	8006f7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e006      	b.n	8006f8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006f7c:	4b05      	ldr	r3, [pc, #20]	@ (8006f94 <RCCEx_PLL3_Config+0x15c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d0f0      	beq.n	8006f6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	58024400 	.word	0x58024400
 8006f98:	ffff0007 	.word	0xffff0007

08006f9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d101      	bne.n	8006fae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e042      	b.n	8007034 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d106      	bne.n	8006fc6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f7f9 ff19 	bl	8000df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2224      	movs	r2, #36	@ 0x24
 8006fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f022 0201 	bic.w	r2, r2, #1
 8006fdc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 ff22 	bl	8007e30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f8b3 	bl	8007158 <UART_SetConfig>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e01b      	b.n	8007034 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800700a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800701a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0201 	orr.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 ffa1 	bl	8007f74 <UART_CheckIdleState>
 8007032:	4603      	mov	r3, r0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3708      	adds	r7, #8
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08a      	sub	sp, #40	@ 0x28
 8007040:	af02      	add	r7, sp, #8
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	603b      	str	r3, [r7, #0]
 8007048:	4613      	mov	r3, r2
 800704a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007052:	2b20      	cmp	r3, #32
 8007054:	d17b      	bne.n	800714e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d002      	beq.n	8007062 <HAL_UART_Transmit+0x26>
 800705c:	88fb      	ldrh	r3, [r7, #6]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d101      	bne.n	8007066 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e074      	b.n	8007150 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2200      	movs	r2, #0
 800706a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2221      	movs	r2, #33	@ 0x21
 8007072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007076:	f7fa f95d 	bl	8001334 <HAL_GetTick>
 800707a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	88fa      	ldrh	r2, [r7, #6]
 8007080:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	88fa      	ldrh	r2, [r7, #6]
 8007088:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007094:	d108      	bne.n	80070a8 <HAL_UART_Transmit+0x6c>
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	691b      	ldr	r3, [r3, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d104      	bne.n	80070a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800709e:	2300      	movs	r3, #0
 80070a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	61bb      	str	r3, [r7, #24]
 80070a6:	e003      	b.n	80070b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070ac:	2300      	movs	r3, #0
 80070ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070b0:	e030      	b.n	8007114 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	2200      	movs	r2, #0
 80070ba:	2180      	movs	r1, #128	@ 0x80
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f001 f803 	bl	80080c8 <UART_WaitOnFlagUntilTimeout>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d005      	beq.n	80070d4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2220      	movs	r2, #32
 80070cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80070d0:	2303      	movs	r3, #3
 80070d2:	e03d      	b.n	8007150 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	881b      	ldrh	r3, [r3, #0]
 80070de:	461a      	mov	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	3302      	adds	r3, #2
 80070ee:	61bb      	str	r3, [r7, #24]
 80070f0:	e007      	b.n	8007102 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	781a      	ldrb	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	3301      	adds	r3, #1
 8007100:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29a      	uxth	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1c8      	bne.n	80070b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	2200      	movs	r2, #0
 8007128:	2140      	movs	r1, #64	@ 0x40
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f000 ffcc 	bl	80080c8 <UART_WaitOnFlagUntilTimeout>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d005      	beq.n	8007142 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2220      	movs	r2, #32
 800713a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e006      	b.n	8007150 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800714a:	2300      	movs	r3, #0
 800714c:	e000      	b.n	8007150 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800714e:	2302      	movs	r3, #2
  }
}
 8007150:	4618      	mov	r0, r3
 8007152:	3720      	adds	r7, #32
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800715c:	b092      	sub	sp, #72	@ 0x48
 800715e:	af00      	add	r7, sp, #0
 8007160:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	431a      	orrs	r2, r3
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	431a      	orrs	r2, r3
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	69db      	ldr	r3, [r3, #28]
 800717c:	4313      	orrs	r3, r2
 800717e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	4bbe      	ldr	r3, [pc, #760]	@ (8007480 <UART_SetConfig+0x328>)
 8007188:	4013      	ands	r3, r2
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	6812      	ldr	r2, [r2, #0]
 800718e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007190:	430b      	orrs	r3, r1
 8007192:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	68da      	ldr	r2, [r3, #12]
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	430a      	orrs	r2, r1
 80071a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4ab3      	ldr	r2, [pc, #716]	@ (8007484 <UART_SetConfig+0x32c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071c0:	4313      	orrs	r3, r2
 80071c2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	4baf      	ldr	r3, [pc, #700]	@ (8007488 <UART_SetConfig+0x330>)
 80071cc:	4013      	ands	r3, r2
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	6812      	ldr	r2, [r2, #0]
 80071d2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071d4:	430b      	orrs	r3, r1
 80071d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071de:	f023 010f 	bic.w	r1, r3, #15
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4aa6      	ldr	r2, [pc, #664]	@ (800748c <UART_SetConfig+0x334>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d177      	bne.n	80072e8 <UART_SetConfig+0x190>
 80071f8:	4ba5      	ldr	r3, [pc, #660]	@ (8007490 <UART_SetConfig+0x338>)
 80071fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007200:	2b28      	cmp	r3, #40	@ 0x28
 8007202:	d86d      	bhi.n	80072e0 <UART_SetConfig+0x188>
 8007204:	a201      	add	r2, pc, #4	@ (adr r2, 800720c <UART_SetConfig+0xb4>)
 8007206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800720a:	bf00      	nop
 800720c:	080072b1 	.word	0x080072b1
 8007210:	080072e1 	.word	0x080072e1
 8007214:	080072e1 	.word	0x080072e1
 8007218:	080072e1 	.word	0x080072e1
 800721c:	080072e1 	.word	0x080072e1
 8007220:	080072e1 	.word	0x080072e1
 8007224:	080072e1 	.word	0x080072e1
 8007228:	080072e1 	.word	0x080072e1
 800722c:	080072b9 	.word	0x080072b9
 8007230:	080072e1 	.word	0x080072e1
 8007234:	080072e1 	.word	0x080072e1
 8007238:	080072e1 	.word	0x080072e1
 800723c:	080072e1 	.word	0x080072e1
 8007240:	080072e1 	.word	0x080072e1
 8007244:	080072e1 	.word	0x080072e1
 8007248:	080072e1 	.word	0x080072e1
 800724c:	080072c1 	.word	0x080072c1
 8007250:	080072e1 	.word	0x080072e1
 8007254:	080072e1 	.word	0x080072e1
 8007258:	080072e1 	.word	0x080072e1
 800725c:	080072e1 	.word	0x080072e1
 8007260:	080072e1 	.word	0x080072e1
 8007264:	080072e1 	.word	0x080072e1
 8007268:	080072e1 	.word	0x080072e1
 800726c:	080072c9 	.word	0x080072c9
 8007270:	080072e1 	.word	0x080072e1
 8007274:	080072e1 	.word	0x080072e1
 8007278:	080072e1 	.word	0x080072e1
 800727c:	080072e1 	.word	0x080072e1
 8007280:	080072e1 	.word	0x080072e1
 8007284:	080072e1 	.word	0x080072e1
 8007288:	080072e1 	.word	0x080072e1
 800728c:	080072d1 	.word	0x080072d1
 8007290:	080072e1 	.word	0x080072e1
 8007294:	080072e1 	.word	0x080072e1
 8007298:	080072e1 	.word	0x080072e1
 800729c:	080072e1 	.word	0x080072e1
 80072a0:	080072e1 	.word	0x080072e1
 80072a4:	080072e1 	.word	0x080072e1
 80072a8:	080072e1 	.word	0x080072e1
 80072ac:	080072d9 	.word	0x080072d9
 80072b0:	2301      	movs	r3, #1
 80072b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072b6:	e326      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072b8:	2304      	movs	r3, #4
 80072ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072be:	e322      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072c0:	2308      	movs	r3, #8
 80072c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072c6:	e31e      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072c8:	2310      	movs	r3, #16
 80072ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ce:	e31a      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072d0:	2320      	movs	r3, #32
 80072d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d6:	e316      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072d8:	2340      	movs	r3, #64	@ 0x40
 80072da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072de:	e312      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072e0:	2380      	movs	r3, #128	@ 0x80
 80072e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e6:	e30e      	b.n	8007906 <UART_SetConfig+0x7ae>
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a69      	ldr	r2, [pc, #420]	@ (8007494 <UART_SetConfig+0x33c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d130      	bne.n	8007354 <UART_SetConfig+0x1fc>
 80072f2:	4b67      	ldr	r3, [pc, #412]	@ (8007490 <UART_SetConfig+0x338>)
 80072f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072f6:	f003 0307 	and.w	r3, r3, #7
 80072fa:	2b05      	cmp	r3, #5
 80072fc:	d826      	bhi.n	800734c <UART_SetConfig+0x1f4>
 80072fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007304 <UART_SetConfig+0x1ac>)
 8007300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007304:	0800731d 	.word	0x0800731d
 8007308:	08007325 	.word	0x08007325
 800730c:	0800732d 	.word	0x0800732d
 8007310:	08007335 	.word	0x08007335
 8007314:	0800733d 	.word	0x0800733d
 8007318:	08007345 	.word	0x08007345
 800731c:	2300      	movs	r3, #0
 800731e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007322:	e2f0      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007324:	2304      	movs	r3, #4
 8007326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800732a:	e2ec      	b.n	8007906 <UART_SetConfig+0x7ae>
 800732c:	2308      	movs	r3, #8
 800732e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007332:	e2e8      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007334:	2310      	movs	r3, #16
 8007336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733a:	e2e4      	b.n	8007906 <UART_SetConfig+0x7ae>
 800733c:	2320      	movs	r3, #32
 800733e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007342:	e2e0      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007344:	2340      	movs	r3, #64	@ 0x40
 8007346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734a:	e2dc      	b.n	8007906 <UART_SetConfig+0x7ae>
 800734c:	2380      	movs	r3, #128	@ 0x80
 800734e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007352:	e2d8      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a4f      	ldr	r2, [pc, #316]	@ (8007498 <UART_SetConfig+0x340>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d130      	bne.n	80073c0 <UART_SetConfig+0x268>
 800735e:	4b4c      	ldr	r3, [pc, #304]	@ (8007490 <UART_SetConfig+0x338>)
 8007360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007362:	f003 0307 	and.w	r3, r3, #7
 8007366:	2b05      	cmp	r3, #5
 8007368:	d826      	bhi.n	80073b8 <UART_SetConfig+0x260>
 800736a:	a201      	add	r2, pc, #4	@ (adr r2, 8007370 <UART_SetConfig+0x218>)
 800736c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007370:	08007389 	.word	0x08007389
 8007374:	08007391 	.word	0x08007391
 8007378:	08007399 	.word	0x08007399
 800737c:	080073a1 	.word	0x080073a1
 8007380:	080073a9 	.word	0x080073a9
 8007384:	080073b1 	.word	0x080073b1
 8007388:	2300      	movs	r3, #0
 800738a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738e:	e2ba      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007390:	2304      	movs	r3, #4
 8007392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007396:	e2b6      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007398:	2308      	movs	r3, #8
 800739a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739e:	e2b2      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073a0:	2310      	movs	r3, #16
 80073a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a6:	e2ae      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073a8:	2320      	movs	r3, #32
 80073aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ae:	e2aa      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073b0:	2340      	movs	r3, #64	@ 0x40
 80073b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073b6:	e2a6      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073b8:	2380      	movs	r3, #128	@ 0x80
 80073ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073be:	e2a2      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a35      	ldr	r2, [pc, #212]	@ (800749c <UART_SetConfig+0x344>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d130      	bne.n	800742c <UART_SetConfig+0x2d4>
 80073ca:	4b31      	ldr	r3, [pc, #196]	@ (8007490 <UART_SetConfig+0x338>)
 80073cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ce:	f003 0307 	and.w	r3, r3, #7
 80073d2:	2b05      	cmp	r3, #5
 80073d4:	d826      	bhi.n	8007424 <UART_SetConfig+0x2cc>
 80073d6:	a201      	add	r2, pc, #4	@ (adr r2, 80073dc <UART_SetConfig+0x284>)
 80073d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073dc:	080073f5 	.word	0x080073f5
 80073e0:	080073fd 	.word	0x080073fd
 80073e4:	08007405 	.word	0x08007405
 80073e8:	0800740d 	.word	0x0800740d
 80073ec:	08007415 	.word	0x08007415
 80073f0:	0800741d 	.word	0x0800741d
 80073f4:	2300      	movs	r3, #0
 80073f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fa:	e284      	b.n	8007906 <UART_SetConfig+0x7ae>
 80073fc:	2304      	movs	r3, #4
 80073fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007402:	e280      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007404:	2308      	movs	r3, #8
 8007406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800740a:	e27c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800740c:	2310      	movs	r3, #16
 800740e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007412:	e278      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007414:	2320      	movs	r3, #32
 8007416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800741a:	e274      	b.n	8007906 <UART_SetConfig+0x7ae>
 800741c:	2340      	movs	r3, #64	@ 0x40
 800741e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007422:	e270      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007424:	2380      	movs	r3, #128	@ 0x80
 8007426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800742a:	e26c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a1b      	ldr	r2, [pc, #108]	@ (80074a0 <UART_SetConfig+0x348>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d142      	bne.n	80074bc <UART_SetConfig+0x364>
 8007436:	4b16      	ldr	r3, [pc, #88]	@ (8007490 <UART_SetConfig+0x338>)
 8007438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800743a:	f003 0307 	and.w	r3, r3, #7
 800743e:	2b05      	cmp	r3, #5
 8007440:	d838      	bhi.n	80074b4 <UART_SetConfig+0x35c>
 8007442:	a201      	add	r2, pc, #4	@ (adr r2, 8007448 <UART_SetConfig+0x2f0>)
 8007444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007448:	08007461 	.word	0x08007461
 800744c:	08007469 	.word	0x08007469
 8007450:	08007471 	.word	0x08007471
 8007454:	08007479 	.word	0x08007479
 8007458:	080074a5 	.word	0x080074a5
 800745c:	080074ad 	.word	0x080074ad
 8007460:	2300      	movs	r3, #0
 8007462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007466:	e24e      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007468:	2304      	movs	r3, #4
 800746a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800746e:	e24a      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007470:	2308      	movs	r3, #8
 8007472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007476:	e246      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007478:	2310      	movs	r3, #16
 800747a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747e:	e242      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007480:	cfff69f3 	.word	0xcfff69f3
 8007484:	58000c00 	.word	0x58000c00
 8007488:	11fff4ff 	.word	0x11fff4ff
 800748c:	40011000 	.word	0x40011000
 8007490:	58024400 	.word	0x58024400
 8007494:	40004400 	.word	0x40004400
 8007498:	40004800 	.word	0x40004800
 800749c:	40004c00 	.word	0x40004c00
 80074a0:	40005000 	.word	0x40005000
 80074a4:	2320      	movs	r3, #32
 80074a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074aa:	e22c      	b.n	8007906 <UART_SetConfig+0x7ae>
 80074ac:	2340      	movs	r3, #64	@ 0x40
 80074ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074b2:	e228      	b.n	8007906 <UART_SetConfig+0x7ae>
 80074b4:	2380      	movs	r3, #128	@ 0x80
 80074b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ba:	e224      	b.n	8007906 <UART_SetConfig+0x7ae>
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4ab1      	ldr	r2, [pc, #708]	@ (8007788 <UART_SetConfig+0x630>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d176      	bne.n	80075b4 <UART_SetConfig+0x45c>
 80074c6:	4bb1      	ldr	r3, [pc, #708]	@ (800778c <UART_SetConfig+0x634>)
 80074c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80074ce:	2b28      	cmp	r3, #40	@ 0x28
 80074d0:	d86c      	bhi.n	80075ac <UART_SetConfig+0x454>
 80074d2:	a201      	add	r2, pc, #4	@ (adr r2, 80074d8 <UART_SetConfig+0x380>)
 80074d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d8:	0800757d 	.word	0x0800757d
 80074dc:	080075ad 	.word	0x080075ad
 80074e0:	080075ad 	.word	0x080075ad
 80074e4:	080075ad 	.word	0x080075ad
 80074e8:	080075ad 	.word	0x080075ad
 80074ec:	080075ad 	.word	0x080075ad
 80074f0:	080075ad 	.word	0x080075ad
 80074f4:	080075ad 	.word	0x080075ad
 80074f8:	08007585 	.word	0x08007585
 80074fc:	080075ad 	.word	0x080075ad
 8007500:	080075ad 	.word	0x080075ad
 8007504:	080075ad 	.word	0x080075ad
 8007508:	080075ad 	.word	0x080075ad
 800750c:	080075ad 	.word	0x080075ad
 8007510:	080075ad 	.word	0x080075ad
 8007514:	080075ad 	.word	0x080075ad
 8007518:	0800758d 	.word	0x0800758d
 800751c:	080075ad 	.word	0x080075ad
 8007520:	080075ad 	.word	0x080075ad
 8007524:	080075ad 	.word	0x080075ad
 8007528:	080075ad 	.word	0x080075ad
 800752c:	080075ad 	.word	0x080075ad
 8007530:	080075ad 	.word	0x080075ad
 8007534:	080075ad 	.word	0x080075ad
 8007538:	08007595 	.word	0x08007595
 800753c:	080075ad 	.word	0x080075ad
 8007540:	080075ad 	.word	0x080075ad
 8007544:	080075ad 	.word	0x080075ad
 8007548:	080075ad 	.word	0x080075ad
 800754c:	080075ad 	.word	0x080075ad
 8007550:	080075ad 	.word	0x080075ad
 8007554:	080075ad 	.word	0x080075ad
 8007558:	0800759d 	.word	0x0800759d
 800755c:	080075ad 	.word	0x080075ad
 8007560:	080075ad 	.word	0x080075ad
 8007564:	080075ad 	.word	0x080075ad
 8007568:	080075ad 	.word	0x080075ad
 800756c:	080075ad 	.word	0x080075ad
 8007570:	080075ad 	.word	0x080075ad
 8007574:	080075ad 	.word	0x080075ad
 8007578:	080075a5 	.word	0x080075a5
 800757c:	2301      	movs	r3, #1
 800757e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007582:	e1c0      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007584:	2304      	movs	r3, #4
 8007586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800758a:	e1bc      	b.n	8007906 <UART_SetConfig+0x7ae>
 800758c:	2308      	movs	r3, #8
 800758e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007592:	e1b8      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007594:	2310      	movs	r3, #16
 8007596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800759a:	e1b4      	b.n	8007906 <UART_SetConfig+0x7ae>
 800759c:	2320      	movs	r3, #32
 800759e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075a2:	e1b0      	b.n	8007906 <UART_SetConfig+0x7ae>
 80075a4:	2340      	movs	r3, #64	@ 0x40
 80075a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075aa:	e1ac      	b.n	8007906 <UART_SetConfig+0x7ae>
 80075ac:	2380      	movs	r3, #128	@ 0x80
 80075ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075b2:	e1a8      	b.n	8007906 <UART_SetConfig+0x7ae>
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a75      	ldr	r2, [pc, #468]	@ (8007790 <UART_SetConfig+0x638>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d130      	bne.n	8007620 <UART_SetConfig+0x4c8>
 80075be:	4b73      	ldr	r3, [pc, #460]	@ (800778c <UART_SetConfig+0x634>)
 80075c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c2:	f003 0307 	and.w	r3, r3, #7
 80075c6:	2b05      	cmp	r3, #5
 80075c8:	d826      	bhi.n	8007618 <UART_SetConfig+0x4c0>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0x478>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	080075e9 	.word	0x080075e9
 80075d4:	080075f1 	.word	0x080075f1
 80075d8:	080075f9 	.word	0x080075f9
 80075dc:	08007601 	.word	0x08007601
 80075e0:	08007609 	.word	0x08007609
 80075e4:	08007611 	.word	0x08007611
 80075e8:	2300      	movs	r3, #0
 80075ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ee:	e18a      	b.n	8007906 <UART_SetConfig+0x7ae>
 80075f0:	2304      	movs	r3, #4
 80075f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f6:	e186      	b.n	8007906 <UART_SetConfig+0x7ae>
 80075f8:	2308      	movs	r3, #8
 80075fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fe:	e182      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007600:	2310      	movs	r3, #16
 8007602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007606:	e17e      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007608:	2320      	movs	r3, #32
 800760a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800760e:	e17a      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007610:	2340      	movs	r3, #64	@ 0x40
 8007612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007616:	e176      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007618:	2380      	movs	r3, #128	@ 0x80
 800761a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800761e:	e172      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a5b      	ldr	r2, [pc, #364]	@ (8007794 <UART_SetConfig+0x63c>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d130      	bne.n	800768c <UART_SetConfig+0x534>
 800762a:	4b58      	ldr	r3, [pc, #352]	@ (800778c <UART_SetConfig+0x634>)
 800762c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	2b05      	cmp	r3, #5
 8007634:	d826      	bhi.n	8007684 <UART_SetConfig+0x52c>
 8007636:	a201      	add	r2, pc, #4	@ (adr r2, 800763c <UART_SetConfig+0x4e4>)
 8007638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763c:	08007655 	.word	0x08007655
 8007640:	0800765d 	.word	0x0800765d
 8007644:	08007665 	.word	0x08007665
 8007648:	0800766d 	.word	0x0800766d
 800764c:	08007675 	.word	0x08007675
 8007650:	0800767d 	.word	0x0800767d
 8007654:	2300      	movs	r3, #0
 8007656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765a:	e154      	b.n	8007906 <UART_SetConfig+0x7ae>
 800765c:	2304      	movs	r3, #4
 800765e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007662:	e150      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007664:	2308      	movs	r3, #8
 8007666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800766a:	e14c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800766c:	2310      	movs	r3, #16
 800766e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007672:	e148      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007674:	2320      	movs	r3, #32
 8007676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800767a:	e144      	b.n	8007906 <UART_SetConfig+0x7ae>
 800767c:	2340      	movs	r3, #64	@ 0x40
 800767e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007682:	e140      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007684:	2380      	movs	r3, #128	@ 0x80
 8007686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800768a:	e13c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a41      	ldr	r2, [pc, #260]	@ (8007798 <UART_SetConfig+0x640>)
 8007692:	4293      	cmp	r3, r2
 8007694:	f040 8082 	bne.w	800779c <UART_SetConfig+0x644>
 8007698:	4b3c      	ldr	r3, [pc, #240]	@ (800778c <UART_SetConfig+0x634>)
 800769a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800769c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076a0:	2b28      	cmp	r3, #40	@ 0x28
 80076a2:	d86d      	bhi.n	8007780 <UART_SetConfig+0x628>
 80076a4:	a201      	add	r2, pc, #4	@ (adr r2, 80076ac <UART_SetConfig+0x554>)
 80076a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076aa:	bf00      	nop
 80076ac:	08007751 	.word	0x08007751
 80076b0:	08007781 	.word	0x08007781
 80076b4:	08007781 	.word	0x08007781
 80076b8:	08007781 	.word	0x08007781
 80076bc:	08007781 	.word	0x08007781
 80076c0:	08007781 	.word	0x08007781
 80076c4:	08007781 	.word	0x08007781
 80076c8:	08007781 	.word	0x08007781
 80076cc:	08007759 	.word	0x08007759
 80076d0:	08007781 	.word	0x08007781
 80076d4:	08007781 	.word	0x08007781
 80076d8:	08007781 	.word	0x08007781
 80076dc:	08007781 	.word	0x08007781
 80076e0:	08007781 	.word	0x08007781
 80076e4:	08007781 	.word	0x08007781
 80076e8:	08007781 	.word	0x08007781
 80076ec:	08007761 	.word	0x08007761
 80076f0:	08007781 	.word	0x08007781
 80076f4:	08007781 	.word	0x08007781
 80076f8:	08007781 	.word	0x08007781
 80076fc:	08007781 	.word	0x08007781
 8007700:	08007781 	.word	0x08007781
 8007704:	08007781 	.word	0x08007781
 8007708:	08007781 	.word	0x08007781
 800770c:	08007769 	.word	0x08007769
 8007710:	08007781 	.word	0x08007781
 8007714:	08007781 	.word	0x08007781
 8007718:	08007781 	.word	0x08007781
 800771c:	08007781 	.word	0x08007781
 8007720:	08007781 	.word	0x08007781
 8007724:	08007781 	.word	0x08007781
 8007728:	08007781 	.word	0x08007781
 800772c:	08007771 	.word	0x08007771
 8007730:	08007781 	.word	0x08007781
 8007734:	08007781 	.word	0x08007781
 8007738:	08007781 	.word	0x08007781
 800773c:	08007781 	.word	0x08007781
 8007740:	08007781 	.word	0x08007781
 8007744:	08007781 	.word	0x08007781
 8007748:	08007781 	.word	0x08007781
 800774c:	08007779 	.word	0x08007779
 8007750:	2301      	movs	r3, #1
 8007752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007756:	e0d6      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007758:	2304      	movs	r3, #4
 800775a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800775e:	e0d2      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007760:	2308      	movs	r3, #8
 8007762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007766:	e0ce      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007768:	2310      	movs	r3, #16
 800776a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800776e:	e0ca      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007770:	2320      	movs	r3, #32
 8007772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007776:	e0c6      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007778:	2340      	movs	r3, #64	@ 0x40
 800777a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800777e:	e0c2      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007780:	2380      	movs	r3, #128	@ 0x80
 8007782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007786:	e0be      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007788:	40011400 	.word	0x40011400
 800778c:	58024400 	.word	0x58024400
 8007790:	40007800 	.word	0x40007800
 8007794:	40007c00 	.word	0x40007c00
 8007798:	40011800 	.word	0x40011800
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4aad      	ldr	r2, [pc, #692]	@ (8007a58 <UART_SetConfig+0x900>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d176      	bne.n	8007894 <UART_SetConfig+0x73c>
 80077a6:	4bad      	ldr	r3, [pc, #692]	@ (8007a5c <UART_SetConfig+0x904>)
 80077a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077ae:	2b28      	cmp	r3, #40	@ 0x28
 80077b0:	d86c      	bhi.n	800788c <UART_SetConfig+0x734>
 80077b2:	a201      	add	r2, pc, #4	@ (adr r2, 80077b8 <UART_SetConfig+0x660>)
 80077b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b8:	0800785d 	.word	0x0800785d
 80077bc:	0800788d 	.word	0x0800788d
 80077c0:	0800788d 	.word	0x0800788d
 80077c4:	0800788d 	.word	0x0800788d
 80077c8:	0800788d 	.word	0x0800788d
 80077cc:	0800788d 	.word	0x0800788d
 80077d0:	0800788d 	.word	0x0800788d
 80077d4:	0800788d 	.word	0x0800788d
 80077d8:	08007865 	.word	0x08007865
 80077dc:	0800788d 	.word	0x0800788d
 80077e0:	0800788d 	.word	0x0800788d
 80077e4:	0800788d 	.word	0x0800788d
 80077e8:	0800788d 	.word	0x0800788d
 80077ec:	0800788d 	.word	0x0800788d
 80077f0:	0800788d 	.word	0x0800788d
 80077f4:	0800788d 	.word	0x0800788d
 80077f8:	0800786d 	.word	0x0800786d
 80077fc:	0800788d 	.word	0x0800788d
 8007800:	0800788d 	.word	0x0800788d
 8007804:	0800788d 	.word	0x0800788d
 8007808:	0800788d 	.word	0x0800788d
 800780c:	0800788d 	.word	0x0800788d
 8007810:	0800788d 	.word	0x0800788d
 8007814:	0800788d 	.word	0x0800788d
 8007818:	08007875 	.word	0x08007875
 800781c:	0800788d 	.word	0x0800788d
 8007820:	0800788d 	.word	0x0800788d
 8007824:	0800788d 	.word	0x0800788d
 8007828:	0800788d 	.word	0x0800788d
 800782c:	0800788d 	.word	0x0800788d
 8007830:	0800788d 	.word	0x0800788d
 8007834:	0800788d 	.word	0x0800788d
 8007838:	0800787d 	.word	0x0800787d
 800783c:	0800788d 	.word	0x0800788d
 8007840:	0800788d 	.word	0x0800788d
 8007844:	0800788d 	.word	0x0800788d
 8007848:	0800788d 	.word	0x0800788d
 800784c:	0800788d 	.word	0x0800788d
 8007850:	0800788d 	.word	0x0800788d
 8007854:	0800788d 	.word	0x0800788d
 8007858:	08007885 	.word	0x08007885
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007862:	e050      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007864:	2304      	movs	r3, #4
 8007866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800786a:	e04c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800786c:	2308      	movs	r3, #8
 800786e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007872:	e048      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007874:	2310      	movs	r3, #16
 8007876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800787a:	e044      	b.n	8007906 <UART_SetConfig+0x7ae>
 800787c:	2320      	movs	r3, #32
 800787e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007882:	e040      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007884:	2340      	movs	r3, #64	@ 0x40
 8007886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800788a:	e03c      	b.n	8007906 <UART_SetConfig+0x7ae>
 800788c:	2380      	movs	r3, #128	@ 0x80
 800788e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007892:	e038      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a71      	ldr	r2, [pc, #452]	@ (8007a60 <UART_SetConfig+0x908>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d130      	bne.n	8007900 <UART_SetConfig+0x7a8>
 800789e:	4b6f      	ldr	r3, [pc, #444]	@ (8007a5c <UART_SetConfig+0x904>)
 80078a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a2:	f003 0307 	and.w	r3, r3, #7
 80078a6:	2b05      	cmp	r3, #5
 80078a8:	d826      	bhi.n	80078f8 <UART_SetConfig+0x7a0>
 80078aa:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <UART_SetConfig+0x758>)
 80078ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b0:	080078c9 	.word	0x080078c9
 80078b4:	080078d1 	.word	0x080078d1
 80078b8:	080078d9 	.word	0x080078d9
 80078bc:	080078e1 	.word	0x080078e1
 80078c0:	080078e9 	.word	0x080078e9
 80078c4:	080078f1 	.word	0x080078f1
 80078c8:	2302      	movs	r3, #2
 80078ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ce:	e01a      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078d0:	2304      	movs	r3, #4
 80078d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078d6:	e016      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078d8:	2308      	movs	r3, #8
 80078da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078de:	e012      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078e0:	2310      	movs	r3, #16
 80078e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078e6:	e00e      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078e8:	2320      	movs	r3, #32
 80078ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ee:	e00a      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078f0:	2340      	movs	r3, #64	@ 0x40
 80078f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078f6:	e006      	b.n	8007906 <UART_SetConfig+0x7ae>
 80078f8:	2380      	movs	r3, #128	@ 0x80
 80078fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078fe:	e002      	b.n	8007906 <UART_SetConfig+0x7ae>
 8007900:	2380      	movs	r3, #128	@ 0x80
 8007902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a55      	ldr	r2, [pc, #340]	@ (8007a60 <UART_SetConfig+0x908>)
 800790c:	4293      	cmp	r3, r2
 800790e:	f040 80f8 	bne.w	8007b02 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007912:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007916:	2b20      	cmp	r3, #32
 8007918:	dc46      	bgt.n	80079a8 <UART_SetConfig+0x850>
 800791a:	2b02      	cmp	r3, #2
 800791c:	db75      	blt.n	8007a0a <UART_SetConfig+0x8b2>
 800791e:	3b02      	subs	r3, #2
 8007920:	2b1e      	cmp	r3, #30
 8007922:	d872      	bhi.n	8007a0a <UART_SetConfig+0x8b2>
 8007924:	a201      	add	r2, pc, #4	@ (adr r2, 800792c <UART_SetConfig+0x7d4>)
 8007926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792a:	bf00      	nop
 800792c:	080079af 	.word	0x080079af
 8007930:	08007a0b 	.word	0x08007a0b
 8007934:	080079b7 	.word	0x080079b7
 8007938:	08007a0b 	.word	0x08007a0b
 800793c:	08007a0b 	.word	0x08007a0b
 8007940:	08007a0b 	.word	0x08007a0b
 8007944:	080079c7 	.word	0x080079c7
 8007948:	08007a0b 	.word	0x08007a0b
 800794c:	08007a0b 	.word	0x08007a0b
 8007950:	08007a0b 	.word	0x08007a0b
 8007954:	08007a0b 	.word	0x08007a0b
 8007958:	08007a0b 	.word	0x08007a0b
 800795c:	08007a0b 	.word	0x08007a0b
 8007960:	08007a0b 	.word	0x08007a0b
 8007964:	080079d7 	.word	0x080079d7
 8007968:	08007a0b 	.word	0x08007a0b
 800796c:	08007a0b 	.word	0x08007a0b
 8007970:	08007a0b 	.word	0x08007a0b
 8007974:	08007a0b 	.word	0x08007a0b
 8007978:	08007a0b 	.word	0x08007a0b
 800797c:	08007a0b 	.word	0x08007a0b
 8007980:	08007a0b 	.word	0x08007a0b
 8007984:	08007a0b 	.word	0x08007a0b
 8007988:	08007a0b 	.word	0x08007a0b
 800798c:	08007a0b 	.word	0x08007a0b
 8007990:	08007a0b 	.word	0x08007a0b
 8007994:	08007a0b 	.word	0x08007a0b
 8007998:	08007a0b 	.word	0x08007a0b
 800799c:	08007a0b 	.word	0x08007a0b
 80079a0:	08007a0b 	.word	0x08007a0b
 80079a4:	080079fd 	.word	0x080079fd
 80079a8:	2b40      	cmp	r3, #64	@ 0x40
 80079aa:	d02a      	beq.n	8007a02 <UART_SetConfig+0x8aa>
 80079ac:	e02d      	b.n	8007a0a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80079ae:	f7fe fd81 	bl	80064b4 <HAL_RCCEx_GetD3PCLK1Freq>
 80079b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079b4:	e02f      	b.n	8007a16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fe fd90 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80079c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079c4:	e027      	b.n	8007a16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079c6:	f107 0318 	add.w	r3, r7, #24
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fe fedc 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079d4:	e01f      	b.n	8007a16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079d6:	4b21      	ldr	r3, [pc, #132]	@ (8007a5c <UART_SetConfig+0x904>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0320 	and.w	r3, r3, #32
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d009      	beq.n	80079f6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80079e2:	4b1e      	ldr	r3, [pc, #120]	@ (8007a5c <UART_SetConfig+0x904>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	08db      	lsrs	r3, r3, #3
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007a64 <UART_SetConfig+0x90c>)
 80079ee:	fa22 f303 	lsr.w	r3, r2, r3
 80079f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80079f4:	e00f      	b.n	8007a16 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80079f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007a64 <UART_SetConfig+0x90c>)
 80079f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079fa:	e00c      	b.n	8007a16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80079fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007a68 <UART_SetConfig+0x910>)
 80079fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a00:	e009      	b.n	8007a16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a08:	e005      	b.n	8007a16 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f000 81ee 	beq.w	8007dfa <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a22:	4a12      	ldr	r2, [pc, #72]	@ (8007a6c <UART_SetConfig+0x914>)
 8007a24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a30:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	685a      	ldr	r2, [r3, #4]
 8007a36:	4613      	mov	r3, r2
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	4413      	add	r3, r2
 8007a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d305      	bcc.n	8007a4e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d910      	bls.n	8007a70 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007a54:	e1d1      	b.n	8007dfa <UART_SetConfig+0xca2>
 8007a56:	bf00      	nop
 8007a58:	40011c00 	.word	0x40011c00
 8007a5c:	58024400 	.word	0x58024400
 8007a60:	58000c00 	.word	0x58000c00
 8007a64:	03d09000 	.word	0x03d09000
 8007a68:	003d0900 	.word	0x003d0900
 8007a6c:	0800acc4 	.word	0x0800acc4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a72:	2200      	movs	r2, #0
 8007a74:	60bb      	str	r3, [r7, #8]
 8007a76:	60fa      	str	r2, [r7, #12]
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7c:	4ac0      	ldr	r2, [pc, #768]	@ (8007d80 <UART_SetConfig+0xc28>)
 8007a7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	2200      	movs	r2, #0
 8007a86:	603b      	str	r3, [r7, #0]
 8007a88:	607a      	str	r2, [r7, #4]
 8007a8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a8e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a92:	f7f8 fc95 	bl	80003c0 <__aeabi_uldivmod>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	f04f 0200 	mov.w	r2, #0
 8007aa2:	f04f 0300 	mov.w	r3, #0
 8007aa6:	020b      	lsls	r3, r1, #8
 8007aa8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007aac:	0202      	lsls	r2, r0, #8
 8007aae:	6979      	ldr	r1, [r7, #20]
 8007ab0:	6849      	ldr	r1, [r1, #4]
 8007ab2:	0849      	lsrs	r1, r1, #1
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	4605      	mov	r5, r0
 8007aba:	eb12 0804 	adds.w	r8, r2, r4
 8007abe:	eb43 0905 	adc.w	r9, r3, r5
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	469a      	mov	sl, r3
 8007aca:	4693      	mov	fp, r2
 8007acc:	4652      	mov	r2, sl
 8007ace:	465b      	mov	r3, fp
 8007ad0:	4640      	mov	r0, r8
 8007ad2:	4649      	mov	r1, r9
 8007ad4:	f7f8 fc74 	bl	80003c0 <__aeabi_uldivmod>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	4613      	mov	r3, r2
 8007ade:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ae6:	d308      	bcc.n	8007afa <UART_SetConfig+0x9a2>
 8007ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007aee:	d204      	bcs.n	8007afa <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007af6:	60da      	str	r2, [r3, #12]
 8007af8:	e17f      	b.n	8007dfa <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007b00:	e17b      	b.n	8007dfa <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	69db      	ldr	r3, [r3, #28]
 8007b06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b0a:	f040 80bd 	bne.w	8007c88 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007b0e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b12:	2b20      	cmp	r3, #32
 8007b14:	dc48      	bgt.n	8007ba8 <UART_SetConfig+0xa50>
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	db7b      	blt.n	8007c12 <UART_SetConfig+0xaba>
 8007b1a:	2b20      	cmp	r3, #32
 8007b1c:	d879      	bhi.n	8007c12 <UART_SetConfig+0xaba>
 8007b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b24 <UART_SetConfig+0x9cc>)
 8007b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b24:	08007baf 	.word	0x08007baf
 8007b28:	08007bb7 	.word	0x08007bb7
 8007b2c:	08007c13 	.word	0x08007c13
 8007b30:	08007c13 	.word	0x08007c13
 8007b34:	08007bbf 	.word	0x08007bbf
 8007b38:	08007c13 	.word	0x08007c13
 8007b3c:	08007c13 	.word	0x08007c13
 8007b40:	08007c13 	.word	0x08007c13
 8007b44:	08007bcf 	.word	0x08007bcf
 8007b48:	08007c13 	.word	0x08007c13
 8007b4c:	08007c13 	.word	0x08007c13
 8007b50:	08007c13 	.word	0x08007c13
 8007b54:	08007c13 	.word	0x08007c13
 8007b58:	08007c13 	.word	0x08007c13
 8007b5c:	08007c13 	.word	0x08007c13
 8007b60:	08007c13 	.word	0x08007c13
 8007b64:	08007bdf 	.word	0x08007bdf
 8007b68:	08007c13 	.word	0x08007c13
 8007b6c:	08007c13 	.word	0x08007c13
 8007b70:	08007c13 	.word	0x08007c13
 8007b74:	08007c13 	.word	0x08007c13
 8007b78:	08007c13 	.word	0x08007c13
 8007b7c:	08007c13 	.word	0x08007c13
 8007b80:	08007c13 	.word	0x08007c13
 8007b84:	08007c13 	.word	0x08007c13
 8007b88:	08007c13 	.word	0x08007c13
 8007b8c:	08007c13 	.word	0x08007c13
 8007b90:	08007c13 	.word	0x08007c13
 8007b94:	08007c13 	.word	0x08007c13
 8007b98:	08007c13 	.word	0x08007c13
 8007b9c:	08007c13 	.word	0x08007c13
 8007ba0:	08007c13 	.word	0x08007c13
 8007ba4:	08007c05 	.word	0x08007c05
 8007ba8:	2b40      	cmp	r3, #64	@ 0x40
 8007baa:	d02e      	beq.n	8007c0a <UART_SetConfig+0xab2>
 8007bac:	e031      	b.n	8007c12 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bae:	f7fc fde3 	bl	8004778 <HAL_RCC_GetPCLK1Freq>
 8007bb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007bb4:	e033      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bb6:	f7fc fdf5 	bl	80047a4 <HAL_RCC_GetPCLK2Freq>
 8007bba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007bbc:	e02f      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fe fc8c 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bcc:	e027      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bce:	f107 0318 	add.w	r3, r7, #24
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7fe fdd8 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bdc:	e01f      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bde:	4b69      	ldr	r3, [pc, #420]	@ (8007d84 <UART_SetConfig+0xc2c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0320 	and.w	r3, r3, #32
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d009      	beq.n	8007bfe <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007bea:	4b66      	ldr	r3, [pc, #408]	@ (8007d84 <UART_SetConfig+0xc2c>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	08db      	lsrs	r3, r3, #3
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	4a64      	ldr	r2, [pc, #400]	@ (8007d88 <UART_SetConfig+0xc30>)
 8007bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007bfc:	e00f      	b.n	8007c1e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007bfe:	4b62      	ldr	r3, [pc, #392]	@ (8007d88 <UART_SetConfig+0xc30>)
 8007c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c02:	e00c      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c04:	4b61      	ldr	r3, [pc, #388]	@ (8007d8c <UART_SetConfig+0xc34>)
 8007c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c08:	e009      	b.n	8007c1e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c10:	e005      	b.n	8007c1e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007c12:	2300      	movs	r3, #0
 8007c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007c1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 80ea 	beq.w	8007dfa <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	4a55      	ldr	r2, [pc, #340]	@ (8007d80 <UART_SetConfig+0xc28>)
 8007c2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c30:	461a      	mov	r2, r3
 8007c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c38:	005a      	lsls	r2, r3, #1
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	085b      	lsrs	r3, r3, #1
 8007c40:	441a      	add	r2, r3
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c4e:	2b0f      	cmp	r3, #15
 8007c50:	d916      	bls.n	8007c80 <UART_SetConfig+0xb28>
 8007c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c58:	d212      	bcs.n	8007c80 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	f023 030f 	bic.w	r3, r3, #15
 8007c62:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	f003 0307 	and.w	r3, r3, #7
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007c72:	4313      	orrs	r3, r2
 8007c74:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007c7c:	60da      	str	r2, [r3, #12]
 8007c7e:	e0bc      	b.n	8007dfa <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007c86:	e0b8      	b.n	8007dfa <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007c88:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007c8c:	2b20      	cmp	r3, #32
 8007c8e:	dc4b      	bgt.n	8007d28 <UART_SetConfig+0xbd0>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f2c0 8087 	blt.w	8007da4 <UART_SetConfig+0xc4c>
 8007c96:	2b20      	cmp	r3, #32
 8007c98:	f200 8084 	bhi.w	8007da4 <UART_SetConfig+0xc4c>
 8007c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca4 <UART_SetConfig+0xb4c>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007d2f 	.word	0x08007d2f
 8007ca8:	08007d37 	.word	0x08007d37
 8007cac:	08007da5 	.word	0x08007da5
 8007cb0:	08007da5 	.word	0x08007da5
 8007cb4:	08007d3f 	.word	0x08007d3f
 8007cb8:	08007da5 	.word	0x08007da5
 8007cbc:	08007da5 	.word	0x08007da5
 8007cc0:	08007da5 	.word	0x08007da5
 8007cc4:	08007d4f 	.word	0x08007d4f
 8007cc8:	08007da5 	.word	0x08007da5
 8007ccc:	08007da5 	.word	0x08007da5
 8007cd0:	08007da5 	.word	0x08007da5
 8007cd4:	08007da5 	.word	0x08007da5
 8007cd8:	08007da5 	.word	0x08007da5
 8007cdc:	08007da5 	.word	0x08007da5
 8007ce0:	08007da5 	.word	0x08007da5
 8007ce4:	08007d5f 	.word	0x08007d5f
 8007ce8:	08007da5 	.word	0x08007da5
 8007cec:	08007da5 	.word	0x08007da5
 8007cf0:	08007da5 	.word	0x08007da5
 8007cf4:	08007da5 	.word	0x08007da5
 8007cf8:	08007da5 	.word	0x08007da5
 8007cfc:	08007da5 	.word	0x08007da5
 8007d00:	08007da5 	.word	0x08007da5
 8007d04:	08007da5 	.word	0x08007da5
 8007d08:	08007da5 	.word	0x08007da5
 8007d0c:	08007da5 	.word	0x08007da5
 8007d10:	08007da5 	.word	0x08007da5
 8007d14:	08007da5 	.word	0x08007da5
 8007d18:	08007da5 	.word	0x08007da5
 8007d1c:	08007da5 	.word	0x08007da5
 8007d20:	08007da5 	.word	0x08007da5
 8007d24:	08007d97 	.word	0x08007d97
 8007d28:	2b40      	cmp	r3, #64	@ 0x40
 8007d2a:	d037      	beq.n	8007d9c <UART_SetConfig+0xc44>
 8007d2c:	e03a      	b.n	8007da4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d2e:	f7fc fd23 	bl	8004778 <HAL_RCC_GetPCLK1Freq>
 8007d32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d34:	e03c      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d36:	f7fc fd35 	bl	80047a4 <HAL_RCC_GetPCLK2Freq>
 8007d3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d3c:	e038      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fe fbcc 	bl	80064e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d4c:	e030      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d4e:	f107 0318 	add.w	r3, r7, #24
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7fe fd18 	bl	8006788 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d5c:	e028      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d5e:	4b09      	ldr	r3, [pc, #36]	@ (8007d84 <UART_SetConfig+0xc2c>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d012      	beq.n	8007d90 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007d6a:	4b06      	ldr	r3, [pc, #24]	@ (8007d84 <UART_SetConfig+0xc2c>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	08db      	lsrs	r3, r3, #3
 8007d70:	f003 0303 	and.w	r3, r3, #3
 8007d74:	4a04      	ldr	r2, [pc, #16]	@ (8007d88 <UART_SetConfig+0xc30>)
 8007d76:	fa22 f303 	lsr.w	r3, r2, r3
 8007d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007d7c:	e018      	b.n	8007db0 <UART_SetConfig+0xc58>
 8007d7e:	bf00      	nop
 8007d80:	0800acc4 	.word	0x0800acc4
 8007d84:	58024400 	.word	0x58024400
 8007d88:	03d09000 	.word	0x03d09000
 8007d8c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007d90:	4b24      	ldr	r3, [pc, #144]	@ (8007e24 <UART_SetConfig+0xccc>)
 8007d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d94:	e00c      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007d96:	4b24      	ldr	r3, [pc, #144]	@ (8007e28 <UART_SetConfig+0xcd0>)
 8007d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d9a:	e009      	b.n	8007db0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007da2:	e005      	b.n	8007db0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007dae:	bf00      	nop
    }

    if (pclk != 0U)
 8007db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d021      	beq.n	8007dfa <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dba:	4a1c      	ldr	r2, [pc, #112]	@ (8007e2c <UART_SetConfig+0xcd4>)
 8007dbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc4:	fbb3 f2f2 	udiv	r2, r3, r2
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	085b      	lsrs	r3, r3, #1
 8007dce:	441a      	add	r2, r3
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ddc:	2b0f      	cmp	r3, #15
 8007dde:	d909      	bls.n	8007df4 <UART_SetConfig+0xc9c>
 8007de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007de6:	d205      	bcs.n	8007df4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	60da      	str	r2, [r3, #12]
 8007df2:	e002      	b.n	8007dfa <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	2200      	movs	r2, #0
 8007e14:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e16:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3748      	adds	r7, #72	@ 0x48
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e24:	03d09000 	.word	0x03d09000
 8007e28:	003d0900 	.word	0x003d0900
 8007e2c:	0800acc4 	.word	0x0800acc4

08007e30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e3c:	f003 0308 	and.w	r3, r3, #8
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00a      	beq.n	8007e5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00a      	beq.n	8007e7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e80:	f003 0302 	and.w	r3, r3, #2
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00a      	beq.n	8007e9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea2:	f003 0304 	and.w	r3, r3, #4
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec4:	f003 0310 	and.w	r3, r3, #16
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00a      	beq.n	8007ee2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	430a      	orrs	r2, r1
 8007ee0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00a      	beq.n	8007f04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	430a      	orrs	r2, r1
 8007f02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d01a      	beq.n	8007f46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f2e:	d10a      	bne.n	8007f46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00a      	beq.n	8007f68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	430a      	orrs	r2, r1
 8007f66:	605a      	str	r2, [r3, #4]
  }
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b098      	sub	sp, #96	@ 0x60
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f84:	f7f9 f9d6 	bl	8001334 <HAL_GetTick>
 8007f88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 0308 	and.w	r3, r3, #8
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d12f      	bne.n	8007ff8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f88e 	bl	80080c8 <UART_WaitOnFlagUntilTimeout>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d022      	beq.n	8007ff8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fba:	e853 3f00 	ldrex	r3, [r3]
 8007fbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fc6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	461a      	mov	r2, r3
 8007fce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fd2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fd8:	e841 2300 	strex	r3, r2, [r1]
 8007fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e6      	bne.n	8007fb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2220      	movs	r2, #32
 8007fe8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	e063      	b.n	80080c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0304 	and.w	r3, r3, #4
 8008002:	2b04      	cmp	r3, #4
 8008004:	d149      	bne.n	800809a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008006:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800800e:	2200      	movs	r2, #0
 8008010:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 f857 	bl	80080c8 <UART_WaitOnFlagUntilTimeout>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d03c      	beq.n	800809a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	623b      	str	r3, [r7, #32]
   return(result);
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008034:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800803e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008040:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008044:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800804c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e6      	bne.n	8008020 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3308      	adds	r3, #8
 8008058:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	e853 3f00 	ldrex	r3, [r3]
 8008060:	60fb      	str	r3, [r7, #12]
   return(result);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f023 0301 	bic.w	r3, r3, #1
 8008068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008072:	61fa      	str	r2, [r7, #28]
 8008074:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	69b9      	ldr	r1, [r7, #24]
 8008078:	69fa      	ldr	r2, [r7, #28]
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	617b      	str	r3, [r7, #20]
   return(result);
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e5      	bne.n	8008052 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2220      	movs	r2, #32
 800808a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e012      	b.n	80080c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2220      	movs	r2, #32
 800809e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2220      	movs	r2, #32
 80080a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080be:	2300      	movs	r3, #0
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3758      	adds	r7, #88	@ 0x58
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	603b      	str	r3, [r7, #0]
 80080d4:	4613      	mov	r3, r2
 80080d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080d8:	e04f      	b.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e0:	d04b      	beq.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080e2:	f7f9 f927 	bl	8001334 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d302      	bcc.n	80080f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d101      	bne.n	80080fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e04e      	b.n	800819a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 0304 	and.w	r3, r3, #4
 8008106:	2b00      	cmp	r3, #0
 8008108:	d037      	beq.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	2b80      	cmp	r3, #128	@ 0x80
 800810e:	d034      	beq.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2b40      	cmp	r3, #64	@ 0x40
 8008114:	d031      	beq.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69db      	ldr	r3, [r3, #28]
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b08      	cmp	r3, #8
 8008122:	d110      	bne.n	8008146 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2208      	movs	r2, #8
 800812a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f000 f839 	bl	80081a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2208      	movs	r2, #8
 8008136:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e029      	b.n	800819a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	69db      	ldr	r3, [r3, #28]
 800814c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008154:	d111      	bne.n	800817a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800815e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f000 f81f 	bl	80081a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2220      	movs	r2, #32
 800816a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008176:	2303      	movs	r3, #3
 8008178:	e00f      	b.n	800819a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	69da      	ldr	r2, [r3, #28]
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	4013      	ands	r3, r2
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	429a      	cmp	r2, r3
 8008188:	bf0c      	ite	eq
 800818a:	2301      	moveq	r3, #1
 800818c:	2300      	movne	r3, #0
 800818e:	b2db      	uxtb	r3, r3
 8008190:	461a      	mov	r2, r3
 8008192:	79fb      	ldrb	r3, [r7, #7]
 8008194:	429a      	cmp	r2, r3
 8008196:	d0a0      	beq.n	80080da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
	...

080081a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b095      	sub	sp, #84	@ 0x54
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80081cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081d2:	e841 2300 	strex	r3, r2, [r1]
 80081d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1e6      	bne.n	80081ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3308      	adds	r3, #8
 80081e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e6:	6a3b      	ldr	r3, [r7, #32]
 80081e8:	e853 3f00 	ldrex	r3, [r3]
 80081ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ee:	69fa      	ldr	r2, [r7, #28]
 80081f0:	4b1e      	ldr	r3, [pc, #120]	@ (800826c <UART_EndRxTransfer+0xc8>)
 80081f2:	4013      	ands	r3, r2
 80081f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3308      	adds	r3, #8
 80081fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008200:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008204:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008206:	e841 2300 	strex	r3, r2, [r1]
 800820a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1e5      	bne.n	80081de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008216:	2b01      	cmp	r3, #1
 8008218:	d118      	bne.n	800824c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	e853 3f00 	ldrex	r3, [r3]
 8008226:	60bb      	str	r3, [r7, #8]
   return(result);
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	f023 0310 	bic.w	r3, r3, #16
 800822e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008238:	61bb      	str	r3, [r7, #24]
 800823a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	6979      	ldr	r1, [r7, #20]
 800823e:	69ba      	ldr	r2, [r7, #24]
 8008240:	e841 2300 	strex	r3, r2, [r1]
 8008244:	613b      	str	r3, [r7, #16]
   return(result);
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e6      	bne.n	800821a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008260:	bf00      	nop
 8008262:	3754      	adds	r7, #84	@ 0x54
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	effffffe 	.word	0xeffffffe

08008270 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800827e:	2b01      	cmp	r3, #1
 8008280:	d101      	bne.n	8008286 <HAL_UARTEx_DisableFifoMode+0x16>
 8008282:	2302      	movs	r3, #2
 8008284:	e027      	b.n	80082d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2224      	movs	r2, #36	@ 0x24
 8008292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f022 0201 	bic.w	r2, r2, #1
 80082ac:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80082b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr

080082e2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b084      	sub	sp, #16
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
 80082ea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d101      	bne.n	80082fa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80082f6:	2302      	movs	r3, #2
 80082f8:	e02d      	b.n	8008356 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2201      	movs	r2, #1
 80082fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2224      	movs	r2, #36	@ 0x24
 8008306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0201 	bic.w	r2, r2, #1
 8008320:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f850 	bl	80083dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2220      	movs	r2, #32
 8008348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008354:	2300      	movs	r3, #0
}
 8008356:	4618      	mov	r0, r3
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b084      	sub	sp, #16
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800836e:	2b01      	cmp	r3, #1
 8008370:	d101      	bne.n	8008376 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008372:	2302      	movs	r3, #2
 8008374:	e02d      	b.n	80083d2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2201      	movs	r2, #1
 800837a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2224      	movs	r2, #36	@ 0x24
 8008382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f022 0201 	bic.w	r2, r2, #1
 800839c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	683a      	ldr	r2, [r7, #0]
 80083ae:	430a      	orrs	r2, r1
 80083b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f812 	bl	80083dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	68fa      	ldr	r2, [r7, #12]
 80083be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2220      	movs	r2, #32
 80083c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
	...

080083dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d108      	bne.n	80083fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80083fc:	e031      	b.n	8008462 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80083fe:	2310      	movs	r3, #16
 8008400:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008402:	2310      	movs	r3, #16
 8008404:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	0e5b      	lsrs	r3, r3, #25
 800840e:	b2db      	uxtb	r3, r3
 8008410:	f003 0307 	and.w	r3, r3, #7
 8008414:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	0f5b      	lsrs	r3, r3, #29
 800841e:	b2db      	uxtb	r3, r3
 8008420:	f003 0307 	and.w	r3, r3, #7
 8008424:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	7b3a      	ldrb	r2, [r7, #12]
 800842a:	4911      	ldr	r1, [pc, #68]	@ (8008470 <UARTEx_SetNbDataToProcess+0x94>)
 800842c:	5c8a      	ldrb	r2, [r1, r2]
 800842e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008432:	7b3a      	ldrb	r2, [r7, #12]
 8008434:	490f      	ldr	r1, [pc, #60]	@ (8008474 <UARTEx_SetNbDataToProcess+0x98>)
 8008436:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008438:	fb93 f3f2 	sdiv	r3, r3, r2
 800843c:	b29a      	uxth	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008444:	7bfb      	ldrb	r3, [r7, #15]
 8008446:	7b7a      	ldrb	r2, [r7, #13]
 8008448:	4909      	ldr	r1, [pc, #36]	@ (8008470 <UARTEx_SetNbDataToProcess+0x94>)
 800844a:	5c8a      	ldrb	r2, [r1, r2]
 800844c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008450:	7b7a      	ldrb	r2, [r7, #13]
 8008452:	4908      	ldr	r1, [pc, #32]	@ (8008474 <UARTEx_SetNbDataToProcess+0x98>)
 8008454:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008456:	fb93 f3f2 	sdiv	r3, r3, r2
 800845a:	b29a      	uxth	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008462:	bf00      	nop
 8008464:	3714      	adds	r7, #20
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr
 800846e:	bf00      	nop
 8008470:	0800acdc 	.word	0x0800acdc
 8008474:	0800ace4 	.word	0x0800ace4

08008478 <__cvt>:
 8008478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800847a:	ed2d 8b02 	vpush	{d8}
 800847e:	eeb0 8b40 	vmov.f64	d8, d0
 8008482:	b085      	sub	sp, #20
 8008484:	4617      	mov	r7, r2
 8008486:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008488:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800848a:	ee18 2a90 	vmov	r2, s17
 800848e:	f025 0520 	bic.w	r5, r5, #32
 8008492:	2a00      	cmp	r2, #0
 8008494:	bfb6      	itet	lt
 8008496:	222d      	movlt	r2, #45	@ 0x2d
 8008498:	2200      	movge	r2, #0
 800849a:	eeb1 8b40 	vneglt.f64	d8, d0
 800849e:	2d46      	cmp	r5, #70	@ 0x46
 80084a0:	460c      	mov	r4, r1
 80084a2:	701a      	strb	r2, [r3, #0]
 80084a4:	d004      	beq.n	80084b0 <__cvt+0x38>
 80084a6:	2d45      	cmp	r5, #69	@ 0x45
 80084a8:	d100      	bne.n	80084ac <__cvt+0x34>
 80084aa:	3401      	adds	r4, #1
 80084ac:	2102      	movs	r1, #2
 80084ae:	e000      	b.n	80084b2 <__cvt+0x3a>
 80084b0:	2103      	movs	r1, #3
 80084b2:	ab03      	add	r3, sp, #12
 80084b4:	9301      	str	r3, [sp, #4]
 80084b6:	ab02      	add	r3, sp, #8
 80084b8:	9300      	str	r3, [sp, #0]
 80084ba:	4622      	mov	r2, r4
 80084bc:	4633      	mov	r3, r6
 80084be:	eeb0 0b48 	vmov.f64	d0, d8
 80084c2:	f000 fe31 	bl	8009128 <_dtoa_r>
 80084c6:	2d47      	cmp	r5, #71	@ 0x47
 80084c8:	d114      	bne.n	80084f4 <__cvt+0x7c>
 80084ca:	07fb      	lsls	r3, r7, #31
 80084cc:	d50a      	bpl.n	80084e4 <__cvt+0x6c>
 80084ce:	1902      	adds	r2, r0, r4
 80084d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80084d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084d8:	bf08      	it	eq
 80084da:	9203      	streq	r2, [sp, #12]
 80084dc:	2130      	movs	r1, #48	@ 0x30
 80084de:	9b03      	ldr	r3, [sp, #12]
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d319      	bcc.n	8008518 <__cvt+0xa0>
 80084e4:	9b03      	ldr	r3, [sp, #12]
 80084e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084e8:	1a1b      	subs	r3, r3, r0
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	b005      	add	sp, #20
 80084ee:	ecbd 8b02 	vpop	{d8}
 80084f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084f4:	2d46      	cmp	r5, #70	@ 0x46
 80084f6:	eb00 0204 	add.w	r2, r0, r4
 80084fa:	d1e9      	bne.n	80084d0 <__cvt+0x58>
 80084fc:	7803      	ldrb	r3, [r0, #0]
 80084fe:	2b30      	cmp	r3, #48	@ 0x30
 8008500:	d107      	bne.n	8008512 <__cvt+0x9a>
 8008502:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800850a:	bf1c      	itt	ne
 800850c:	f1c4 0401 	rsbne	r4, r4, #1
 8008510:	6034      	strne	r4, [r6, #0]
 8008512:	6833      	ldr	r3, [r6, #0]
 8008514:	441a      	add	r2, r3
 8008516:	e7db      	b.n	80084d0 <__cvt+0x58>
 8008518:	1c5c      	adds	r4, r3, #1
 800851a:	9403      	str	r4, [sp, #12]
 800851c:	7019      	strb	r1, [r3, #0]
 800851e:	e7de      	b.n	80084de <__cvt+0x66>

08008520 <__exponent>:
 8008520:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008522:	2900      	cmp	r1, #0
 8008524:	bfba      	itte	lt
 8008526:	4249      	neglt	r1, r1
 8008528:	232d      	movlt	r3, #45	@ 0x2d
 800852a:	232b      	movge	r3, #43	@ 0x2b
 800852c:	2909      	cmp	r1, #9
 800852e:	7002      	strb	r2, [r0, #0]
 8008530:	7043      	strb	r3, [r0, #1]
 8008532:	dd29      	ble.n	8008588 <__exponent+0x68>
 8008534:	f10d 0307 	add.w	r3, sp, #7
 8008538:	461d      	mov	r5, r3
 800853a:	270a      	movs	r7, #10
 800853c:	461a      	mov	r2, r3
 800853e:	fbb1 f6f7 	udiv	r6, r1, r7
 8008542:	fb07 1416 	mls	r4, r7, r6, r1
 8008546:	3430      	adds	r4, #48	@ 0x30
 8008548:	f802 4c01 	strb.w	r4, [r2, #-1]
 800854c:	460c      	mov	r4, r1
 800854e:	2c63      	cmp	r4, #99	@ 0x63
 8008550:	f103 33ff 	add.w	r3, r3, #4294967295
 8008554:	4631      	mov	r1, r6
 8008556:	dcf1      	bgt.n	800853c <__exponent+0x1c>
 8008558:	3130      	adds	r1, #48	@ 0x30
 800855a:	1e94      	subs	r4, r2, #2
 800855c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008560:	1c41      	adds	r1, r0, #1
 8008562:	4623      	mov	r3, r4
 8008564:	42ab      	cmp	r3, r5
 8008566:	d30a      	bcc.n	800857e <__exponent+0x5e>
 8008568:	f10d 0309 	add.w	r3, sp, #9
 800856c:	1a9b      	subs	r3, r3, r2
 800856e:	42ac      	cmp	r4, r5
 8008570:	bf88      	it	hi
 8008572:	2300      	movhi	r3, #0
 8008574:	3302      	adds	r3, #2
 8008576:	4403      	add	r3, r0
 8008578:	1a18      	subs	r0, r3, r0
 800857a:	b003      	add	sp, #12
 800857c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800857e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008582:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008586:	e7ed      	b.n	8008564 <__exponent+0x44>
 8008588:	2330      	movs	r3, #48	@ 0x30
 800858a:	3130      	adds	r1, #48	@ 0x30
 800858c:	7083      	strb	r3, [r0, #2]
 800858e:	70c1      	strb	r1, [r0, #3]
 8008590:	1d03      	adds	r3, r0, #4
 8008592:	e7f1      	b.n	8008578 <__exponent+0x58>
 8008594:	0000      	movs	r0, r0
	...

08008598 <_printf_float>:
 8008598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	b08d      	sub	sp, #52	@ 0x34
 800859e:	460c      	mov	r4, r1
 80085a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085a4:	4616      	mov	r6, r2
 80085a6:	461f      	mov	r7, r3
 80085a8:	4605      	mov	r5, r0
 80085aa:	f000 fcbb 	bl	8008f24 <_localeconv_r>
 80085ae:	f8d0 b000 	ldr.w	fp, [r0]
 80085b2:	4658      	mov	r0, fp
 80085b4:	f7f7 fefc 	bl	80003b0 <strlen>
 80085b8:	2300      	movs	r3, #0
 80085ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80085bc:	f8d8 3000 	ldr.w	r3, [r8]
 80085c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80085c4:	6822      	ldr	r2, [r4, #0]
 80085c6:	9005      	str	r0, [sp, #20]
 80085c8:	3307      	adds	r3, #7
 80085ca:	f023 0307 	bic.w	r3, r3, #7
 80085ce:	f103 0108 	add.w	r1, r3, #8
 80085d2:	f8c8 1000 	str.w	r1, [r8]
 80085d6:	ed93 0b00 	vldr	d0, [r3]
 80085da:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8008838 <_printf_float+0x2a0>
 80085de:	eeb0 7bc0 	vabs.f64	d7, d0
 80085e2:	eeb4 7b46 	vcmp.f64	d7, d6
 80085e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80085ee:	dd24      	ble.n	800863a <_printf_float+0xa2>
 80085f0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80085f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085f8:	d502      	bpl.n	8008600 <_printf_float+0x68>
 80085fa:	232d      	movs	r3, #45	@ 0x2d
 80085fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008600:	498f      	ldr	r1, [pc, #572]	@ (8008840 <_printf_float+0x2a8>)
 8008602:	4b90      	ldr	r3, [pc, #576]	@ (8008844 <_printf_float+0x2ac>)
 8008604:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8008608:	bf8c      	ite	hi
 800860a:	4688      	movhi	r8, r1
 800860c:	4698      	movls	r8, r3
 800860e:	f022 0204 	bic.w	r2, r2, #4
 8008612:	2303      	movs	r3, #3
 8008614:	6123      	str	r3, [r4, #16]
 8008616:	6022      	str	r2, [r4, #0]
 8008618:	f04f 0a00 	mov.w	sl, #0
 800861c:	9700      	str	r7, [sp, #0]
 800861e:	4633      	mov	r3, r6
 8008620:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008622:	4621      	mov	r1, r4
 8008624:	4628      	mov	r0, r5
 8008626:	f000 f9d1 	bl	80089cc <_printf_common>
 800862a:	3001      	adds	r0, #1
 800862c:	f040 8089 	bne.w	8008742 <_printf_float+0x1aa>
 8008630:	f04f 30ff 	mov.w	r0, #4294967295
 8008634:	b00d      	add	sp, #52	@ 0x34
 8008636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800863a:	eeb4 0b40 	vcmp.f64	d0, d0
 800863e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008642:	d709      	bvc.n	8008658 <_printf_float+0xc0>
 8008644:	ee10 3a90 	vmov	r3, s1
 8008648:	2b00      	cmp	r3, #0
 800864a:	bfbc      	itt	lt
 800864c:	232d      	movlt	r3, #45	@ 0x2d
 800864e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008652:	497d      	ldr	r1, [pc, #500]	@ (8008848 <_printf_float+0x2b0>)
 8008654:	4b7d      	ldr	r3, [pc, #500]	@ (800884c <_printf_float+0x2b4>)
 8008656:	e7d5      	b.n	8008604 <_printf_float+0x6c>
 8008658:	6863      	ldr	r3, [r4, #4]
 800865a:	1c59      	adds	r1, r3, #1
 800865c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8008660:	d139      	bne.n	80086d6 <_printf_float+0x13e>
 8008662:	2306      	movs	r3, #6
 8008664:	6063      	str	r3, [r4, #4]
 8008666:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800866a:	2300      	movs	r3, #0
 800866c:	6022      	str	r2, [r4, #0]
 800866e:	9303      	str	r3, [sp, #12]
 8008670:	ab0a      	add	r3, sp, #40	@ 0x28
 8008672:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008676:	ab09      	add	r3, sp, #36	@ 0x24
 8008678:	9300      	str	r3, [sp, #0]
 800867a:	6861      	ldr	r1, [r4, #4]
 800867c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008680:	4628      	mov	r0, r5
 8008682:	f7ff fef9 	bl	8008478 <__cvt>
 8008686:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800868a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800868c:	4680      	mov	r8, r0
 800868e:	d129      	bne.n	80086e4 <_printf_float+0x14c>
 8008690:	1cc8      	adds	r0, r1, #3
 8008692:	db02      	blt.n	800869a <_printf_float+0x102>
 8008694:	6863      	ldr	r3, [r4, #4]
 8008696:	4299      	cmp	r1, r3
 8008698:	dd41      	ble.n	800871e <_printf_float+0x186>
 800869a:	f1a9 0902 	sub.w	r9, r9, #2
 800869e:	fa5f f989 	uxtb.w	r9, r9
 80086a2:	3901      	subs	r1, #1
 80086a4:	464a      	mov	r2, r9
 80086a6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80086ac:	f7ff ff38 	bl	8008520 <__exponent>
 80086b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086b2:	1813      	adds	r3, r2, r0
 80086b4:	2a01      	cmp	r2, #1
 80086b6:	4682      	mov	sl, r0
 80086b8:	6123      	str	r3, [r4, #16]
 80086ba:	dc02      	bgt.n	80086c2 <_printf_float+0x12a>
 80086bc:	6822      	ldr	r2, [r4, #0]
 80086be:	07d2      	lsls	r2, r2, #31
 80086c0:	d501      	bpl.n	80086c6 <_printf_float+0x12e>
 80086c2:	3301      	adds	r3, #1
 80086c4:	6123      	str	r3, [r4, #16]
 80086c6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0a6      	beq.n	800861c <_printf_float+0x84>
 80086ce:	232d      	movs	r3, #45	@ 0x2d
 80086d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086d4:	e7a2      	b.n	800861c <_printf_float+0x84>
 80086d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80086da:	d1c4      	bne.n	8008666 <_printf_float+0xce>
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1c2      	bne.n	8008666 <_printf_float+0xce>
 80086e0:	2301      	movs	r3, #1
 80086e2:	e7bf      	b.n	8008664 <_printf_float+0xcc>
 80086e4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80086e8:	d9db      	bls.n	80086a2 <_printf_float+0x10a>
 80086ea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80086ee:	d118      	bne.n	8008722 <_printf_float+0x18a>
 80086f0:	2900      	cmp	r1, #0
 80086f2:	6863      	ldr	r3, [r4, #4]
 80086f4:	dd0b      	ble.n	800870e <_printf_float+0x176>
 80086f6:	6121      	str	r1, [r4, #16]
 80086f8:	b913      	cbnz	r3, 8008700 <_printf_float+0x168>
 80086fa:	6822      	ldr	r2, [r4, #0]
 80086fc:	07d0      	lsls	r0, r2, #31
 80086fe:	d502      	bpl.n	8008706 <_printf_float+0x16e>
 8008700:	3301      	adds	r3, #1
 8008702:	440b      	add	r3, r1
 8008704:	6123      	str	r3, [r4, #16]
 8008706:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008708:	f04f 0a00 	mov.w	sl, #0
 800870c:	e7db      	b.n	80086c6 <_printf_float+0x12e>
 800870e:	b913      	cbnz	r3, 8008716 <_printf_float+0x17e>
 8008710:	6822      	ldr	r2, [r4, #0]
 8008712:	07d2      	lsls	r2, r2, #31
 8008714:	d501      	bpl.n	800871a <_printf_float+0x182>
 8008716:	3302      	adds	r3, #2
 8008718:	e7f4      	b.n	8008704 <_printf_float+0x16c>
 800871a:	2301      	movs	r3, #1
 800871c:	e7f2      	b.n	8008704 <_printf_float+0x16c>
 800871e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8008722:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008724:	4299      	cmp	r1, r3
 8008726:	db05      	blt.n	8008734 <_printf_float+0x19c>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	6121      	str	r1, [r4, #16]
 800872c:	07d8      	lsls	r0, r3, #31
 800872e:	d5ea      	bpl.n	8008706 <_printf_float+0x16e>
 8008730:	1c4b      	adds	r3, r1, #1
 8008732:	e7e7      	b.n	8008704 <_printf_float+0x16c>
 8008734:	2900      	cmp	r1, #0
 8008736:	bfd4      	ite	le
 8008738:	f1c1 0202 	rsble	r2, r1, #2
 800873c:	2201      	movgt	r2, #1
 800873e:	4413      	add	r3, r2
 8008740:	e7e0      	b.n	8008704 <_printf_float+0x16c>
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	055a      	lsls	r2, r3, #21
 8008746:	d407      	bmi.n	8008758 <_printf_float+0x1c0>
 8008748:	6923      	ldr	r3, [r4, #16]
 800874a:	4642      	mov	r2, r8
 800874c:	4631      	mov	r1, r6
 800874e:	4628      	mov	r0, r5
 8008750:	47b8      	blx	r7
 8008752:	3001      	adds	r0, #1
 8008754:	d12a      	bne.n	80087ac <_printf_float+0x214>
 8008756:	e76b      	b.n	8008630 <_printf_float+0x98>
 8008758:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800875c:	f240 80e0 	bls.w	8008920 <_printf_float+0x388>
 8008760:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8008764:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800876c:	d133      	bne.n	80087d6 <_printf_float+0x23e>
 800876e:	4a38      	ldr	r2, [pc, #224]	@ (8008850 <_printf_float+0x2b8>)
 8008770:	2301      	movs	r3, #1
 8008772:	4631      	mov	r1, r6
 8008774:	4628      	mov	r0, r5
 8008776:	47b8      	blx	r7
 8008778:	3001      	adds	r0, #1
 800877a:	f43f af59 	beq.w	8008630 <_printf_float+0x98>
 800877e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008782:	4543      	cmp	r3, r8
 8008784:	db02      	blt.n	800878c <_printf_float+0x1f4>
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	07d8      	lsls	r0, r3, #31
 800878a:	d50f      	bpl.n	80087ac <_printf_float+0x214>
 800878c:	9b05      	ldr	r3, [sp, #20]
 800878e:	465a      	mov	r2, fp
 8008790:	4631      	mov	r1, r6
 8008792:	4628      	mov	r0, r5
 8008794:	47b8      	blx	r7
 8008796:	3001      	adds	r0, #1
 8008798:	f43f af4a 	beq.w	8008630 <_printf_float+0x98>
 800879c:	f04f 0900 	mov.w	r9, #0
 80087a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80087a4:	f104 0a1a 	add.w	sl, r4, #26
 80087a8:	45c8      	cmp	r8, r9
 80087aa:	dc09      	bgt.n	80087c0 <_printf_float+0x228>
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	079b      	lsls	r3, r3, #30
 80087b0:	f100 8107 	bmi.w	80089c2 <_printf_float+0x42a>
 80087b4:	68e0      	ldr	r0, [r4, #12]
 80087b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087b8:	4298      	cmp	r0, r3
 80087ba:	bfb8      	it	lt
 80087bc:	4618      	movlt	r0, r3
 80087be:	e739      	b.n	8008634 <_printf_float+0x9c>
 80087c0:	2301      	movs	r3, #1
 80087c2:	4652      	mov	r2, sl
 80087c4:	4631      	mov	r1, r6
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b8      	blx	r7
 80087ca:	3001      	adds	r0, #1
 80087cc:	f43f af30 	beq.w	8008630 <_printf_float+0x98>
 80087d0:	f109 0901 	add.w	r9, r9, #1
 80087d4:	e7e8      	b.n	80087a8 <_printf_float+0x210>
 80087d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087d8:	2b00      	cmp	r3, #0
 80087da:	dc3b      	bgt.n	8008854 <_printf_float+0x2bc>
 80087dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008850 <_printf_float+0x2b8>)
 80087de:	2301      	movs	r3, #1
 80087e0:	4631      	mov	r1, r6
 80087e2:	4628      	mov	r0, r5
 80087e4:	47b8      	blx	r7
 80087e6:	3001      	adds	r0, #1
 80087e8:	f43f af22 	beq.w	8008630 <_printf_float+0x98>
 80087ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80087f0:	ea59 0303 	orrs.w	r3, r9, r3
 80087f4:	d102      	bne.n	80087fc <_printf_float+0x264>
 80087f6:	6823      	ldr	r3, [r4, #0]
 80087f8:	07d9      	lsls	r1, r3, #31
 80087fa:	d5d7      	bpl.n	80087ac <_printf_float+0x214>
 80087fc:	9b05      	ldr	r3, [sp, #20]
 80087fe:	465a      	mov	r2, fp
 8008800:	4631      	mov	r1, r6
 8008802:	4628      	mov	r0, r5
 8008804:	47b8      	blx	r7
 8008806:	3001      	adds	r0, #1
 8008808:	f43f af12 	beq.w	8008630 <_printf_float+0x98>
 800880c:	f04f 0a00 	mov.w	sl, #0
 8008810:	f104 0b1a 	add.w	fp, r4, #26
 8008814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008816:	425b      	negs	r3, r3
 8008818:	4553      	cmp	r3, sl
 800881a:	dc01      	bgt.n	8008820 <_printf_float+0x288>
 800881c:	464b      	mov	r3, r9
 800881e:	e794      	b.n	800874a <_printf_float+0x1b2>
 8008820:	2301      	movs	r3, #1
 8008822:	465a      	mov	r2, fp
 8008824:	4631      	mov	r1, r6
 8008826:	4628      	mov	r0, r5
 8008828:	47b8      	blx	r7
 800882a:	3001      	adds	r0, #1
 800882c:	f43f af00 	beq.w	8008630 <_printf_float+0x98>
 8008830:	f10a 0a01 	add.w	sl, sl, #1
 8008834:	e7ee      	b.n	8008814 <_printf_float+0x27c>
 8008836:	bf00      	nop
 8008838:	ffffffff 	.word	0xffffffff
 800883c:	7fefffff 	.word	0x7fefffff
 8008840:	0800acf0 	.word	0x0800acf0
 8008844:	0800acec 	.word	0x0800acec
 8008848:	0800acf8 	.word	0x0800acf8
 800884c:	0800acf4 	.word	0x0800acf4
 8008850:	0800acfc 	.word	0x0800acfc
 8008854:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008856:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800885a:	4553      	cmp	r3, sl
 800885c:	bfa8      	it	ge
 800885e:	4653      	movge	r3, sl
 8008860:	2b00      	cmp	r3, #0
 8008862:	4699      	mov	r9, r3
 8008864:	dc37      	bgt.n	80088d6 <_printf_float+0x33e>
 8008866:	2300      	movs	r3, #0
 8008868:	9307      	str	r3, [sp, #28]
 800886a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800886e:	f104 021a 	add.w	r2, r4, #26
 8008872:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008874:	9907      	ldr	r1, [sp, #28]
 8008876:	9306      	str	r3, [sp, #24]
 8008878:	eba3 0309 	sub.w	r3, r3, r9
 800887c:	428b      	cmp	r3, r1
 800887e:	dc31      	bgt.n	80088e4 <_printf_float+0x34c>
 8008880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008882:	459a      	cmp	sl, r3
 8008884:	dc3b      	bgt.n	80088fe <_printf_float+0x366>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	07da      	lsls	r2, r3, #31
 800888a:	d438      	bmi.n	80088fe <_printf_float+0x366>
 800888c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800888e:	ebaa 0903 	sub.w	r9, sl, r3
 8008892:	9b06      	ldr	r3, [sp, #24]
 8008894:	ebaa 0303 	sub.w	r3, sl, r3
 8008898:	4599      	cmp	r9, r3
 800889a:	bfa8      	it	ge
 800889c:	4699      	movge	r9, r3
 800889e:	f1b9 0f00 	cmp.w	r9, #0
 80088a2:	dc34      	bgt.n	800890e <_printf_float+0x376>
 80088a4:	f04f 0800 	mov.w	r8, #0
 80088a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088ac:	f104 0b1a 	add.w	fp, r4, #26
 80088b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b2:	ebaa 0303 	sub.w	r3, sl, r3
 80088b6:	eba3 0309 	sub.w	r3, r3, r9
 80088ba:	4543      	cmp	r3, r8
 80088bc:	f77f af76 	ble.w	80087ac <_printf_float+0x214>
 80088c0:	2301      	movs	r3, #1
 80088c2:	465a      	mov	r2, fp
 80088c4:	4631      	mov	r1, r6
 80088c6:	4628      	mov	r0, r5
 80088c8:	47b8      	blx	r7
 80088ca:	3001      	adds	r0, #1
 80088cc:	f43f aeb0 	beq.w	8008630 <_printf_float+0x98>
 80088d0:	f108 0801 	add.w	r8, r8, #1
 80088d4:	e7ec      	b.n	80088b0 <_printf_float+0x318>
 80088d6:	4642      	mov	r2, r8
 80088d8:	4631      	mov	r1, r6
 80088da:	4628      	mov	r0, r5
 80088dc:	47b8      	blx	r7
 80088de:	3001      	adds	r0, #1
 80088e0:	d1c1      	bne.n	8008866 <_printf_float+0x2ce>
 80088e2:	e6a5      	b.n	8008630 <_printf_float+0x98>
 80088e4:	2301      	movs	r3, #1
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	9206      	str	r2, [sp, #24]
 80088ec:	47b8      	blx	r7
 80088ee:	3001      	adds	r0, #1
 80088f0:	f43f ae9e 	beq.w	8008630 <_printf_float+0x98>
 80088f4:	9b07      	ldr	r3, [sp, #28]
 80088f6:	9a06      	ldr	r2, [sp, #24]
 80088f8:	3301      	adds	r3, #1
 80088fa:	9307      	str	r3, [sp, #28]
 80088fc:	e7b9      	b.n	8008872 <_printf_float+0x2da>
 80088fe:	9b05      	ldr	r3, [sp, #20]
 8008900:	465a      	mov	r2, fp
 8008902:	4631      	mov	r1, r6
 8008904:	4628      	mov	r0, r5
 8008906:	47b8      	blx	r7
 8008908:	3001      	adds	r0, #1
 800890a:	d1bf      	bne.n	800888c <_printf_float+0x2f4>
 800890c:	e690      	b.n	8008630 <_printf_float+0x98>
 800890e:	9a06      	ldr	r2, [sp, #24]
 8008910:	464b      	mov	r3, r9
 8008912:	4442      	add	r2, r8
 8008914:	4631      	mov	r1, r6
 8008916:	4628      	mov	r0, r5
 8008918:	47b8      	blx	r7
 800891a:	3001      	adds	r0, #1
 800891c:	d1c2      	bne.n	80088a4 <_printf_float+0x30c>
 800891e:	e687      	b.n	8008630 <_printf_float+0x98>
 8008920:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8008924:	f1b9 0f01 	cmp.w	r9, #1
 8008928:	dc01      	bgt.n	800892e <_printf_float+0x396>
 800892a:	07db      	lsls	r3, r3, #31
 800892c:	d536      	bpl.n	800899c <_printf_float+0x404>
 800892e:	2301      	movs	r3, #1
 8008930:	4642      	mov	r2, r8
 8008932:	4631      	mov	r1, r6
 8008934:	4628      	mov	r0, r5
 8008936:	47b8      	blx	r7
 8008938:	3001      	adds	r0, #1
 800893a:	f43f ae79 	beq.w	8008630 <_printf_float+0x98>
 800893e:	9b05      	ldr	r3, [sp, #20]
 8008940:	465a      	mov	r2, fp
 8008942:	4631      	mov	r1, r6
 8008944:	4628      	mov	r0, r5
 8008946:	47b8      	blx	r7
 8008948:	3001      	adds	r0, #1
 800894a:	f43f ae71 	beq.w	8008630 <_printf_float+0x98>
 800894e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8008952:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895a:	f109 39ff 	add.w	r9, r9, #4294967295
 800895e:	d018      	beq.n	8008992 <_printf_float+0x3fa>
 8008960:	464b      	mov	r3, r9
 8008962:	f108 0201 	add.w	r2, r8, #1
 8008966:	4631      	mov	r1, r6
 8008968:	4628      	mov	r0, r5
 800896a:	47b8      	blx	r7
 800896c:	3001      	adds	r0, #1
 800896e:	d10c      	bne.n	800898a <_printf_float+0x3f2>
 8008970:	e65e      	b.n	8008630 <_printf_float+0x98>
 8008972:	2301      	movs	r3, #1
 8008974:	465a      	mov	r2, fp
 8008976:	4631      	mov	r1, r6
 8008978:	4628      	mov	r0, r5
 800897a:	47b8      	blx	r7
 800897c:	3001      	adds	r0, #1
 800897e:	f43f ae57 	beq.w	8008630 <_printf_float+0x98>
 8008982:	f108 0801 	add.w	r8, r8, #1
 8008986:	45c8      	cmp	r8, r9
 8008988:	dbf3      	blt.n	8008972 <_printf_float+0x3da>
 800898a:	4653      	mov	r3, sl
 800898c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008990:	e6dc      	b.n	800874c <_printf_float+0x1b4>
 8008992:	f04f 0800 	mov.w	r8, #0
 8008996:	f104 0b1a 	add.w	fp, r4, #26
 800899a:	e7f4      	b.n	8008986 <_printf_float+0x3ee>
 800899c:	2301      	movs	r3, #1
 800899e:	4642      	mov	r2, r8
 80089a0:	e7e1      	b.n	8008966 <_printf_float+0x3ce>
 80089a2:	2301      	movs	r3, #1
 80089a4:	464a      	mov	r2, r9
 80089a6:	4631      	mov	r1, r6
 80089a8:	4628      	mov	r0, r5
 80089aa:	47b8      	blx	r7
 80089ac:	3001      	adds	r0, #1
 80089ae:	f43f ae3f 	beq.w	8008630 <_printf_float+0x98>
 80089b2:	f108 0801 	add.w	r8, r8, #1
 80089b6:	68e3      	ldr	r3, [r4, #12]
 80089b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089ba:	1a5b      	subs	r3, r3, r1
 80089bc:	4543      	cmp	r3, r8
 80089be:	dcf0      	bgt.n	80089a2 <_printf_float+0x40a>
 80089c0:	e6f8      	b.n	80087b4 <_printf_float+0x21c>
 80089c2:	f04f 0800 	mov.w	r8, #0
 80089c6:	f104 0919 	add.w	r9, r4, #25
 80089ca:	e7f4      	b.n	80089b6 <_printf_float+0x41e>

080089cc <_printf_common>:
 80089cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d0:	4616      	mov	r6, r2
 80089d2:	4698      	mov	r8, r3
 80089d4:	688a      	ldr	r2, [r1, #8]
 80089d6:	690b      	ldr	r3, [r1, #16]
 80089d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089dc:	4293      	cmp	r3, r2
 80089de:	bfb8      	it	lt
 80089e0:	4613      	movlt	r3, r2
 80089e2:	6033      	str	r3, [r6, #0]
 80089e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089e8:	4607      	mov	r7, r0
 80089ea:	460c      	mov	r4, r1
 80089ec:	b10a      	cbz	r2, 80089f2 <_printf_common+0x26>
 80089ee:	3301      	adds	r3, #1
 80089f0:	6033      	str	r3, [r6, #0]
 80089f2:	6823      	ldr	r3, [r4, #0]
 80089f4:	0699      	lsls	r1, r3, #26
 80089f6:	bf42      	ittt	mi
 80089f8:	6833      	ldrmi	r3, [r6, #0]
 80089fa:	3302      	addmi	r3, #2
 80089fc:	6033      	strmi	r3, [r6, #0]
 80089fe:	6825      	ldr	r5, [r4, #0]
 8008a00:	f015 0506 	ands.w	r5, r5, #6
 8008a04:	d106      	bne.n	8008a14 <_printf_common+0x48>
 8008a06:	f104 0a19 	add.w	sl, r4, #25
 8008a0a:	68e3      	ldr	r3, [r4, #12]
 8008a0c:	6832      	ldr	r2, [r6, #0]
 8008a0e:	1a9b      	subs	r3, r3, r2
 8008a10:	42ab      	cmp	r3, r5
 8008a12:	dc26      	bgt.n	8008a62 <_printf_common+0x96>
 8008a14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a18:	6822      	ldr	r2, [r4, #0]
 8008a1a:	3b00      	subs	r3, #0
 8008a1c:	bf18      	it	ne
 8008a1e:	2301      	movne	r3, #1
 8008a20:	0692      	lsls	r2, r2, #26
 8008a22:	d42b      	bmi.n	8008a7c <_printf_common+0xb0>
 8008a24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a28:	4641      	mov	r1, r8
 8008a2a:	4638      	mov	r0, r7
 8008a2c:	47c8      	blx	r9
 8008a2e:	3001      	adds	r0, #1
 8008a30:	d01e      	beq.n	8008a70 <_printf_common+0xa4>
 8008a32:	6823      	ldr	r3, [r4, #0]
 8008a34:	6922      	ldr	r2, [r4, #16]
 8008a36:	f003 0306 	and.w	r3, r3, #6
 8008a3a:	2b04      	cmp	r3, #4
 8008a3c:	bf02      	ittt	eq
 8008a3e:	68e5      	ldreq	r5, [r4, #12]
 8008a40:	6833      	ldreq	r3, [r6, #0]
 8008a42:	1aed      	subeq	r5, r5, r3
 8008a44:	68a3      	ldr	r3, [r4, #8]
 8008a46:	bf0c      	ite	eq
 8008a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a4c:	2500      	movne	r5, #0
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	bfc4      	itt	gt
 8008a52:	1a9b      	subgt	r3, r3, r2
 8008a54:	18ed      	addgt	r5, r5, r3
 8008a56:	2600      	movs	r6, #0
 8008a58:	341a      	adds	r4, #26
 8008a5a:	42b5      	cmp	r5, r6
 8008a5c:	d11a      	bne.n	8008a94 <_printf_common+0xc8>
 8008a5e:	2000      	movs	r0, #0
 8008a60:	e008      	b.n	8008a74 <_printf_common+0xa8>
 8008a62:	2301      	movs	r3, #1
 8008a64:	4652      	mov	r2, sl
 8008a66:	4641      	mov	r1, r8
 8008a68:	4638      	mov	r0, r7
 8008a6a:	47c8      	blx	r9
 8008a6c:	3001      	adds	r0, #1
 8008a6e:	d103      	bne.n	8008a78 <_printf_common+0xac>
 8008a70:	f04f 30ff 	mov.w	r0, #4294967295
 8008a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a78:	3501      	adds	r5, #1
 8008a7a:	e7c6      	b.n	8008a0a <_printf_common+0x3e>
 8008a7c:	18e1      	adds	r1, r4, r3
 8008a7e:	1c5a      	adds	r2, r3, #1
 8008a80:	2030      	movs	r0, #48	@ 0x30
 8008a82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a86:	4422      	add	r2, r4
 8008a88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a90:	3302      	adds	r3, #2
 8008a92:	e7c7      	b.n	8008a24 <_printf_common+0x58>
 8008a94:	2301      	movs	r3, #1
 8008a96:	4622      	mov	r2, r4
 8008a98:	4641      	mov	r1, r8
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	47c8      	blx	r9
 8008a9e:	3001      	adds	r0, #1
 8008aa0:	d0e6      	beq.n	8008a70 <_printf_common+0xa4>
 8008aa2:	3601      	adds	r6, #1
 8008aa4:	e7d9      	b.n	8008a5a <_printf_common+0x8e>
	...

08008aa8 <_printf_i>:
 8008aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008aac:	7e0f      	ldrb	r7, [r1, #24]
 8008aae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ab0:	2f78      	cmp	r7, #120	@ 0x78
 8008ab2:	4691      	mov	r9, r2
 8008ab4:	4680      	mov	r8, r0
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	469a      	mov	sl, r3
 8008aba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008abe:	d807      	bhi.n	8008ad0 <_printf_i+0x28>
 8008ac0:	2f62      	cmp	r7, #98	@ 0x62
 8008ac2:	d80a      	bhi.n	8008ada <_printf_i+0x32>
 8008ac4:	2f00      	cmp	r7, #0
 8008ac6:	f000 80d1 	beq.w	8008c6c <_printf_i+0x1c4>
 8008aca:	2f58      	cmp	r7, #88	@ 0x58
 8008acc:	f000 80b8 	beq.w	8008c40 <_printf_i+0x198>
 8008ad0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ad4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ad8:	e03a      	b.n	8008b50 <_printf_i+0xa8>
 8008ada:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ade:	2b15      	cmp	r3, #21
 8008ae0:	d8f6      	bhi.n	8008ad0 <_printf_i+0x28>
 8008ae2:	a101      	add	r1, pc, #4	@ (adr r1, 8008ae8 <_printf_i+0x40>)
 8008ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ae8:	08008b41 	.word	0x08008b41
 8008aec:	08008b55 	.word	0x08008b55
 8008af0:	08008ad1 	.word	0x08008ad1
 8008af4:	08008ad1 	.word	0x08008ad1
 8008af8:	08008ad1 	.word	0x08008ad1
 8008afc:	08008ad1 	.word	0x08008ad1
 8008b00:	08008b55 	.word	0x08008b55
 8008b04:	08008ad1 	.word	0x08008ad1
 8008b08:	08008ad1 	.word	0x08008ad1
 8008b0c:	08008ad1 	.word	0x08008ad1
 8008b10:	08008ad1 	.word	0x08008ad1
 8008b14:	08008c53 	.word	0x08008c53
 8008b18:	08008b7f 	.word	0x08008b7f
 8008b1c:	08008c0d 	.word	0x08008c0d
 8008b20:	08008ad1 	.word	0x08008ad1
 8008b24:	08008ad1 	.word	0x08008ad1
 8008b28:	08008c75 	.word	0x08008c75
 8008b2c:	08008ad1 	.word	0x08008ad1
 8008b30:	08008b7f 	.word	0x08008b7f
 8008b34:	08008ad1 	.word	0x08008ad1
 8008b38:	08008ad1 	.word	0x08008ad1
 8008b3c:	08008c15 	.word	0x08008c15
 8008b40:	6833      	ldr	r3, [r6, #0]
 8008b42:	1d1a      	adds	r2, r3, #4
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	6032      	str	r2, [r6, #0]
 8008b48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b50:	2301      	movs	r3, #1
 8008b52:	e09c      	b.n	8008c8e <_printf_i+0x1e6>
 8008b54:	6833      	ldr	r3, [r6, #0]
 8008b56:	6820      	ldr	r0, [r4, #0]
 8008b58:	1d19      	adds	r1, r3, #4
 8008b5a:	6031      	str	r1, [r6, #0]
 8008b5c:	0606      	lsls	r6, r0, #24
 8008b5e:	d501      	bpl.n	8008b64 <_printf_i+0xbc>
 8008b60:	681d      	ldr	r5, [r3, #0]
 8008b62:	e003      	b.n	8008b6c <_printf_i+0xc4>
 8008b64:	0645      	lsls	r5, r0, #25
 8008b66:	d5fb      	bpl.n	8008b60 <_printf_i+0xb8>
 8008b68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b6c:	2d00      	cmp	r5, #0
 8008b6e:	da03      	bge.n	8008b78 <_printf_i+0xd0>
 8008b70:	232d      	movs	r3, #45	@ 0x2d
 8008b72:	426d      	negs	r5, r5
 8008b74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b78:	4858      	ldr	r0, [pc, #352]	@ (8008cdc <_printf_i+0x234>)
 8008b7a:	230a      	movs	r3, #10
 8008b7c:	e011      	b.n	8008ba2 <_printf_i+0xfa>
 8008b7e:	6821      	ldr	r1, [r4, #0]
 8008b80:	6833      	ldr	r3, [r6, #0]
 8008b82:	0608      	lsls	r0, r1, #24
 8008b84:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b88:	d402      	bmi.n	8008b90 <_printf_i+0xe8>
 8008b8a:	0649      	lsls	r1, r1, #25
 8008b8c:	bf48      	it	mi
 8008b8e:	b2ad      	uxthmi	r5, r5
 8008b90:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b92:	4852      	ldr	r0, [pc, #328]	@ (8008cdc <_printf_i+0x234>)
 8008b94:	6033      	str	r3, [r6, #0]
 8008b96:	bf14      	ite	ne
 8008b98:	230a      	movne	r3, #10
 8008b9a:	2308      	moveq	r3, #8
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ba2:	6866      	ldr	r6, [r4, #4]
 8008ba4:	60a6      	str	r6, [r4, #8]
 8008ba6:	2e00      	cmp	r6, #0
 8008ba8:	db05      	blt.n	8008bb6 <_printf_i+0x10e>
 8008baa:	6821      	ldr	r1, [r4, #0]
 8008bac:	432e      	orrs	r6, r5
 8008bae:	f021 0104 	bic.w	r1, r1, #4
 8008bb2:	6021      	str	r1, [r4, #0]
 8008bb4:	d04b      	beq.n	8008c4e <_printf_i+0x1a6>
 8008bb6:	4616      	mov	r6, r2
 8008bb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bbc:	fb03 5711 	mls	r7, r3, r1, r5
 8008bc0:	5dc7      	ldrb	r7, [r0, r7]
 8008bc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bc6:	462f      	mov	r7, r5
 8008bc8:	42bb      	cmp	r3, r7
 8008bca:	460d      	mov	r5, r1
 8008bcc:	d9f4      	bls.n	8008bb8 <_printf_i+0x110>
 8008bce:	2b08      	cmp	r3, #8
 8008bd0:	d10b      	bne.n	8008bea <_printf_i+0x142>
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	07df      	lsls	r7, r3, #31
 8008bd6:	d508      	bpl.n	8008bea <_printf_i+0x142>
 8008bd8:	6923      	ldr	r3, [r4, #16]
 8008bda:	6861      	ldr	r1, [r4, #4]
 8008bdc:	4299      	cmp	r1, r3
 8008bde:	bfde      	ittt	le
 8008be0:	2330      	movle	r3, #48	@ 0x30
 8008be2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008be6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008bea:	1b92      	subs	r2, r2, r6
 8008bec:	6122      	str	r2, [r4, #16]
 8008bee:	f8cd a000 	str.w	sl, [sp]
 8008bf2:	464b      	mov	r3, r9
 8008bf4:	aa03      	add	r2, sp, #12
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4640      	mov	r0, r8
 8008bfa:	f7ff fee7 	bl	80089cc <_printf_common>
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d14a      	bne.n	8008c98 <_printf_i+0x1f0>
 8008c02:	f04f 30ff 	mov.w	r0, #4294967295
 8008c06:	b004      	add	sp, #16
 8008c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c0c:	6823      	ldr	r3, [r4, #0]
 8008c0e:	f043 0320 	orr.w	r3, r3, #32
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	4832      	ldr	r0, [pc, #200]	@ (8008ce0 <_printf_i+0x238>)
 8008c16:	2778      	movs	r7, #120	@ 0x78
 8008c18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	6831      	ldr	r1, [r6, #0]
 8008c20:	061f      	lsls	r7, r3, #24
 8008c22:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c26:	d402      	bmi.n	8008c2e <_printf_i+0x186>
 8008c28:	065f      	lsls	r7, r3, #25
 8008c2a:	bf48      	it	mi
 8008c2c:	b2ad      	uxthmi	r5, r5
 8008c2e:	6031      	str	r1, [r6, #0]
 8008c30:	07d9      	lsls	r1, r3, #31
 8008c32:	bf44      	itt	mi
 8008c34:	f043 0320 	orrmi.w	r3, r3, #32
 8008c38:	6023      	strmi	r3, [r4, #0]
 8008c3a:	b11d      	cbz	r5, 8008c44 <_printf_i+0x19c>
 8008c3c:	2310      	movs	r3, #16
 8008c3e:	e7ad      	b.n	8008b9c <_printf_i+0xf4>
 8008c40:	4826      	ldr	r0, [pc, #152]	@ (8008cdc <_printf_i+0x234>)
 8008c42:	e7e9      	b.n	8008c18 <_printf_i+0x170>
 8008c44:	6823      	ldr	r3, [r4, #0]
 8008c46:	f023 0320 	bic.w	r3, r3, #32
 8008c4a:	6023      	str	r3, [r4, #0]
 8008c4c:	e7f6      	b.n	8008c3c <_printf_i+0x194>
 8008c4e:	4616      	mov	r6, r2
 8008c50:	e7bd      	b.n	8008bce <_printf_i+0x126>
 8008c52:	6833      	ldr	r3, [r6, #0]
 8008c54:	6825      	ldr	r5, [r4, #0]
 8008c56:	6961      	ldr	r1, [r4, #20]
 8008c58:	1d18      	adds	r0, r3, #4
 8008c5a:	6030      	str	r0, [r6, #0]
 8008c5c:	062e      	lsls	r6, r5, #24
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	d501      	bpl.n	8008c66 <_printf_i+0x1be>
 8008c62:	6019      	str	r1, [r3, #0]
 8008c64:	e002      	b.n	8008c6c <_printf_i+0x1c4>
 8008c66:	0668      	lsls	r0, r5, #25
 8008c68:	d5fb      	bpl.n	8008c62 <_printf_i+0x1ba>
 8008c6a:	8019      	strh	r1, [r3, #0]
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	6123      	str	r3, [r4, #16]
 8008c70:	4616      	mov	r6, r2
 8008c72:	e7bc      	b.n	8008bee <_printf_i+0x146>
 8008c74:	6833      	ldr	r3, [r6, #0]
 8008c76:	1d1a      	adds	r2, r3, #4
 8008c78:	6032      	str	r2, [r6, #0]
 8008c7a:	681e      	ldr	r6, [r3, #0]
 8008c7c:	6862      	ldr	r2, [r4, #4]
 8008c7e:	2100      	movs	r1, #0
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7f7 fb45 	bl	8000310 <memchr>
 8008c86:	b108      	cbz	r0, 8008c8c <_printf_i+0x1e4>
 8008c88:	1b80      	subs	r0, r0, r6
 8008c8a:	6060      	str	r0, [r4, #4]
 8008c8c:	6863      	ldr	r3, [r4, #4]
 8008c8e:	6123      	str	r3, [r4, #16]
 8008c90:	2300      	movs	r3, #0
 8008c92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c96:	e7aa      	b.n	8008bee <_printf_i+0x146>
 8008c98:	6923      	ldr	r3, [r4, #16]
 8008c9a:	4632      	mov	r2, r6
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	4640      	mov	r0, r8
 8008ca0:	47d0      	blx	sl
 8008ca2:	3001      	adds	r0, #1
 8008ca4:	d0ad      	beq.n	8008c02 <_printf_i+0x15a>
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	079b      	lsls	r3, r3, #30
 8008caa:	d413      	bmi.n	8008cd4 <_printf_i+0x22c>
 8008cac:	68e0      	ldr	r0, [r4, #12]
 8008cae:	9b03      	ldr	r3, [sp, #12]
 8008cb0:	4298      	cmp	r0, r3
 8008cb2:	bfb8      	it	lt
 8008cb4:	4618      	movlt	r0, r3
 8008cb6:	e7a6      	b.n	8008c06 <_printf_i+0x15e>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	4632      	mov	r2, r6
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	4640      	mov	r0, r8
 8008cc0:	47d0      	blx	sl
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	d09d      	beq.n	8008c02 <_printf_i+0x15a>
 8008cc6:	3501      	adds	r5, #1
 8008cc8:	68e3      	ldr	r3, [r4, #12]
 8008cca:	9903      	ldr	r1, [sp, #12]
 8008ccc:	1a5b      	subs	r3, r3, r1
 8008cce:	42ab      	cmp	r3, r5
 8008cd0:	dcf2      	bgt.n	8008cb8 <_printf_i+0x210>
 8008cd2:	e7eb      	b.n	8008cac <_printf_i+0x204>
 8008cd4:	2500      	movs	r5, #0
 8008cd6:	f104 0619 	add.w	r6, r4, #25
 8008cda:	e7f5      	b.n	8008cc8 <_printf_i+0x220>
 8008cdc:	0800acfe 	.word	0x0800acfe
 8008ce0:	0800ad0f 	.word	0x0800ad0f

08008ce4 <std>:
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	b510      	push	{r4, lr}
 8008ce8:	4604      	mov	r4, r0
 8008cea:	e9c0 3300 	strd	r3, r3, [r0]
 8008cee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cf2:	6083      	str	r3, [r0, #8]
 8008cf4:	8181      	strh	r1, [r0, #12]
 8008cf6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008cf8:	81c2      	strh	r2, [r0, #14]
 8008cfa:	6183      	str	r3, [r0, #24]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	2208      	movs	r2, #8
 8008d00:	305c      	adds	r0, #92	@ 0x5c
 8008d02:	f000 f906 	bl	8008f12 <memset>
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <std+0x58>)
 8008d08:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d40 <std+0x5c>)
 8008d0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d44 <std+0x60>)
 8008d10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d12:	4b0d      	ldr	r3, [pc, #52]	@ (8008d48 <std+0x64>)
 8008d14:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d16:	4b0d      	ldr	r3, [pc, #52]	@ (8008d4c <std+0x68>)
 8008d18:	6224      	str	r4, [r4, #32]
 8008d1a:	429c      	cmp	r4, r3
 8008d1c:	d006      	beq.n	8008d2c <std+0x48>
 8008d1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d22:	4294      	cmp	r4, r2
 8008d24:	d002      	beq.n	8008d2c <std+0x48>
 8008d26:	33d0      	adds	r3, #208	@ 0xd0
 8008d28:	429c      	cmp	r4, r3
 8008d2a:	d105      	bne.n	8008d38 <std+0x54>
 8008d2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d34:	f000 b96a 	b.w	800900c <__retarget_lock_init_recursive>
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	bf00      	nop
 8008d3c:	08008e8d 	.word	0x08008e8d
 8008d40:	08008eaf 	.word	0x08008eaf
 8008d44:	08008ee7 	.word	0x08008ee7
 8008d48:	08008f0b 	.word	0x08008f0b
 8008d4c:	2400030c 	.word	0x2400030c

08008d50 <stdio_exit_handler>:
 8008d50:	4a02      	ldr	r2, [pc, #8]	@ (8008d5c <stdio_exit_handler+0xc>)
 8008d52:	4903      	ldr	r1, [pc, #12]	@ (8008d60 <stdio_exit_handler+0x10>)
 8008d54:	4803      	ldr	r0, [pc, #12]	@ (8008d64 <stdio_exit_handler+0x14>)
 8008d56:	f000 b869 	b.w	8008e2c <_fwalk_sglue>
 8008d5a:	bf00      	nop
 8008d5c:	2400001c 	.word	0x2400001c
 8008d60:	0800a865 	.word	0x0800a865
 8008d64:	2400002c 	.word	0x2400002c

08008d68 <cleanup_stdio>:
 8008d68:	6841      	ldr	r1, [r0, #4]
 8008d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d9c <cleanup_stdio+0x34>)
 8008d6c:	4299      	cmp	r1, r3
 8008d6e:	b510      	push	{r4, lr}
 8008d70:	4604      	mov	r4, r0
 8008d72:	d001      	beq.n	8008d78 <cleanup_stdio+0x10>
 8008d74:	f001 fd76 	bl	800a864 <_fflush_r>
 8008d78:	68a1      	ldr	r1, [r4, #8]
 8008d7a:	4b09      	ldr	r3, [pc, #36]	@ (8008da0 <cleanup_stdio+0x38>)
 8008d7c:	4299      	cmp	r1, r3
 8008d7e:	d002      	beq.n	8008d86 <cleanup_stdio+0x1e>
 8008d80:	4620      	mov	r0, r4
 8008d82:	f001 fd6f 	bl	800a864 <_fflush_r>
 8008d86:	68e1      	ldr	r1, [r4, #12]
 8008d88:	4b06      	ldr	r3, [pc, #24]	@ (8008da4 <cleanup_stdio+0x3c>)
 8008d8a:	4299      	cmp	r1, r3
 8008d8c:	d004      	beq.n	8008d98 <cleanup_stdio+0x30>
 8008d8e:	4620      	mov	r0, r4
 8008d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d94:	f001 bd66 	b.w	800a864 <_fflush_r>
 8008d98:	bd10      	pop	{r4, pc}
 8008d9a:	bf00      	nop
 8008d9c:	2400030c 	.word	0x2400030c
 8008da0:	24000374 	.word	0x24000374
 8008da4:	240003dc 	.word	0x240003dc

08008da8 <global_stdio_init.part.0>:
 8008da8:	b510      	push	{r4, lr}
 8008daa:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd8 <global_stdio_init.part.0+0x30>)
 8008dac:	4c0b      	ldr	r4, [pc, #44]	@ (8008ddc <global_stdio_init.part.0+0x34>)
 8008dae:	4a0c      	ldr	r2, [pc, #48]	@ (8008de0 <global_stdio_init.part.0+0x38>)
 8008db0:	601a      	str	r2, [r3, #0]
 8008db2:	4620      	mov	r0, r4
 8008db4:	2200      	movs	r2, #0
 8008db6:	2104      	movs	r1, #4
 8008db8:	f7ff ff94 	bl	8008ce4 <std>
 8008dbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	2109      	movs	r1, #9
 8008dc4:	f7ff ff8e 	bl	8008ce4 <std>
 8008dc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008dcc:	2202      	movs	r2, #2
 8008dce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dd2:	2112      	movs	r1, #18
 8008dd4:	f7ff bf86 	b.w	8008ce4 <std>
 8008dd8:	24000444 	.word	0x24000444
 8008ddc:	2400030c 	.word	0x2400030c
 8008de0:	08008d51 	.word	0x08008d51

08008de4 <__sfp_lock_acquire>:
 8008de4:	4801      	ldr	r0, [pc, #4]	@ (8008dec <__sfp_lock_acquire+0x8>)
 8008de6:	f000 b912 	b.w	800900e <__retarget_lock_acquire_recursive>
 8008dea:	bf00      	nop
 8008dec:	2400044d 	.word	0x2400044d

08008df0 <__sfp_lock_release>:
 8008df0:	4801      	ldr	r0, [pc, #4]	@ (8008df8 <__sfp_lock_release+0x8>)
 8008df2:	f000 b90d 	b.w	8009010 <__retarget_lock_release_recursive>
 8008df6:	bf00      	nop
 8008df8:	2400044d 	.word	0x2400044d

08008dfc <__sinit>:
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	4604      	mov	r4, r0
 8008e00:	f7ff fff0 	bl	8008de4 <__sfp_lock_acquire>
 8008e04:	6a23      	ldr	r3, [r4, #32]
 8008e06:	b11b      	cbz	r3, 8008e10 <__sinit+0x14>
 8008e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e0c:	f7ff bff0 	b.w	8008df0 <__sfp_lock_release>
 8008e10:	4b04      	ldr	r3, [pc, #16]	@ (8008e24 <__sinit+0x28>)
 8008e12:	6223      	str	r3, [r4, #32]
 8008e14:	4b04      	ldr	r3, [pc, #16]	@ (8008e28 <__sinit+0x2c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1f5      	bne.n	8008e08 <__sinit+0xc>
 8008e1c:	f7ff ffc4 	bl	8008da8 <global_stdio_init.part.0>
 8008e20:	e7f2      	b.n	8008e08 <__sinit+0xc>
 8008e22:	bf00      	nop
 8008e24:	08008d69 	.word	0x08008d69
 8008e28:	24000444 	.word	0x24000444

08008e2c <_fwalk_sglue>:
 8008e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e30:	4607      	mov	r7, r0
 8008e32:	4688      	mov	r8, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	2600      	movs	r6, #0
 8008e38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e3c:	f1b9 0901 	subs.w	r9, r9, #1
 8008e40:	d505      	bpl.n	8008e4e <_fwalk_sglue+0x22>
 8008e42:	6824      	ldr	r4, [r4, #0]
 8008e44:	2c00      	cmp	r4, #0
 8008e46:	d1f7      	bne.n	8008e38 <_fwalk_sglue+0xc>
 8008e48:	4630      	mov	r0, r6
 8008e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e4e:	89ab      	ldrh	r3, [r5, #12]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d907      	bls.n	8008e64 <_fwalk_sglue+0x38>
 8008e54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	d003      	beq.n	8008e64 <_fwalk_sglue+0x38>
 8008e5c:	4629      	mov	r1, r5
 8008e5e:	4638      	mov	r0, r7
 8008e60:	47c0      	blx	r8
 8008e62:	4306      	orrs	r6, r0
 8008e64:	3568      	adds	r5, #104	@ 0x68
 8008e66:	e7e9      	b.n	8008e3c <_fwalk_sglue+0x10>

08008e68 <iprintf>:
 8008e68:	b40f      	push	{r0, r1, r2, r3}
 8008e6a:	b507      	push	{r0, r1, r2, lr}
 8008e6c:	4906      	ldr	r1, [pc, #24]	@ (8008e88 <iprintf+0x20>)
 8008e6e:	ab04      	add	r3, sp, #16
 8008e70:	6808      	ldr	r0, [r1, #0]
 8008e72:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e76:	6881      	ldr	r1, [r0, #8]
 8008e78:	9301      	str	r3, [sp, #4]
 8008e7a:	f001 fb57 	bl	800a52c <_vfiprintf_r>
 8008e7e:	b003      	add	sp, #12
 8008e80:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e84:	b004      	add	sp, #16
 8008e86:	4770      	bx	lr
 8008e88:	24000028 	.word	0x24000028

08008e8c <__sread>:
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	460c      	mov	r4, r1
 8008e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e94:	f000 f86c 	bl	8008f70 <_read_r>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	bfab      	itete	ge
 8008e9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e9e:	89a3      	ldrhlt	r3, [r4, #12]
 8008ea0:	181b      	addge	r3, r3, r0
 8008ea2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ea6:	bfac      	ite	ge
 8008ea8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008eaa:	81a3      	strhlt	r3, [r4, #12]
 8008eac:	bd10      	pop	{r4, pc}

08008eae <__swrite>:
 8008eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb2:	461f      	mov	r7, r3
 8008eb4:	898b      	ldrh	r3, [r1, #12]
 8008eb6:	05db      	lsls	r3, r3, #23
 8008eb8:	4605      	mov	r5, r0
 8008eba:	460c      	mov	r4, r1
 8008ebc:	4616      	mov	r6, r2
 8008ebe:	d505      	bpl.n	8008ecc <__swrite+0x1e>
 8008ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f000 f840 	bl	8008f4c <_lseek_r>
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ed2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ed6:	81a3      	strh	r3, [r4, #12]
 8008ed8:	4632      	mov	r2, r6
 8008eda:	463b      	mov	r3, r7
 8008edc:	4628      	mov	r0, r5
 8008ede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ee2:	f000 b857 	b.w	8008f94 <_write_r>

08008ee6 <__sseek>:
 8008ee6:	b510      	push	{r4, lr}
 8008ee8:	460c      	mov	r4, r1
 8008eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eee:	f000 f82d 	bl	8008f4c <_lseek_r>
 8008ef2:	1c43      	adds	r3, r0, #1
 8008ef4:	89a3      	ldrh	r3, [r4, #12]
 8008ef6:	bf15      	itete	ne
 8008ef8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008efa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008efe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f02:	81a3      	strheq	r3, [r4, #12]
 8008f04:	bf18      	it	ne
 8008f06:	81a3      	strhne	r3, [r4, #12]
 8008f08:	bd10      	pop	{r4, pc}

08008f0a <__sclose>:
 8008f0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f0e:	f000 b80d 	b.w	8008f2c <_close_r>

08008f12 <memset>:
 8008f12:	4402      	add	r2, r0
 8008f14:	4603      	mov	r3, r0
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d100      	bne.n	8008f1c <memset+0xa>
 8008f1a:	4770      	bx	lr
 8008f1c:	f803 1b01 	strb.w	r1, [r3], #1
 8008f20:	e7f9      	b.n	8008f16 <memset+0x4>
	...

08008f24 <_localeconv_r>:
 8008f24:	4800      	ldr	r0, [pc, #0]	@ (8008f28 <_localeconv_r+0x4>)
 8008f26:	4770      	bx	lr
 8008f28:	24000168 	.word	0x24000168

08008f2c <_close_r>:
 8008f2c:	b538      	push	{r3, r4, r5, lr}
 8008f2e:	4d06      	ldr	r5, [pc, #24]	@ (8008f48 <_close_r+0x1c>)
 8008f30:	2300      	movs	r3, #0
 8008f32:	4604      	mov	r4, r0
 8008f34:	4608      	mov	r0, r1
 8008f36:	602b      	str	r3, [r5, #0]
 8008f38:	f7f8 f837 	bl	8000faa <_close>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	d102      	bne.n	8008f46 <_close_r+0x1a>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b103      	cbz	r3, 8008f46 <_close_r+0x1a>
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	24000448 	.word	0x24000448

08008f4c <_lseek_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	4d07      	ldr	r5, [pc, #28]	@ (8008f6c <_lseek_r+0x20>)
 8008f50:	4604      	mov	r4, r0
 8008f52:	4608      	mov	r0, r1
 8008f54:	4611      	mov	r1, r2
 8008f56:	2200      	movs	r2, #0
 8008f58:	602a      	str	r2, [r5, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f7f8 f84c 	bl	8000ff8 <_lseek>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d102      	bne.n	8008f6a <_lseek_r+0x1e>
 8008f64:	682b      	ldr	r3, [r5, #0]
 8008f66:	b103      	cbz	r3, 8008f6a <_lseek_r+0x1e>
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	24000448 	.word	0x24000448

08008f70 <_read_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d07      	ldr	r5, [pc, #28]	@ (8008f90 <_read_r+0x20>)
 8008f74:	4604      	mov	r4, r0
 8008f76:	4608      	mov	r0, r1
 8008f78:	4611      	mov	r1, r2
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	602a      	str	r2, [r5, #0]
 8008f7e:	461a      	mov	r2, r3
 8008f80:	f7f7 fff6 	bl	8000f70 <_read>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d102      	bne.n	8008f8e <_read_r+0x1e>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b103      	cbz	r3, 8008f8e <_read_r+0x1e>
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	24000448 	.word	0x24000448

08008f94 <_write_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	4d07      	ldr	r5, [pc, #28]	@ (8008fb4 <_write_r+0x20>)
 8008f98:	4604      	mov	r4, r0
 8008f9a:	4608      	mov	r0, r1
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	602a      	str	r2, [r5, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f7f7 fd22 	bl	80009ec <_write>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_write_r+0x1e>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_write_r+0x1e>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	24000448 	.word	0x24000448

08008fb8 <__errno>:
 8008fb8:	4b01      	ldr	r3, [pc, #4]	@ (8008fc0 <__errno+0x8>)
 8008fba:	6818      	ldr	r0, [r3, #0]
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	24000028 	.word	0x24000028

08008fc4 <__libc_init_array>:
 8008fc4:	b570      	push	{r4, r5, r6, lr}
 8008fc6:	4d0d      	ldr	r5, [pc, #52]	@ (8008ffc <__libc_init_array+0x38>)
 8008fc8:	4c0d      	ldr	r4, [pc, #52]	@ (8009000 <__libc_init_array+0x3c>)
 8008fca:	1b64      	subs	r4, r4, r5
 8008fcc:	10a4      	asrs	r4, r4, #2
 8008fce:	2600      	movs	r6, #0
 8008fd0:	42a6      	cmp	r6, r4
 8008fd2:	d109      	bne.n	8008fe8 <__libc_init_array+0x24>
 8008fd4:	4d0b      	ldr	r5, [pc, #44]	@ (8009004 <__libc_init_array+0x40>)
 8008fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8009008 <__libc_init_array+0x44>)
 8008fd8:	f001 fe52 	bl	800ac80 <_init>
 8008fdc:	1b64      	subs	r4, r4, r5
 8008fde:	10a4      	asrs	r4, r4, #2
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	42a6      	cmp	r6, r4
 8008fe4:	d105      	bne.n	8008ff2 <__libc_init_array+0x2e>
 8008fe6:	bd70      	pop	{r4, r5, r6, pc}
 8008fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fec:	4798      	blx	r3
 8008fee:	3601      	adds	r6, #1
 8008ff0:	e7ee      	b.n	8008fd0 <__libc_init_array+0xc>
 8008ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ff6:	4798      	blx	r3
 8008ff8:	3601      	adds	r6, #1
 8008ffa:	e7f2      	b.n	8008fe2 <__libc_init_array+0x1e>
 8008ffc:	0800b06c 	.word	0x0800b06c
 8009000:	0800b06c 	.word	0x0800b06c
 8009004:	0800b06c 	.word	0x0800b06c
 8009008:	0800b070 	.word	0x0800b070

0800900c <__retarget_lock_init_recursive>:
 800900c:	4770      	bx	lr

0800900e <__retarget_lock_acquire_recursive>:
 800900e:	4770      	bx	lr

08009010 <__retarget_lock_release_recursive>:
 8009010:	4770      	bx	lr

08009012 <quorem>:
 8009012:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009016:	6903      	ldr	r3, [r0, #16]
 8009018:	690c      	ldr	r4, [r1, #16]
 800901a:	42a3      	cmp	r3, r4
 800901c:	4607      	mov	r7, r0
 800901e:	db7e      	blt.n	800911e <quorem+0x10c>
 8009020:	3c01      	subs	r4, #1
 8009022:	f101 0814 	add.w	r8, r1, #20
 8009026:	00a3      	lsls	r3, r4, #2
 8009028:	f100 0514 	add.w	r5, r0, #20
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009032:	9301      	str	r3, [sp, #4]
 8009034:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009038:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800903c:	3301      	adds	r3, #1
 800903e:	429a      	cmp	r2, r3
 8009040:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009044:	fbb2 f6f3 	udiv	r6, r2, r3
 8009048:	d32e      	bcc.n	80090a8 <quorem+0x96>
 800904a:	f04f 0a00 	mov.w	sl, #0
 800904e:	46c4      	mov	ip, r8
 8009050:	46ae      	mov	lr, r5
 8009052:	46d3      	mov	fp, sl
 8009054:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009058:	b298      	uxth	r0, r3
 800905a:	fb06 a000 	mla	r0, r6, r0, sl
 800905e:	0c02      	lsrs	r2, r0, #16
 8009060:	0c1b      	lsrs	r3, r3, #16
 8009062:	fb06 2303 	mla	r3, r6, r3, r2
 8009066:	f8de 2000 	ldr.w	r2, [lr]
 800906a:	b280      	uxth	r0, r0
 800906c:	b292      	uxth	r2, r2
 800906e:	1a12      	subs	r2, r2, r0
 8009070:	445a      	add	r2, fp
 8009072:	f8de 0000 	ldr.w	r0, [lr]
 8009076:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800907a:	b29b      	uxth	r3, r3
 800907c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009080:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009084:	b292      	uxth	r2, r2
 8009086:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800908a:	45e1      	cmp	r9, ip
 800908c:	f84e 2b04 	str.w	r2, [lr], #4
 8009090:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009094:	d2de      	bcs.n	8009054 <quorem+0x42>
 8009096:	9b00      	ldr	r3, [sp, #0]
 8009098:	58eb      	ldr	r3, [r5, r3]
 800909a:	b92b      	cbnz	r3, 80090a8 <quorem+0x96>
 800909c:	9b01      	ldr	r3, [sp, #4]
 800909e:	3b04      	subs	r3, #4
 80090a0:	429d      	cmp	r5, r3
 80090a2:	461a      	mov	r2, r3
 80090a4:	d32f      	bcc.n	8009106 <quorem+0xf4>
 80090a6:	613c      	str	r4, [r7, #16]
 80090a8:	4638      	mov	r0, r7
 80090aa:	f001 f90d 	bl	800a2c8 <__mcmp>
 80090ae:	2800      	cmp	r0, #0
 80090b0:	db25      	blt.n	80090fe <quorem+0xec>
 80090b2:	4629      	mov	r1, r5
 80090b4:	2000      	movs	r0, #0
 80090b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80090ba:	f8d1 c000 	ldr.w	ip, [r1]
 80090be:	fa1f fe82 	uxth.w	lr, r2
 80090c2:	fa1f f38c 	uxth.w	r3, ip
 80090c6:	eba3 030e 	sub.w	r3, r3, lr
 80090ca:	4403      	add	r3, r0
 80090cc:	0c12      	lsrs	r2, r2, #16
 80090ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80090d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090dc:	45c1      	cmp	r9, r8
 80090de:	f841 3b04 	str.w	r3, [r1], #4
 80090e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80090e6:	d2e6      	bcs.n	80090b6 <quorem+0xa4>
 80090e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090f0:	b922      	cbnz	r2, 80090fc <quorem+0xea>
 80090f2:	3b04      	subs	r3, #4
 80090f4:	429d      	cmp	r5, r3
 80090f6:	461a      	mov	r2, r3
 80090f8:	d30b      	bcc.n	8009112 <quorem+0x100>
 80090fa:	613c      	str	r4, [r7, #16]
 80090fc:	3601      	adds	r6, #1
 80090fe:	4630      	mov	r0, r6
 8009100:	b003      	add	sp, #12
 8009102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009106:	6812      	ldr	r2, [r2, #0]
 8009108:	3b04      	subs	r3, #4
 800910a:	2a00      	cmp	r2, #0
 800910c:	d1cb      	bne.n	80090a6 <quorem+0x94>
 800910e:	3c01      	subs	r4, #1
 8009110:	e7c6      	b.n	80090a0 <quorem+0x8e>
 8009112:	6812      	ldr	r2, [r2, #0]
 8009114:	3b04      	subs	r3, #4
 8009116:	2a00      	cmp	r2, #0
 8009118:	d1ef      	bne.n	80090fa <quorem+0xe8>
 800911a:	3c01      	subs	r4, #1
 800911c:	e7ea      	b.n	80090f4 <quorem+0xe2>
 800911e:	2000      	movs	r0, #0
 8009120:	e7ee      	b.n	8009100 <quorem+0xee>
 8009122:	0000      	movs	r0, r0
 8009124:	0000      	movs	r0, r0
	...

08009128 <_dtoa_r>:
 8009128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800912c:	ed2d 8b02 	vpush	{d8}
 8009130:	69c7      	ldr	r7, [r0, #28]
 8009132:	b091      	sub	sp, #68	@ 0x44
 8009134:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009138:	ec55 4b10 	vmov	r4, r5, d0
 800913c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800913e:	9107      	str	r1, [sp, #28]
 8009140:	4681      	mov	r9, r0
 8009142:	9209      	str	r2, [sp, #36]	@ 0x24
 8009144:	930d      	str	r3, [sp, #52]	@ 0x34
 8009146:	b97f      	cbnz	r7, 8009168 <_dtoa_r+0x40>
 8009148:	2010      	movs	r0, #16
 800914a:	f000 fd95 	bl	8009c78 <malloc>
 800914e:	4602      	mov	r2, r0
 8009150:	f8c9 001c 	str.w	r0, [r9, #28]
 8009154:	b920      	cbnz	r0, 8009160 <_dtoa_r+0x38>
 8009156:	4ba0      	ldr	r3, [pc, #640]	@ (80093d8 <_dtoa_r+0x2b0>)
 8009158:	21ef      	movs	r1, #239	@ 0xef
 800915a:	48a0      	ldr	r0, [pc, #640]	@ (80093dc <_dtoa_r+0x2b4>)
 800915c:	f001 fc5c 	bl	800aa18 <__assert_func>
 8009160:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009164:	6007      	str	r7, [r0, #0]
 8009166:	60c7      	str	r7, [r0, #12]
 8009168:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800916c:	6819      	ldr	r1, [r3, #0]
 800916e:	b159      	cbz	r1, 8009188 <_dtoa_r+0x60>
 8009170:	685a      	ldr	r2, [r3, #4]
 8009172:	604a      	str	r2, [r1, #4]
 8009174:	2301      	movs	r3, #1
 8009176:	4093      	lsls	r3, r2
 8009178:	608b      	str	r3, [r1, #8]
 800917a:	4648      	mov	r0, r9
 800917c:	f000 fe72 	bl	8009e64 <_Bfree>
 8009180:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009184:	2200      	movs	r2, #0
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	1e2b      	subs	r3, r5, #0
 800918a:	bfbb      	ittet	lt
 800918c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009190:	9303      	strlt	r3, [sp, #12]
 8009192:	2300      	movge	r3, #0
 8009194:	2201      	movlt	r2, #1
 8009196:	bfac      	ite	ge
 8009198:	6033      	strge	r3, [r6, #0]
 800919a:	6032      	strlt	r2, [r6, #0]
 800919c:	4b90      	ldr	r3, [pc, #576]	@ (80093e0 <_dtoa_r+0x2b8>)
 800919e:	9e03      	ldr	r6, [sp, #12]
 80091a0:	43b3      	bics	r3, r6
 80091a2:	d110      	bne.n	80091c6 <_dtoa_r+0x9e>
 80091a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091a6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091aa:	6013      	str	r3, [r2, #0]
 80091ac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80091b0:	4323      	orrs	r3, r4
 80091b2:	f000 84e6 	beq.w	8009b82 <_dtoa_r+0xa5a>
 80091b6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091b8:	4f8a      	ldr	r7, [pc, #552]	@ (80093e4 <_dtoa_r+0x2bc>)
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f000 84e8 	beq.w	8009b90 <_dtoa_r+0xa68>
 80091c0:	1cfb      	adds	r3, r7, #3
 80091c2:	f000 bce3 	b.w	8009b8c <_dtoa_r+0xa64>
 80091c6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80091ca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80091ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091d2:	d10a      	bne.n	80091ea <_dtoa_r+0xc2>
 80091d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091d6:	2301      	movs	r3, #1
 80091d8:	6013      	str	r3, [r2, #0]
 80091da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091dc:	b113      	cbz	r3, 80091e4 <_dtoa_r+0xbc>
 80091de:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80091e0:	4b81      	ldr	r3, [pc, #516]	@ (80093e8 <_dtoa_r+0x2c0>)
 80091e2:	6013      	str	r3, [r2, #0]
 80091e4:	4f81      	ldr	r7, [pc, #516]	@ (80093ec <_dtoa_r+0x2c4>)
 80091e6:	f000 bcd3 	b.w	8009b90 <_dtoa_r+0xa68>
 80091ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80091ec:	a90f      	add	r1, sp, #60	@ 0x3c
 80091ee:	4648      	mov	r0, r9
 80091f0:	eeb0 0b48 	vmov.f64	d0, d8
 80091f4:	f001 f918 	bl	800a428 <__d2b>
 80091f8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80091fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091fe:	9001      	str	r0, [sp, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d045      	beq.n	8009290 <_dtoa_r+0x168>
 8009204:	eeb0 7b48 	vmov.f64	d7, d8
 8009208:	ee18 1a90 	vmov	r1, s17
 800920c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009210:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8009214:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009218:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800921c:	2500      	movs	r5, #0
 800921e:	ee07 1a90 	vmov	s15, r1
 8009222:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8009226:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80093c0 <_dtoa_r+0x298>
 800922a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800922e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80093c8 <_dtoa_r+0x2a0>
 8009232:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009236:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80093d0 <_dtoa_r+0x2a8>
 800923a:	ee07 3a90 	vmov	s15, r3
 800923e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009242:	eeb0 7b46 	vmov.f64	d7, d6
 8009246:	eea4 7b05 	vfma.f64	d7, d4, d5
 800924a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800924e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009256:	ee16 8a90 	vmov	r8, s13
 800925a:	d508      	bpl.n	800926e <_dtoa_r+0x146>
 800925c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009260:	eeb4 6b47 	vcmp.f64	d6, d7
 8009264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009268:	bf18      	it	ne
 800926a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800926e:	f1b8 0f16 	cmp.w	r8, #22
 8009272:	d82b      	bhi.n	80092cc <_dtoa_r+0x1a4>
 8009274:	495e      	ldr	r1, [pc, #376]	@ (80093f0 <_dtoa_r+0x2c8>)
 8009276:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800927a:	ed91 7b00 	vldr	d7, [r1]
 800927e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009286:	d501      	bpl.n	800928c <_dtoa_r+0x164>
 8009288:	f108 38ff 	add.w	r8, r8, #4294967295
 800928c:	2100      	movs	r1, #0
 800928e:	e01e      	b.n	80092ce <_dtoa_r+0x1a6>
 8009290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009292:	4413      	add	r3, r2
 8009294:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009298:	2920      	cmp	r1, #32
 800929a:	bfc1      	itttt	gt
 800929c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80092a0:	408e      	lslgt	r6, r1
 80092a2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80092a6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80092aa:	bfd6      	itet	le
 80092ac:	f1c1 0120 	rsble	r1, r1, #32
 80092b0:	4331      	orrgt	r1, r6
 80092b2:	fa04 f101 	lslle.w	r1, r4, r1
 80092b6:	ee07 1a90 	vmov	s15, r1
 80092ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80092be:	3b01      	subs	r3, #1
 80092c0:	ee17 1a90 	vmov	r1, s15
 80092c4:	2501      	movs	r5, #1
 80092c6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80092ca:	e7a8      	b.n	800921e <_dtoa_r+0xf6>
 80092cc:	2101      	movs	r1, #1
 80092ce:	1ad2      	subs	r2, r2, r3
 80092d0:	1e53      	subs	r3, r2, #1
 80092d2:	9306      	str	r3, [sp, #24]
 80092d4:	bf45      	ittet	mi
 80092d6:	f1c2 0301 	rsbmi	r3, r2, #1
 80092da:	9304      	strmi	r3, [sp, #16]
 80092dc:	2300      	movpl	r3, #0
 80092de:	2300      	movmi	r3, #0
 80092e0:	bf4c      	ite	mi
 80092e2:	9306      	strmi	r3, [sp, #24]
 80092e4:	9304      	strpl	r3, [sp, #16]
 80092e6:	f1b8 0f00 	cmp.w	r8, #0
 80092ea:	910c      	str	r1, [sp, #48]	@ 0x30
 80092ec:	db18      	blt.n	8009320 <_dtoa_r+0x1f8>
 80092ee:	9b06      	ldr	r3, [sp, #24]
 80092f0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80092f4:	4443      	add	r3, r8
 80092f6:	9306      	str	r3, [sp, #24]
 80092f8:	2300      	movs	r3, #0
 80092fa:	9a07      	ldr	r2, [sp, #28]
 80092fc:	2a09      	cmp	r2, #9
 80092fe:	d845      	bhi.n	800938c <_dtoa_r+0x264>
 8009300:	2a05      	cmp	r2, #5
 8009302:	bfc4      	itt	gt
 8009304:	3a04      	subgt	r2, #4
 8009306:	9207      	strgt	r2, [sp, #28]
 8009308:	9a07      	ldr	r2, [sp, #28]
 800930a:	f1a2 0202 	sub.w	r2, r2, #2
 800930e:	bfcc      	ite	gt
 8009310:	2400      	movgt	r4, #0
 8009312:	2401      	movle	r4, #1
 8009314:	2a03      	cmp	r2, #3
 8009316:	d844      	bhi.n	80093a2 <_dtoa_r+0x27a>
 8009318:	e8df f002 	tbb	[pc, r2]
 800931c:	0b173634 	.word	0x0b173634
 8009320:	9b04      	ldr	r3, [sp, #16]
 8009322:	2200      	movs	r2, #0
 8009324:	eba3 0308 	sub.w	r3, r3, r8
 8009328:	9304      	str	r3, [sp, #16]
 800932a:	920a      	str	r2, [sp, #40]	@ 0x28
 800932c:	f1c8 0300 	rsb	r3, r8, #0
 8009330:	e7e3      	b.n	80092fa <_dtoa_r+0x1d2>
 8009332:	2201      	movs	r2, #1
 8009334:	9208      	str	r2, [sp, #32]
 8009336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009338:	eb08 0b02 	add.w	fp, r8, r2
 800933c:	f10b 0a01 	add.w	sl, fp, #1
 8009340:	4652      	mov	r2, sl
 8009342:	2a01      	cmp	r2, #1
 8009344:	bfb8      	it	lt
 8009346:	2201      	movlt	r2, #1
 8009348:	e006      	b.n	8009358 <_dtoa_r+0x230>
 800934a:	2201      	movs	r2, #1
 800934c:	9208      	str	r2, [sp, #32]
 800934e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009350:	2a00      	cmp	r2, #0
 8009352:	dd29      	ble.n	80093a8 <_dtoa_r+0x280>
 8009354:	4693      	mov	fp, r2
 8009356:	4692      	mov	sl, r2
 8009358:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800935c:	2100      	movs	r1, #0
 800935e:	2004      	movs	r0, #4
 8009360:	f100 0614 	add.w	r6, r0, #20
 8009364:	4296      	cmp	r6, r2
 8009366:	d926      	bls.n	80093b6 <_dtoa_r+0x28e>
 8009368:	6079      	str	r1, [r7, #4]
 800936a:	4648      	mov	r0, r9
 800936c:	9305      	str	r3, [sp, #20]
 800936e:	f000 fd39 	bl	8009de4 <_Balloc>
 8009372:	9b05      	ldr	r3, [sp, #20]
 8009374:	4607      	mov	r7, r0
 8009376:	2800      	cmp	r0, #0
 8009378:	d13e      	bne.n	80093f8 <_dtoa_r+0x2d0>
 800937a:	4b1e      	ldr	r3, [pc, #120]	@ (80093f4 <_dtoa_r+0x2cc>)
 800937c:	4602      	mov	r2, r0
 800937e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009382:	e6ea      	b.n	800915a <_dtoa_r+0x32>
 8009384:	2200      	movs	r2, #0
 8009386:	e7e1      	b.n	800934c <_dtoa_r+0x224>
 8009388:	2200      	movs	r2, #0
 800938a:	e7d3      	b.n	8009334 <_dtoa_r+0x20c>
 800938c:	2401      	movs	r4, #1
 800938e:	2200      	movs	r2, #0
 8009390:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009394:	f04f 3bff 	mov.w	fp, #4294967295
 8009398:	2100      	movs	r1, #0
 800939a:	46da      	mov	sl, fp
 800939c:	2212      	movs	r2, #18
 800939e:	9109      	str	r1, [sp, #36]	@ 0x24
 80093a0:	e7da      	b.n	8009358 <_dtoa_r+0x230>
 80093a2:	2201      	movs	r2, #1
 80093a4:	9208      	str	r2, [sp, #32]
 80093a6:	e7f5      	b.n	8009394 <_dtoa_r+0x26c>
 80093a8:	f04f 0b01 	mov.w	fp, #1
 80093ac:	46da      	mov	sl, fp
 80093ae:	465a      	mov	r2, fp
 80093b0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80093b4:	e7d0      	b.n	8009358 <_dtoa_r+0x230>
 80093b6:	3101      	adds	r1, #1
 80093b8:	0040      	lsls	r0, r0, #1
 80093ba:	e7d1      	b.n	8009360 <_dtoa_r+0x238>
 80093bc:	f3af 8000 	nop.w
 80093c0:	636f4361 	.word	0x636f4361
 80093c4:	3fd287a7 	.word	0x3fd287a7
 80093c8:	8b60c8b3 	.word	0x8b60c8b3
 80093cc:	3fc68a28 	.word	0x3fc68a28
 80093d0:	509f79fb 	.word	0x509f79fb
 80093d4:	3fd34413 	.word	0x3fd34413
 80093d8:	0800ad2d 	.word	0x0800ad2d
 80093dc:	0800ad44 	.word	0x0800ad44
 80093e0:	7ff00000 	.word	0x7ff00000
 80093e4:	0800ad29 	.word	0x0800ad29
 80093e8:	0800acfd 	.word	0x0800acfd
 80093ec:	0800acfc 	.word	0x0800acfc
 80093f0:	0800ae98 	.word	0x0800ae98
 80093f4:	0800ad9c 	.word	0x0800ad9c
 80093f8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80093fc:	f1ba 0f0e 	cmp.w	sl, #14
 8009400:	6010      	str	r0, [r2, #0]
 8009402:	d86e      	bhi.n	80094e2 <_dtoa_r+0x3ba>
 8009404:	2c00      	cmp	r4, #0
 8009406:	d06c      	beq.n	80094e2 <_dtoa_r+0x3ba>
 8009408:	f1b8 0f00 	cmp.w	r8, #0
 800940c:	f340 80b4 	ble.w	8009578 <_dtoa_r+0x450>
 8009410:	4ac8      	ldr	r2, [pc, #800]	@ (8009734 <_dtoa_r+0x60c>)
 8009412:	f008 010f 	and.w	r1, r8, #15
 8009416:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800941a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800941e:	ed92 7b00 	vldr	d7, [r2]
 8009422:	ea4f 1128 	mov.w	r1, r8, asr #4
 8009426:	f000 809b 	beq.w	8009560 <_dtoa_r+0x438>
 800942a:	4ac3      	ldr	r2, [pc, #780]	@ (8009738 <_dtoa_r+0x610>)
 800942c:	ed92 6b08 	vldr	d6, [r2, #32]
 8009430:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009434:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009438:	f001 010f 	and.w	r1, r1, #15
 800943c:	2203      	movs	r2, #3
 800943e:	48be      	ldr	r0, [pc, #760]	@ (8009738 <_dtoa_r+0x610>)
 8009440:	2900      	cmp	r1, #0
 8009442:	f040 808f 	bne.w	8009564 <_dtoa_r+0x43c>
 8009446:	ed9d 6b02 	vldr	d6, [sp, #8]
 800944a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800944e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009452:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009454:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009458:	2900      	cmp	r1, #0
 800945a:	f000 80b3 	beq.w	80095c4 <_dtoa_r+0x49c>
 800945e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009462:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800946a:	f140 80ab 	bpl.w	80095c4 <_dtoa_r+0x49c>
 800946e:	f1ba 0f00 	cmp.w	sl, #0
 8009472:	f000 80a7 	beq.w	80095c4 <_dtoa_r+0x49c>
 8009476:	f1bb 0f00 	cmp.w	fp, #0
 800947a:	dd30      	ble.n	80094de <_dtoa_r+0x3b6>
 800947c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009480:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009484:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009488:	f108 31ff 	add.w	r1, r8, #4294967295
 800948c:	9105      	str	r1, [sp, #20]
 800948e:	3201      	adds	r2, #1
 8009490:	465c      	mov	r4, fp
 8009492:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009496:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800949a:	ee07 2a90 	vmov	s15, r2
 800949e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80094a2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80094a6:	ee15 2a90 	vmov	r2, s11
 80094aa:	ec51 0b15 	vmov	r0, r1, d5
 80094ae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80094b2:	2c00      	cmp	r4, #0
 80094b4:	f040 808a 	bne.w	80095cc <_dtoa_r+0x4a4>
 80094b8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80094bc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80094c0:	ec41 0b17 	vmov	d7, r0, r1
 80094c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80094c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094cc:	f300 826a 	bgt.w	80099a4 <_dtoa_r+0x87c>
 80094d0:	eeb1 7b47 	vneg.f64	d7, d7
 80094d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80094d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094dc:	d423      	bmi.n	8009526 <_dtoa_r+0x3fe>
 80094de:	ed8d 8b02 	vstr	d8, [sp, #8]
 80094e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80094e4:	2a00      	cmp	r2, #0
 80094e6:	f2c0 8129 	blt.w	800973c <_dtoa_r+0x614>
 80094ea:	f1b8 0f0e 	cmp.w	r8, #14
 80094ee:	f300 8125 	bgt.w	800973c <_dtoa_r+0x614>
 80094f2:	4b90      	ldr	r3, [pc, #576]	@ (8009734 <_dtoa_r+0x60c>)
 80094f4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80094f8:	ed93 6b00 	vldr	d6, [r3]
 80094fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094fe:	2b00      	cmp	r3, #0
 8009500:	f280 80c8 	bge.w	8009694 <_dtoa_r+0x56c>
 8009504:	f1ba 0f00 	cmp.w	sl, #0
 8009508:	f300 80c4 	bgt.w	8009694 <_dtoa_r+0x56c>
 800950c:	d10b      	bne.n	8009526 <_dtoa_r+0x3fe>
 800950e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009512:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009516:	ed9d 7b02 	vldr	d7, [sp, #8]
 800951a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800951e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009522:	f2c0 823c 	blt.w	800999e <_dtoa_r+0x876>
 8009526:	2400      	movs	r4, #0
 8009528:	4625      	mov	r5, r4
 800952a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800952c:	43db      	mvns	r3, r3
 800952e:	9305      	str	r3, [sp, #20]
 8009530:	463e      	mov	r6, r7
 8009532:	f04f 0800 	mov.w	r8, #0
 8009536:	4621      	mov	r1, r4
 8009538:	4648      	mov	r0, r9
 800953a:	f000 fc93 	bl	8009e64 <_Bfree>
 800953e:	2d00      	cmp	r5, #0
 8009540:	f000 80a2 	beq.w	8009688 <_dtoa_r+0x560>
 8009544:	f1b8 0f00 	cmp.w	r8, #0
 8009548:	d005      	beq.n	8009556 <_dtoa_r+0x42e>
 800954a:	45a8      	cmp	r8, r5
 800954c:	d003      	beq.n	8009556 <_dtoa_r+0x42e>
 800954e:	4641      	mov	r1, r8
 8009550:	4648      	mov	r0, r9
 8009552:	f000 fc87 	bl	8009e64 <_Bfree>
 8009556:	4629      	mov	r1, r5
 8009558:	4648      	mov	r0, r9
 800955a:	f000 fc83 	bl	8009e64 <_Bfree>
 800955e:	e093      	b.n	8009688 <_dtoa_r+0x560>
 8009560:	2202      	movs	r2, #2
 8009562:	e76c      	b.n	800943e <_dtoa_r+0x316>
 8009564:	07cc      	lsls	r4, r1, #31
 8009566:	d504      	bpl.n	8009572 <_dtoa_r+0x44a>
 8009568:	ed90 6b00 	vldr	d6, [r0]
 800956c:	3201      	adds	r2, #1
 800956e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009572:	1049      	asrs	r1, r1, #1
 8009574:	3008      	adds	r0, #8
 8009576:	e763      	b.n	8009440 <_dtoa_r+0x318>
 8009578:	d022      	beq.n	80095c0 <_dtoa_r+0x498>
 800957a:	f1c8 0100 	rsb	r1, r8, #0
 800957e:	4a6d      	ldr	r2, [pc, #436]	@ (8009734 <_dtoa_r+0x60c>)
 8009580:	f001 000f 	and.w	r0, r1, #15
 8009584:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009588:	ed92 7b00 	vldr	d7, [r2]
 800958c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009590:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009594:	4868      	ldr	r0, [pc, #416]	@ (8009738 <_dtoa_r+0x610>)
 8009596:	1109      	asrs	r1, r1, #4
 8009598:	2400      	movs	r4, #0
 800959a:	2202      	movs	r2, #2
 800959c:	b929      	cbnz	r1, 80095aa <_dtoa_r+0x482>
 800959e:	2c00      	cmp	r4, #0
 80095a0:	f43f af57 	beq.w	8009452 <_dtoa_r+0x32a>
 80095a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095a8:	e753      	b.n	8009452 <_dtoa_r+0x32a>
 80095aa:	07ce      	lsls	r6, r1, #31
 80095ac:	d505      	bpl.n	80095ba <_dtoa_r+0x492>
 80095ae:	ed90 6b00 	vldr	d6, [r0]
 80095b2:	3201      	adds	r2, #1
 80095b4:	2401      	movs	r4, #1
 80095b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095ba:	1049      	asrs	r1, r1, #1
 80095bc:	3008      	adds	r0, #8
 80095be:	e7ed      	b.n	800959c <_dtoa_r+0x474>
 80095c0:	2202      	movs	r2, #2
 80095c2:	e746      	b.n	8009452 <_dtoa_r+0x32a>
 80095c4:	f8cd 8014 	str.w	r8, [sp, #20]
 80095c8:	4654      	mov	r4, sl
 80095ca:	e762      	b.n	8009492 <_dtoa_r+0x36a>
 80095cc:	4a59      	ldr	r2, [pc, #356]	@ (8009734 <_dtoa_r+0x60c>)
 80095ce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80095d2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80095d6:	9a08      	ldr	r2, [sp, #32]
 80095d8:	ec41 0b17 	vmov	d7, r0, r1
 80095dc:	443c      	add	r4, r7
 80095de:	b34a      	cbz	r2, 8009634 <_dtoa_r+0x50c>
 80095e0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80095e4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80095e8:	463e      	mov	r6, r7
 80095ea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80095ee:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80095f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80095f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80095fa:	ee14 2a90 	vmov	r2, s9
 80095fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009602:	3230      	adds	r2, #48	@ 0x30
 8009604:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009608:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800960c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009610:	f806 2b01 	strb.w	r2, [r6], #1
 8009614:	d438      	bmi.n	8009688 <_dtoa_r+0x560>
 8009616:	ee32 5b46 	vsub.f64	d5, d2, d6
 800961a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800961e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009622:	d46e      	bmi.n	8009702 <_dtoa_r+0x5da>
 8009624:	42a6      	cmp	r6, r4
 8009626:	f43f af5a 	beq.w	80094de <_dtoa_r+0x3b6>
 800962a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800962e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009632:	e7e0      	b.n	80095f6 <_dtoa_r+0x4ce>
 8009634:	4621      	mov	r1, r4
 8009636:	463e      	mov	r6, r7
 8009638:	ee27 7b04 	vmul.f64	d7, d7, d4
 800963c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009640:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009644:	ee14 2a90 	vmov	r2, s9
 8009648:	3230      	adds	r2, #48	@ 0x30
 800964a:	f806 2b01 	strb.w	r2, [r6], #1
 800964e:	42a6      	cmp	r6, r4
 8009650:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009654:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009658:	d119      	bne.n	800968e <_dtoa_r+0x566>
 800965a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800965e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009662:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966a:	dc4a      	bgt.n	8009702 <_dtoa_r+0x5da>
 800966c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009670:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009678:	f57f af31 	bpl.w	80094de <_dtoa_r+0x3b6>
 800967c:	460e      	mov	r6, r1
 800967e:	3901      	subs	r1, #1
 8009680:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009684:	2b30      	cmp	r3, #48	@ 0x30
 8009686:	d0f9      	beq.n	800967c <_dtoa_r+0x554>
 8009688:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800968c:	e027      	b.n	80096de <_dtoa_r+0x5b6>
 800968e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009692:	e7d5      	b.n	8009640 <_dtoa_r+0x518>
 8009694:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009698:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800969c:	463e      	mov	r6, r7
 800969e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80096a2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80096a6:	ee15 3a10 	vmov	r3, s10
 80096aa:	3330      	adds	r3, #48	@ 0x30
 80096ac:	f806 3b01 	strb.w	r3, [r6], #1
 80096b0:	1bf3      	subs	r3, r6, r7
 80096b2:	459a      	cmp	sl, r3
 80096b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80096b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80096bc:	d132      	bne.n	8009724 <_dtoa_r+0x5fc>
 80096be:	ee37 7b07 	vadd.f64	d7, d7, d7
 80096c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80096c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ca:	dc18      	bgt.n	80096fe <_dtoa_r+0x5d6>
 80096cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80096d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d4:	d103      	bne.n	80096de <_dtoa_r+0x5b6>
 80096d6:	ee15 3a10 	vmov	r3, s10
 80096da:	07db      	lsls	r3, r3, #31
 80096dc:	d40f      	bmi.n	80096fe <_dtoa_r+0x5d6>
 80096de:	9901      	ldr	r1, [sp, #4]
 80096e0:	4648      	mov	r0, r9
 80096e2:	f000 fbbf 	bl	8009e64 <_Bfree>
 80096e6:	2300      	movs	r3, #0
 80096e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096ea:	7033      	strb	r3, [r6, #0]
 80096ec:	f108 0301 	add.w	r3, r8, #1
 80096f0:	6013      	str	r3, [r2, #0]
 80096f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f000 824b 	beq.w	8009b90 <_dtoa_r+0xa68>
 80096fa:	601e      	str	r6, [r3, #0]
 80096fc:	e248      	b.n	8009b90 <_dtoa_r+0xa68>
 80096fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8009702:	4633      	mov	r3, r6
 8009704:	461e      	mov	r6, r3
 8009706:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800970a:	2a39      	cmp	r2, #57	@ 0x39
 800970c:	d106      	bne.n	800971c <_dtoa_r+0x5f4>
 800970e:	429f      	cmp	r7, r3
 8009710:	d1f8      	bne.n	8009704 <_dtoa_r+0x5dc>
 8009712:	9a05      	ldr	r2, [sp, #20]
 8009714:	3201      	adds	r2, #1
 8009716:	9205      	str	r2, [sp, #20]
 8009718:	2230      	movs	r2, #48	@ 0x30
 800971a:	703a      	strb	r2, [r7, #0]
 800971c:	781a      	ldrb	r2, [r3, #0]
 800971e:	3201      	adds	r2, #1
 8009720:	701a      	strb	r2, [r3, #0]
 8009722:	e7b1      	b.n	8009688 <_dtoa_r+0x560>
 8009724:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009728:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800972c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009730:	d1b5      	bne.n	800969e <_dtoa_r+0x576>
 8009732:	e7d4      	b.n	80096de <_dtoa_r+0x5b6>
 8009734:	0800ae98 	.word	0x0800ae98
 8009738:	0800ae70 	.word	0x0800ae70
 800973c:	9908      	ldr	r1, [sp, #32]
 800973e:	2900      	cmp	r1, #0
 8009740:	f000 80e9 	beq.w	8009916 <_dtoa_r+0x7ee>
 8009744:	9907      	ldr	r1, [sp, #28]
 8009746:	2901      	cmp	r1, #1
 8009748:	f300 80cb 	bgt.w	80098e2 <_dtoa_r+0x7ba>
 800974c:	2d00      	cmp	r5, #0
 800974e:	f000 80c4 	beq.w	80098da <_dtoa_r+0x7b2>
 8009752:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009756:	9e04      	ldr	r6, [sp, #16]
 8009758:	461c      	mov	r4, r3
 800975a:	9305      	str	r3, [sp, #20]
 800975c:	9b04      	ldr	r3, [sp, #16]
 800975e:	4413      	add	r3, r2
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	9b06      	ldr	r3, [sp, #24]
 8009764:	2101      	movs	r1, #1
 8009766:	4413      	add	r3, r2
 8009768:	4648      	mov	r0, r9
 800976a:	9306      	str	r3, [sp, #24]
 800976c:	f000 fc2e 	bl	8009fcc <__i2b>
 8009770:	9b05      	ldr	r3, [sp, #20]
 8009772:	4605      	mov	r5, r0
 8009774:	b166      	cbz	r6, 8009790 <_dtoa_r+0x668>
 8009776:	9a06      	ldr	r2, [sp, #24]
 8009778:	2a00      	cmp	r2, #0
 800977a:	dd09      	ble.n	8009790 <_dtoa_r+0x668>
 800977c:	42b2      	cmp	r2, r6
 800977e:	9904      	ldr	r1, [sp, #16]
 8009780:	bfa8      	it	ge
 8009782:	4632      	movge	r2, r6
 8009784:	1a89      	subs	r1, r1, r2
 8009786:	9104      	str	r1, [sp, #16]
 8009788:	9906      	ldr	r1, [sp, #24]
 800978a:	1ab6      	subs	r6, r6, r2
 800978c:	1a8a      	subs	r2, r1, r2
 800978e:	9206      	str	r2, [sp, #24]
 8009790:	b30b      	cbz	r3, 80097d6 <_dtoa_r+0x6ae>
 8009792:	9a08      	ldr	r2, [sp, #32]
 8009794:	2a00      	cmp	r2, #0
 8009796:	f000 80c5 	beq.w	8009924 <_dtoa_r+0x7fc>
 800979a:	2c00      	cmp	r4, #0
 800979c:	f000 80bf 	beq.w	800991e <_dtoa_r+0x7f6>
 80097a0:	4629      	mov	r1, r5
 80097a2:	4622      	mov	r2, r4
 80097a4:	4648      	mov	r0, r9
 80097a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097a8:	f000 fcc8 	bl	800a13c <__pow5mult>
 80097ac:	9a01      	ldr	r2, [sp, #4]
 80097ae:	4601      	mov	r1, r0
 80097b0:	4605      	mov	r5, r0
 80097b2:	4648      	mov	r0, r9
 80097b4:	f000 fc20 	bl	8009ff8 <__multiply>
 80097b8:	9901      	ldr	r1, [sp, #4]
 80097ba:	9005      	str	r0, [sp, #20]
 80097bc:	4648      	mov	r0, r9
 80097be:	f000 fb51 	bl	8009e64 <_Bfree>
 80097c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097c4:	1b1b      	subs	r3, r3, r4
 80097c6:	f000 80b0 	beq.w	800992a <_dtoa_r+0x802>
 80097ca:	9905      	ldr	r1, [sp, #20]
 80097cc:	461a      	mov	r2, r3
 80097ce:	4648      	mov	r0, r9
 80097d0:	f000 fcb4 	bl	800a13c <__pow5mult>
 80097d4:	9001      	str	r0, [sp, #4]
 80097d6:	2101      	movs	r1, #1
 80097d8:	4648      	mov	r0, r9
 80097da:	f000 fbf7 	bl	8009fcc <__i2b>
 80097de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097e0:	4604      	mov	r4, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f000 81da 	beq.w	8009b9c <_dtoa_r+0xa74>
 80097e8:	461a      	mov	r2, r3
 80097ea:	4601      	mov	r1, r0
 80097ec:	4648      	mov	r0, r9
 80097ee:	f000 fca5 	bl	800a13c <__pow5mult>
 80097f2:	9b07      	ldr	r3, [sp, #28]
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	4604      	mov	r4, r0
 80097f8:	f300 80a0 	bgt.w	800993c <_dtoa_r+0x814>
 80097fc:	9b02      	ldr	r3, [sp, #8]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f040 8096 	bne.w	8009930 <_dtoa_r+0x808>
 8009804:	9b03      	ldr	r3, [sp, #12]
 8009806:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800980a:	2a00      	cmp	r2, #0
 800980c:	f040 8092 	bne.w	8009934 <_dtoa_r+0x80c>
 8009810:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009814:	0d12      	lsrs	r2, r2, #20
 8009816:	0512      	lsls	r2, r2, #20
 8009818:	2a00      	cmp	r2, #0
 800981a:	f000 808d 	beq.w	8009938 <_dtoa_r+0x810>
 800981e:	9b04      	ldr	r3, [sp, #16]
 8009820:	3301      	adds	r3, #1
 8009822:	9304      	str	r3, [sp, #16]
 8009824:	9b06      	ldr	r3, [sp, #24]
 8009826:	3301      	adds	r3, #1
 8009828:	9306      	str	r3, [sp, #24]
 800982a:	2301      	movs	r3, #1
 800982c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800982e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009830:	2b00      	cmp	r3, #0
 8009832:	f000 81b9 	beq.w	8009ba8 <_dtoa_r+0xa80>
 8009836:	6922      	ldr	r2, [r4, #16]
 8009838:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800983c:	6910      	ldr	r0, [r2, #16]
 800983e:	f000 fb79 	bl	8009f34 <__hi0bits>
 8009842:	f1c0 0020 	rsb	r0, r0, #32
 8009846:	9b06      	ldr	r3, [sp, #24]
 8009848:	4418      	add	r0, r3
 800984a:	f010 001f 	ands.w	r0, r0, #31
 800984e:	f000 8081 	beq.w	8009954 <_dtoa_r+0x82c>
 8009852:	f1c0 0220 	rsb	r2, r0, #32
 8009856:	2a04      	cmp	r2, #4
 8009858:	dd73      	ble.n	8009942 <_dtoa_r+0x81a>
 800985a:	9b04      	ldr	r3, [sp, #16]
 800985c:	f1c0 001c 	rsb	r0, r0, #28
 8009860:	4403      	add	r3, r0
 8009862:	9304      	str	r3, [sp, #16]
 8009864:	9b06      	ldr	r3, [sp, #24]
 8009866:	4406      	add	r6, r0
 8009868:	4403      	add	r3, r0
 800986a:	9306      	str	r3, [sp, #24]
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	2b00      	cmp	r3, #0
 8009870:	dd05      	ble.n	800987e <_dtoa_r+0x756>
 8009872:	9901      	ldr	r1, [sp, #4]
 8009874:	461a      	mov	r2, r3
 8009876:	4648      	mov	r0, r9
 8009878:	f000 fcba 	bl	800a1f0 <__lshift>
 800987c:	9001      	str	r0, [sp, #4]
 800987e:	9b06      	ldr	r3, [sp, #24]
 8009880:	2b00      	cmp	r3, #0
 8009882:	dd05      	ble.n	8009890 <_dtoa_r+0x768>
 8009884:	4621      	mov	r1, r4
 8009886:	461a      	mov	r2, r3
 8009888:	4648      	mov	r0, r9
 800988a:	f000 fcb1 	bl	800a1f0 <__lshift>
 800988e:	4604      	mov	r4, r0
 8009890:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009892:	2b00      	cmp	r3, #0
 8009894:	d060      	beq.n	8009958 <_dtoa_r+0x830>
 8009896:	9801      	ldr	r0, [sp, #4]
 8009898:	4621      	mov	r1, r4
 800989a:	f000 fd15 	bl	800a2c8 <__mcmp>
 800989e:	2800      	cmp	r0, #0
 80098a0:	da5a      	bge.n	8009958 <_dtoa_r+0x830>
 80098a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80098a6:	9305      	str	r3, [sp, #20]
 80098a8:	9901      	ldr	r1, [sp, #4]
 80098aa:	2300      	movs	r3, #0
 80098ac:	220a      	movs	r2, #10
 80098ae:	4648      	mov	r0, r9
 80098b0:	f000 fafa 	bl	8009ea8 <__multadd>
 80098b4:	9b08      	ldr	r3, [sp, #32]
 80098b6:	9001      	str	r0, [sp, #4]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 8177 	beq.w	8009bac <_dtoa_r+0xa84>
 80098be:	4629      	mov	r1, r5
 80098c0:	2300      	movs	r3, #0
 80098c2:	220a      	movs	r2, #10
 80098c4:	4648      	mov	r0, r9
 80098c6:	f000 faef 	bl	8009ea8 <__multadd>
 80098ca:	f1bb 0f00 	cmp.w	fp, #0
 80098ce:	4605      	mov	r5, r0
 80098d0:	dc6e      	bgt.n	80099b0 <_dtoa_r+0x888>
 80098d2:	9b07      	ldr	r3, [sp, #28]
 80098d4:	2b02      	cmp	r3, #2
 80098d6:	dc48      	bgt.n	800996a <_dtoa_r+0x842>
 80098d8:	e06a      	b.n	80099b0 <_dtoa_r+0x888>
 80098da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80098e0:	e739      	b.n	8009756 <_dtoa_r+0x62e>
 80098e2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80098e6:	42a3      	cmp	r3, r4
 80098e8:	db07      	blt.n	80098fa <_dtoa_r+0x7d2>
 80098ea:	f1ba 0f00 	cmp.w	sl, #0
 80098ee:	eba3 0404 	sub.w	r4, r3, r4
 80098f2:	db0b      	blt.n	800990c <_dtoa_r+0x7e4>
 80098f4:	9e04      	ldr	r6, [sp, #16]
 80098f6:	4652      	mov	r2, sl
 80098f8:	e72f      	b.n	800975a <_dtoa_r+0x632>
 80098fa:	1ae2      	subs	r2, r4, r3
 80098fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098fe:	9e04      	ldr	r6, [sp, #16]
 8009900:	4413      	add	r3, r2
 8009902:	930a      	str	r3, [sp, #40]	@ 0x28
 8009904:	4652      	mov	r2, sl
 8009906:	4623      	mov	r3, r4
 8009908:	2400      	movs	r4, #0
 800990a:	e726      	b.n	800975a <_dtoa_r+0x632>
 800990c:	9a04      	ldr	r2, [sp, #16]
 800990e:	eba2 060a 	sub.w	r6, r2, sl
 8009912:	2200      	movs	r2, #0
 8009914:	e721      	b.n	800975a <_dtoa_r+0x632>
 8009916:	9e04      	ldr	r6, [sp, #16]
 8009918:	9d08      	ldr	r5, [sp, #32]
 800991a:	461c      	mov	r4, r3
 800991c:	e72a      	b.n	8009774 <_dtoa_r+0x64c>
 800991e:	9a01      	ldr	r2, [sp, #4]
 8009920:	9205      	str	r2, [sp, #20]
 8009922:	e752      	b.n	80097ca <_dtoa_r+0x6a2>
 8009924:	9901      	ldr	r1, [sp, #4]
 8009926:	461a      	mov	r2, r3
 8009928:	e751      	b.n	80097ce <_dtoa_r+0x6a6>
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	9301      	str	r3, [sp, #4]
 800992e:	e752      	b.n	80097d6 <_dtoa_r+0x6ae>
 8009930:	2300      	movs	r3, #0
 8009932:	e77b      	b.n	800982c <_dtoa_r+0x704>
 8009934:	9b02      	ldr	r3, [sp, #8]
 8009936:	e779      	b.n	800982c <_dtoa_r+0x704>
 8009938:	920b      	str	r2, [sp, #44]	@ 0x2c
 800993a:	e778      	b.n	800982e <_dtoa_r+0x706>
 800993c:	2300      	movs	r3, #0
 800993e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009940:	e779      	b.n	8009836 <_dtoa_r+0x70e>
 8009942:	d093      	beq.n	800986c <_dtoa_r+0x744>
 8009944:	9b04      	ldr	r3, [sp, #16]
 8009946:	321c      	adds	r2, #28
 8009948:	4413      	add	r3, r2
 800994a:	9304      	str	r3, [sp, #16]
 800994c:	9b06      	ldr	r3, [sp, #24]
 800994e:	4416      	add	r6, r2
 8009950:	4413      	add	r3, r2
 8009952:	e78a      	b.n	800986a <_dtoa_r+0x742>
 8009954:	4602      	mov	r2, r0
 8009956:	e7f5      	b.n	8009944 <_dtoa_r+0x81c>
 8009958:	f1ba 0f00 	cmp.w	sl, #0
 800995c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009960:	46d3      	mov	fp, sl
 8009962:	dc21      	bgt.n	80099a8 <_dtoa_r+0x880>
 8009964:	9b07      	ldr	r3, [sp, #28]
 8009966:	2b02      	cmp	r3, #2
 8009968:	dd1e      	ble.n	80099a8 <_dtoa_r+0x880>
 800996a:	f1bb 0f00 	cmp.w	fp, #0
 800996e:	f47f addc 	bne.w	800952a <_dtoa_r+0x402>
 8009972:	4621      	mov	r1, r4
 8009974:	465b      	mov	r3, fp
 8009976:	2205      	movs	r2, #5
 8009978:	4648      	mov	r0, r9
 800997a:	f000 fa95 	bl	8009ea8 <__multadd>
 800997e:	4601      	mov	r1, r0
 8009980:	4604      	mov	r4, r0
 8009982:	9801      	ldr	r0, [sp, #4]
 8009984:	f000 fca0 	bl	800a2c8 <__mcmp>
 8009988:	2800      	cmp	r0, #0
 800998a:	f77f adce 	ble.w	800952a <_dtoa_r+0x402>
 800998e:	463e      	mov	r6, r7
 8009990:	2331      	movs	r3, #49	@ 0x31
 8009992:	f806 3b01 	strb.w	r3, [r6], #1
 8009996:	9b05      	ldr	r3, [sp, #20]
 8009998:	3301      	adds	r3, #1
 800999a:	9305      	str	r3, [sp, #20]
 800999c:	e5c9      	b.n	8009532 <_dtoa_r+0x40a>
 800999e:	f8cd 8014 	str.w	r8, [sp, #20]
 80099a2:	4654      	mov	r4, sl
 80099a4:	4625      	mov	r5, r4
 80099a6:	e7f2      	b.n	800998e <_dtoa_r+0x866>
 80099a8:	9b08      	ldr	r3, [sp, #32]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f000 8102 	beq.w	8009bb4 <_dtoa_r+0xa8c>
 80099b0:	2e00      	cmp	r6, #0
 80099b2:	dd05      	ble.n	80099c0 <_dtoa_r+0x898>
 80099b4:	4629      	mov	r1, r5
 80099b6:	4632      	mov	r2, r6
 80099b8:	4648      	mov	r0, r9
 80099ba:	f000 fc19 	bl	800a1f0 <__lshift>
 80099be:	4605      	mov	r5, r0
 80099c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d058      	beq.n	8009a78 <_dtoa_r+0x950>
 80099c6:	6869      	ldr	r1, [r5, #4]
 80099c8:	4648      	mov	r0, r9
 80099ca:	f000 fa0b 	bl	8009de4 <_Balloc>
 80099ce:	4606      	mov	r6, r0
 80099d0:	b928      	cbnz	r0, 80099de <_dtoa_r+0x8b6>
 80099d2:	4b82      	ldr	r3, [pc, #520]	@ (8009bdc <_dtoa_r+0xab4>)
 80099d4:	4602      	mov	r2, r0
 80099d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80099da:	f7ff bbbe 	b.w	800915a <_dtoa_r+0x32>
 80099de:	692a      	ldr	r2, [r5, #16]
 80099e0:	3202      	adds	r2, #2
 80099e2:	0092      	lsls	r2, r2, #2
 80099e4:	f105 010c 	add.w	r1, r5, #12
 80099e8:	300c      	adds	r0, #12
 80099ea:	f001 f807 	bl	800a9fc <memcpy>
 80099ee:	2201      	movs	r2, #1
 80099f0:	4631      	mov	r1, r6
 80099f2:	4648      	mov	r0, r9
 80099f4:	f000 fbfc 	bl	800a1f0 <__lshift>
 80099f8:	1c7b      	adds	r3, r7, #1
 80099fa:	9304      	str	r3, [sp, #16]
 80099fc:	eb07 030b 	add.w	r3, r7, fp
 8009a00:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a02:	9b02      	ldr	r3, [sp, #8]
 8009a04:	f003 0301 	and.w	r3, r3, #1
 8009a08:	46a8      	mov	r8, r5
 8009a0a:	9308      	str	r3, [sp, #32]
 8009a0c:	4605      	mov	r5, r0
 8009a0e:	9b04      	ldr	r3, [sp, #16]
 8009a10:	9801      	ldr	r0, [sp, #4]
 8009a12:	4621      	mov	r1, r4
 8009a14:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a18:	f7ff fafb 	bl	8009012 <quorem>
 8009a1c:	4641      	mov	r1, r8
 8009a1e:	9002      	str	r0, [sp, #8]
 8009a20:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009a24:	9801      	ldr	r0, [sp, #4]
 8009a26:	f000 fc4f 	bl	800a2c8 <__mcmp>
 8009a2a:	462a      	mov	r2, r5
 8009a2c:	9006      	str	r0, [sp, #24]
 8009a2e:	4621      	mov	r1, r4
 8009a30:	4648      	mov	r0, r9
 8009a32:	f000 fc65 	bl	800a300 <__mdiff>
 8009a36:	68c2      	ldr	r2, [r0, #12]
 8009a38:	4606      	mov	r6, r0
 8009a3a:	b9fa      	cbnz	r2, 8009a7c <_dtoa_r+0x954>
 8009a3c:	4601      	mov	r1, r0
 8009a3e:	9801      	ldr	r0, [sp, #4]
 8009a40:	f000 fc42 	bl	800a2c8 <__mcmp>
 8009a44:	4602      	mov	r2, r0
 8009a46:	4631      	mov	r1, r6
 8009a48:	4648      	mov	r0, r9
 8009a4a:	920a      	str	r2, [sp, #40]	@ 0x28
 8009a4c:	f000 fa0a 	bl	8009e64 <_Bfree>
 8009a50:	9b07      	ldr	r3, [sp, #28]
 8009a52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a54:	9e04      	ldr	r6, [sp, #16]
 8009a56:	ea42 0103 	orr.w	r1, r2, r3
 8009a5a:	9b08      	ldr	r3, [sp, #32]
 8009a5c:	4319      	orrs	r1, r3
 8009a5e:	d10f      	bne.n	8009a80 <_dtoa_r+0x958>
 8009a60:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009a64:	d028      	beq.n	8009ab8 <_dtoa_r+0x990>
 8009a66:	9b06      	ldr	r3, [sp, #24]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	dd02      	ble.n	8009a72 <_dtoa_r+0x94a>
 8009a6c:	9b02      	ldr	r3, [sp, #8]
 8009a6e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009a72:	f88b a000 	strb.w	sl, [fp]
 8009a76:	e55e      	b.n	8009536 <_dtoa_r+0x40e>
 8009a78:	4628      	mov	r0, r5
 8009a7a:	e7bd      	b.n	80099f8 <_dtoa_r+0x8d0>
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	e7e2      	b.n	8009a46 <_dtoa_r+0x91e>
 8009a80:	9b06      	ldr	r3, [sp, #24]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	db04      	blt.n	8009a90 <_dtoa_r+0x968>
 8009a86:	9907      	ldr	r1, [sp, #28]
 8009a88:	430b      	orrs	r3, r1
 8009a8a:	9908      	ldr	r1, [sp, #32]
 8009a8c:	430b      	orrs	r3, r1
 8009a8e:	d120      	bne.n	8009ad2 <_dtoa_r+0x9aa>
 8009a90:	2a00      	cmp	r2, #0
 8009a92:	ddee      	ble.n	8009a72 <_dtoa_r+0x94a>
 8009a94:	9901      	ldr	r1, [sp, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	4648      	mov	r0, r9
 8009a9a:	f000 fba9 	bl	800a1f0 <__lshift>
 8009a9e:	4621      	mov	r1, r4
 8009aa0:	9001      	str	r0, [sp, #4]
 8009aa2:	f000 fc11 	bl	800a2c8 <__mcmp>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	dc03      	bgt.n	8009ab2 <_dtoa_r+0x98a>
 8009aaa:	d1e2      	bne.n	8009a72 <_dtoa_r+0x94a>
 8009aac:	f01a 0f01 	tst.w	sl, #1
 8009ab0:	d0df      	beq.n	8009a72 <_dtoa_r+0x94a>
 8009ab2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009ab6:	d1d9      	bne.n	8009a6c <_dtoa_r+0x944>
 8009ab8:	2339      	movs	r3, #57	@ 0x39
 8009aba:	f88b 3000 	strb.w	r3, [fp]
 8009abe:	4633      	mov	r3, r6
 8009ac0:	461e      	mov	r6, r3
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009ac8:	2a39      	cmp	r2, #57	@ 0x39
 8009aca:	d052      	beq.n	8009b72 <_dtoa_r+0xa4a>
 8009acc:	3201      	adds	r2, #1
 8009ace:	701a      	strb	r2, [r3, #0]
 8009ad0:	e531      	b.n	8009536 <_dtoa_r+0x40e>
 8009ad2:	2a00      	cmp	r2, #0
 8009ad4:	dd07      	ble.n	8009ae6 <_dtoa_r+0x9be>
 8009ad6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009ada:	d0ed      	beq.n	8009ab8 <_dtoa_r+0x990>
 8009adc:	f10a 0301 	add.w	r3, sl, #1
 8009ae0:	f88b 3000 	strb.w	r3, [fp]
 8009ae4:	e527      	b.n	8009536 <_dtoa_r+0x40e>
 8009ae6:	9b04      	ldr	r3, [sp, #16]
 8009ae8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009aea:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d029      	beq.n	8009b46 <_dtoa_r+0xa1e>
 8009af2:	9901      	ldr	r1, [sp, #4]
 8009af4:	2300      	movs	r3, #0
 8009af6:	220a      	movs	r2, #10
 8009af8:	4648      	mov	r0, r9
 8009afa:	f000 f9d5 	bl	8009ea8 <__multadd>
 8009afe:	45a8      	cmp	r8, r5
 8009b00:	9001      	str	r0, [sp, #4]
 8009b02:	f04f 0300 	mov.w	r3, #0
 8009b06:	f04f 020a 	mov.w	r2, #10
 8009b0a:	4641      	mov	r1, r8
 8009b0c:	4648      	mov	r0, r9
 8009b0e:	d107      	bne.n	8009b20 <_dtoa_r+0x9f8>
 8009b10:	f000 f9ca 	bl	8009ea8 <__multadd>
 8009b14:	4680      	mov	r8, r0
 8009b16:	4605      	mov	r5, r0
 8009b18:	9b04      	ldr	r3, [sp, #16]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	9304      	str	r3, [sp, #16]
 8009b1e:	e776      	b.n	8009a0e <_dtoa_r+0x8e6>
 8009b20:	f000 f9c2 	bl	8009ea8 <__multadd>
 8009b24:	4629      	mov	r1, r5
 8009b26:	4680      	mov	r8, r0
 8009b28:	2300      	movs	r3, #0
 8009b2a:	220a      	movs	r2, #10
 8009b2c:	4648      	mov	r0, r9
 8009b2e:	f000 f9bb 	bl	8009ea8 <__multadd>
 8009b32:	4605      	mov	r5, r0
 8009b34:	e7f0      	b.n	8009b18 <_dtoa_r+0x9f0>
 8009b36:	f1bb 0f00 	cmp.w	fp, #0
 8009b3a:	bfcc      	ite	gt
 8009b3c:	465e      	movgt	r6, fp
 8009b3e:	2601      	movle	r6, #1
 8009b40:	443e      	add	r6, r7
 8009b42:	f04f 0800 	mov.w	r8, #0
 8009b46:	9901      	ldr	r1, [sp, #4]
 8009b48:	2201      	movs	r2, #1
 8009b4a:	4648      	mov	r0, r9
 8009b4c:	f000 fb50 	bl	800a1f0 <__lshift>
 8009b50:	4621      	mov	r1, r4
 8009b52:	9001      	str	r0, [sp, #4]
 8009b54:	f000 fbb8 	bl	800a2c8 <__mcmp>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	dcb0      	bgt.n	8009abe <_dtoa_r+0x996>
 8009b5c:	d102      	bne.n	8009b64 <_dtoa_r+0xa3c>
 8009b5e:	f01a 0f01 	tst.w	sl, #1
 8009b62:	d1ac      	bne.n	8009abe <_dtoa_r+0x996>
 8009b64:	4633      	mov	r3, r6
 8009b66:	461e      	mov	r6, r3
 8009b68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b6c:	2a30      	cmp	r2, #48	@ 0x30
 8009b6e:	d0fa      	beq.n	8009b66 <_dtoa_r+0xa3e>
 8009b70:	e4e1      	b.n	8009536 <_dtoa_r+0x40e>
 8009b72:	429f      	cmp	r7, r3
 8009b74:	d1a4      	bne.n	8009ac0 <_dtoa_r+0x998>
 8009b76:	9b05      	ldr	r3, [sp, #20]
 8009b78:	3301      	adds	r3, #1
 8009b7a:	9305      	str	r3, [sp, #20]
 8009b7c:	2331      	movs	r3, #49	@ 0x31
 8009b7e:	703b      	strb	r3, [r7, #0]
 8009b80:	e4d9      	b.n	8009536 <_dtoa_r+0x40e>
 8009b82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b84:	4f16      	ldr	r7, [pc, #88]	@ (8009be0 <_dtoa_r+0xab8>)
 8009b86:	b11b      	cbz	r3, 8009b90 <_dtoa_r+0xa68>
 8009b88:	f107 0308 	add.w	r3, r7, #8
 8009b8c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009b8e:	6013      	str	r3, [r2, #0]
 8009b90:	4638      	mov	r0, r7
 8009b92:	b011      	add	sp, #68	@ 0x44
 8009b94:	ecbd 8b02 	vpop	{d8}
 8009b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9c:	9b07      	ldr	r3, [sp, #28]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	f77f ae2c 	ble.w	80097fc <_dtoa_r+0x6d4>
 8009ba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ba8:	2001      	movs	r0, #1
 8009baa:	e64c      	b.n	8009846 <_dtoa_r+0x71e>
 8009bac:	f1bb 0f00 	cmp.w	fp, #0
 8009bb0:	f77f aed8 	ble.w	8009964 <_dtoa_r+0x83c>
 8009bb4:	463e      	mov	r6, r7
 8009bb6:	9801      	ldr	r0, [sp, #4]
 8009bb8:	4621      	mov	r1, r4
 8009bba:	f7ff fa2a 	bl	8009012 <quorem>
 8009bbe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009bc2:	f806 ab01 	strb.w	sl, [r6], #1
 8009bc6:	1bf2      	subs	r2, r6, r7
 8009bc8:	4593      	cmp	fp, r2
 8009bca:	ddb4      	ble.n	8009b36 <_dtoa_r+0xa0e>
 8009bcc:	9901      	ldr	r1, [sp, #4]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	220a      	movs	r2, #10
 8009bd2:	4648      	mov	r0, r9
 8009bd4:	f000 f968 	bl	8009ea8 <__multadd>
 8009bd8:	9001      	str	r0, [sp, #4]
 8009bda:	e7ec      	b.n	8009bb6 <_dtoa_r+0xa8e>
 8009bdc:	0800ad9c 	.word	0x0800ad9c
 8009be0:	0800ad20 	.word	0x0800ad20

08009be4 <_free_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	4605      	mov	r5, r0
 8009be8:	2900      	cmp	r1, #0
 8009bea:	d041      	beq.n	8009c70 <_free_r+0x8c>
 8009bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bf0:	1f0c      	subs	r4, r1, #4
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	bfb8      	it	lt
 8009bf6:	18e4      	addlt	r4, r4, r3
 8009bf8:	f000 f8e8 	bl	8009dcc <__malloc_lock>
 8009bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c74 <_free_r+0x90>)
 8009bfe:	6813      	ldr	r3, [r2, #0]
 8009c00:	b933      	cbnz	r3, 8009c10 <_free_r+0x2c>
 8009c02:	6063      	str	r3, [r4, #4]
 8009c04:	6014      	str	r4, [r2, #0]
 8009c06:	4628      	mov	r0, r5
 8009c08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c0c:	f000 b8e4 	b.w	8009dd8 <__malloc_unlock>
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d908      	bls.n	8009c26 <_free_r+0x42>
 8009c14:	6820      	ldr	r0, [r4, #0]
 8009c16:	1821      	adds	r1, r4, r0
 8009c18:	428b      	cmp	r3, r1
 8009c1a:	bf01      	itttt	eq
 8009c1c:	6819      	ldreq	r1, [r3, #0]
 8009c1e:	685b      	ldreq	r3, [r3, #4]
 8009c20:	1809      	addeq	r1, r1, r0
 8009c22:	6021      	streq	r1, [r4, #0]
 8009c24:	e7ed      	b.n	8009c02 <_free_r+0x1e>
 8009c26:	461a      	mov	r2, r3
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b10b      	cbz	r3, 8009c30 <_free_r+0x4c>
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	d9fa      	bls.n	8009c26 <_free_r+0x42>
 8009c30:	6811      	ldr	r1, [r2, #0]
 8009c32:	1850      	adds	r0, r2, r1
 8009c34:	42a0      	cmp	r0, r4
 8009c36:	d10b      	bne.n	8009c50 <_free_r+0x6c>
 8009c38:	6820      	ldr	r0, [r4, #0]
 8009c3a:	4401      	add	r1, r0
 8009c3c:	1850      	adds	r0, r2, r1
 8009c3e:	4283      	cmp	r3, r0
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	d1e0      	bne.n	8009c06 <_free_r+0x22>
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6053      	str	r3, [r2, #4]
 8009c4a:	4408      	add	r0, r1
 8009c4c:	6010      	str	r0, [r2, #0]
 8009c4e:	e7da      	b.n	8009c06 <_free_r+0x22>
 8009c50:	d902      	bls.n	8009c58 <_free_r+0x74>
 8009c52:	230c      	movs	r3, #12
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	e7d6      	b.n	8009c06 <_free_r+0x22>
 8009c58:	6820      	ldr	r0, [r4, #0]
 8009c5a:	1821      	adds	r1, r4, r0
 8009c5c:	428b      	cmp	r3, r1
 8009c5e:	bf04      	itt	eq
 8009c60:	6819      	ldreq	r1, [r3, #0]
 8009c62:	685b      	ldreq	r3, [r3, #4]
 8009c64:	6063      	str	r3, [r4, #4]
 8009c66:	bf04      	itt	eq
 8009c68:	1809      	addeq	r1, r1, r0
 8009c6a:	6021      	streq	r1, [r4, #0]
 8009c6c:	6054      	str	r4, [r2, #4]
 8009c6e:	e7ca      	b.n	8009c06 <_free_r+0x22>
 8009c70:	bd38      	pop	{r3, r4, r5, pc}
 8009c72:	bf00      	nop
 8009c74:	24000454 	.word	0x24000454

08009c78 <malloc>:
 8009c78:	4b02      	ldr	r3, [pc, #8]	@ (8009c84 <malloc+0xc>)
 8009c7a:	4601      	mov	r1, r0
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	f000 b825 	b.w	8009ccc <_malloc_r>
 8009c82:	bf00      	nop
 8009c84:	24000028 	.word	0x24000028

08009c88 <sbrk_aligned>:
 8009c88:	b570      	push	{r4, r5, r6, lr}
 8009c8a:	4e0f      	ldr	r6, [pc, #60]	@ (8009cc8 <sbrk_aligned+0x40>)
 8009c8c:	460c      	mov	r4, r1
 8009c8e:	6831      	ldr	r1, [r6, #0]
 8009c90:	4605      	mov	r5, r0
 8009c92:	b911      	cbnz	r1, 8009c9a <sbrk_aligned+0x12>
 8009c94:	f000 fea2 	bl	800a9dc <_sbrk_r>
 8009c98:	6030      	str	r0, [r6, #0]
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f000 fe9d 	bl	800a9dc <_sbrk_r>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	d103      	bne.n	8009cae <sbrk_aligned+0x26>
 8009ca6:	f04f 34ff 	mov.w	r4, #4294967295
 8009caa:	4620      	mov	r0, r4
 8009cac:	bd70      	pop	{r4, r5, r6, pc}
 8009cae:	1cc4      	adds	r4, r0, #3
 8009cb0:	f024 0403 	bic.w	r4, r4, #3
 8009cb4:	42a0      	cmp	r0, r4
 8009cb6:	d0f8      	beq.n	8009caa <sbrk_aligned+0x22>
 8009cb8:	1a21      	subs	r1, r4, r0
 8009cba:	4628      	mov	r0, r5
 8009cbc:	f000 fe8e 	bl	800a9dc <_sbrk_r>
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	d1f2      	bne.n	8009caa <sbrk_aligned+0x22>
 8009cc4:	e7ef      	b.n	8009ca6 <sbrk_aligned+0x1e>
 8009cc6:	bf00      	nop
 8009cc8:	24000450 	.word	0x24000450

08009ccc <_malloc_r>:
 8009ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cd0:	1ccd      	adds	r5, r1, #3
 8009cd2:	f025 0503 	bic.w	r5, r5, #3
 8009cd6:	3508      	adds	r5, #8
 8009cd8:	2d0c      	cmp	r5, #12
 8009cda:	bf38      	it	cc
 8009cdc:	250c      	movcc	r5, #12
 8009cde:	2d00      	cmp	r5, #0
 8009ce0:	4606      	mov	r6, r0
 8009ce2:	db01      	blt.n	8009ce8 <_malloc_r+0x1c>
 8009ce4:	42a9      	cmp	r1, r5
 8009ce6:	d904      	bls.n	8009cf2 <_malloc_r+0x26>
 8009ce8:	230c      	movs	r3, #12
 8009cea:	6033      	str	r3, [r6, #0]
 8009cec:	2000      	movs	r0, #0
 8009cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dc8 <_malloc_r+0xfc>
 8009cf6:	f000 f869 	bl	8009dcc <__malloc_lock>
 8009cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8009cfe:	461c      	mov	r4, r3
 8009d00:	bb44      	cbnz	r4, 8009d54 <_malloc_r+0x88>
 8009d02:	4629      	mov	r1, r5
 8009d04:	4630      	mov	r0, r6
 8009d06:	f7ff ffbf 	bl	8009c88 <sbrk_aligned>
 8009d0a:	1c43      	adds	r3, r0, #1
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	d158      	bne.n	8009dc2 <_malloc_r+0xf6>
 8009d10:	f8d8 4000 	ldr.w	r4, [r8]
 8009d14:	4627      	mov	r7, r4
 8009d16:	2f00      	cmp	r7, #0
 8009d18:	d143      	bne.n	8009da2 <_malloc_r+0xd6>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d04b      	beq.n	8009db6 <_malloc_r+0xea>
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	4639      	mov	r1, r7
 8009d22:	4630      	mov	r0, r6
 8009d24:	eb04 0903 	add.w	r9, r4, r3
 8009d28:	f000 fe58 	bl	800a9dc <_sbrk_r>
 8009d2c:	4581      	cmp	r9, r0
 8009d2e:	d142      	bne.n	8009db6 <_malloc_r+0xea>
 8009d30:	6821      	ldr	r1, [r4, #0]
 8009d32:	1a6d      	subs	r5, r5, r1
 8009d34:	4629      	mov	r1, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ffa6 	bl	8009c88 <sbrk_aligned>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	d03a      	beq.n	8009db6 <_malloc_r+0xea>
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	442b      	add	r3, r5
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	f8d8 3000 	ldr.w	r3, [r8]
 8009d4a:	685a      	ldr	r2, [r3, #4]
 8009d4c:	bb62      	cbnz	r2, 8009da8 <_malloc_r+0xdc>
 8009d4e:	f8c8 7000 	str.w	r7, [r8]
 8009d52:	e00f      	b.n	8009d74 <_malloc_r+0xa8>
 8009d54:	6822      	ldr	r2, [r4, #0]
 8009d56:	1b52      	subs	r2, r2, r5
 8009d58:	d420      	bmi.n	8009d9c <_malloc_r+0xd0>
 8009d5a:	2a0b      	cmp	r2, #11
 8009d5c:	d917      	bls.n	8009d8e <_malloc_r+0xc2>
 8009d5e:	1961      	adds	r1, r4, r5
 8009d60:	42a3      	cmp	r3, r4
 8009d62:	6025      	str	r5, [r4, #0]
 8009d64:	bf18      	it	ne
 8009d66:	6059      	strne	r1, [r3, #4]
 8009d68:	6863      	ldr	r3, [r4, #4]
 8009d6a:	bf08      	it	eq
 8009d6c:	f8c8 1000 	streq.w	r1, [r8]
 8009d70:	5162      	str	r2, [r4, r5]
 8009d72:	604b      	str	r3, [r1, #4]
 8009d74:	4630      	mov	r0, r6
 8009d76:	f000 f82f 	bl	8009dd8 <__malloc_unlock>
 8009d7a:	f104 000b 	add.w	r0, r4, #11
 8009d7e:	1d23      	adds	r3, r4, #4
 8009d80:	f020 0007 	bic.w	r0, r0, #7
 8009d84:	1ac2      	subs	r2, r0, r3
 8009d86:	bf1c      	itt	ne
 8009d88:	1a1b      	subne	r3, r3, r0
 8009d8a:	50a3      	strne	r3, [r4, r2]
 8009d8c:	e7af      	b.n	8009cee <_malloc_r+0x22>
 8009d8e:	6862      	ldr	r2, [r4, #4]
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	bf0c      	ite	eq
 8009d94:	f8c8 2000 	streq.w	r2, [r8]
 8009d98:	605a      	strne	r2, [r3, #4]
 8009d9a:	e7eb      	b.n	8009d74 <_malloc_r+0xa8>
 8009d9c:	4623      	mov	r3, r4
 8009d9e:	6864      	ldr	r4, [r4, #4]
 8009da0:	e7ae      	b.n	8009d00 <_malloc_r+0x34>
 8009da2:	463c      	mov	r4, r7
 8009da4:	687f      	ldr	r7, [r7, #4]
 8009da6:	e7b6      	b.n	8009d16 <_malloc_r+0x4a>
 8009da8:	461a      	mov	r2, r3
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	42a3      	cmp	r3, r4
 8009dae:	d1fb      	bne.n	8009da8 <_malloc_r+0xdc>
 8009db0:	2300      	movs	r3, #0
 8009db2:	6053      	str	r3, [r2, #4]
 8009db4:	e7de      	b.n	8009d74 <_malloc_r+0xa8>
 8009db6:	230c      	movs	r3, #12
 8009db8:	6033      	str	r3, [r6, #0]
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f000 f80c 	bl	8009dd8 <__malloc_unlock>
 8009dc0:	e794      	b.n	8009cec <_malloc_r+0x20>
 8009dc2:	6005      	str	r5, [r0, #0]
 8009dc4:	e7d6      	b.n	8009d74 <_malloc_r+0xa8>
 8009dc6:	bf00      	nop
 8009dc8:	24000454 	.word	0x24000454

08009dcc <__malloc_lock>:
 8009dcc:	4801      	ldr	r0, [pc, #4]	@ (8009dd4 <__malloc_lock+0x8>)
 8009dce:	f7ff b91e 	b.w	800900e <__retarget_lock_acquire_recursive>
 8009dd2:	bf00      	nop
 8009dd4:	2400044c 	.word	0x2400044c

08009dd8 <__malloc_unlock>:
 8009dd8:	4801      	ldr	r0, [pc, #4]	@ (8009de0 <__malloc_unlock+0x8>)
 8009dda:	f7ff b919 	b.w	8009010 <__retarget_lock_release_recursive>
 8009dde:	bf00      	nop
 8009de0:	2400044c 	.word	0x2400044c

08009de4 <_Balloc>:
 8009de4:	b570      	push	{r4, r5, r6, lr}
 8009de6:	69c6      	ldr	r6, [r0, #28]
 8009de8:	4604      	mov	r4, r0
 8009dea:	460d      	mov	r5, r1
 8009dec:	b976      	cbnz	r6, 8009e0c <_Balloc+0x28>
 8009dee:	2010      	movs	r0, #16
 8009df0:	f7ff ff42 	bl	8009c78 <malloc>
 8009df4:	4602      	mov	r2, r0
 8009df6:	61e0      	str	r0, [r4, #28]
 8009df8:	b920      	cbnz	r0, 8009e04 <_Balloc+0x20>
 8009dfa:	4b18      	ldr	r3, [pc, #96]	@ (8009e5c <_Balloc+0x78>)
 8009dfc:	4818      	ldr	r0, [pc, #96]	@ (8009e60 <_Balloc+0x7c>)
 8009dfe:	216b      	movs	r1, #107	@ 0x6b
 8009e00:	f000 fe0a 	bl	800aa18 <__assert_func>
 8009e04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e08:	6006      	str	r6, [r0, #0]
 8009e0a:	60c6      	str	r6, [r0, #12]
 8009e0c:	69e6      	ldr	r6, [r4, #28]
 8009e0e:	68f3      	ldr	r3, [r6, #12]
 8009e10:	b183      	cbz	r3, 8009e34 <_Balloc+0x50>
 8009e12:	69e3      	ldr	r3, [r4, #28]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e1a:	b9b8      	cbnz	r0, 8009e4c <_Balloc+0x68>
 8009e1c:	2101      	movs	r1, #1
 8009e1e:	fa01 f605 	lsl.w	r6, r1, r5
 8009e22:	1d72      	adds	r2, r6, #5
 8009e24:	0092      	lsls	r2, r2, #2
 8009e26:	4620      	mov	r0, r4
 8009e28:	f000 fe14 	bl	800aa54 <_calloc_r>
 8009e2c:	b160      	cbz	r0, 8009e48 <_Balloc+0x64>
 8009e2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e32:	e00e      	b.n	8009e52 <_Balloc+0x6e>
 8009e34:	2221      	movs	r2, #33	@ 0x21
 8009e36:	2104      	movs	r1, #4
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f000 fe0b 	bl	800aa54 <_calloc_r>
 8009e3e:	69e3      	ldr	r3, [r4, #28]
 8009e40:	60f0      	str	r0, [r6, #12]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d1e4      	bne.n	8009e12 <_Balloc+0x2e>
 8009e48:	2000      	movs	r0, #0
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	6802      	ldr	r2, [r0, #0]
 8009e4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e52:	2300      	movs	r3, #0
 8009e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e58:	e7f7      	b.n	8009e4a <_Balloc+0x66>
 8009e5a:	bf00      	nop
 8009e5c:	0800ad2d 	.word	0x0800ad2d
 8009e60:	0800adad 	.word	0x0800adad

08009e64 <_Bfree>:
 8009e64:	b570      	push	{r4, r5, r6, lr}
 8009e66:	69c6      	ldr	r6, [r0, #28]
 8009e68:	4605      	mov	r5, r0
 8009e6a:	460c      	mov	r4, r1
 8009e6c:	b976      	cbnz	r6, 8009e8c <_Bfree+0x28>
 8009e6e:	2010      	movs	r0, #16
 8009e70:	f7ff ff02 	bl	8009c78 <malloc>
 8009e74:	4602      	mov	r2, r0
 8009e76:	61e8      	str	r0, [r5, #28]
 8009e78:	b920      	cbnz	r0, 8009e84 <_Bfree+0x20>
 8009e7a:	4b09      	ldr	r3, [pc, #36]	@ (8009ea0 <_Bfree+0x3c>)
 8009e7c:	4809      	ldr	r0, [pc, #36]	@ (8009ea4 <_Bfree+0x40>)
 8009e7e:	218f      	movs	r1, #143	@ 0x8f
 8009e80:	f000 fdca 	bl	800aa18 <__assert_func>
 8009e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e88:	6006      	str	r6, [r0, #0]
 8009e8a:	60c6      	str	r6, [r0, #12]
 8009e8c:	b13c      	cbz	r4, 8009e9e <_Bfree+0x3a>
 8009e8e:	69eb      	ldr	r3, [r5, #28]
 8009e90:	6862      	ldr	r2, [r4, #4]
 8009e92:	68db      	ldr	r3, [r3, #12]
 8009e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e98:	6021      	str	r1, [r4, #0]
 8009e9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ea0:	0800ad2d 	.word	0x0800ad2d
 8009ea4:	0800adad 	.word	0x0800adad

08009ea8 <__multadd>:
 8009ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eac:	690d      	ldr	r5, [r1, #16]
 8009eae:	4607      	mov	r7, r0
 8009eb0:	460c      	mov	r4, r1
 8009eb2:	461e      	mov	r6, r3
 8009eb4:	f101 0c14 	add.w	ip, r1, #20
 8009eb8:	2000      	movs	r0, #0
 8009eba:	f8dc 3000 	ldr.w	r3, [ip]
 8009ebe:	b299      	uxth	r1, r3
 8009ec0:	fb02 6101 	mla	r1, r2, r1, r6
 8009ec4:	0c1e      	lsrs	r6, r3, #16
 8009ec6:	0c0b      	lsrs	r3, r1, #16
 8009ec8:	fb02 3306 	mla	r3, r2, r6, r3
 8009ecc:	b289      	uxth	r1, r1
 8009ece:	3001      	adds	r0, #1
 8009ed0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ed4:	4285      	cmp	r5, r0
 8009ed6:	f84c 1b04 	str.w	r1, [ip], #4
 8009eda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ede:	dcec      	bgt.n	8009eba <__multadd+0x12>
 8009ee0:	b30e      	cbz	r6, 8009f26 <__multadd+0x7e>
 8009ee2:	68a3      	ldr	r3, [r4, #8]
 8009ee4:	42ab      	cmp	r3, r5
 8009ee6:	dc19      	bgt.n	8009f1c <__multadd+0x74>
 8009ee8:	6861      	ldr	r1, [r4, #4]
 8009eea:	4638      	mov	r0, r7
 8009eec:	3101      	adds	r1, #1
 8009eee:	f7ff ff79 	bl	8009de4 <_Balloc>
 8009ef2:	4680      	mov	r8, r0
 8009ef4:	b928      	cbnz	r0, 8009f02 <__multadd+0x5a>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8009f2c <__multadd+0x84>)
 8009efa:	480d      	ldr	r0, [pc, #52]	@ (8009f30 <__multadd+0x88>)
 8009efc:	21ba      	movs	r1, #186	@ 0xba
 8009efe:	f000 fd8b 	bl	800aa18 <__assert_func>
 8009f02:	6922      	ldr	r2, [r4, #16]
 8009f04:	3202      	adds	r2, #2
 8009f06:	f104 010c 	add.w	r1, r4, #12
 8009f0a:	0092      	lsls	r2, r2, #2
 8009f0c:	300c      	adds	r0, #12
 8009f0e:	f000 fd75 	bl	800a9fc <memcpy>
 8009f12:	4621      	mov	r1, r4
 8009f14:	4638      	mov	r0, r7
 8009f16:	f7ff ffa5 	bl	8009e64 <_Bfree>
 8009f1a:	4644      	mov	r4, r8
 8009f1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f20:	3501      	adds	r5, #1
 8009f22:	615e      	str	r6, [r3, #20]
 8009f24:	6125      	str	r5, [r4, #16]
 8009f26:	4620      	mov	r0, r4
 8009f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f2c:	0800ad9c 	.word	0x0800ad9c
 8009f30:	0800adad 	.word	0x0800adad

08009f34 <__hi0bits>:
 8009f34:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f38:	4603      	mov	r3, r0
 8009f3a:	bf36      	itet	cc
 8009f3c:	0403      	lslcc	r3, r0, #16
 8009f3e:	2000      	movcs	r0, #0
 8009f40:	2010      	movcc	r0, #16
 8009f42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f46:	bf3c      	itt	cc
 8009f48:	021b      	lslcc	r3, r3, #8
 8009f4a:	3008      	addcc	r0, #8
 8009f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f50:	bf3c      	itt	cc
 8009f52:	011b      	lslcc	r3, r3, #4
 8009f54:	3004      	addcc	r0, #4
 8009f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f5a:	bf3c      	itt	cc
 8009f5c:	009b      	lslcc	r3, r3, #2
 8009f5e:	3002      	addcc	r0, #2
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	db05      	blt.n	8009f70 <__hi0bits+0x3c>
 8009f64:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009f68:	f100 0001 	add.w	r0, r0, #1
 8009f6c:	bf08      	it	eq
 8009f6e:	2020      	moveq	r0, #32
 8009f70:	4770      	bx	lr

08009f72 <__lo0bits>:
 8009f72:	6803      	ldr	r3, [r0, #0]
 8009f74:	4602      	mov	r2, r0
 8009f76:	f013 0007 	ands.w	r0, r3, #7
 8009f7a:	d00b      	beq.n	8009f94 <__lo0bits+0x22>
 8009f7c:	07d9      	lsls	r1, r3, #31
 8009f7e:	d421      	bmi.n	8009fc4 <__lo0bits+0x52>
 8009f80:	0798      	lsls	r0, r3, #30
 8009f82:	bf49      	itett	mi
 8009f84:	085b      	lsrmi	r3, r3, #1
 8009f86:	089b      	lsrpl	r3, r3, #2
 8009f88:	2001      	movmi	r0, #1
 8009f8a:	6013      	strmi	r3, [r2, #0]
 8009f8c:	bf5c      	itt	pl
 8009f8e:	6013      	strpl	r3, [r2, #0]
 8009f90:	2002      	movpl	r0, #2
 8009f92:	4770      	bx	lr
 8009f94:	b299      	uxth	r1, r3
 8009f96:	b909      	cbnz	r1, 8009f9c <__lo0bits+0x2a>
 8009f98:	0c1b      	lsrs	r3, r3, #16
 8009f9a:	2010      	movs	r0, #16
 8009f9c:	b2d9      	uxtb	r1, r3
 8009f9e:	b909      	cbnz	r1, 8009fa4 <__lo0bits+0x32>
 8009fa0:	3008      	adds	r0, #8
 8009fa2:	0a1b      	lsrs	r3, r3, #8
 8009fa4:	0719      	lsls	r1, r3, #28
 8009fa6:	bf04      	itt	eq
 8009fa8:	091b      	lsreq	r3, r3, #4
 8009faa:	3004      	addeq	r0, #4
 8009fac:	0799      	lsls	r1, r3, #30
 8009fae:	bf04      	itt	eq
 8009fb0:	089b      	lsreq	r3, r3, #2
 8009fb2:	3002      	addeq	r0, #2
 8009fb4:	07d9      	lsls	r1, r3, #31
 8009fb6:	d403      	bmi.n	8009fc0 <__lo0bits+0x4e>
 8009fb8:	085b      	lsrs	r3, r3, #1
 8009fba:	f100 0001 	add.w	r0, r0, #1
 8009fbe:	d003      	beq.n	8009fc8 <__lo0bits+0x56>
 8009fc0:	6013      	str	r3, [r2, #0]
 8009fc2:	4770      	bx	lr
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	4770      	bx	lr
 8009fc8:	2020      	movs	r0, #32
 8009fca:	4770      	bx	lr

08009fcc <__i2b>:
 8009fcc:	b510      	push	{r4, lr}
 8009fce:	460c      	mov	r4, r1
 8009fd0:	2101      	movs	r1, #1
 8009fd2:	f7ff ff07 	bl	8009de4 <_Balloc>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	b928      	cbnz	r0, 8009fe6 <__i2b+0x1a>
 8009fda:	4b05      	ldr	r3, [pc, #20]	@ (8009ff0 <__i2b+0x24>)
 8009fdc:	4805      	ldr	r0, [pc, #20]	@ (8009ff4 <__i2b+0x28>)
 8009fde:	f240 1145 	movw	r1, #325	@ 0x145
 8009fe2:	f000 fd19 	bl	800aa18 <__assert_func>
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	6144      	str	r4, [r0, #20]
 8009fea:	6103      	str	r3, [r0, #16]
 8009fec:	bd10      	pop	{r4, pc}
 8009fee:	bf00      	nop
 8009ff0:	0800ad9c 	.word	0x0800ad9c
 8009ff4:	0800adad 	.word	0x0800adad

08009ff8 <__multiply>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	4617      	mov	r7, r2
 8009ffe:	690a      	ldr	r2, [r1, #16]
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	429a      	cmp	r2, r3
 800a004:	bfa8      	it	ge
 800a006:	463b      	movge	r3, r7
 800a008:	4689      	mov	r9, r1
 800a00a:	bfa4      	itt	ge
 800a00c:	460f      	movge	r7, r1
 800a00e:	4699      	movge	r9, r3
 800a010:	693d      	ldr	r5, [r7, #16]
 800a012:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	6879      	ldr	r1, [r7, #4]
 800a01a:	eb05 060a 	add.w	r6, r5, sl
 800a01e:	42b3      	cmp	r3, r6
 800a020:	b085      	sub	sp, #20
 800a022:	bfb8      	it	lt
 800a024:	3101      	addlt	r1, #1
 800a026:	f7ff fedd 	bl	8009de4 <_Balloc>
 800a02a:	b930      	cbnz	r0, 800a03a <__multiply+0x42>
 800a02c:	4602      	mov	r2, r0
 800a02e:	4b41      	ldr	r3, [pc, #260]	@ (800a134 <__multiply+0x13c>)
 800a030:	4841      	ldr	r0, [pc, #260]	@ (800a138 <__multiply+0x140>)
 800a032:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a036:	f000 fcef 	bl	800aa18 <__assert_func>
 800a03a:	f100 0414 	add.w	r4, r0, #20
 800a03e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a042:	4623      	mov	r3, r4
 800a044:	2200      	movs	r2, #0
 800a046:	4573      	cmp	r3, lr
 800a048:	d320      	bcc.n	800a08c <__multiply+0x94>
 800a04a:	f107 0814 	add.w	r8, r7, #20
 800a04e:	f109 0114 	add.w	r1, r9, #20
 800a052:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a056:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a05a:	9302      	str	r3, [sp, #8]
 800a05c:	1beb      	subs	r3, r5, r7
 800a05e:	3b15      	subs	r3, #21
 800a060:	f023 0303 	bic.w	r3, r3, #3
 800a064:	3304      	adds	r3, #4
 800a066:	3715      	adds	r7, #21
 800a068:	42bd      	cmp	r5, r7
 800a06a:	bf38      	it	cc
 800a06c:	2304      	movcc	r3, #4
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	9b02      	ldr	r3, [sp, #8]
 800a072:	9103      	str	r1, [sp, #12]
 800a074:	428b      	cmp	r3, r1
 800a076:	d80c      	bhi.n	800a092 <__multiply+0x9a>
 800a078:	2e00      	cmp	r6, #0
 800a07a:	dd03      	ble.n	800a084 <__multiply+0x8c>
 800a07c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a080:	2b00      	cmp	r3, #0
 800a082:	d055      	beq.n	800a130 <__multiply+0x138>
 800a084:	6106      	str	r6, [r0, #16]
 800a086:	b005      	add	sp, #20
 800a088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a08c:	f843 2b04 	str.w	r2, [r3], #4
 800a090:	e7d9      	b.n	800a046 <__multiply+0x4e>
 800a092:	f8b1 a000 	ldrh.w	sl, [r1]
 800a096:	f1ba 0f00 	cmp.w	sl, #0
 800a09a:	d01f      	beq.n	800a0dc <__multiply+0xe4>
 800a09c:	46c4      	mov	ip, r8
 800a09e:	46a1      	mov	r9, r4
 800a0a0:	2700      	movs	r7, #0
 800a0a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a0a6:	f8d9 3000 	ldr.w	r3, [r9]
 800a0aa:	fa1f fb82 	uxth.w	fp, r2
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	fb0a 330b 	mla	r3, sl, fp, r3
 800a0b4:	443b      	add	r3, r7
 800a0b6:	f8d9 7000 	ldr.w	r7, [r9]
 800a0ba:	0c12      	lsrs	r2, r2, #16
 800a0bc:	0c3f      	lsrs	r7, r7, #16
 800a0be:	fb0a 7202 	mla	r2, sl, r2, r7
 800a0c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0cc:	4565      	cmp	r5, ip
 800a0ce:	f849 3b04 	str.w	r3, [r9], #4
 800a0d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a0d6:	d8e4      	bhi.n	800a0a2 <__multiply+0xaa>
 800a0d8:	9b01      	ldr	r3, [sp, #4]
 800a0da:	50e7      	str	r7, [r4, r3]
 800a0dc:	9b03      	ldr	r3, [sp, #12]
 800a0de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a0e2:	3104      	adds	r1, #4
 800a0e4:	f1b9 0f00 	cmp.w	r9, #0
 800a0e8:	d020      	beq.n	800a12c <__multiply+0x134>
 800a0ea:	6823      	ldr	r3, [r4, #0]
 800a0ec:	4647      	mov	r7, r8
 800a0ee:	46a4      	mov	ip, r4
 800a0f0:	f04f 0a00 	mov.w	sl, #0
 800a0f4:	f8b7 b000 	ldrh.w	fp, [r7]
 800a0f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a0fc:	fb09 220b 	mla	r2, r9, fp, r2
 800a100:	4452      	add	r2, sl
 800a102:	b29b      	uxth	r3, r3
 800a104:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a108:	f84c 3b04 	str.w	r3, [ip], #4
 800a10c:	f857 3b04 	ldr.w	r3, [r7], #4
 800a110:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a114:	f8bc 3000 	ldrh.w	r3, [ip]
 800a118:	fb09 330a 	mla	r3, r9, sl, r3
 800a11c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a120:	42bd      	cmp	r5, r7
 800a122:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a126:	d8e5      	bhi.n	800a0f4 <__multiply+0xfc>
 800a128:	9a01      	ldr	r2, [sp, #4]
 800a12a:	50a3      	str	r3, [r4, r2]
 800a12c:	3404      	adds	r4, #4
 800a12e:	e79f      	b.n	800a070 <__multiply+0x78>
 800a130:	3e01      	subs	r6, #1
 800a132:	e7a1      	b.n	800a078 <__multiply+0x80>
 800a134:	0800ad9c 	.word	0x0800ad9c
 800a138:	0800adad 	.word	0x0800adad

0800a13c <__pow5mult>:
 800a13c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a140:	4615      	mov	r5, r2
 800a142:	f012 0203 	ands.w	r2, r2, #3
 800a146:	4607      	mov	r7, r0
 800a148:	460e      	mov	r6, r1
 800a14a:	d007      	beq.n	800a15c <__pow5mult+0x20>
 800a14c:	4c25      	ldr	r4, [pc, #148]	@ (800a1e4 <__pow5mult+0xa8>)
 800a14e:	3a01      	subs	r2, #1
 800a150:	2300      	movs	r3, #0
 800a152:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a156:	f7ff fea7 	bl	8009ea8 <__multadd>
 800a15a:	4606      	mov	r6, r0
 800a15c:	10ad      	asrs	r5, r5, #2
 800a15e:	d03d      	beq.n	800a1dc <__pow5mult+0xa0>
 800a160:	69fc      	ldr	r4, [r7, #28]
 800a162:	b97c      	cbnz	r4, 800a184 <__pow5mult+0x48>
 800a164:	2010      	movs	r0, #16
 800a166:	f7ff fd87 	bl	8009c78 <malloc>
 800a16a:	4602      	mov	r2, r0
 800a16c:	61f8      	str	r0, [r7, #28]
 800a16e:	b928      	cbnz	r0, 800a17c <__pow5mult+0x40>
 800a170:	4b1d      	ldr	r3, [pc, #116]	@ (800a1e8 <__pow5mult+0xac>)
 800a172:	481e      	ldr	r0, [pc, #120]	@ (800a1ec <__pow5mult+0xb0>)
 800a174:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a178:	f000 fc4e 	bl	800aa18 <__assert_func>
 800a17c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a180:	6004      	str	r4, [r0, #0]
 800a182:	60c4      	str	r4, [r0, #12]
 800a184:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a188:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a18c:	b94c      	cbnz	r4, 800a1a2 <__pow5mult+0x66>
 800a18e:	f240 2171 	movw	r1, #625	@ 0x271
 800a192:	4638      	mov	r0, r7
 800a194:	f7ff ff1a 	bl	8009fcc <__i2b>
 800a198:	2300      	movs	r3, #0
 800a19a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a19e:	4604      	mov	r4, r0
 800a1a0:	6003      	str	r3, [r0, #0]
 800a1a2:	f04f 0900 	mov.w	r9, #0
 800a1a6:	07eb      	lsls	r3, r5, #31
 800a1a8:	d50a      	bpl.n	800a1c0 <__pow5mult+0x84>
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	4638      	mov	r0, r7
 800a1b0:	f7ff ff22 	bl	8009ff8 <__multiply>
 800a1b4:	4631      	mov	r1, r6
 800a1b6:	4680      	mov	r8, r0
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f7ff fe53 	bl	8009e64 <_Bfree>
 800a1be:	4646      	mov	r6, r8
 800a1c0:	106d      	asrs	r5, r5, #1
 800a1c2:	d00b      	beq.n	800a1dc <__pow5mult+0xa0>
 800a1c4:	6820      	ldr	r0, [r4, #0]
 800a1c6:	b938      	cbnz	r0, 800a1d8 <__pow5mult+0x9c>
 800a1c8:	4622      	mov	r2, r4
 800a1ca:	4621      	mov	r1, r4
 800a1cc:	4638      	mov	r0, r7
 800a1ce:	f7ff ff13 	bl	8009ff8 <__multiply>
 800a1d2:	6020      	str	r0, [r4, #0]
 800a1d4:	f8c0 9000 	str.w	r9, [r0]
 800a1d8:	4604      	mov	r4, r0
 800a1da:	e7e4      	b.n	800a1a6 <__pow5mult+0x6a>
 800a1dc:	4630      	mov	r0, r6
 800a1de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e2:	bf00      	nop
 800a1e4:	0800ae60 	.word	0x0800ae60
 800a1e8:	0800ad2d 	.word	0x0800ad2d
 800a1ec:	0800adad 	.word	0x0800adad

0800a1f0 <__lshift>:
 800a1f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	6849      	ldr	r1, [r1, #4]
 800a1f8:	6923      	ldr	r3, [r4, #16]
 800a1fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1fe:	68a3      	ldr	r3, [r4, #8]
 800a200:	4607      	mov	r7, r0
 800a202:	4691      	mov	r9, r2
 800a204:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a208:	f108 0601 	add.w	r6, r8, #1
 800a20c:	42b3      	cmp	r3, r6
 800a20e:	db0b      	blt.n	800a228 <__lshift+0x38>
 800a210:	4638      	mov	r0, r7
 800a212:	f7ff fde7 	bl	8009de4 <_Balloc>
 800a216:	4605      	mov	r5, r0
 800a218:	b948      	cbnz	r0, 800a22e <__lshift+0x3e>
 800a21a:	4602      	mov	r2, r0
 800a21c:	4b28      	ldr	r3, [pc, #160]	@ (800a2c0 <__lshift+0xd0>)
 800a21e:	4829      	ldr	r0, [pc, #164]	@ (800a2c4 <__lshift+0xd4>)
 800a220:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a224:	f000 fbf8 	bl	800aa18 <__assert_func>
 800a228:	3101      	adds	r1, #1
 800a22a:	005b      	lsls	r3, r3, #1
 800a22c:	e7ee      	b.n	800a20c <__lshift+0x1c>
 800a22e:	2300      	movs	r3, #0
 800a230:	f100 0114 	add.w	r1, r0, #20
 800a234:	f100 0210 	add.w	r2, r0, #16
 800a238:	4618      	mov	r0, r3
 800a23a:	4553      	cmp	r3, sl
 800a23c:	db33      	blt.n	800a2a6 <__lshift+0xb6>
 800a23e:	6920      	ldr	r0, [r4, #16]
 800a240:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a244:	f104 0314 	add.w	r3, r4, #20
 800a248:	f019 091f 	ands.w	r9, r9, #31
 800a24c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a250:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a254:	d02b      	beq.n	800a2ae <__lshift+0xbe>
 800a256:	f1c9 0e20 	rsb	lr, r9, #32
 800a25a:	468a      	mov	sl, r1
 800a25c:	2200      	movs	r2, #0
 800a25e:	6818      	ldr	r0, [r3, #0]
 800a260:	fa00 f009 	lsl.w	r0, r0, r9
 800a264:	4310      	orrs	r0, r2
 800a266:	f84a 0b04 	str.w	r0, [sl], #4
 800a26a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a26e:	459c      	cmp	ip, r3
 800a270:	fa22 f20e 	lsr.w	r2, r2, lr
 800a274:	d8f3      	bhi.n	800a25e <__lshift+0x6e>
 800a276:	ebac 0304 	sub.w	r3, ip, r4
 800a27a:	3b15      	subs	r3, #21
 800a27c:	f023 0303 	bic.w	r3, r3, #3
 800a280:	3304      	adds	r3, #4
 800a282:	f104 0015 	add.w	r0, r4, #21
 800a286:	4560      	cmp	r0, ip
 800a288:	bf88      	it	hi
 800a28a:	2304      	movhi	r3, #4
 800a28c:	50ca      	str	r2, [r1, r3]
 800a28e:	b10a      	cbz	r2, 800a294 <__lshift+0xa4>
 800a290:	f108 0602 	add.w	r6, r8, #2
 800a294:	3e01      	subs	r6, #1
 800a296:	4638      	mov	r0, r7
 800a298:	612e      	str	r6, [r5, #16]
 800a29a:	4621      	mov	r1, r4
 800a29c:	f7ff fde2 	bl	8009e64 <_Bfree>
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	e7c5      	b.n	800a23a <__lshift+0x4a>
 800a2ae:	3904      	subs	r1, #4
 800a2b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2b8:	459c      	cmp	ip, r3
 800a2ba:	d8f9      	bhi.n	800a2b0 <__lshift+0xc0>
 800a2bc:	e7ea      	b.n	800a294 <__lshift+0xa4>
 800a2be:	bf00      	nop
 800a2c0:	0800ad9c 	.word	0x0800ad9c
 800a2c4:	0800adad 	.word	0x0800adad

0800a2c8 <__mcmp>:
 800a2c8:	690a      	ldr	r2, [r1, #16]
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	6900      	ldr	r0, [r0, #16]
 800a2ce:	1a80      	subs	r0, r0, r2
 800a2d0:	b530      	push	{r4, r5, lr}
 800a2d2:	d10e      	bne.n	800a2f2 <__mcmp+0x2a>
 800a2d4:	3314      	adds	r3, #20
 800a2d6:	3114      	adds	r1, #20
 800a2d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a2dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a2e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a2e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a2e8:	4295      	cmp	r5, r2
 800a2ea:	d003      	beq.n	800a2f4 <__mcmp+0x2c>
 800a2ec:	d205      	bcs.n	800a2fa <__mcmp+0x32>
 800a2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f2:	bd30      	pop	{r4, r5, pc}
 800a2f4:	42a3      	cmp	r3, r4
 800a2f6:	d3f3      	bcc.n	800a2e0 <__mcmp+0x18>
 800a2f8:	e7fb      	b.n	800a2f2 <__mcmp+0x2a>
 800a2fa:	2001      	movs	r0, #1
 800a2fc:	e7f9      	b.n	800a2f2 <__mcmp+0x2a>
	...

0800a300 <__mdiff>:
 800a300:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a304:	4689      	mov	r9, r1
 800a306:	4606      	mov	r6, r0
 800a308:	4611      	mov	r1, r2
 800a30a:	4648      	mov	r0, r9
 800a30c:	4614      	mov	r4, r2
 800a30e:	f7ff ffdb 	bl	800a2c8 <__mcmp>
 800a312:	1e05      	subs	r5, r0, #0
 800a314:	d112      	bne.n	800a33c <__mdiff+0x3c>
 800a316:	4629      	mov	r1, r5
 800a318:	4630      	mov	r0, r6
 800a31a:	f7ff fd63 	bl	8009de4 <_Balloc>
 800a31e:	4602      	mov	r2, r0
 800a320:	b928      	cbnz	r0, 800a32e <__mdiff+0x2e>
 800a322:	4b3f      	ldr	r3, [pc, #252]	@ (800a420 <__mdiff+0x120>)
 800a324:	f240 2137 	movw	r1, #567	@ 0x237
 800a328:	483e      	ldr	r0, [pc, #248]	@ (800a424 <__mdiff+0x124>)
 800a32a:	f000 fb75 	bl	800aa18 <__assert_func>
 800a32e:	2301      	movs	r3, #1
 800a330:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a334:	4610      	mov	r0, r2
 800a336:	b003      	add	sp, #12
 800a338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a33c:	bfbc      	itt	lt
 800a33e:	464b      	movlt	r3, r9
 800a340:	46a1      	movlt	r9, r4
 800a342:	4630      	mov	r0, r6
 800a344:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a348:	bfba      	itte	lt
 800a34a:	461c      	movlt	r4, r3
 800a34c:	2501      	movlt	r5, #1
 800a34e:	2500      	movge	r5, #0
 800a350:	f7ff fd48 	bl	8009de4 <_Balloc>
 800a354:	4602      	mov	r2, r0
 800a356:	b918      	cbnz	r0, 800a360 <__mdiff+0x60>
 800a358:	4b31      	ldr	r3, [pc, #196]	@ (800a420 <__mdiff+0x120>)
 800a35a:	f240 2145 	movw	r1, #581	@ 0x245
 800a35e:	e7e3      	b.n	800a328 <__mdiff+0x28>
 800a360:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a364:	6926      	ldr	r6, [r4, #16]
 800a366:	60c5      	str	r5, [r0, #12]
 800a368:	f109 0310 	add.w	r3, r9, #16
 800a36c:	f109 0514 	add.w	r5, r9, #20
 800a370:	f104 0e14 	add.w	lr, r4, #20
 800a374:	f100 0b14 	add.w	fp, r0, #20
 800a378:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a37c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a380:	9301      	str	r3, [sp, #4]
 800a382:	46d9      	mov	r9, fp
 800a384:	f04f 0c00 	mov.w	ip, #0
 800a388:	9b01      	ldr	r3, [sp, #4]
 800a38a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a38e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a392:	9301      	str	r3, [sp, #4]
 800a394:	fa1f f38a 	uxth.w	r3, sl
 800a398:	4619      	mov	r1, r3
 800a39a:	b283      	uxth	r3, r0
 800a39c:	1acb      	subs	r3, r1, r3
 800a39e:	0c00      	lsrs	r0, r0, #16
 800a3a0:	4463      	add	r3, ip
 800a3a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a3a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a3aa:	b29b      	uxth	r3, r3
 800a3ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a3b0:	4576      	cmp	r6, lr
 800a3b2:	f849 3b04 	str.w	r3, [r9], #4
 800a3b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a3ba:	d8e5      	bhi.n	800a388 <__mdiff+0x88>
 800a3bc:	1b33      	subs	r3, r6, r4
 800a3be:	3b15      	subs	r3, #21
 800a3c0:	f023 0303 	bic.w	r3, r3, #3
 800a3c4:	3415      	adds	r4, #21
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	42a6      	cmp	r6, r4
 800a3ca:	bf38      	it	cc
 800a3cc:	2304      	movcc	r3, #4
 800a3ce:	441d      	add	r5, r3
 800a3d0:	445b      	add	r3, fp
 800a3d2:	461e      	mov	r6, r3
 800a3d4:	462c      	mov	r4, r5
 800a3d6:	4544      	cmp	r4, r8
 800a3d8:	d30e      	bcc.n	800a3f8 <__mdiff+0xf8>
 800a3da:	f108 0103 	add.w	r1, r8, #3
 800a3de:	1b49      	subs	r1, r1, r5
 800a3e0:	f021 0103 	bic.w	r1, r1, #3
 800a3e4:	3d03      	subs	r5, #3
 800a3e6:	45a8      	cmp	r8, r5
 800a3e8:	bf38      	it	cc
 800a3ea:	2100      	movcc	r1, #0
 800a3ec:	440b      	add	r3, r1
 800a3ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3f2:	b191      	cbz	r1, 800a41a <__mdiff+0x11a>
 800a3f4:	6117      	str	r7, [r2, #16]
 800a3f6:	e79d      	b.n	800a334 <__mdiff+0x34>
 800a3f8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a3fc:	46e6      	mov	lr, ip
 800a3fe:	0c08      	lsrs	r0, r1, #16
 800a400:	fa1c fc81 	uxtah	ip, ip, r1
 800a404:	4471      	add	r1, lr
 800a406:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a40a:	b289      	uxth	r1, r1
 800a40c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a410:	f846 1b04 	str.w	r1, [r6], #4
 800a414:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a418:	e7dd      	b.n	800a3d6 <__mdiff+0xd6>
 800a41a:	3f01      	subs	r7, #1
 800a41c:	e7e7      	b.n	800a3ee <__mdiff+0xee>
 800a41e:	bf00      	nop
 800a420:	0800ad9c 	.word	0x0800ad9c
 800a424:	0800adad 	.word	0x0800adad

0800a428 <__d2b>:
 800a428:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a42c:	460f      	mov	r7, r1
 800a42e:	2101      	movs	r1, #1
 800a430:	ec59 8b10 	vmov	r8, r9, d0
 800a434:	4616      	mov	r6, r2
 800a436:	f7ff fcd5 	bl	8009de4 <_Balloc>
 800a43a:	4604      	mov	r4, r0
 800a43c:	b930      	cbnz	r0, 800a44c <__d2b+0x24>
 800a43e:	4602      	mov	r2, r0
 800a440:	4b23      	ldr	r3, [pc, #140]	@ (800a4d0 <__d2b+0xa8>)
 800a442:	4824      	ldr	r0, [pc, #144]	@ (800a4d4 <__d2b+0xac>)
 800a444:	f240 310f 	movw	r1, #783	@ 0x30f
 800a448:	f000 fae6 	bl	800aa18 <__assert_func>
 800a44c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a450:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a454:	b10d      	cbz	r5, 800a45a <__d2b+0x32>
 800a456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a45a:	9301      	str	r3, [sp, #4]
 800a45c:	f1b8 0300 	subs.w	r3, r8, #0
 800a460:	d023      	beq.n	800a4aa <__d2b+0x82>
 800a462:	4668      	mov	r0, sp
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	f7ff fd84 	bl	8009f72 <__lo0bits>
 800a46a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a46e:	b1d0      	cbz	r0, 800a4a6 <__d2b+0x7e>
 800a470:	f1c0 0320 	rsb	r3, r0, #32
 800a474:	fa02 f303 	lsl.w	r3, r2, r3
 800a478:	430b      	orrs	r3, r1
 800a47a:	40c2      	lsrs	r2, r0
 800a47c:	6163      	str	r3, [r4, #20]
 800a47e:	9201      	str	r2, [sp, #4]
 800a480:	9b01      	ldr	r3, [sp, #4]
 800a482:	61a3      	str	r3, [r4, #24]
 800a484:	2b00      	cmp	r3, #0
 800a486:	bf0c      	ite	eq
 800a488:	2201      	moveq	r2, #1
 800a48a:	2202      	movne	r2, #2
 800a48c:	6122      	str	r2, [r4, #16]
 800a48e:	b1a5      	cbz	r5, 800a4ba <__d2b+0x92>
 800a490:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a494:	4405      	add	r5, r0
 800a496:	603d      	str	r5, [r7, #0]
 800a498:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a49c:	6030      	str	r0, [r6, #0]
 800a49e:	4620      	mov	r0, r4
 800a4a0:	b003      	add	sp, #12
 800a4a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4a6:	6161      	str	r1, [r4, #20]
 800a4a8:	e7ea      	b.n	800a480 <__d2b+0x58>
 800a4aa:	a801      	add	r0, sp, #4
 800a4ac:	f7ff fd61 	bl	8009f72 <__lo0bits>
 800a4b0:	9b01      	ldr	r3, [sp, #4]
 800a4b2:	6163      	str	r3, [r4, #20]
 800a4b4:	3020      	adds	r0, #32
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	e7e8      	b.n	800a48c <__d2b+0x64>
 800a4ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a4be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a4c2:	6038      	str	r0, [r7, #0]
 800a4c4:	6918      	ldr	r0, [r3, #16]
 800a4c6:	f7ff fd35 	bl	8009f34 <__hi0bits>
 800a4ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4ce:	e7e5      	b.n	800a49c <__d2b+0x74>
 800a4d0:	0800ad9c 	.word	0x0800ad9c
 800a4d4:	0800adad 	.word	0x0800adad

0800a4d8 <__sfputc_r>:
 800a4d8:	6893      	ldr	r3, [r2, #8]
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	b410      	push	{r4}
 800a4e0:	6093      	str	r3, [r2, #8]
 800a4e2:	da08      	bge.n	800a4f6 <__sfputc_r+0x1e>
 800a4e4:	6994      	ldr	r4, [r2, #24]
 800a4e6:	42a3      	cmp	r3, r4
 800a4e8:	db01      	blt.n	800a4ee <__sfputc_r+0x16>
 800a4ea:	290a      	cmp	r1, #10
 800a4ec:	d103      	bne.n	800a4f6 <__sfputc_r+0x1e>
 800a4ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4f2:	f000 b9df 	b.w	800a8b4 <__swbuf_r>
 800a4f6:	6813      	ldr	r3, [r2, #0]
 800a4f8:	1c58      	adds	r0, r3, #1
 800a4fa:	6010      	str	r0, [r2, #0]
 800a4fc:	7019      	strb	r1, [r3, #0]
 800a4fe:	4608      	mov	r0, r1
 800a500:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a504:	4770      	bx	lr

0800a506 <__sfputs_r>:
 800a506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a508:	4606      	mov	r6, r0
 800a50a:	460f      	mov	r7, r1
 800a50c:	4614      	mov	r4, r2
 800a50e:	18d5      	adds	r5, r2, r3
 800a510:	42ac      	cmp	r4, r5
 800a512:	d101      	bne.n	800a518 <__sfputs_r+0x12>
 800a514:	2000      	movs	r0, #0
 800a516:	e007      	b.n	800a528 <__sfputs_r+0x22>
 800a518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a51c:	463a      	mov	r2, r7
 800a51e:	4630      	mov	r0, r6
 800a520:	f7ff ffda 	bl	800a4d8 <__sfputc_r>
 800a524:	1c43      	adds	r3, r0, #1
 800a526:	d1f3      	bne.n	800a510 <__sfputs_r+0xa>
 800a528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a52c <_vfiprintf_r>:
 800a52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a530:	460d      	mov	r5, r1
 800a532:	b09d      	sub	sp, #116	@ 0x74
 800a534:	4614      	mov	r4, r2
 800a536:	4698      	mov	r8, r3
 800a538:	4606      	mov	r6, r0
 800a53a:	b118      	cbz	r0, 800a544 <_vfiprintf_r+0x18>
 800a53c:	6a03      	ldr	r3, [r0, #32]
 800a53e:	b90b      	cbnz	r3, 800a544 <_vfiprintf_r+0x18>
 800a540:	f7fe fc5c 	bl	8008dfc <__sinit>
 800a544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a546:	07d9      	lsls	r1, r3, #31
 800a548:	d405      	bmi.n	800a556 <_vfiprintf_r+0x2a>
 800a54a:	89ab      	ldrh	r3, [r5, #12]
 800a54c:	059a      	lsls	r2, r3, #22
 800a54e:	d402      	bmi.n	800a556 <_vfiprintf_r+0x2a>
 800a550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a552:	f7fe fd5c 	bl	800900e <__retarget_lock_acquire_recursive>
 800a556:	89ab      	ldrh	r3, [r5, #12]
 800a558:	071b      	lsls	r3, r3, #28
 800a55a:	d501      	bpl.n	800a560 <_vfiprintf_r+0x34>
 800a55c:	692b      	ldr	r3, [r5, #16]
 800a55e:	b99b      	cbnz	r3, 800a588 <_vfiprintf_r+0x5c>
 800a560:	4629      	mov	r1, r5
 800a562:	4630      	mov	r0, r6
 800a564:	f000 f9e4 	bl	800a930 <__swsetup_r>
 800a568:	b170      	cbz	r0, 800a588 <_vfiprintf_r+0x5c>
 800a56a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a56c:	07dc      	lsls	r4, r3, #31
 800a56e:	d504      	bpl.n	800a57a <_vfiprintf_r+0x4e>
 800a570:	f04f 30ff 	mov.w	r0, #4294967295
 800a574:	b01d      	add	sp, #116	@ 0x74
 800a576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a57a:	89ab      	ldrh	r3, [r5, #12]
 800a57c:	0598      	lsls	r0, r3, #22
 800a57e:	d4f7      	bmi.n	800a570 <_vfiprintf_r+0x44>
 800a580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a582:	f7fe fd45 	bl	8009010 <__retarget_lock_release_recursive>
 800a586:	e7f3      	b.n	800a570 <_vfiprintf_r+0x44>
 800a588:	2300      	movs	r3, #0
 800a58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a58c:	2320      	movs	r3, #32
 800a58e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a592:	f8cd 800c 	str.w	r8, [sp, #12]
 800a596:	2330      	movs	r3, #48	@ 0x30
 800a598:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a748 <_vfiprintf_r+0x21c>
 800a59c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a5a0:	f04f 0901 	mov.w	r9, #1
 800a5a4:	4623      	mov	r3, r4
 800a5a6:	469a      	mov	sl, r3
 800a5a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ac:	b10a      	cbz	r2, 800a5b2 <_vfiprintf_r+0x86>
 800a5ae:	2a25      	cmp	r2, #37	@ 0x25
 800a5b0:	d1f9      	bne.n	800a5a6 <_vfiprintf_r+0x7a>
 800a5b2:	ebba 0b04 	subs.w	fp, sl, r4
 800a5b6:	d00b      	beq.n	800a5d0 <_vfiprintf_r+0xa4>
 800a5b8:	465b      	mov	r3, fp
 800a5ba:	4622      	mov	r2, r4
 800a5bc:	4629      	mov	r1, r5
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f7ff ffa1 	bl	800a506 <__sfputs_r>
 800a5c4:	3001      	adds	r0, #1
 800a5c6:	f000 80a7 	beq.w	800a718 <_vfiprintf_r+0x1ec>
 800a5ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5cc:	445a      	add	r2, fp
 800a5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	f000 809f 	beq.w	800a718 <_vfiprintf_r+0x1ec>
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a5e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5e4:	f10a 0a01 	add.w	sl, sl, #1
 800a5e8:	9304      	str	r3, [sp, #16]
 800a5ea:	9307      	str	r3, [sp, #28]
 800a5ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5f2:	4654      	mov	r4, sl
 800a5f4:	2205      	movs	r2, #5
 800a5f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5fa:	4853      	ldr	r0, [pc, #332]	@ (800a748 <_vfiprintf_r+0x21c>)
 800a5fc:	f7f5 fe88 	bl	8000310 <memchr>
 800a600:	9a04      	ldr	r2, [sp, #16]
 800a602:	b9d8      	cbnz	r0, 800a63c <_vfiprintf_r+0x110>
 800a604:	06d1      	lsls	r1, r2, #27
 800a606:	bf44      	itt	mi
 800a608:	2320      	movmi	r3, #32
 800a60a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a60e:	0713      	lsls	r3, r2, #28
 800a610:	bf44      	itt	mi
 800a612:	232b      	movmi	r3, #43	@ 0x2b
 800a614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a618:	f89a 3000 	ldrb.w	r3, [sl]
 800a61c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a61e:	d015      	beq.n	800a64c <_vfiprintf_r+0x120>
 800a620:	9a07      	ldr	r2, [sp, #28]
 800a622:	4654      	mov	r4, sl
 800a624:	2000      	movs	r0, #0
 800a626:	f04f 0c0a 	mov.w	ip, #10
 800a62a:	4621      	mov	r1, r4
 800a62c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a630:	3b30      	subs	r3, #48	@ 0x30
 800a632:	2b09      	cmp	r3, #9
 800a634:	d94b      	bls.n	800a6ce <_vfiprintf_r+0x1a2>
 800a636:	b1b0      	cbz	r0, 800a666 <_vfiprintf_r+0x13a>
 800a638:	9207      	str	r2, [sp, #28]
 800a63a:	e014      	b.n	800a666 <_vfiprintf_r+0x13a>
 800a63c:	eba0 0308 	sub.w	r3, r0, r8
 800a640:	fa09 f303 	lsl.w	r3, r9, r3
 800a644:	4313      	orrs	r3, r2
 800a646:	9304      	str	r3, [sp, #16]
 800a648:	46a2      	mov	sl, r4
 800a64a:	e7d2      	b.n	800a5f2 <_vfiprintf_r+0xc6>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	1d19      	adds	r1, r3, #4
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	9103      	str	r1, [sp, #12]
 800a654:	2b00      	cmp	r3, #0
 800a656:	bfbb      	ittet	lt
 800a658:	425b      	neglt	r3, r3
 800a65a:	f042 0202 	orrlt.w	r2, r2, #2
 800a65e:	9307      	strge	r3, [sp, #28]
 800a660:	9307      	strlt	r3, [sp, #28]
 800a662:	bfb8      	it	lt
 800a664:	9204      	strlt	r2, [sp, #16]
 800a666:	7823      	ldrb	r3, [r4, #0]
 800a668:	2b2e      	cmp	r3, #46	@ 0x2e
 800a66a:	d10a      	bne.n	800a682 <_vfiprintf_r+0x156>
 800a66c:	7863      	ldrb	r3, [r4, #1]
 800a66e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a670:	d132      	bne.n	800a6d8 <_vfiprintf_r+0x1ac>
 800a672:	9b03      	ldr	r3, [sp, #12]
 800a674:	1d1a      	adds	r2, r3, #4
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	9203      	str	r2, [sp, #12]
 800a67a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a67e:	3402      	adds	r4, #2
 800a680:	9305      	str	r3, [sp, #20]
 800a682:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a758 <_vfiprintf_r+0x22c>
 800a686:	7821      	ldrb	r1, [r4, #0]
 800a688:	2203      	movs	r2, #3
 800a68a:	4650      	mov	r0, sl
 800a68c:	f7f5 fe40 	bl	8000310 <memchr>
 800a690:	b138      	cbz	r0, 800a6a2 <_vfiprintf_r+0x176>
 800a692:	9b04      	ldr	r3, [sp, #16]
 800a694:	eba0 000a 	sub.w	r0, r0, sl
 800a698:	2240      	movs	r2, #64	@ 0x40
 800a69a:	4082      	lsls	r2, r0
 800a69c:	4313      	orrs	r3, r2
 800a69e:	3401      	adds	r4, #1
 800a6a0:	9304      	str	r3, [sp, #16]
 800a6a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a6:	4829      	ldr	r0, [pc, #164]	@ (800a74c <_vfiprintf_r+0x220>)
 800a6a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6ac:	2206      	movs	r2, #6
 800a6ae:	f7f5 fe2f 	bl	8000310 <memchr>
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	d03f      	beq.n	800a736 <_vfiprintf_r+0x20a>
 800a6b6:	4b26      	ldr	r3, [pc, #152]	@ (800a750 <_vfiprintf_r+0x224>)
 800a6b8:	bb1b      	cbnz	r3, 800a702 <_vfiprintf_r+0x1d6>
 800a6ba:	9b03      	ldr	r3, [sp, #12]
 800a6bc:	3307      	adds	r3, #7
 800a6be:	f023 0307 	bic.w	r3, r3, #7
 800a6c2:	3308      	adds	r3, #8
 800a6c4:	9303      	str	r3, [sp, #12]
 800a6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c8:	443b      	add	r3, r7
 800a6ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6cc:	e76a      	b.n	800a5a4 <_vfiprintf_r+0x78>
 800a6ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	2001      	movs	r0, #1
 800a6d6:	e7a8      	b.n	800a62a <_vfiprintf_r+0xfe>
 800a6d8:	2300      	movs	r3, #0
 800a6da:	3401      	adds	r4, #1
 800a6dc:	9305      	str	r3, [sp, #20]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	f04f 0c0a 	mov.w	ip, #10
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6ea:	3a30      	subs	r2, #48	@ 0x30
 800a6ec:	2a09      	cmp	r2, #9
 800a6ee:	d903      	bls.n	800a6f8 <_vfiprintf_r+0x1cc>
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d0c6      	beq.n	800a682 <_vfiprintf_r+0x156>
 800a6f4:	9105      	str	r1, [sp, #20]
 800a6f6:	e7c4      	b.n	800a682 <_vfiprintf_r+0x156>
 800a6f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6fc:	4604      	mov	r4, r0
 800a6fe:	2301      	movs	r3, #1
 800a700:	e7f0      	b.n	800a6e4 <_vfiprintf_r+0x1b8>
 800a702:	ab03      	add	r3, sp, #12
 800a704:	9300      	str	r3, [sp, #0]
 800a706:	462a      	mov	r2, r5
 800a708:	4b12      	ldr	r3, [pc, #72]	@ (800a754 <_vfiprintf_r+0x228>)
 800a70a:	a904      	add	r1, sp, #16
 800a70c:	4630      	mov	r0, r6
 800a70e:	f7fd ff43 	bl	8008598 <_printf_float>
 800a712:	4607      	mov	r7, r0
 800a714:	1c78      	adds	r0, r7, #1
 800a716:	d1d6      	bne.n	800a6c6 <_vfiprintf_r+0x19a>
 800a718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a71a:	07d9      	lsls	r1, r3, #31
 800a71c:	d405      	bmi.n	800a72a <_vfiprintf_r+0x1fe>
 800a71e:	89ab      	ldrh	r3, [r5, #12]
 800a720:	059a      	lsls	r2, r3, #22
 800a722:	d402      	bmi.n	800a72a <_vfiprintf_r+0x1fe>
 800a724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a726:	f7fe fc73 	bl	8009010 <__retarget_lock_release_recursive>
 800a72a:	89ab      	ldrh	r3, [r5, #12]
 800a72c:	065b      	lsls	r3, r3, #25
 800a72e:	f53f af1f 	bmi.w	800a570 <_vfiprintf_r+0x44>
 800a732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a734:	e71e      	b.n	800a574 <_vfiprintf_r+0x48>
 800a736:	ab03      	add	r3, sp, #12
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	462a      	mov	r2, r5
 800a73c:	4b05      	ldr	r3, [pc, #20]	@ (800a754 <_vfiprintf_r+0x228>)
 800a73e:	a904      	add	r1, sp, #16
 800a740:	4630      	mov	r0, r6
 800a742:	f7fe f9b1 	bl	8008aa8 <_printf_i>
 800a746:	e7e4      	b.n	800a712 <_vfiprintf_r+0x1e6>
 800a748:	0800ae06 	.word	0x0800ae06
 800a74c:	0800ae10 	.word	0x0800ae10
 800a750:	08008599 	.word	0x08008599
 800a754:	0800a507 	.word	0x0800a507
 800a758:	0800ae0c 	.word	0x0800ae0c

0800a75c <__sflush_r>:
 800a75c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a764:	0716      	lsls	r6, r2, #28
 800a766:	4605      	mov	r5, r0
 800a768:	460c      	mov	r4, r1
 800a76a:	d454      	bmi.n	800a816 <__sflush_r+0xba>
 800a76c:	684b      	ldr	r3, [r1, #4]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	dc02      	bgt.n	800a778 <__sflush_r+0x1c>
 800a772:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a774:	2b00      	cmp	r3, #0
 800a776:	dd48      	ble.n	800a80a <__sflush_r+0xae>
 800a778:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a77a:	2e00      	cmp	r6, #0
 800a77c:	d045      	beq.n	800a80a <__sflush_r+0xae>
 800a77e:	2300      	movs	r3, #0
 800a780:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a784:	682f      	ldr	r7, [r5, #0]
 800a786:	6a21      	ldr	r1, [r4, #32]
 800a788:	602b      	str	r3, [r5, #0]
 800a78a:	d030      	beq.n	800a7ee <__sflush_r+0x92>
 800a78c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a78e:	89a3      	ldrh	r3, [r4, #12]
 800a790:	0759      	lsls	r1, r3, #29
 800a792:	d505      	bpl.n	800a7a0 <__sflush_r+0x44>
 800a794:	6863      	ldr	r3, [r4, #4]
 800a796:	1ad2      	subs	r2, r2, r3
 800a798:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a79a:	b10b      	cbz	r3, 800a7a0 <__sflush_r+0x44>
 800a79c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a79e:	1ad2      	subs	r2, r2, r3
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7a4:	6a21      	ldr	r1, [r4, #32]
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	47b0      	blx	r6
 800a7aa:	1c43      	adds	r3, r0, #1
 800a7ac:	89a3      	ldrh	r3, [r4, #12]
 800a7ae:	d106      	bne.n	800a7be <__sflush_r+0x62>
 800a7b0:	6829      	ldr	r1, [r5, #0]
 800a7b2:	291d      	cmp	r1, #29
 800a7b4:	d82b      	bhi.n	800a80e <__sflush_r+0xb2>
 800a7b6:	4a2a      	ldr	r2, [pc, #168]	@ (800a860 <__sflush_r+0x104>)
 800a7b8:	40ca      	lsrs	r2, r1
 800a7ba:	07d6      	lsls	r6, r2, #31
 800a7bc:	d527      	bpl.n	800a80e <__sflush_r+0xb2>
 800a7be:	2200      	movs	r2, #0
 800a7c0:	6062      	str	r2, [r4, #4]
 800a7c2:	04d9      	lsls	r1, r3, #19
 800a7c4:	6922      	ldr	r2, [r4, #16]
 800a7c6:	6022      	str	r2, [r4, #0]
 800a7c8:	d504      	bpl.n	800a7d4 <__sflush_r+0x78>
 800a7ca:	1c42      	adds	r2, r0, #1
 800a7cc:	d101      	bne.n	800a7d2 <__sflush_r+0x76>
 800a7ce:	682b      	ldr	r3, [r5, #0]
 800a7d0:	b903      	cbnz	r3, 800a7d4 <__sflush_r+0x78>
 800a7d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a7d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7d6:	602f      	str	r7, [r5, #0]
 800a7d8:	b1b9      	cbz	r1, 800a80a <__sflush_r+0xae>
 800a7da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7de:	4299      	cmp	r1, r3
 800a7e0:	d002      	beq.n	800a7e8 <__sflush_r+0x8c>
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	f7ff f9fe 	bl	8009be4 <_free_r>
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7ec:	e00d      	b.n	800a80a <__sflush_r+0xae>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	47b0      	blx	r6
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	1c50      	adds	r0, r2, #1
 800a7f8:	d1c9      	bne.n	800a78e <__sflush_r+0x32>
 800a7fa:	682b      	ldr	r3, [r5, #0]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d0c6      	beq.n	800a78e <__sflush_r+0x32>
 800a800:	2b1d      	cmp	r3, #29
 800a802:	d001      	beq.n	800a808 <__sflush_r+0xac>
 800a804:	2b16      	cmp	r3, #22
 800a806:	d11e      	bne.n	800a846 <__sflush_r+0xea>
 800a808:	602f      	str	r7, [r5, #0]
 800a80a:	2000      	movs	r0, #0
 800a80c:	e022      	b.n	800a854 <__sflush_r+0xf8>
 800a80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a812:	b21b      	sxth	r3, r3
 800a814:	e01b      	b.n	800a84e <__sflush_r+0xf2>
 800a816:	690f      	ldr	r7, [r1, #16]
 800a818:	2f00      	cmp	r7, #0
 800a81a:	d0f6      	beq.n	800a80a <__sflush_r+0xae>
 800a81c:	0793      	lsls	r3, r2, #30
 800a81e:	680e      	ldr	r6, [r1, #0]
 800a820:	bf08      	it	eq
 800a822:	694b      	ldreq	r3, [r1, #20]
 800a824:	600f      	str	r7, [r1, #0]
 800a826:	bf18      	it	ne
 800a828:	2300      	movne	r3, #0
 800a82a:	eba6 0807 	sub.w	r8, r6, r7
 800a82e:	608b      	str	r3, [r1, #8]
 800a830:	f1b8 0f00 	cmp.w	r8, #0
 800a834:	dde9      	ble.n	800a80a <__sflush_r+0xae>
 800a836:	6a21      	ldr	r1, [r4, #32]
 800a838:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a83a:	4643      	mov	r3, r8
 800a83c:	463a      	mov	r2, r7
 800a83e:	4628      	mov	r0, r5
 800a840:	47b0      	blx	r6
 800a842:	2800      	cmp	r0, #0
 800a844:	dc08      	bgt.n	800a858 <__sflush_r+0xfc>
 800a846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a84a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a84e:	81a3      	strh	r3, [r4, #12]
 800a850:	f04f 30ff 	mov.w	r0, #4294967295
 800a854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a858:	4407      	add	r7, r0
 800a85a:	eba8 0800 	sub.w	r8, r8, r0
 800a85e:	e7e7      	b.n	800a830 <__sflush_r+0xd4>
 800a860:	20400001 	.word	0x20400001

0800a864 <_fflush_r>:
 800a864:	b538      	push	{r3, r4, r5, lr}
 800a866:	690b      	ldr	r3, [r1, #16]
 800a868:	4605      	mov	r5, r0
 800a86a:	460c      	mov	r4, r1
 800a86c:	b913      	cbnz	r3, 800a874 <_fflush_r+0x10>
 800a86e:	2500      	movs	r5, #0
 800a870:	4628      	mov	r0, r5
 800a872:	bd38      	pop	{r3, r4, r5, pc}
 800a874:	b118      	cbz	r0, 800a87e <_fflush_r+0x1a>
 800a876:	6a03      	ldr	r3, [r0, #32]
 800a878:	b90b      	cbnz	r3, 800a87e <_fflush_r+0x1a>
 800a87a:	f7fe fabf 	bl	8008dfc <__sinit>
 800a87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d0f3      	beq.n	800a86e <_fflush_r+0xa>
 800a886:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a888:	07d0      	lsls	r0, r2, #31
 800a88a:	d404      	bmi.n	800a896 <_fflush_r+0x32>
 800a88c:	0599      	lsls	r1, r3, #22
 800a88e:	d402      	bmi.n	800a896 <_fflush_r+0x32>
 800a890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a892:	f7fe fbbc 	bl	800900e <__retarget_lock_acquire_recursive>
 800a896:	4628      	mov	r0, r5
 800a898:	4621      	mov	r1, r4
 800a89a:	f7ff ff5f 	bl	800a75c <__sflush_r>
 800a89e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8a0:	07da      	lsls	r2, r3, #31
 800a8a2:	4605      	mov	r5, r0
 800a8a4:	d4e4      	bmi.n	800a870 <_fflush_r+0xc>
 800a8a6:	89a3      	ldrh	r3, [r4, #12]
 800a8a8:	059b      	lsls	r3, r3, #22
 800a8aa:	d4e1      	bmi.n	800a870 <_fflush_r+0xc>
 800a8ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ae:	f7fe fbaf 	bl	8009010 <__retarget_lock_release_recursive>
 800a8b2:	e7dd      	b.n	800a870 <_fflush_r+0xc>

0800a8b4 <__swbuf_r>:
 800a8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8b6:	460e      	mov	r6, r1
 800a8b8:	4614      	mov	r4, r2
 800a8ba:	4605      	mov	r5, r0
 800a8bc:	b118      	cbz	r0, 800a8c6 <__swbuf_r+0x12>
 800a8be:	6a03      	ldr	r3, [r0, #32]
 800a8c0:	b90b      	cbnz	r3, 800a8c6 <__swbuf_r+0x12>
 800a8c2:	f7fe fa9b 	bl	8008dfc <__sinit>
 800a8c6:	69a3      	ldr	r3, [r4, #24]
 800a8c8:	60a3      	str	r3, [r4, #8]
 800a8ca:	89a3      	ldrh	r3, [r4, #12]
 800a8cc:	071a      	lsls	r2, r3, #28
 800a8ce:	d501      	bpl.n	800a8d4 <__swbuf_r+0x20>
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	b943      	cbnz	r3, 800a8e6 <__swbuf_r+0x32>
 800a8d4:	4621      	mov	r1, r4
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	f000 f82a 	bl	800a930 <__swsetup_r>
 800a8dc:	b118      	cbz	r0, 800a8e6 <__swbuf_r+0x32>
 800a8de:	f04f 37ff 	mov.w	r7, #4294967295
 800a8e2:	4638      	mov	r0, r7
 800a8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8e6:	6823      	ldr	r3, [r4, #0]
 800a8e8:	6922      	ldr	r2, [r4, #16]
 800a8ea:	1a98      	subs	r0, r3, r2
 800a8ec:	6963      	ldr	r3, [r4, #20]
 800a8ee:	b2f6      	uxtb	r6, r6
 800a8f0:	4283      	cmp	r3, r0
 800a8f2:	4637      	mov	r7, r6
 800a8f4:	dc05      	bgt.n	800a902 <__swbuf_r+0x4e>
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	4628      	mov	r0, r5
 800a8fa:	f7ff ffb3 	bl	800a864 <_fflush_r>
 800a8fe:	2800      	cmp	r0, #0
 800a900:	d1ed      	bne.n	800a8de <__swbuf_r+0x2a>
 800a902:	68a3      	ldr	r3, [r4, #8]
 800a904:	3b01      	subs	r3, #1
 800a906:	60a3      	str	r3, [r4, #8]
 800a908:	6823      	ldr	r3, [r4, #0]
 800a90a:	1c5a      	adds	r2, r3, #1
 800a90c:	6022      	str	r2, [r4, #0]
 800a90e:	701e      	strb	r6, [r3, #0]
 800a910:	6962      	ldr	r2, [r4, #20]
 800a912:	1c43      	adds	r3, r0, #1
 800a914:	429a      	cmp	r2, r3
 800a916:	d004      	beq.n	800a922 <__swbuf_r+0x6e>
 800a918:	89a3      	ldrh	r3, [r4, #12]
 800a91a:	07db      	lsls	r3, r3, #31
 800a91c:	d5e1      	bpl.n	800a8e2 <__swbuf_r+0x2e>
 800a91e:	2e0a      	cmp	r6, #10
 800a920:	d1df      	bne.n	800a8e2 <__swbuf_r+0x2e>
 800a922:	4621      	mov	r1, r4
 800a924:	4628      	mov	r0, r5
 800a926:	f7ff ff9d 	bl	800a864 <_fflush_r>
 800a92a:	2800      	cmp	r0, #0
 800a92c:	d0d9      	beq.n	800a8e2 <__swbuf_r+0x2e>
 800a92e:	e7d6      	b.n	800a8de <__swbuf_r+0x2a>

0800a930 <__swsetup_r>:
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	4b29      	ldr	r3, [pc, #164]	@ (800a9d8 <__swsetup_r+0xa8>)
 800a934:	4605      	mov	r5, r0
 800a936:	6818      	ldr	r0, [r3, #0]
 800a938:	460c      	mov	r4, r1
 800a93a:	b118      	cbz	r0, 800a944 <__swsetup_r+0x14>
 800a93c:	6a03      	ldr	r3, [r0, #32]
 800a93e:	b90b      	cbnz	r3, 800a944 <__swsetup_r+0x14>
 800a940:	f7fe fa5c 	bl	8008dfc <__sinit>
 800a944:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a948:	0719      	lsls	r1, r3, #28
 800a94a:	d422      	bmi.n	800a992 <__swsetup_r+0x62>
 800a94c:	06da      	lsls	r2, r3, #27
 800a94e:	d407      	bmi.n	800a960 <__swsetup_r+0x30>
 800a950:	2209      	movs	r2, #9
 800a952:	602a      	str	r2, [r5, #0]
 800a954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a958:	81a3      	strh	r3, [r4, #12]
 800a95a:	f04f 30ff 	mov.w	r0, #4294967295
 800a95e:	e033      	b.n	800a9c8 <__swsetup_r+0x98>
 800a960:	0758      	lsls	r0, r3, #29
 800a962:	d512      	bpl.n	800a98a <__swsetup_r+0x5a>
 800a964:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a966:	b141      	cbz	r1, 800a97a <__swsetup_r+0x4a>
 800a968:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a96c:	4299      	cmp	r1, r3
 800a96e:	d002      	beq.n	800a976 <__swsetup_r+0x46>
 800a970:	4628      	mov	r0, r5
 800a972:	f7ff f937 	bl	8009be4 <_free_r>
 800a976:	2300      	movs	r3, #0
 800a978:	6363      	str	r3, [r4, #52]	@ 0x34
 800a97a:	89a3      	ldrh	r3, [r4, #12]
 800a97c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a980:	81a3      	strh	r3, [r4, #12]
 800a982:	2300      	movs	r3, #0
 800a984:	6063      	str	r3, [r4, #4]
 800a986:	6923      	ldr	r3, [r4, #16]
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	89a3      	ldrh	r3, [r4, #12]
 800a98c:	f043 0308 	orr.w	r3, r3, #8
 800a990:	81a3      	strh	r3, [r4, #12]
 800a992:	6923      	ldr	r3, [r4, #16]
 800a994:	b94b      	cbnz	r3, 800a9aa <__swsetup_r+0x7a>
 800a996:	89a3      	ldrh	r3, [r4, #12]
 800a998:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a99c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9a0:	d003      	beq.n	800a9aa <__swsetup_r+0x7a>
 800a9a2:	4621      	mov	r1, r4
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	f000 f8c1 	bl	800ab2c <__smakebuf_r>
 800a9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ae:	f013 0201 	ands.w	r2, r3, #1
 800a9b2:	d00a      	beq.n	800a9ca <__swsetup_r+0x9a>
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	60a2      	str	r2, [r4, #8]
 800a9b8:	6962      	ldr	r2, [r4, #20]
 800a9ba:	4252      	negs	r2, r2
 800a9bc:	61a2      	str	r2, [r4, #24]
 800a9be:	6922      	ldr	r2, [r4, #16]
 800a9c0:	b942      	cbnz	r2, 800a9d4 <__swsetup_r+0xa4>
 800a9c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a9c6:	d1c5      	bne.n	800a954 <__swsetup_r+0x24>
 800a9c8:	bd38      	pop	{r3, r4, r5, pc}
 800a9ca:	0799      	lsls	r1, r3, #30
 800a9cc:	bf58      	it	pl
 800a9ce:	6962      	ldrpl	r2, [r4, #20]
 800a9d0:	60a2      	str	r2, [r4, #8]
 800a9d2:	e7f4      	b.n	800a9be <__swsetup_r+0x8e>
 800a9d4:	2000      	movs	r0, #0
 800a9d6:	e7f7      	b.n	800a9c8 <__swsetup_r+0x98>
 800a9d8:	24000028 	.word	0x24000028

0800a9dc <_sbrk_r>:
 800a9dc:	b538      	push	{r3, r4, r5, lr}
 800a9de:	4d06      	ldr	r5, [pc, #24]	@ (800a9f8 <_sbrk_r+0x1c>)
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	4604      	mov	r4, r0
 800a9e4:	4608      	mov	r0, r1
 800a9e6:	602b      	str	r3, [r5, #0]
 800a9e8:	f7f6 fb14 	bl	8001014 <_sbrk>
 800a9ec:	1c43      	adds	r3, r0, #1
 800a9ee:	d102      	bne.n	800a9f6 <_sbrk_r+0x1a>
 800a9f0:	682b      	ldr	r3, [r5, #0]
 800a9f2:	b103      	cbz	r3, 800a9f6 <_sbrk_r+0x1a>
 800a9f4:	6023      	str	r3, [r4, #0]
 800a9f6:	bd38      	pop	{r3, r4, r5, pc}
 800a9f8:	24000448 	.word	0x24000448

0800a9fc <memcpy>:
 800a9fc:	440a      	add	r2, r1
 800a9fe:	4291      	cmp	r1, r2
 800aa00:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa04:	d100      	bne.n	800aa08 <memcpy+0xc>
 800aa06:	4770      	bx	lr
 800aa08:	b510      	push	{r4, lr}
 800aa0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa12:	4291      	cmp	r1, r2
 800aa14:	d1f9      	bne.n	800aa0a <memcpy+0xe>
 800aa16:	bd10      	pop	{r4, pc}

0800aa18 <__assert_func>:
 800aa18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa1a:	4614      	mov	r4, r2
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	4b09      	ldr	r3, [pc, #36]	@ (800aa44 <__assert_func+0x2c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	4605      	mov	r5, r0
 800aa24:	68d8      	ldr	r0, [r3, #12]
 800aa26:	b14c      	cbz	r4, 800aa3c <__assert_func+0x24>
 800aa28:	4b07      	ldr	r3, [pc, #28]	@ (800aa48 <__assert_func+0x30>)
 800aa2a:	9100      	str	r1, [sp, #0]
 800aa2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa30:	4906      	ldr	r1, [pc, #24]	@ (800aa4c <__assert_func+0x34>)
 800aa32:	462b      	mov	r3, r5
 800aa34:	f000 f842 	bl	800aabc <fiprintf>
 800aa38:	f000 f8d6 	bl	800abe8 <abort>
 800aa3c:	4b04      	ldr	r3, [pc, #16]	@ (800aa50 <__assert_func+0x38>)
 800aa3e:	461c      	mov	r4, r3
 800aa40:	e7f3      	b.n	800aa2a <__assert_func+0x12>
 800aa42:	bf00      	nop
 800aa44:	24000028 	.word	0x24000028
 800aa48:	0800ae21 	.word	0x0800ae21
 800aa4c:	0800ae2e 	.word	0x0800ae2e
 800aa50:	0800ae5c 	.word	0x0800ae5c

0800aa54 <_calloc_r>:
 800aa54:	b570      	push	{r4, r5, r6, lr}
 800aa56:	fba1 5402 	umull	r5, r4, r1, r2
 800aa5a:	b934      	cbnz	r4, 800aa6a <_calloc_r+0x16>
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	f7ff f935 	bl	8009ccc <_malloc_r>
 800aa62:	4606      	mov	r6, r0
 800aa64:	b928      	cbnz	r0, 800aa72 <_calloc_r+0x1e>
 800aa66:	4630      	mov	r0, r6
 800aa68:	bd70      	pop	{r4, r5, r6, pc}
 800aa6a:	220c      	movs	r2, #12
 800aa6c:	6002      	str	r2, [r0, #0]
 800aa6e:	2600      	movs	r6, #0
 800aa70:	e7f9      	b.n	800aa66 <_calloc_r+0x12>
 800aa72:	462a      	mov	r2, r5
 800aa74:	4621      	mov	r1, r4
 800aa76:	f7fe fa4c 	bl	8008f12 <memset>
 800aa7a:	e7f4      	b.n	800aa66 <_calloc_r+0x12>

0800aa7c <__ascii_mbtowc>:
 800aa7c:	b082      	sub	sp, #8
 800aa7e:	b901      	cbnz	r1, 800aa82 <__ascii_mbtowc+0x6>
 800aa80:	a901      	add	r1, sp, #4
 800aa82:	b142      	cbz	r2, 800aa96 <__ascii_mbtowc+0x1a>
 800aa84:	b14b      	cbz	r3, 800aa9a <__ascii_mbtowc+0x1e>
 800aa86:	7813      	ldrb	r3, [r2, #0]
 800aa88:	600b      	str	r3, [r1, #0]
 800aa8a:	7812      	ldrb	r2, [r2, #0]
 800aa8c:	1e10      	subs	r0, r2, #0
 800aa8e:	bf18      	it	ne
 800aa90:	2001      	movne	r0, #1
 800aa92:	b002      	add	sp, #8
 800aa94:	4770      	bx	lr
 800aa96:	4610      	mov	r0, r2
 800aa98:	e7fb      	b.n	800aa92 <__ascii_mbtowc+0x16>
 800aa9a:	f06f 0001 	mvn.w	r0, #1
 800aa9e:	e7f8      	b.n	800aa92 <__ascii_mbtowc+0x16>

0800aaa0 <__ascii_wctomb>:
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	4608      	mov	r0, r1
 800aaa4:	b141      	cbz	r1, 800aab8 <__ascii_wctomb+0x18>
 800aaa6:	2aff      	cmp	r2, #255	@ 0xff
 800aaa8:	d904      	bls.n	800aab4 <__ascii_wctomb+0x14>
 800aaaa:	228a      	movs	r2, #138	@ 0x8a
 800aaac:	601a      	str	r2, [r3, #0]
 800aaae:	f04f 30ff 	mov.w	r0, #4294967295
 800aab2:	4770      	bx	lr
 800aab4:	700a      	strb	r2, [r1, #0]
 800aab6:	2001      	movs	r0, #1
 800aab8:	4770      	bx	lr
	...

0800aabc <fiprintf>:
 800aabc:	b40e      	push	{r1, r2, r3}
 800aabe:	b503      	push	{r0, r1, lr}
 800aac0:	4601      	mov	r1, r0
 800aac2:	ab03      	add	r3, sp, #12
 800aac4:	4805      	ldr	r0, [pc, #20]	@ (800aadc <fiprintf+0x20>)
 800aac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaca:	6800      	ldr	r0, [r0, #0]
 800aacc:	9301      	str	r3, [sp, #4]
 800aace:	f7ff fd2d 	bl	800a52c <_vfiprintf_r>
 800aad2:	b002      	add	sp, #8
 800aad4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aad8:	b003      	add	sp, #12
 800aada:	4770      	bx	lr
 800aadc:	24000028 	.word	0x24000028

0800aae0 <__swhatbuf_r>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	460c      	mov	r4, r1
 800aae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aae8:	2900      	cmp	r1, #0
 800aaea:	b096      	sub	sp, #88	@ 0x58
 800aaec:	4615      	mov	r5, r2
 800aaee:	461e      	mov	r6, r3
 800aaf0:	da0d      	bge.n	800ab0e <__swhatbuf_r+0x2e>
 800aaf2:	89a3      	ldrh	r3, [r4, #12]
 800aaf4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aaf8:	f04f 0100 	mov.w	r1, #0
 800aafc:	bf14      	ite	ne
 800aafe:	2340      	movne	r3, #64	@ 0x40
 800ab00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab04:	2000      	movs	r0, #0
 800ab06:	6031      	str	r1, [r6, #0]
 800ab08:	602b      	str	r3, [r5, #0]
 800ab0a:	b016      	add	sp, #88	@ 0x58
 800ab0c:	bd70      	pop	{r4, r5, r6, pc}
 800ab0e:	466a      	mov	r2, sp
 800ab10:	f000 f848 	bl	800aba4 <_fstat_r>
 800ab14:	2800      	cmp	r0, #0
 800ab16:	dbec      	blt.n	800aaf2 <__swhatbuf_r+0x12>
 800ab18:	9901      	ldr	r1, [sp, #4]
 800ab1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab22:	4259      	negs	r1, r3
 800ab24:	4159      	adcs	r1, r3
 800ab26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab2a:	e7eb      	b.n	800ab04 <__swhatbuf_r+0x24>

0800ab2c <__smakebuf_r>:
 800ab2c:	898b      	ldrh	r3, [r1, #12]
 800ab2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab30:	079d      	lsls	r5, r3, #30
 800ab32:	4606      	mov	r6, r0
 800ab34:	460c      	mov	r4, r1
 800ab36:	d507      	bpl.n	800ab48 <__smakebuf_r+0x1c>
 800ab38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab3c:	6023      	str	r3, [r4, #0]
 800ab3e:	6123      	str	r3, [r4, #16]
 800ab40:	2301      	movs	r3, #1
 800ab42:	6163      	str	r3, [r4, #20]
 800ab44:	b003      	add	sp, #12
 800ab46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab48:	ab01      	add	r3, sp, #4
 800ab4a:	466a      	mov	r2, sp
 800ab4c:	f7ff ffc8 	bl	800aae0 <__swhatbuf_r>
 800ab50:	9f00      	ldr	r7, [sp, #0]
 800ab52:	4605      	mov	r5, r0
 800ab54:	4639      	mov	r1, r7
 800ab56:	4630      	mov	r0, r6
 800ab58:	f7ff f8b8 	bl	8009ccc <_malloc_r>
 800ab5c:	b948      	cbnz	r0, 800ab72 <__smakebuf_r+0x46>
 800ab5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab62:	059a      	lsls	r2, r3, #22
 800ab64:	d4ee      	bmi.n	800ab44 <__smakebuf_r+0x18>
 800ab66:	f023 0303 	bic.w	r3, r3, #3
 800ab6a:	f043 0302 	orr.w	r3, r3, #2
 800ab6e:	81a3      	strh	r3, [r4, #12]
 800ab70:	e7e2      	b.n	800ab38 <__smakebuf_r+0xc>
 800ab72:	89a3      	ldrh	r3, [r4, #12]
 800ab74:	6020      	str	r0, [r4, #0]
 800ab76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab7a:	81a3      	strh	r3, [r4, #12]
 800ab7c:	9b01      	ldr	r3, [sp, #4]
 800ab7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab82:	b15b      	cbz	r3, 800ab9c <__smakebuf_r+0x70>
 800ab84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab88:	4630      	mov	r0, r6
 800ab8a:	f000 f81d 	bl	800abc8 <_isatty_r>
 800ab8e:	b128      	cbz	r0, 800ab9c <__smakebuf_r+0x70>
 800ab90:	89a3      	ldrh	r3, [r4, #12]
 800ab92:	f023 0303 	bic.w	r3, r3, #3
 800ab96:	f043 0301 	orr.w	r3, r3, #1
 800ab9a:	81a3      	strh	r3, [r4, #12]
 800ab9c:	89a3      	ldrh	r3, [r4, #12]
 800ab9e:	431d      	orrs	r5, r3
 800aba0:	81a5      	strh	r5, [r4, #12]
 800aba2:	e7cf      	b.n	800ab44 <__smakebuf_r+0x18>

0800aba4 <_fstat_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4d07      	ldr	r5, [pc, #28]	@ (800abc4 <_fstat_r+0x20>)
 800aba8:	2300      	movs	r3, #0
 800abaa:	4604      	mov	r4, r0
 800abac:	4608      	mov	r0, r1
 800abae:	4611      	mov	r1, r2
 800abb0:	602b      	str	r3, [r5, #0]
 800abb2:	f7f6 fa06 	bl	8000fc2 <_fstat>
 800abb6:	1c43      	adds	r3, r0, #1
 800abb8:	d102      	bne.n	800abc0 <_fstat_r+0x1c>
 800abba:	682b      	ldr	r3, [r5, #0]
 800abbc:	b103      	cbz	r3, 800abc0 <_fstat_r+0x1c>
 800abbe:	6023      	str	r3, [r4, #0]
 800abc0:	bd38      	pop	{r3, r4, r5, pc}
 800abc2:	bf00      	nop
 800abc4:	24000448 	.word	0x24000448

0800abc8 <_isatty_r>:
 800abc8:	b538      	push	{r3, r4, r5, lr}
 800abca:	4d06      	ldr	r5, [pc, #24]	@ (800abe4 <_isatty_r+0x1c>)
 800abcc:	2300      	movs	r3, #0
 800abce:	4604      	mov	r4, r0
 800abd0:	4608      	mov	r0, r1
 800abd2:	602b      	str	r3, [r5, #0]
 800abd4:	f7f6 fa05 	bl	8000fe2 <_isatty>
 800abd8:	1c43      	adds	r3, r0, #1
 800abda:	d102      	bne.n	800abe2 <_isatty_r+0x1a>
 800abdc:	682b      	ldr	r3, [r5, #0]
 800abde:	b103      	cbz	r3, 800abe2 <_isatty_r+0x1a>
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	bd38      	pop	{r3, r4, r5, pc}
 800abe4:	24000448 	.word	0x24000448

0800abe8 <abort>:
 800abe8:	b508      	push	{r3, lr}
 800abea:	2006      	movs	r0, #6
 800abec:	f000 f82c 	bl	800ac48 <raise>
 800abf0:	2001      	movs	r0, #1
 800abf2:	f7f6 f9b2 	bl	8000f5a <_exit>

0800abf6 <_raise_r>:
 800abf6:	291f      	cmp	r1, #31
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	4605      	mov	r5, r0
 800abfc:	460c      	mov	r4, r1
 800abfe:	d904      	bls.n	800ac0a <_raise_r+0x14>
 800ac00:	2316      	movs	r3, #22
 800ac02:	6003      	str	r3, [r0, #0]
 800ac04:	f04f 30ff 	mov.w	r0, #4294967295
 800ac08:	bd38      	pop	{r3, r4, r5, pc}
 800ac0a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac0c:	b112      	cbz	r2, 800ac14 <_raise_r+0x1e>
 800ac0e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac12:	b94b      	cbnz	r3, 800ac28 <_raise_r+0x32>
 800ac14:	4628      	mov	r0, r5
 800ac16:	f000 f831 	bl	800ac7c <_getpid_r>
 800ac1a:	4622      	mov	r2, r4
 800ac1c:	4601      	mov	r1, r0
 800ac1e:	4628      	mov	r0, r5
 800ac20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac24:	f000 b818 	b.w	800ac58 <_kill_r>
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d00a      	beq.n	800ac42 <_raise_r+0x4c>
 800ac2c:	1c59      	adds	r1, r3, #1
 800ac2e:	d103      	bne.n	800ac38 <_raise_r+0x42>
 800ac30:	2316      	movs	r3, #22
 800ac32:	6003      	str	r3, [r0, #0]
 800ac34:	2001      	movs	r0, #1
 800ac36:	e7e7      	b.n	800ac08 <_raise_r+0x12>
 800ac38:	2100      	movs	r1, #0
 800ac3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac3e:	4620      	mov	r0, r4
 800ac40:	4798      	blx	r3
 800ac42:	2000      	movs	r0, #0
 800ac44:	e7e0      	b.n	800ac08 <_raise_r+0x12>
	...

0800ac48 <raise>:
 800ac48:	4b02      	ldr	r3, [pc, #8]	@ (800ac54 <raise+0xc>)
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	6818      	ldr	r0, [r3, #0]
 800ac4e:	f7ff bfd2 	b.w	800abf6 <_raise_r>
 800ac52:	bf00      	nop
 800ac54:	24000028 	.word	0x24000028

0800ac58 <_kill_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4d07      	ldr	r5, [pc, #28]	@ (800ac78 <_kill_r+0x20>)
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	4604      	mov	r4, r0
 800ac60:	4608      	mov	r0, r1
 800ac62:	4611      	mov	r1, r2
 800ac64:	602b      	str	r3, [r5, #0]
 800ac66:	f7f6 f968 	bl	8000f3a <_kill>
 800ac6a:	1c43      	adds	r3, r0, #1
 800ac6c:	d102      	bne.n	800ac74 <_kill_r+0x1c>
 800ac6e:	682b      	ldr	r3, [r5, #0]
 800ac70:	b103      	cbz	r3, 800ac74 <_kill_r+0x1c>
 800ac72:	6023      	str	r3, [r4, #0]
 800ac74:	bd38      	pop	{r3, r4, r5, pc}
 800ac76:	bf00      	nop
 800ac78:	24000448 	.word	0x24000448

0800ac7c <_getpid_r>:
 800ac7c:	f7f6 b955 	b.w	8000f2a <_getpid>

0800ac80 <_init>:
 800ac80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac82:	bf00      	nop
 800ac84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac86:	bc08      	pop	{r3}
 800ac88:	469e      	mov	lr, r3
 800ac8a:	4770      	bx	lr

0800ac8c <_fini>:
 800ac8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac8e:	bf00      	nop
 800ac90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac92:	bc08      	pop	{r3}
 800ac94:	469e      	mov	lr, r3
 800ac96:	4770      	bx	lr
