# Design-and-test-a-simple-singe-cycle-RISC-processor-
 Objectives:
1. Using the Logisim simulator.
2. Designing and testing a simple pipelined RISC processor.

Only the single cycle design is provided (d-MIPS_PROCCESOR.circ).
