INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sources_1/new/8_bit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_2_x_2
INFO: [VRFC 10-311] analyzing module vedic_4_x_4
INFO: [VRFC 10-311] analyzing module vedic_8X8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
