<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - SRC/YYosys.cpp</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">SRC</a> - YYosys.cpp<span style="font-size: 80%;"> (source / <a href="YYosys.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">50</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 13:49:35</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /**</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright (c) 2021 Seyed Alireza Damghani (sdamghann@gmail.com)</a>
<a name="3"><span class="lineNum">       3 </span>            :  * </a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person</a>
<a name="5"><span class="lineNum">       5 </span>            :  * obtaining a copy of this software and associated documentation</a>
<a name="6"><span class="lineNum">       6 </span>            :  * files (the &quot;Software&quot;), to deal in the Software without</a>
<a name="7"><span class="lineNum">       7 </span>            :  * restriction, including without limitation the rights to use,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="9"><span class="lineNum">       9 </span>            :  * copies of the Software, and to permit persons to whom the</a>
<a name="10"><span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following</a>
<a name="11"><span class="lineNum">      11 </span>            :  * conditions:</a>
<a name="12"><span class="lineNum">      12 </span>            :  *</a>
<a name="13"><span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be</a>
<a name="14"><span class="lineNum">      14 </span>            :  * included in all copies or substantial portions of the Software.</a>
<a name="15"><span class="lineNum">      15 </span>            :  *</a>
<a name="16"><span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</a>
<a name="17"><span class="lineNum">      17 </span>            :  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</a>
<a name="19"><span class="lineNum">      19 </span>            :  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</a>
<a name="20"><span class="lineNum">      20 </span>            :  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</a>
<a name="21"><span class="lineNum">      21 </span>            :  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</a>
<a name="22"><span class="lineNum">      22 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="23"><span class="lineNum">      23 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="24"><span class="lineNum">      24 </span>            :  *</a>
<a name="25"><span class="lineNum">      25 </span>            :  * @file This file includes the definition of the basic structure used</a>
<a name="26"><span class="lineNum">      26 </span>            :  * in Odin-II to run Yosys API. Technically, this class utilizes Yosys</a>
<a name="27"><span class="lineNum">      27 </span>            :  * as a separate synthesizer to generate a coarse-grain netlist. In the</a>
<a name="28"><span class="lineNum">      28 </span>            :  * end, the Yosys generated netlist is technology mapped to the target</a>
<a name="29"><span class="lineNum">      29 </span>            :  * device using Odin-II partial mapper. It is worth noting that users</a>
<a name="30"><span class="lineNum">      30 </span>            :  * can also separately run Yosys to performs coarse-grain synthesis using</a>
<a name="31"><span class="lineNum">      31 </span>            :  * the $ODIN_II_ROOT/regression_test/tool/run_yosys.sh script. This script</a>
<a name="32"><span class="lineNum">      32 </span>            :  * generates a coarse-grain netlist; then, they can pass the BLIF file to</a>
<a name="33"><span class="lineNum">      33 </span>            :  * Odin-II with --coarsen flag for performing techmap. Yosys log file is </a>
<a name="34"><span class="lineNum">      34 </span>            :  * located in the same place where the Odin-II output BLIF is. To see</a>
<a name="35"><span class="lineNum">      35 </span>            :  * Yosys logs in the standard output stream you can provide Odin-II with </a>
<a name="36"><span class="lineNum">      36 </span>            :  * --show_yosys_log flag.</a>
<a name="37"><span class="lineNum">      37 </span>            :  */</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : #include &lt;cstdlib&gt;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &lt;fstream&gt;    // ostream</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &lt;unistd.h&gt;   // fork</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &lt;sys/wait.h&gt; // wait</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;YYosys.hpp&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;Verilog.hpp&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;config_t.h&quot;    // configuration</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;odin_util.h&quot;   // get_directory</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;odin_error.h&quot;  // error_message</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;hard_blocks.h&quot; // hard_block_names</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : #ifdef ODIN_USE_YOSYS</a>
<a name="52"><span class="lineNum">      52 </span>            : #    include &quot;kernel/yosys.h&quot; // Yosys</a>
<a name="53"><span class="lineNum">      53 </span>            : USING_YOSYS_NAMESPACE</a>
<a name="54"><span class="lineNum">      54 </span>            : #    define YOSYS_ELABORATION_ERROR                        \</a>
<a name="55"><span class="lineNum">      55 </span>            :         &quot;\n\tERROR: Yosys failed to perform elaboration, &quot; \</a>
<a name="56"><span class="lineNum">      56 </span>            :         &quot;Please look at the log file for the failure cause or pass \'--show_yosys_log\' to Odin-II to see the logs.\n&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : #    define YOSYS_FORK_ERROR \</a>
<a name="58"><span class="lineNum">      58 </span>            :         &quot;\n\tERROR: Yosys child process failed to be created\n&quot;</a>
<a name="59"><span class="lineNum">      59 </span>            : #else</a>
<a name="60"><span class="lineNum">      60 </span>            : #    define YOSYS_INSTALLATION_ERROR                                    \</a>
<a name="61"><span class="lineNum">      61 </span>            :         &quot;ERROR: It seems Yosys is not installed in the VTR repository.&quot; \</a>
<a name="62"><span class="lineNum">      62 </span>            :         &quot; Please compile the VTR with (&quot; ODIN_USE_YOSYS_STR &quot;) flag.\n&quot;</a>
<a name="63"><span class="lineNum">      63 </span>            : #endif</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : /**</a>
<a name="66"><span class="lineNum">      66 </span>            :  * @brief Construct the Yosys object</a>
<a name="67"><span class="lineNum">      67 </span>            :  * required by compiler</a>
<a name="68"><span class="lineNum">      68 </span>            :  */</a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 : YYosys::YYosys() {</span></a>
<a name="70"><span class="lineNum">      70 </span>            : /* check if Yosys is installed in VTR */</a>
<a name="71"><span class="lineNum">      71 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="73"><span class="lineNum">      73 </span>            : #else</a>
<a name="74"><span class="lineNum">      74 </span>            :     /* set Yosys+Odin default variables */</a>
<a name="75"><span class="lineNum">      75 </span>            :     this-&gt;set_default_variables();</a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            :     /* create Yosys child process */</a>
<a name="78"><span class="lineNum">      78 </span>            :     if ((this-&gt;yosys_pid = fork()) &lt; 0)</a>
<a name="79"><span class="lineNum">      79 </span>            :         error_message(UTIL, unknown_location, &quot;%s&quot;, YOSYS_FORK_ERROR);</a>
<a name="80"><span class="lineNum">      80 </span>            :     else {</a>
<a name="81"><span class="lineNum">      81 </span>            :         /* set up VTR_ROOT path environment variable */</a>
<a name="82"><span class="lineNum">      82 </span>            :         set_env(&quot;VTR_ROOT&quot;, std::string(global_args.program_root + &quot;/..&quot;).c_str(), 1);</a>
<a name="83"><span class="lineNum">      83 </span>            :     }</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : #endif</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 : }</span></a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            : /**</a>
<a name="89"><span class="lineNum">      89 </span>            :  * @brief Destruct the Yosys object</a>
<a name="90"><span class="lineNum">      90 </span>            :  * to avoid memory leakage</a>
<a name="91"><span class="lineNum">      91 </span>            :  */</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 : YYosys::~YYosys() {</span></a>
<a name="93"><span class="lineNum">      93 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="95"><span class="lineNum">      95 </span>            : #else</a>
<a name="96"><span class="lineNum">      96 </span>            :     /* execute only in child process */</a>
<a name="97"><span class="lineNum">      97 </span>            :     if (this-&gt;yosys_pid == 0) {</a>
<a name="98"><span class="lineNum">      98 </span>            :         /* exit from Yosys executable */</a>
<a name="99"><span class="lineNum">      99 </span>            :         yosys_shutdown();</a>
<a name="100"><span class="lineNum">     100 </span>            :         // CLEAN UP</a>
<a name="101"><span class="lineNum">     101 </span>            :         std::ofstream* ptr = NULL;</a>
<a name="102"><span class="lineNum">     102 </span>            :         if (!configuration.show_yosys_log &amp;&amp; (ptr = dynamic_cast&lt;std::ofstream*&gt;(yosys_log_stream))) {</a>
<a name="103"><span class="lineNum">     103 </span>            :             ptr-&gt;close();</a>
<a name="104"><span class="lineNum">     104 </span>            :             delete ptr;</a>
<a name="105"><span class="lineNum">     105 </span>            :         }</a>
<a name="106"><span class="lineNum">     106 </span>            :     }</a>
<a name="107"><span class="lineNum">     107 </span>            : #endif</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 : }</span></a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : /**</a>
<a name="111"><span class="lineNum">     111 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="112"><span class="lineNum">     112 </span>            :  * (function: perform_elaboration)</a>
<a name="113"><span class="lineNum">     113 </span>            :  * </a>
<a name="114"><span class="lineNum">     114 </span>            :  * @brief Call Yosys elaboration and set Odin-II input BLIF file</a>
<a name="115"><span class="lineNum">     115 </span>            :  * to the Yosys output BLIF</a>
<a name="116"><span class="lineNum">     116 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 : void YYosys::perform_elaboration() {</span></a>
<a name="118"><span class="lineNum">     118 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="120"><span class="lineNum">     120 </span>            : #else</a>
<a name="121"><span class="lineNum">     121 </span>            :     /* elaborator type validation */</a>
<a name="122"><span class="lineNum">     122 </span>            :     oassert(configuration.elaborator_type == elaborator_e::_YOSYS);</a>
<a name="123"><span class="lineNum">     123 </span>            :     /* execute only in child process */</a>
<a name="124"><span class="lineNum">     124 </span>            :     if (this-&gt;yosys_pid == 0) {</a>
<a name="125"><span class="lineNum">     125 </span>            :         /* initalize Yosys */</a>
<a name="126"><span class="lineNum">     126 </span>            :         this-&gt;init_yosys();</a>
<a name="127"><span class="lineNum">     127 </span>            :         /* generate and load DSP declarations */</a>
<a name="128"><span class="lineNum">     128 </span>            :         this-&gt;load_target_dsp_blocks();</a>
<a name="129"><span class="lineNum">     129 </span>            :         /* perform elaboration using Yosys API */</a>
<a name="130"><span class="lineNum">     130 </span>            :         this-&gt;elaborate();</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :         /* exit successfully */</a>
<a name="133"><span class="lineNum">     133 </span>            :         _exit(EXIT_SUCCESS);</a>
<a name="134"><span class="lineNum">     134 </span>            :     }</a>
<a name="135"><span class="lineNum">     135 </span>            :     /* parent process, i.e., Odin-II */</a>
<a name="136"><span class="lineNum">     136 </span>            :     else {</a>
<a name="137"><span class="lineNum">     137 </span>            :         /* wait for the Yosys child process */</a>
<a name="138"><span class="lineNum">     138 </span>            :         auto yosys_status = -1; // the status of the Yosys fork</a>
<a name="139"><span class="lineNum">     139 </span>            :         waitpid(0, &amp;yosys_status, 0);</a>
<a name="140"><span class="lineNum">     140 </span>            :         int yosys_exit_status = WEXITSTATUS(yosys_status);</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :         if (yosys_exit_status != 0) {</a>
<a name="143"><span class="lineNum">     143 </span>            :             error_message(PARSER, unknown_location, &quot;%s&quot;, YOSYS_ELABORATION_ERROR);</a>
<a name="144"><span class="lineNum">     144 </span>            :         }</a>
<a name="145"><span class="lineNum">     145 </span>            :         /* Yosys successfully generated coarse-grain BLIF file */</a>
<a name="146"><span class="lineNum">     146 </span>            :         this-&gt;re_initialize_odin_globals();</a>
<a name="147"><span class="lineNum">     147 </span>            :     }</a>
<a name="148"><span class="lineNum">     148 </span>            : #endif</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 : }</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : /**</a>
<a name="152"><span class="lineNum">     152 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="153"><span class="lineNum">     153 </span>            :  * (function: load_target_dsp_blocks)</a>
<a name="154"><span class="lineNum">     154 </span>            :  * </a>
<a name="155"><span class="lineNum">     155 </span>            :  * @brief this routine generates a Verilog file, including the </a>
<a name="156"><span class="lineNum">     156 </span>            :  * declaration of all DSP blocks available in the targer architecture.</a>
<a name="157"><span class="lineNum">     157 </span>            :  * Then, the Verilog fle is read by Yosys to make it aware of them</a>
<a name="158"><span class="lineNum">     158 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 : void YYosys::load_target_dsp_blocks() {</span></a>
<a name="160"><span class="lineNum">     160 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="162"><span class="lineNum">     162 </span>            : #else</a>
<a name="163"><span class="lineNum">     163 </span>            :     Verilog::Writer vw = Verilog::Writer();</a>
<a name="164"><span class="lineNum">     164 </span>            :     vw._create_file(configuration.dsp_verilog.c_str());</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :     t_model* hb = Arch.models;</a>
<a name="167"><span class="lineNum">     167 </span>            :     while (hb) {</a>
<a name="168"><span class="lineNum">     168 </span>            :         // declare hardblocks in a verilog file</a>
<a name="169"><span class="lineNum">     169 </span>            :         if (strcmp(hb-&gt;name, SINGLE_PORT_RAM_string) &amp;&amp; strcmp(hb-&gt;name, DUAL_PORT_RAM_string) &amp;&amp; strcmp(hb-&gt;name, &quot;multiply&quot;) &amp;&amp; strcmp(hb-&gt;name, &quot;adder&quot;))</a>
<a name="170"><span class="lineNum">     170 </span>            :             vw.declare_blackbox(hb-&gt;name);</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :         hb = hb-&gt;next;</a>
<a name="173"><span class="lineNum">     173 </span>            :     }</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :     vw._write(NULL);</a>
<a name="176"><span class="lineNum">     176 </span>            :     run_pass(std::string(&quot;read_verilog -nomem2reg &quot; + configuration.dsp_verilog));</a>
<a name="177"><span class="lineNum">     177 </span>            : #endif</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : /**</a>
<a name="181"><span class="lineNum">     181 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="182"><span class="lineNum">     182 </span>            :  * (function: init_yosys)</a>
<a name="183"><span class="lineNum">     183 </span>            :  * </a>
<a name="184"><span class="lineNum">     184 </span>            :  * @brief Initialize Yosys</a>
<a name="185"><span class="lineNum">     185 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 : void YYosys::init_yosys() {</span></a>
<a name="187"><span class="lineNum">     187 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="189"><span class="lineNum">     189 </span>            : #else</a>
<a name="190"><span class="lineNum">     190 </span>            :     /* must only be performed in the Yosys child process */</a>
<a name="191"><span class="lineNum">     191 </span>            :     oassert(this-&gt;yosys_pid == 0);</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :     /* specify the yosys logs output stream */</a>
<a name="194"><span class="lineNum">     194 </span>            :     yosys_log_stream = (configuration.show_yosys_log) ? &amp;std::cout : new std::ofstream(this-&gt;log_file);</a>
<a name="195"><span class="lineNum">     195 </span>            :     log_streams.push_back(yosys_log_stream);</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :     yosys_setup();</a>
<a name="198"><span class="lineNum">     198 </span>            :     yosys_banner();</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :     /* Read VTR baseline library first */</a>
<a name="201"><span class="lineNum">     201 </span>            :     run_pass(std::string(&quot;read_verilog -nomem2reg &quot; + this-&gt;vtr_primitives_file));</a>
<a name="202"><span class="lineNum">     202 </span>            :     run_pass(std::string(&quot;setattr -mod -set keep_hierarchy 1 &quot; + std::string(SINGLE_PORT_RAM_string)));</a>
<a name="203"><span class="lineNum">     203 </span>            :     run_pass(std::string(&quot;setattr -mod -set keep_hierarchy 1 &quot; + std::string(DUAL_PORT_RAM_string)));</a>
<a name="204"><span class="lineNum">     204 </span>            : #endif</a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 : }</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            : /**</a>
<a name="208"><span class="lineNum">     208 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="209"><span class="lineNum">     209 </span>            :  * (function: set_default_variables)</a>
<a name="210"><span class="lineNum">     210 </span>            :  * </a>
<a name="211"><span class="lineNum">     211 </span>            :  * @brief set Yosys+Odin default variables</a>
<a name="212"><span class="lineNum">     212 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 : void YYosys::set_default_variables() {</span></a>
<a name="214"><span class="lineNum">     214 </span>            :     /* init Yosys+Odin varibles */</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :     this-&gt;vtr_primitives_file = std::string(global_args.program_root + &quot;/../vtr_flow/primitives.v&quot;);</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :     this-&gt;odin_techlib = std::string(global_args.program_root + &quot;/techlib&quot;);</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :     /* Verilog input files */</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :     this-&gt;verilog_circuits = configuration.list_of_file_names;</span></a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            :     /* Yosys output BLIF file */</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :     std::string path_prefix = (global_args.output_file.provenance() == argparse::Provenance::SPECIFIED)</span></a>
<a name="223"><span class="lineNum">     223 </span>            :                                   ? get_directory(global_args.output_file.value())</a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :                                   : global_args.current_path;</span></a>
<a name="225"><span class="lineNum">     225 </span>            :     /* handle unwanted root access */</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :     if (path_prefix == &quot;&quot;)</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         path_prefix = global_args.current_path;</span></a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :     this-&gt;log_file = std::string(path_prefix + &quot;/&quot; + &quot;elaboration.yosys.log&quot;);</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :     this-&gt;coarse_grain_blif = std::string(path_prefix + &quot;/&quot; + &quot;coarsen_netlist.yosys.blif&quot;);</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 : }</span></a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            : /**</a>
<a name="234"><span class="lineNum">     234 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="235"><span class="lineNum">     235 </span>            :  * (function: execute)</a>
<a name="236"><span class="lineNum">     236 </span>            :  * </a>
<a name="237"><span class="lineNum">     237 </span>            :  * @brief Executing Yosys using its API</a>
<a name="238"><span class="lineNum">     238 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 : void YYosys::execute() {</span></a>
<a name="240"><span class="lineNum">     240 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="242"><span class="lineNum">     242 </span>            : #else</a>
<a name="243"><span class="lineNum">     243 </span>            :     /* must only be performed in the Yosys child process */</a>
<a name="244"><span class="lineNum">     244 </span>            :     oassert(this-&gt;yosys_pid == 0);</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            :     if (configuration.tcl_file != &quot;&quot;) {</a>
<a name="247"><span class="lineNum">     247 </span>            :         // run the tcl file by yosys</a>
<a name="248"><span class="lineNum">     248 </span>            :         run_pass(std::string(&quot;tcl &quot; + configuration.tcl_file));</a>
<a name="249"><span class="lineNum">     249 </span>            :     } else {</a>
<a name="250"><span class="lineNum">     250 </span>            :         // Read the hardware decription Verilog circuits</a>
<a name="251"><span class="lineNum">     251 </span>            :         // FOR loop enables include feature for Yosys+Odin (multiple Verilog input files)</a>
<a name="252"><span class="lineNum">     252 </span>            :         for (auto verilog_circuit : this-&gt;verilog_circuits)</a>
<a name="253"><span class="lineNum">     253 </span>            :             run_pass(std::string(&quot;read_verilog -sv -nolatches &quot; + verilog_circuit));</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :         // Check whether cells match libraries and find top module</a>
<a name="256"><span class="lineNum">     256 </span>            :         if (global_args.top_level_module_name.provenance() == argparse::Provenance::SPECIFIED) {</a>
<a name="257"><span class="lineNum">     257 </span>            :             run_pass(std::string(&quot;hierarchy -check -top &quot; + global_args.top_level_module_name.value() + &quot; -purge_lib&quot;));</a>
<a name="258"><span class="lineNum">     258 </span>            :         } else {</a>
<a name="259"><span class="lineNum">     259 </span>            :             run_pass(std::string(&quot;hierarchy -check -auto-top -purge_lib&quot;));</a>
<a name="260"><span class="lineNum">     260 </span>            :         }</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            :         // Translate processes to netlist components such as MUXs, FFs and latches</a>
<a name="263"><span class="lineNum">     263 </span>            :         run_pass(std::string(&quot;proc; opt;&quot;));</a>
<a name="264"><span class="lineNum">     264 </span>            :         // Extraction and optimization of finite state machines</a>
<a name="265"><span class="lineNum">     265 </span>            :         run_pass(std::string(&quot;fsm; opt;&quot;));</a>
<a name="266"><span class="lineNum">     266 </span>            :         // Collects memories, their port and create multiport memory cells</a>
<a name="267"><span class="lineNum">     267 </span>            :         run_pass(std::string(&quot;memory_collect; memory_dff; opt;&quot;));</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :         // Use a readable name convention</a>
<a name="270"><span class="lineNum">     270 </span>            :         // [NOTE]: the 'autoname' process has a high memory footprint for giant netlists</a>
<a name="271"><span class="lineNum">     271 </span>            :         // we run it after basic optimization passes to reduce the overhead (see issue #2031)</a>
<a name="272"><span class="lineNum">     272 </span>            :         run_pass(std::string(&quot;autoname&quot;));</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :         // Looking for combinatorial loops, wires with multiple drivers and used wires without any driver.</a>
<a name="275"><span class="lineNum">     275 </span>            :         run_pass(std::string(&quot;check&quot;));</a>
<a name="276"><span class="lineNum">     276 </span>            :         // Transform asynchronous dffs to synchronous dffs using techlib files provided by Yosys</a>
<a name="277"><span class="lineNum">     277 </span>            :         run_pass(std::string(&quot;techmap -map &quot; + this-&gt;odin_techlib + &quot;/adff2dff.v&quot;));</a>
<a name="278"><span class="lineNum">     278 </span>            :         run_pass(std::string(&quot;techmap -map &quot; + this-&gt;odin_techlib + &quot;/adffe2dff.v&quot;));</a>
<a name="279"><span class="lineNum">     279 </span>            :         // To resolve Yosys internal indexed part-select circuitries</a>
<a name="280"><span class="lineNum">     280 </span>            :         run_pass(std::string(&quot;techmap */t:$shift */t:$shiftx&quot;));</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :         /**</a>
<a name="283"><span class="lineNum">     283 </span>            :          * convert yosys mem blocks to BRAMs / ROMs</a>
<a name="284"><span class="lineNum">     284 </span>            :          *</a>
<a name="285"><span class="lineNum">     285 </span>            :          * [NOTE] : Yosys complains about expression width more than 24 bits.</a>
<a name="286"><span class="lineNum">     286 </span>            :          * E.g.[63 : 0] memory[18 : 0] == &gt; ERROR : Expression width 33554432 exceeds implementation limit of 16777216 !</a>
<a name="287"><span class="lineNum">     287 </span>            :          * Therfore, Yosys internal memory cells will be handled inside Odin-II as YMEM cell type.</a>
<a name="288"><span class="lineNum">     288 </span>            :          *</a>
<a name="289"><span class="lineNum">     289 </span>            :          * The following commands transform Yosys internal memories into BRAMs/ROMs defined in the Odin-II techlib</a>
<a name="290"><span class="lineNum">     290 </span>            :          * However, due to the above-mentioned reason they are commented.</a>
<a name="291"><span class="lineNum">     291 </span>            :          *  Yosys::run_pass(std::string(&quot;memory_bram -rules &quot;, this-&gt;odin_techlib, &quot;/mem_rules.txt&quot;))</a>
<a name="292"><span class="lineNum">     292 </span>            :          *  Yosys::run_pass(std::string(&quot;techmap -map &quot;, this-&gt;odin_techlib, &quot;/mem_map.v&quot;));</a>
<a name="293"><span class="lineNum">     293 </span>            :          */</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :         // Transform the design into a new one with single top module</a>
<a name="296"><span class="lineNum">     296 </span>            :         run_pass(std::string(&quot;flatten&quot;));</a>
<a name="297"><span class="lineNum">     297 </span>            :         // Transforms PMUXes into trees of regular multiplexers</a>
<a name="298"><span class="lineNum">     298 </span>            :         run_pass(std::string(&quot;pmuxtree&quot;));</a>
<a name="299"><span class="lineNum">     299 </span>            :         // To possibly reduce word sizes by Yosys</a>
<a name="300"><span class="lineNum">     300 </span>            :         run_pass(std::string(&quot;wreduce&quot;));</a>
<a name="301"><span class="lineNum">     301 </span>            :         // &quot;-undirven&quot; to ensure there is no wire without drive</a>
<a name="302"><span class="lineNum">     302 </span>            :         // -noff #potential option to remove all sdffXX and etc. Only dff will remain</a>
<a name="303"><span class="lineNum">     303 </span>            :         // &quot;opt_muxtree&quot; removes dead branches, &quot;opt_expr&quot; performs const folding and</a>
<a name="304"><span class="lineNum">     304 </span>            :         // removes &quot;undef&quot; from mux inputs and replace muxes with buffers and inverters</a>
<a name="305"><span class="lineNum">     305 </span>            :         run_pass(std::string(&quot;opt -undriven -full; opt_muxtree; opt_expr -mux_undef -mux_bool -fine;;;&quot;));</a>
<a name="306"><span class="lineNum">     306 </span>            :         // Use a readable name convention</a>
<a name="307"><span class="lineNum">     307 </span>            :         run_pass(std::string(&quot;autoname&quot;));</a>
<a name="308"><span class="lineNum">     308 </span>            :         // Print statistics</a>
<a name="309"><span class="lineNum">     309 </span>            :         run_pass(std::string(&quot;stat&quot;));</a>
<a name="310"><span class="lineNum">     310 </span>            :     }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : #endif</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 : }</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : /**</a>
<a name="316"><span class="lineNum">     316 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="317"><span class="lineNum">     317 </span>            :  * (function: elaborate)</a>
<a name="318"><span class="lineNum">     318 </span>            :  * </a>
<a name="319"><span class="lineNum">     319 </span>            :  * @brief Perform Yosys elaboration and set the Odin-II input BLIF</a>
<a name="320"><span class="lineNum">     320 </span>            :  * file with the Yosys generated output BLIF file</a>
<a name="321"><span class="lineNum">     321 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 : void YYosys::elaborate() {</span></a>
<a name="323"><span class="lineNum">     323 </span>            :     /* must only be performed in the Yosys child process */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :     oassert(this-&gt;yosys_pid == 0);</span></a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :     /* execute coarse-grain elaboration steps */</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :     this-&gt;execute();</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :     printf(&quot;Successful Elaboration of the design by Yosys\n&quot;);</span></a>
<a name="329"><span class="lineNum">     329 </span>            :     /* ask Yosys to generate the output BLIF file */</a>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :     this-&gt;output_blif();</span></a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :     printf(&quot;\tCoarse-grain netlist is available at: %s\n\n&quot;, this-&gt;coarse_grain_blif.c_str());</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 : }</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            : /**</a>
<a name="335"><span class="lineNum">     335 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="336"><span class="lineNum">     336 </span>            :  * (function: output_blif)</a>
<a name="337"><span class="lineNum">     337 </span>            :  * </a>
<a name="338"><span class="lineNum">     338 </span>            :  * @brief Ask Yosys to generate an output BLIF file in </a>
<a name="339"><span class="lineNum">     339 </span>            :  * the path specified in this-&gt;coarse_grain_blif</a>
<a name="340"><span class="lineNum">     340 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 : void YYosys::output_blif() {</span></a>
<a name="342"><span class="lineNum">     342 </span>            : #ifndef ODIN_USE_YOSYS</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :     error_message(PARSE_ARGS, unknown_location, &quot;%s&quot;, YOSYS_INSTALLATION_ERROR);</span></a>
<a name="344"><span class="lineNum">     344 </span>            : #else</a>
<a name="345"><span class="lineNum">     345 </span>            :     /* must only be performed in the Yosys child process */</a>
<a name="346"><span class="lineNum">     346 </span>            :     oassert(this-&gt;yosys_pid == 0);</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            :     // &quot;-param&quot; is to print non-standard cells parameters</a>
<a name="349"><span class="lineNum">     349 </span>            :     // &quot;-impltf&quot; is to not show the definition of primary netlist ports, i.e., VCC, GND and PAD, in the output.</a>
<a name="350"><span class="lineNum">     350 </span>            :     run_pass(std::string(&quot;write_blif -blackbox -param -impltf &quot; + this-&gt;coarse_grain_blif));</a>
<a name="351"><span class="lineNum">     351 </span>            : #endif</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 : }</span></a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : /**</a>
<a name="355"><span class="lineNum">     355 </span>            :  * ---------------------------------------------------------------------------------------------</a>
<a name="356"><span class="lineNum">     356 </span>            :  * (function: re_initialize_odin_globals)</a>
<a name="357"><span class="lineNum">     357 </span>            :  * </a>
<a name="358"><span class="lineNum">     358 </span>            :  * @brief Modify Odin-II global variables to activate the techmap flow</a>
<a name="359"><span class="lineNum">     359 </span>            :  * -------------------------------------------------------------------------------------------*/</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 : void YYosys::re_initialize_odin_globals() {</span></a>
<a name="361"><span class="lineNum">     361 </span>            :     /* must NOT be performed in the Yosys child process */</a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :     oassert(this-&gt;yosys_pid != 0);</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span>            :     /* set Odin-II globals */</a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :     global_args.coarsen.set(true, argparse::Provenance::SPECIFIED);</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :     global_args.blif_file.set(this-&gt;coarse_grain_blif, argparse::Provenance::SPECIFIED);</span></a>
<a name="367"><span class="lineNum">     367 </span>            :     /* modify Odin-II configurations to run through the techmap flow with a coarse-grain netlist */</a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :     configuration.coarsen = true;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :     coarsen_cleanup = true;</span></a>
<a name="370"><span class="lineNum">     370 </span>            :     /* erase list of inputs to add yosys generated BLIF instead */</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :     configuration.list_of_file_names.erase(</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         configuration.list_of_file_names.begin(), configuration.list_of_file_names.end());</span></a>
<a name="373"><span class="lineNum">     373 </span>            :     /* add Yosys generated BLIF */</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :     configuration.list_of_file_names = {std::string(global_args.blif_file)};</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :     configuration.input_file_type = file_type_e::_BLIF;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
