
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.84

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ cmd_reg[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cmd_reg[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: cmd_addr[24] (input port clocked by core_clock)
Endpoint: addr_reg[10]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.02    0.00    0.00    0.20 v cmd_addr[24] (in)
                                         cmd_addr[24] (net)
                  0.00    0.00    0.20 v _1522_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06    0.26 ^ _1522_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0361_ (net)
                  0.09    0.00    0.26 ^ _1523_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.05    0.04    0.30 v _1523_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0122_ (net)
                  0.05    0.00    0.30 v addr_reg[10]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ addr_reg[10]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.72    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.43 ^ addr_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.20    0.47    0.47 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.20    0.00    0.47 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.12    0.58 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.14    0.00    0.58 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.27    0.86 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.20    0.00    0.86 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.09    0.08    0.93 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.09    0.00    0.93 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.06    0.23    0.44    1.38 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.23    0.00    1.38 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.05    0.22    0.18    1.56 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.22    0.00    1.56 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.17    1.73 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0747_ (net)
                  0.20    0.00    1.73 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.31    2.04 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0748_ (net)
                  0.26    0.00    2.04 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.13    0.29    0.34    2.38 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0864_ (net)
                  0.29    0.00    2.38 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.48    2.86 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0866_ (net)
                  0.26    0.00    2.86 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    2.97 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.13    0.00    2.97 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.23    3.20 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.20 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.09    3.29 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.14    0.00    3.29 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.17    0.12    3.41 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.17    0.00    3.41 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.03    0.50    0.34    3.75 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0229_ (net)
                  0.50    0.00    3.75 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.15    0.06    3.81 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.15    0.00    3.81 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    3.92 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    3.92 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.17    0.09    4.01 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.17    0.00    4.01 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.01   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.11    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    74    0.72    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.29    0.00    0.43 ^ addr_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.20    0.47    0.47 v timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.20    0.00    0.47 v _1255_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.12    0.58 ^ _1255_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0869_ (net)
                  0.14    0.00    0.58 ^ _1750_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.27    0.86 ^ _1750_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0870_ (net)
                  0.20    0.00    0.86 ^ _0888_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.09    0.08    0.93 v _0888_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0479_ (net)
                  0.09    0.00    0.93 v _0890_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     5    0.06    0.23    0.44    1.38 v _0890_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0481_ (net)
                  0.23    0.00    1.38 v _0894_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.05    0.22    0.18    1.56 ^ _0894_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0485_ (net)
                  0.22    0.00    1.56 ^ _1169_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.20    0.17    1.73 v _1169_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0747_ (net)
                  0.20    0.00    1.73 v _1170_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.26    0.31    2.04 v _1170_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0748_ (net)
                  0.26    0.00    2.04 v _1256_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.13    0.29    0.34    2.38 v _1256_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0864_ (net)
                  0.29    0.00    2.38 v _1748_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.48    2.86 ^ _1748_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0866_ (net)
                  0.26    0.00    2.86 ^ _1230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.13    0.11    2.97 v _1230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0790_ (net)
                  0.13    0.00    2.97 v _1248_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.23    3.20 v _1248_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0226_ (net)
                  0.09    0.00    3.20 v _1249_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.09    3.29 ^ _1249_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0227_ (net)
                  0.14    0.00    3.29 ^ _1250_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.17    0.12    3.41 v _1250_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0228_ (net)
                  0.17    0.00    3.41 v _1251_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     2    0.03    0.50    0.34    3.75 ^ _1251_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0229_ (net)
                  0.50    0.00    3.75 ^ _1252_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.15    0.06    3.81 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0230_ (net)
                  0.15    0.00    3.81 v _1253_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.11    3.92 ^ _1253_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0231_ (net)
                  0.12    0.00    3.92 ^ _1254_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.17    0.09    4.01 v _1254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0818_ (net)
                  0.17    0.00    4.01 v timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.01   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -4.01   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.64e-02   0.00e+00   1.50e-07   1.64e-02  81.8%
Combinational          2.91e-03   7.27e-04   2.25e-07   3.64e-03  18.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.93e-02   7.27e-04   3.74e-07   2.00e-02 100.0%
                          96.4%       3.6%       0.0%
