#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 24 13:41:18 2023
# Process ID: 10700
# Current directory: C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16776 C:\Users\lu\Desktop\校赛\CortexM3_Eval_V2\CortexM3_Eval.xpr
# Log file: C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/vivado.log
# Journal file: C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.xpr
INFO: [Project 1-313] Project file moved from 'D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 829.824 ; gain = 211.410
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Global_clk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ILA'
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SOC_TOP_V2' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ILA UUID: 7c6a6fe4-4525-5a57-804f-5689cd836bf4 
Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Global_clk/inst'
Finished Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Global_clk/inst'
Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Global_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.289 ; gain = 549.137
Finished Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Global_clk/inst'
Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA/inst'
Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Finished Parsing XDC File [c:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA/inst'
Parsing XDC File [C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc]
Finished Parsing XDC File [C:/Users/lu/Desktop/校赛/CortexM3_Eval_V2/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1813.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1880.340 ; gain = 796.840
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 15:44:04 2023...
