module shift_left(
	input logic a,
	input logic b,
	output logic y
);		

	assign y = a << b;
	
endmodule