{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754492157754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754492157777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 06 16:55:57 2025 " "Processing started: Wed Aug 06 16:55:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754492157777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492157777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492157777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754492161107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_tb-i2c_tb_RTL " "Found design unit 1: i2c_tb-i2c_tb_RTL" {  } { { "../VHDL/lib_i2c/i2c_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492187951 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_tb " "Found entity 1: i2c_tb" {  } { { "../VHDL/lib_i2c/i2c_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492187951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492187951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_pkg (lib_i2c) " "Found design unit 1: i2c_pkg (lib_i2c)" {  } { { "../VHDL/lib_i2c/i2c_pkg.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492187981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 i2c_pkg-body " "Found design unit 2: i2c_pkg-body" {  } { { "../VHDL/lib_i2c/i2c_pkg.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492187981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492187981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-i2c_master_RTL " "Found design unit 1: i2c_master-i2c_master_RTL" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188008 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492188008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_generator-tb_clock_generator_RTL " "Found design unit 1: tb_clock_generator-tb_clock_generator_RTL" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188040 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_generator " "Found entity 1: tb_clock_generator" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492188040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_buffer_tb-AXI_buffer_tb_RTL " "Found design unit 1: AXI_buffer_tb-AXI_buffer_tb_RTL" {  } { { "../VHDL/lib_buffer/AXI_buffer_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188068 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_buffer_tb " "Found entity 1: AXI_buffer_tb" {  } { { "../VHDL/lib_buffer/AXI_buffer_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492188068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_buffer-AXI_buffer_RTL " "Found design unit 1: AXI_buffer-AXI_buffer_RTL" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188099 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_buffer " "Found entity 1: AXI_buffer" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754492188099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492188099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master " "Elaborating entity \"i2c_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754492188286 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_data_out_valid i2c_master.vhd(30) " "VHDL Signal Declaration warning at i2c_master.vhd(30): used implicit default value for signal \"O_data_out_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754492188327 "|i2c_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_data_out i2c_master.vhd(31) " "VHDL Signal Declaration warning at i2c_master.vhd(31): used implicit default value for signal \"O_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754492188327 "|i2c_master"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out_valid GND " "Pin \"O_data_out_valid\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[0\] GND " "Pin \"O_data_out\[0\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[1\] GND " "Pin \"O_data_out\[1\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[2\] GND " "Pin \"O_data_out\[2\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[3\] GND " "Pin \"O_data_out\[3\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[4\] GND " "Pin \"O_data_out\[4\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[5\] GND " "Pin \"O_data_out\[5\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[6\] GND " "Pin \"O_data_out\[6\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_data_out\[7\] GND " "Pin \"O_data_out\[7\]\" is stuck at GND" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754492189742 "|i2c_master|O_data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754492189742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754492189993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754492190835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754492190835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_data_out_ready " "No output dependent on input pin \"I_data_out_ready\"" {  } { { "../VHDL/lib_i2c/i2c_master.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_master.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754492191011 "|i2c_master|I_data_out_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1754492191011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754492191012 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754492191012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754492191012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754492191012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754492191065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 06 16:56:31 2025 " "Processing ended: Wed Aug 06 16:56:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754492191065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754492191065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754492191065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754492191065 ""}
