[04/28 16:50:34      0s] 
[04/28 16:50:34      0s] Cadence Innovus(TM) Implementation System.
[04/28 16:50:34      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/28 16:50:34      0s] 
[04/28 16:50:34      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[04/28 16:50:34      0s] Options:	
[04/28 16:50:34      0s] Date:		Thu Apr 28 16:50:34 2022
[04/28 16:50:34      0s] Host:		EEX055 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (7cores*14cpus*Common KVM processor 16384KB)
[04/28 16:50:34      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/28 16:50:34      0s] 
[04/28 16:50:34      0s] License:
[04/28 16:50:34      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/28 16:50:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/28 16:50:52     16s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/28 16:50:54     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 16:50:54     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[04/28 16:50:54     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 16:50:54     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[04/28 16:50:54     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[04/28 16:50:54     18s] @(#)CDS: CPE v20.10-p006
[04/28 16:50:54     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 16:50:54     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[04/28 16:50:54     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[04/28 16:50:54     18s] @(#)CDS: RCDB 11.15.0
[04/28 16:50:54     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[04/28 16:50:54     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1514_EEX055_bxieaf_qhuUhU.

[04/28 16:50:54     18s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[04/28 16:50:56     20s] 
[04/28 16:50:56     20s] **INFO:  MMMC transition support version v31-84 
[04/28 16:50:56     20s] 
[04/28 16:50:56     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/28 16:50:56     20s] <CMD> suppressMessage ENCEXT-2799
[04/28 16:50:56     20s] <CMD> win
[04/28 16:51:10     25s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/28 16:51:10     25s] <CMD> set conf_qxconf_file NULL
[04/28 16:51:10     25s] <CMD> set conf_qxlib_file NULL
[04/28 16:51:10     25s] <CMD> set dbgDualViewAwareXTree 1
[04/28 16:51:10     25s] <CMD> set defHierChar /
[04/28 16:51:10     25s] <CMD> set distributed_client_message_echo 1
[04/28 16:51:10     25s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/28 16:51:10     25s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[04/28 16:51:10     25s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/28 16:51:10     25s] <CMD> set init_gnd_net GRND
[04/28 16:51:10     25s] <CMD> set init_io_file scripts/encoder.ioc
[04/28 16:51:10     25s] <CMD> set init_lef_file ../lib/GSCLib_3.0.lef
[04/28 16:51:10     25s] <CMD> set init_pwr_net POWR
[04/28 16:51:10     25s] <CMD> set init_top_cell encoder
[04/28 16:51:10     25s] <CMD> set init_verilog ../syn/results/encoder.mapped.v
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> set latch_time_borrow_mode max_borrow
[04/28 16:51:10     25s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {Real Time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Time} graph_type {!!str bar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} per_snapshot {!!true 1} per_run {!!true 1} title {!!str {CPU Time}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str Time} graph_type {!!str bar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram} type {!!str histogram} title {!!str {Setup TNS (Per Group)}} metric {!!map {metric {!!str timing.setup.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str setup_tns_view_histogram} type {!!str histogram} title {!!str {Setup TNS (Per View)}} metric {!!map {metric {!!str timing.setup.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram} type {!!str histogram} title {!!str {Hold TNS (Per Group)}} metric {!!map {metric {!!str timing.hold.histogram}}} show_label_every {!!int 10}}} {!!map {id {!!str hold_tns_view_histogram} type {!!str histogram} title {!!str {Hold TNS (Per View)}} metric {!!map {metric {!!str timing.hold.histogram.views}}} show_label_every {!!int 10}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {regexp {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}} {!!map {id {!!str clock_drv_halo} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}} {!!map {id {!!str physical_physical_area} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {regexp {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}} {!!map {id {!!str power_internal} type {!!str section} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}} {!!map {id {!!str power_switching} type {!!str section} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}} {!!map {id {!!str power_per_block} type {!!str section} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}} {!!map {id {!!str per_layer_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}} {!!map {id {!!str per_type_drc} type {!!str section} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}} {!!map {id {!!str per_layer_type} type {!!str section} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}} {!!map {id {!!str route_via} type {!!str section} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {regexp {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}} {!!map {id {!!str rblkg} type {!!str section} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} type {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[04/28 16:51:10     25s] <CMD> set pegDefaultResScaleFactor 1
[04/28 16:51:10     25s] <CMD> set pegDetailResScaleFactor 1
[04/28 16:51:10     25s] <CMD> set pegEnableDualViewForTQuantus 1
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/28 16:51:10     25s] <CMD> set spgUnflattenIlmInCheckPlace 2
[04/28 16:51:10     25s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> suppressMessage -silent GLOBAL-100
[04/28 16:51:10     25s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/28 16:51:10     25s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/28 16:51:10     25s] <CMD> get_message -id GLOBAL-100 -suppress
[04/28 16:51:10     25s] <CMD> suppressMessage -silent GLOBAL-100
[04/28 16:51:10     25s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/28 16:51:10     25s] <CMD> set timing_enable_default_delay_arc 1
[04/28 16:51:10     25s] <CMD> set init_verilog_tolerate_port_mismatch 0
[04/28 16:51:10     25s] <CMD> set load_netlist_ignore_undefined_cell 1
[04/28 16:51:12     26s] <CMD> init_design
[04/28 16:51:12     26s] 
[04/28 16:51:12     26s] Loading LEF file ../lib/GSCLib_3.0.lef ...
[04/28 16:51:12     26s] Set DBUPerIGU to M2 pitch 1320.
[04/28 16:51:12     26s] 
[04/28 16:51:12     26s] viaInitial starts at Thu Apr 28 16:51:12 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal1 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal2 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal3 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal4 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal5 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNMetal6 GENERATE.
[04/28 16:51:12     26s] Type 'man IMPPP-557' for more detail.
[04/28 16:51:12     26s] viaInitial ends at Thu Apr 28 16:51:12 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/28 16:51:12     26s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.45min, fe_real=0.63min, fe_mem=769.0M) ***
[04/28 16:51:13     27s] #% Begin Load netlist data ... (date=04/28 16:51:12, mem=575.7M)
[04/28 16:51:13     27s] *** Begin netlist parsing (mem=769.0M) ***
[04/28 16:51:13     27s] Created 0 new cells from 0 timing libraries.
[04/28 16:51:13     27s] Reading netlist ...
[04/28 16:51:13     27s] Backslashed names will retain backslash and a trailing blank character.
[04/28 16:51:13     27s] Reading verilog netlist '../syn/results/encoder.mapped.v'
[04/28 16:51:13     27s] 
[04/28 16:51:13     27s] *** Memory Usage v#1 (Current mem = 770.992M, initial mem = 268.238M) ***
[04/28 16:51:13     27s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=771.0M) ***
[04/28 16:51:13     27s] #% End Load netlist data ... (date=04/28 16:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=578.8M, current mem=578.8M)
[04/28 16:51:13     27s] Set top cell to encoder.
[04/28 16:51:13     27s] Hooked 0 DB cells to tlib cells.
[04/28 16:51:13     27s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=582.2M, current mem=582.2M)
[04/28 16:51:13     27s] Starting recursive module instantiation check.
[04/28 16:51:13     27s] No recursion found.
[04/28 16:51:13     27s] Building hierarchical netlist for Cell encoder ...
[04/28 16:51:13     27s] *** Netlist is unique.
[04/28 16:51:13     27s] Setting Std. cell height to 15840 DBU (smallest netlist inst).
[04/28 16:51:13     27s] ** info: there are 55 modules.
[04/28 16:51:13     27s] ** info: there are 74 stdCell insts.
[04/28 16:51:13     27s] 
[04/28 16:51:13     27s] *** Memory Usage v#1 (Current mem = 808.418M, initial mem = 268.238M) ***
[04/28 16:51:13     27s] Reading IO assignment file "scripts/encoder.ioc" ...
[04/28 16:51:13     27s] Horizontal Layer M1 offset = 660 (guessed)
[04/28 16:51:13     27s] Vertical Layer M2 offset = 660 (derived)
[04/28 16:51:13     27s] Suggestion: specify LAYER OFFSET in LEF file
[04/28 16:51:13     27s] Reason: hard to extract LAYER OFFSET from standard cells
[04/28 16:51:13     27s] Set Default Net Delay as 1000 ps.
[04/28 16:51:13     27s] Set Default Net Load as 0.5 pF. 
[04/28 16:51:13     27s] Set Default Input Pin Transition as 0.1 ps.
[04/28 16:51:13     27s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[04/28 16:51:13     27s] Extraction setup Started 
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 16:51:13     27s] 
[04/28 16:51:13     27s] *** Summary of all messages that are not suppressed in this session:
[04/28 16:51:13     27s] Severity  ID               Count  Summary                                  
[04/28 16:51:13     27s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[04/28 16:51:13     27s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[04/28 16:51:13     27s] *** Message Summary: 7 warning(s), 0 error(s)
[04/28 16:51:13     27s] 
[04/28 16:51:24     32s] <CMD> getIoFlowFlag
[04/28 16:51:30     34s] <CMD> setIoFlowFlag 0
[04/28 16:51:30     34s] <CMD> floorPlan -site CORE -r 0.910031023785 0.699966 6 6 6 6
[04/28 16:51:30     34s] Horizontal Layer M1 offset = 660 (guessed)
[04/28 16:51:30     34s] Vertical Layer M2 offset = 660 (derived)
[04/28 16:51:30     34s] Suggestion: specify LAYER OFFSET in LEF file
[04/28 16:51:30     34s] Reason: hard to extract LAYER OFFSET from standard cells
[04/28 16:51:30     34s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/28 16:51:30     34s] <CMD> uiSetTool select
[04/28 16:51:30     34s] <CMD> getIoFlowFlag
[04/28 16:51:30     34s] <CMD> fit
[04/28 16:51:54     44s] <CMD> clearGlobalNets
[04/28 16:51:54     44s] <CMD> globalNetConnect POWR -type pgpin -pin POWR -instanceBasename * -hierarchicalInstance {}
[04/28 16:51:54     44s] <CMD> globalNetConnect POWR -type tiehi -pin POWR -instanceBasename * -hierarchicalInstance {}
[04/28 16:51:54     44s] <CMD> globalNetConnect GRND -type pgpin -pin GRND -instanceBasename * -hierarchicalInstance {}
[04/28 16:51:54     44s] <CMD> globalNetConnect GRND -type tielo -pin GRND -instanceBasename * -hierarchicalInstance {}
[04/28 16:51:54     44s] Warning: term SN of inst dff9/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst dff10/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term RN of inst DIV8CLK1/count_reg_0_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst DIV8CLK1/count_reg_2_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst DIV8CLK1/count_reg_1_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst DIV8CLK1/reverse_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst metastablility_corrected_reData1/dff7/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst metastablility_corrected_reData1/dff8/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst IDLEdetection1/ed1/x1Out_dly_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term RN of inst IDLEdetection1/ed1/x1Out_dly_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst IDLEdetection1/c1/count_reg_0_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst IDLEdetection1/c1/count_reg_1_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst IDLEdetection1/c1/count_reg_2_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst IDLEdetection1/c1/count_reg_3_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SI of inst IDLEdetection1/dff2/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SE of inst IDLEdetection1/dff2/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term D of inst IDLEdetection1/dff2/Q_reg is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst FSM1/state_reg_0_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst FSM1/state_reg_1_ is not connect to global special net.
[04/28 16:51:54     44s] Warning: term SN of inst FSM1/state_reg_2_ is not connect to global special net.
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:06     49s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:06     49s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:06     50s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:06     50s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:06     50s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:06     50s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:06     50s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:06     50s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:27     58s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/28 16:52:27     58s] The ring targets are set to core/block ring wires.
[04/28 16:52:27     58s] addRing command will consider rows while creating rings.
[04/28 16:52:27     58s] addRing command will disallow rings to go over rows.
[04/28 16:52:27     58s] addRing command will ignore shorts while creating rings.
[04/28 16:52:27     58s] <CMD> addRing -nets {POWR GRND} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.2 bottom 1.2 left 1.2 right 1.2} -spacing {top 1.2 bottom 1.2 left 1.2 right 1.2} -offset {top 1.2 bottom 1.2 left 1.2 right 1.2} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/28 16:52:27     58s] 
[04/28 16:52:27     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1016.6M)
[04/28 16:52:27     58s] Ring generation is complete.
[04/28 16:52:27     58s] vias are now being generated.
[04/28 16:52:27     59s] addRing created 8 wires.
[04/28 16:52:27     59s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/28 16:52:27     59s] +--------+----------------+----------------+
[04/28 16:52:27     59s] |  Layer |     Created    |     Deleted    |
[04/28 16:52:27     59s] +--------+----------------+----------------+
[04/28 16:52:27     59s] | Metal1 |        4       |       NA       |
[04/28 16:52:27     59s] |  Via1  |        8       |        0       |
[04/28 16:52:27     59s] | Metal2 |        4       |       NA       |
[04/28 16:52:27     59s] +--------+----------------+----------------+
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingOffset 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingThreshold 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeRingLayers {}
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeWidth 10.0
[04/28 16:52:32     61s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/28 16:52:48     68s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/28 16:52:48     68s] addStripe will allow jog to connect padcore ring and block ring.
[04/28 16:52:48     68s] 
[04/28 16:52:48     68s] Stripes will stop at the boundary of the specified area.
[04/28 16:52:48     68s] When breaking rings, the power planner will consider the existence of blocks.
[04/28 16:52:48     68s] Stripes will not extend to closest target.
[04/28 16:52:48     68s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/28 16:52:48     68s] Stripes will not be created over regions without power planning wires.
[04/28 16:52:48     68s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/28 16:52:48     68s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/28 16:52:48     68s] Offset for stripe breaking is set to 0.
[04/28 16:52:48     68s] <CMD> addStripe -nets {} -layer Metal2 -direction vertical -width 1.2 -spacing 1.8 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/28 16:52:48     68s] 
[04/28 16:52:48     68s] Initialize fgc environment(mem: 1023.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:48     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:48     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:48     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:59     72s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/28 16:52:59     72s] addStripe will allow jog to connect padcore ring and block ring.
[04/28 16:52:59     72s] 
[04/28 16:52:59     72s] Stripes will stop at the boundary of the specified area.
[04/28 16:52:59     72s] When breaking rings, the power planner will consider the existence of blocks.
[04/28 16:52:59     72s] Stripes will not extend to closest target.
[04/28 16:52:59     72s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/28 16:52:59     72s] Stripes will not be created over regions without power planning wires.
[04/28 16:52:59     72s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/28 16:52:59     72s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/28 16:52:59     72s] Offset for stripe breaking is set to 0.
[04/28 16:52:59     72s] <CMD> addStripe -nets {POWR GRND} -layer Metal2 -direction vertical -width 1.2 -spacing 1.8 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/28 16:52:59     72s] 
[04/28 16:52:59     72s] Initialize fgc environment(mem: 1023.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:59     72s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:59     72s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:59     72s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1023.4M)
[04/28 16:52:59     72s] Starting stripe generation ...
[04/28 16:52:59     72s] Non-Default Mode Option Settings :
[04/28 16:52:59     72s]   NONE
[04/28 16:52:59     72s] Stripe generation is complete.
[04/28 16:52:59     72s] vias are now being generated.
[04/28 16:52:59     72s] addStripe created 6 wires.
[04/28 16:52:59     72s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[04/28 16:52:59     72s] +--------+----------------+----------------+
[04/28 16:52:59     72s] |  Layer |     Created    |     Deleted    |
[04/28 16:52:59     72s] +--------+----------------+----------------+
[04/28 16:52:59     72s] |  Via1  |       12       |        0       |
[04/28 16:52:59     72s] | Metal2 |        6       |       NA       |
[04/28 16:52:59     72s] +--------+----------------+----------------+
[04/28 16:53:10     77s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/28 16:53:10     77s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { POWR GRND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[04/28 16:53:10     77s] *** Begin SPECIAL ROUTE on Thu Apr 28 16:53:10 2022 ***
[04/28 16:53:10     77s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/bxieaf/eesm6980/implementation_9/layout
[04/28 16:53:10     77s] SPECIAL ROUTE ran on machine: EEX055 (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 2.89Ghz)
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] Begin option processing ...
[04/28 16:53:10     77s] srouteConnectPowerBump set to false
[04/28 16:53:10     77s] routeSelectNet set to "POWR GRND"
[04/28 16:53:10     77s] routeSpecial set to true
[04/28 16:53:10     77s] srouteBlockPin set to "useLef"
[04/28 16:53:10     77s] srouteBottomLayerLimit set to 1
[04/28 16:53:10     77s] srouteBottomTargetLayerLimit set to 1
[04/28 16:53:10     77s] srouteConnectConverterPin set to false
[04/28 16:53:10     77s] srouteCrossoverViaBottomLayer set to 1
[04/28 16:53:10     77s] srouteCrossoverViaTopLayer set to 6
[04/28 16:53:10     77s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/28 16:53:10     77s] srouteFollowCorePinEnd set to 3
[04/28 16:53:10     77s] srouteJogControl set to "preferWithChanges differentLayer"
[04/28 16:53:10     77s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/28 16:53:10     77s] sroutePadPinAllPorts set to true
[04/28 16:53:10     77s] sroutePreserveExistingRoutes set to true
[04/28 16:53:10     77s] srouteRoutePowerBarPortOnBothDir set to true
[04/28 16:53:10     77s] srouteStopBlockPin set to "nearestTarget"
[04/28 16:53:10     77s] srouteTopLayerLimit set to 6
[04/28 16:53:10     77s] srouteTopTargetLayerLimit set to 6
[04/28 16:53:10     77s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2092.00 megs.
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] Reading DB technology information...
[04/28 16:53:10     77s] Finished reading DB technology information.
[04/28 16:53:10     77s] Reading floorplan and netlist information...
[04/28 16:53:10     77s] Finished reading floorplan and netlist information.
[04/28 16:53:10     77s] Read in 12 layers, 6 routing layers, 1 overlap layer
[04/28 16:53:10     77s] Read in 42 macros, 17 used
[04/28 16:53:10     77s] Read in 17 components
[04/28 16:53:10     77s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[04/28 16:53:10     77s] Read in 9 physical pins
[04/28 16:53:10     77s]   9 physical pins: 0 unplaced, 0 placed, 9 fixed
[04/28 16:53:10     77s] Read in 9 nets
[04/28 16:53:10     77s] Read in 2 special nets, 2 routed
[04/28 16:53:10     77s] Read in 43 terminals
[04/28 16:53:10     77s] 2 nets selected.
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] Begin power routing ...
[04/28 16:53:10     77s] #create default rule from bind_ndr_rule rule=0x7fa84b874950 0x7fa83a8fcff0
[04/28 16:53:10     77s] #setting min_area (0.200000) for layer Metal2 using TOPOFSTACK via Via23_stack_north
[04/28 16:53:10     77s] #setting min_area (0.200000) for layer Metal3 using TOPOFSTACK via Via34_stack_east
[04/28 16:53:10     77s] #setting min_area (0.200000) for layer Metal4 using TOPOFSTACK via Via45_stack_north
[04/28 16:53:10     77s] #setting min_area (0.200000) for layer Metal5 using TOPOFSTACK via Via56_stack_east
[04/28 16:53:10     77s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/28 16:53:10     77s] **WARN: (IMPSR-1254):	Cannot find any block pin of net POWR. Check netlist, or change option to include the pin.
[04/28 16:53:10     77s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net POWR. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/28 16:53:10     77s] Type 'man IMPSR-1256' for more detail.
[04/28 16:53:10     77s] Cannot find any AREAIO class pad pin of net POWR. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/28 16:53:10     77s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GRND. Check netlist, or change option to include the pin.
[04/28 16:53:10     77s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GRND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/28 16:53:10     77s] Type 'man IMPSR-1256' for more detail.
[04/28 16:53:10     77s] Cannot find any AREAIO class pad pin of net GRND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/28 16:53:10     77s] CPU time for FollowPin 0 seconds
[04/28 16:53:10     77s] CPU time for FollowPin 0 seconds
[04/28 16:53:10     77s]   Number of IO ports routed: 0
[04/28 16:53:10     77s]   Number of Block ports routed: 0
[04/28 16:53:10     77s]   Number of Stripe ports routed: 0
[04/28 16:53:10     77s]   Number of Core ports routed: 20
[04/28 16:53:10     77s]   Number of Pad ports routed: 0
[04/28 16:53:10     77s]   Number of Power Bump ports routed: 0
[04/28 16:53:10     77s]   Number of Followpin connections: 10
[04/28 16:53:10     77s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2115.00 megs.
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s]  Begin updating DB with routing results ...
[04/28 16:53:10     77s]  Updating DB with 9 io pins ...
[04/28 16:53:10     77s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/28 16:53:10     77s] Pin and blockage extraction finished
[04/28 16:53:10     77s] 
[04/28 16:53:10     77s] sroute created 30 wires.
[04/28 16:53:10     77s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[04/28 16:53:10     77s] +--------+----------------+----------------+
[04/28 16:53:10     77s] |  Layer |     Created    |     Deleted    |
[04/28 16:53:10     77s] +--------+----------------+----------------+
[04/28 16:53:10     77s] | Metal1 |       30       |       NA       |
[04/28 16:53:10     77s] |  Via1  |       20       |        0       |
[04/28 16:53:10     77s] +--------+----------------+----------------+
[04/28 16:53:20     81s] <CMD> setPlaceMode -fp false
[04/28 16:53:20     81s] <CMD> place_design -noPrePlaceOpt
[04/28 16:53:20     81s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[04/28 16:53:20     81s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[04/28 16:53:21     81s] 
[04/28 16:53:21     81s] pdi colorize_geometry "" ""
[04/28 16:53:21     81s] 
[04/28 16:53:21     81s] ### Time Record (colorize_geometry) is installed.
[04/28 16:53:21     81s] #Start colorize_geometry on Thu Apr 28 16:53:21 2022
[04/28 16:53:21     81s] #
[04/28 16:53:21     81s] ### Time Record (Pre Callback) is installed.
[04/28 16:53:21     81s] ### Time Record (Pre Callback) is uninstalled.
[04/28 16:53:21     81s] ### Time Record (DB Import) is installed.
[04/28 16:53:21     81s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=1144108932 pin_access=1
[04/28 16:53:21     81s] ### Time Record (DB Import) is uninstalled.
[04/28 16:53:21     81s] ### Time Record (DB Export) is installed.
[04/28 16:53:21     81s] Extracting standard cell pins and blockage ...... 
[04/28 16:53:21     81s] Pin and blockage extraction finished
[04/28 16:53:21     81s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=1144108932 pin_access=1
[04/28 16:53:21     81s] ### Time Record (DB Export) is uninstalled.
[04/28 16:53:21     81s] ### Time Record (Post Callback) is installed.
[04/28 16:53:21     81s] ### Time Record (Post Callback) is uninstalled.
[04/28 16:53:21     81s] #
[04/28 16:53:21     81s] #colorize_geometry statistics:
[04/28 16:53:21     81s] #Cpu time = 00:00:00
[04/28 16:53:21     81s] #Elapsed time = 00:00:00
[04/28 16:53:21     81s] #Increased memory = -5.82 (MB)
[04/28 16:53:21     81s] #Total memory = 822.01 (MB)
[04/28 16:53:21     81s] #Peak memory = 827.94 (MB)
[04/28 16:53:21     81s] #Number of warnings = 0
[04/28 16:53:21     81s] #Total number of warnings = 0
[04/28 16:53:21     81s] #Number of fails = 0
[04/28 16:53:21     81s] #Total number of fails = 0
[04/28 16:53:21     81s] #Complete colorize_geometry on Thu Apr 28 16:53:21 2022
[04/28 16:53:21     81s] #
[04/28 16:53:21     81s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[04/28 16:53:21     81s] ### Time Record (colorize_geometry) is uninstalled.
[04/28 16:53:21     81s] ### 
[04/28 16:53:21     81s] ###   Scalability Statistics
[04/28 16:53:21     81s] ### 
[04/28 16:53:21     81s] ### ------------------------+----------------+----------------+----------------+
[04/28 16:53:21     81s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/28 16:53:21     81s] ### ------------------------+----------------+----------------+----------------+
[04/28 16:53:21     81s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/28 16:53:21     81s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/28 16:53:21     81s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/28 16:53:21     81s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/28 16:53:21     81s] ###   Entire Command        |        00:00:00|        00:00:00|             0.4|
[04/28 16:53:21     81s] ### ------------------------+----------------+----------------+----------------+
[04/28 16:53:21     81s] ### 
[04/28 16:53:21     81s] *** Starting placeDesign default flow ***
[04/28 16:53:21     81s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1044.8M
[04/28 16:53:21     81s] Deleted 0 physical inst  (cell - / prefix -).
[04/28 16:53:21     81s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1044.8M
[04/28 16:53:21     81s] INFO: #ExclusiveGroups=0
[04/28 16:53:21     81s] INFO: There are no Exclusive Groups.
[04/28 16:53:21     81s] *** Starting "NanoPlace(TM) placement v#2 (mem=1044.8M)" ...
[04/28 16:53:21     81s] No user-set net weight.
[04/28 16:53:21     81s] Net fanout histogram:
[04/28 16:53:21     81s] 2		: 48 (58.5%) nets
[04/28 16:53:21     81s] 3		: 17 (20.7%) nets
[04/28 16:53:21     81s] 4     -	14	: 17 (20.7%) nets
[04/28 16:53:21     81s] 15    -	39	: 0 (0.0%) nets
[04/28 16:53:21     81s] 40    -	79	: 0 (0.0%) nets
[04/28 16:53:21     81s] 80    -	159	: 0 (0.0%) nets
[04/28 16:53:21     81s] 160   -	319	: 0 (0.0%) nets
[04/28 16:53:21     81s] 320   -	639	: 0 (0.0%) nets
[04/28 16:53:21     81s] 640   -	1279	: 0 (0.0%) nets
[04/28 16:53:21     81s] 1280  -	2559	: 0 (0.0%) nets
[04/28 16:53:21     81s] 2560  -	5119	: 0 (0.0%) nets
[04/28 16:53:21     81s] 5120+		: 0 (0.0%) nets
[04/28 16:53:21     81s] no activity file in design. spp won't run.
[04/28 16:53:21     81s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/28 16:53:21     81s] Scan chains were not defined.
[04/28 16:53:21     81s] # Building encoder llgBox search-tree.
[04/28 16:53:21     81s] #std cell=74 (0 fixed + 74 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[04/28 16:53:21     81s] #ioInst=0 #net=82 #term=243 #term/net=2.96, #fixedIo=9, #floatIo=0, #fixedPin=9, #floatPin=0
[04/28 16:53:21     81s] stdCell: 74 single + 0 double + 0 multi
[04/28 16:53:21     81s] Total standard cell length = 0.6092 (mm), area = 0.0048 (mm^2)
[04/28 16:53:21     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1044.8M
[04/28 16:53:21     81s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1044.8M
[04/28 16:53:21     81s] Core basic site is CORE
[04/28 16:53:21     81s] Use non-trimmed site array because memory saving is not enough.
[04/28 16:53:21     81s] SiteArray: non-trimmed site array dimensions = 9 x 147
[04/28 16:53:21     81s] SiteArray: use 12,288 bytes
[04/28 16:53:21     81s] SiteArray: current memory after site array memory allocation 1076.8M
[04/28 16:53:21     81s] SiteArray: FP blocked sites are writable
[04/28 16:53:21     81s] Estimated cell power/ground rail width = 1.238 um
[04/28 16:53:21     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 16:53:21     81s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.046, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF: Starting pre-place ADS at level 1, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1076.8M
[04/28 16:53:21     81s] ADSU 0.698 -> 0.741. GS 63.360
[04/28 16:53:21     81s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1076.8M
[04/28 16:53:21     81s] Average module density = 0.741.
[04/28 16:53:21     81s] Density for the design = 0.741.
[04/28 16:53:21     81s]        = stdcell_area 923 sites (4825 um^2) / alloc_area 1246 sites (6514 um^2).
[04/28 16:53:21     81s] Pin Density = 0.1837.
[04/28 16:53:21     81s]             = total # of pins 243 / total area 1323.
[04/28 16:53:21     81s] OPERPROF: Starting spMPad at level 1, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:   Starting spContextMPad at level 2, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1076.8M
[04/28 16:53:21     81s] Initial padding reaches pin density 0.286 for top
[04/28 16:53:21     81s] InitPadU 0.741 -> 0.949 for top
[04/28 16:53:21     81s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1076.8M
[04/28 16:53:21     81s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.005, MEM:1076.8M
[04/28 16:53:21     81s] === lastAutoLevel = 4 
[04/28 16:53:21     81s] OPERPROF: Starting spInitNetWt at level 1, MEM:1076.8M
[04/28 16:53:21     82s] 0 delay mode for cte enabled initNetWt.
[04/28 16:53:21     82s] no activity file in design. spp won't run.
[04/28 16:53:21     82s] [spp] 0
[04/28 16:53:21     82s] [adp] 0:1:1:3
[04/28 16:53:21     82s] 0 delay mode for cte disabled initNetWt.
[04/28 16:53:21     82s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.220, REAL:0.230, MEM:1076.8M
[04/28 16:53:21     82s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/28 16:53:21     82s] OPERPROF: Starting npMain at level 1, MEM:1076.8M
[04/28 16:53:22     82s] OPERPROF:   Starting npPlace at level 2, MEM:1076.8M
[04/28 16:53:22     82s] Iteration  1: Total net bbox = 1.072e+03 (7.19e+02 3.53e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 1.171e+03 (7.81e+02 3.90e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1076.8M
[04/28 16:53:22     82s] Iteration  2: Total net bbox = 1.072e+03 (7.19e+02 3.53e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 1.171e+03 (7.81e+02 3.90e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1076.8M
[04/28 16:53:22     82s] exp_mt_sequential is set from setPlaceMode option to 1
[04/28 16:53:22     82s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[04/28 16:53:22     82s] place_exp_mt_interval set to default 32
[04/28 16:53:22     82s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/28 16:53:22     82s] Iteration  3: Total net bbox = 9.769e+02 (6.36e+02 3.41e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 1.093e+03 (7.10e+02 3.83e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1078.3M
[04/28 16:53:22     82s] Iteration  4: Total net bbox = 1.182e+03 (6.40e+02 5.42e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 1.347e+03 (7.29e+02 6.17e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1078.3M
[04/28 16:53:22     82s] Iteration  5: Total net bbox = 1.747e+03 (9.25e+02 8.21e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 1.938e+03 (1.03e+03 9.06e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1078.3M
[04/28 16:53:22     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.109, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:1.171, MEM:1078.3M
[04/28 16:53:22     82s] [adp] clock
[04/28 16:53:22     82s] [adp] weight, nr nets, wire length
[04/28 16:53:22     82s] [adp]      0        0  0.000000
[04/28 16:53:22     82s] [adp] data
[04/28 16:53:22     82s] [adp] weight, nr nets, wire length
[04/28 16:53:22     82s] [adp]      0       82  1922.450000
[04/28 16:53:22     82s] [adp] 0.000000|0.000000|0.000000
[04/28 16:53:22     82s] Iteration  6: Total net bbox = 1.922e+03 (1.05e+03 8.73e+02)
[04/28 16:53:22     82s]               Est.  stn bbox = 2.118e+03 (1.16e+03 9.59e+02)
[04/28 16:53:22     82s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1078.3M
[04/28 16:53:22     82s] *** cost = 1.922e+03 (1.05e+03 8.73e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[04/28 16:53:22     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.006, MEM:1078.3M
[04/28 16:53:22     82s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[04/28 16:53:22     82s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[04/28 16:53:22     82s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 16:53:22     82s] Type 'man IMPSP-9025' for more detail.
[04/28 16:53:22     82s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1078.3M
[04/28 16:53:22     82s] #spOpts: mergeVia=F 
[04/28 16:53:22     82s] All LLGs are deleted
[04/28 16:53:22     82s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1078.3M
[04/28 16:53:22     82s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1078.3M
[04/28 16:53:22     82s] Core basic site is CORE
[04/28 16:53:22     82s] Fast DP-INIT is on for default
[04/28 16:53:22     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 16:53:22     82s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.033, MEM:1094.3M
[04/28 16:53:22     82s] OPERPROF:       Starting CMU at level 4, MEM:1094.3M
[04/28 16:53:22     82s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1094.3M
[04/28 16:53:22     82s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.035, MEM:1094.3M
[04/28 16:53:22     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1094.3MB).
[04/28 16:53:22     82s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.037, MEM:1094.3M
[04/28 16:53:22     82s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.037, MEM:1094.3M
[04/28 16:53:22     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1514.1
[04/28 16:53:22     82s] OPERPROF: Starting RefinePlace at level 1, MEM:1094.3M
[04/28 16:53:22     82s] *** Starting refinePlace (0:01:22 mem=1094.3M) ***
[04/28 16:53:22     82s] Total net bbox length = 1.922e+03 (1.050e+03 8.729e+02) (ext = 2.541e+02)
[04/28 16:53:22     82s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 16:53:22     82s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1094.3M
[04/28 16:53:22     82s] Starting refinePlace ...
[04/28 16:53:23     82s] ** Cut row section cpu time 0:00:00.0.
[04/28 16:53:23     82s]    Spread Effort: high, standalone mode, useDDP on.
[04/28 16:53:23     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1094.3MB) @(0:01:22 - 0:01:22).
[04/28 16:53:23     82s] Move report: preRPlace moves 73 insts, mean move: 4.70 um, max move: 9.47 um
[04/28 16:53:23     82s] 	Max move on inst (DIV8CLK1/U16): (71.33, 65.61) --> (77.22, 62.04)
[04/28 16:53:23     82s] 	Length: 4 sites, height: 1 rows, site name: CORE, cell type: INVX1
[04/28 16:53:23     82s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 16:53:23     82s] Placement tweakage begins.
[04/28 16:53:23     82s] wire length = 2.488e+03
[04/28 16:53:23     82s] wire length = 2.376e+03
[04/28 16:53:23     82s] Placement tweakage ends.
[04/28 16:53:23     82s] Move report: tweak moves 17 insts, mean move: 4.43 um, max move: 8.58 um
[04/28 16:53:23     82s] 	Max move on inst (FSM1/U9): (76.56, 22.44) --> (67.98, 22.44)
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/28 16:53:23     82s] Move report: legalization moves 10 insts, mean move: 2.31 um, max move: 7.92 um
[04/28 16:53:23     82s] 	Max move on inst (FSM1/U14): (77.22, 30.36) --> (77.22, 22.44)
[04/28 16:53:23     82s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1099.3MB) @(0:01:22 - 0:01:22).
[04/28 16:53:23     82s] Move report: Detail placement moves 74 insts, mean move: 5.14 um, max move: 12.42 um
[04/28 16:53:23     82s] 	Max move on inst (FSM1/U9): (75.70, 25.15) --> (66.00, 22.44)
[04/28 16:53:23     82s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1099.3MB
[04/28 16:53:23     82s] Statistics of distance of Instance movement in refine placement:
[04/28 16:53:23     82s]   maximum (X+Y) =        12.42 um
[04/28 16:53:23     82s]   inst (FSM1/U9) with max move: (75.7045, 25.1535) -> (66, 22.44)
[04/28 16:53:23     82s]   mean    (X+Y) =         5.14 um
[04/28 16:53:23     82s] Summary Report:
[04/28 16:53:23     82s] Instances move: 74 (out of 74 movable)
[04/28 16:53:23     82s] Instances flipped: 0
[04/28 16:53:23     82s] Mean displacement: 5.14 um
[04/28 16:53:23     82s] Max displacement: 12.42 um (Instance: FSM1/U9) (75.7045, 25.1535) -> (66, 22.44)
[04/28 16:53:23     82s] 	Length: 4 sites, height: 1 rows, site name: CORE, cell type: INVX1
[04/28 16:53:23     82s] Total instances moved : 74
[04/28 16:53:23     82s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.061, MEM:1099.3M
[04/28 16:53:23     82s] Total net bbox length = 2.088e+03 (1.049e+03 1.039e+03) (ext = 2.513e+02)
[04/28 16:53:23     82s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1099.3MB
[04/28 16:53:23     82s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1099.3MB) @(0:01:22 - 0:01:22).
[04/28 16:53:23     82s] *** Finished refinePlace (0:01:22 mem=1099.3M) ***
[04/28 16:53:23     82s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1514.1
[04/28 16:53:23     82s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.094, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1099.3M
[04/28 16:53:23     82s] All LLGs are deleted
[04/28 16:53:23     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1099.3M
[04/28 16:53:23     82s] *** End of Placement (cpu=0:00:00.5, real=0:00:02.0, mem=1099.3M) ***
[04/28 16:53:23     82s] #spOpts: mergeVia=F 
[04/28 16:53:23     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1099.3M
[04/28 16:53:23     82s] Core basic site is CORE
[04/28 16:53:23     82s] Fast DP-INIT is on for default
[04/28 16:53:23     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 16:53:23     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1099.3M
[04/28 16:53:23     82s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[04/28 16:53:23     82s] Density distribution unevenness ratio = 1.033%
[04/28 16:53:23     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1099.3M
[04/28 16:53:23     82s] All LLGs are deleted
[04/28 16:53:23     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1099.3M
[04/28 16:53:23     82s] Info: Disable timing driven in postCTS congRepair.
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] Starting congRepair ...
[04/28 16:53:23     82s] User Input Parameters:
[04/28 16:53:23     82s] - Congestion Driven    : On
[04/28 16:53:23     82s] - Timing Driven        : Off
[04/28 16:53:23     82s] - Area-Violation Based : On
[04/28 16:53:23     82s] - Start Rollback Level : -5
[04/28 16:53:23     82s] - Legalized            : On
[04/28 16:53:23     82s] - Window Based         : Off
[04/28 16:53:23     82s] - eDen incr mode       : Off
[04/28 16:53:23     82s] - Small incr mode      : Off
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] Collecting buffer chain nets ...
[04/28 16:53:23     82s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.073, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1099.3M
[04/28 16:53:23     82s] Starting Early Global Route congestion estimation: mem = 1099.3M
[04/28 16:53:23     82s] (I)       Started Loading and Dumping File ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Reading DB...
[04/28 16:53:23     82s] (I)       Read data from FE... (mem=1099.3M)
[04/28 16:53:23     82s] (I)       Read nodes and places... (mem=1099.3M)
[04/28 16:53:23     82s] (I)       Done Read nodes and places (cpu=0.010s, mem=1099.3M)
[04/28 16:53:23     82s] (I)       Read nets... (mem=1099.3M)
[04/28 16:53:23     82s] (I)       Done Read nets (cpu=0.000s, mem=1099.3M)
[04/28 16:53:23     82s] (I)       Done Read data from FE (cpu=0.010s, mem=1099.3M)
[04/28 16:53:23     82s] (I)       before initializing RouteDB syMemory usage = 1099.3 MB
[04/28 16:53:23     82s] (I)       == Non-default Options ==
[04/28 16:53:23     82s] (I)       Maximum routing layer                              : 6
[04/28 16:53:23     82s] (I)       Use non-blocking free Dbs wires                    : false
[04/28 16:53:23     82s] (I)       Counted 84 PG shapes. We will not process PG shapes layer by layer.
[04/28 16:53:23     82s] (I)       Use row-based GCell size
[04/28 16:53:23     82s] (I)       GCell unit size  : 15840
[04/28 16:53:23     82s] (I)       GCell multiplier : 1
[04/28 16:53:23     82s] (I)       build grid graph
[04/28 16:53:23     82s] (I)       build grid graph start
[04/28 16:53:23     82s] [NR-eGR] Track table information for default rule: 
[04/28 16:53:23     82s] [NR-eGR] Metal1 has no routable track
[04/28 16:53:23     82s] [NR-eGR] Metal2 has single uniform track structure
[04/28 16:53:23     82s] [NR-eGR] Metal3 has single uniform track structure
[04/28 16:53:23     82s] [NR-eGR] Metal4 has single uniform track structure
[04/28 16:53:23     82s] [NR-eGR] Metal5 has single uniform track structure
[04/28 16:53:23     82s] [NR-eGR] Metal6 has single uniform track structure
[04/28 16:53:23     82s] (I)       build grid graph end
[04/28 16:53:23     82s] (I)       ===========================================================================
[04/28 16:53:23     82s] (I)       == Report All Rule Vias ==
[04/28 16:53:23     82s] (I)       ===========================================================================
[04/28 16:53:23     82s] (I)        Via Rule : (Default)
[04/28 16:53:23     82s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 16:53:23     82s] (I)       ---------------------------------------------------------------------------
[04/28 16:53:23     82s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[04/28 16:53:23     82s] (I)        2    2 : M3_M2                       6 : Via23_stack_north        
[04/28 16:53:23     82s] (I)        3    3 : M4_M3                       8 : Via34_stack_east         
[04/28 16:53:23     82s] (I)        4    4 : M5_M4                      10 : Via45_stack_north        
[04/28 16:53:23     82s] (I)        5    5 : M6_M5                      12 : Via56_stack_east         
[04/28 16:53:23     82s] (I)       ===========================================================================
[04/28 16:53:23     82s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Num PG vias on layer 2 : 0
[04/28 16:53:23     82s] (I)       Num PG vias on layer 3 : 0
[04/28 16:53:23     82s] (I)       Num PG vias on layer 4 : 0
[04/28 16:53:23     82s] (I)       Num PG vias on layer 5 : 0
[04/28 16:53:23     82s] (I)       Num PG vias on layer 6 : 0
[04/28 16:53:23     82s] [NR-eGR] Read 50 PG shapes
[04/28 16:53:23     82s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] #Routing Blockages  : 0
[04/28 16:53:23     82s] [NR-eGR] #Instance Blockages : 0
[04/28 16:53:23     82s] [NR-eGR] #PG Blockages       : 50
[04/28 16:53:23     82s] [NR-eGR] #Halo Blockages     : 0
[04/28 16:53:23     82s] [NR-eGR] #Boundary Blockages : 0
[04/28 16:53:23     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/28 16:53:23     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 16:53:23     82s] (I)       readDataFromPlaceDB
[04/28 16:53:23     82s] (I)       Read net information..
[04/28 16:53:23     82s] [NR-eGR] Read numTotalNets=82  numIgnoredNets=0
[04/28 16:53:23     82s] (I)       Read testcase time = 0.000 seconds
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] (I)       early_global_route_priority property id does not exist.
[04/28 16:53:23     82s] (I)       Start initializing grid graph
[04/28 16:53:23     82s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/28 16:53:23     82s] (I)       End initializing grid graph
[04/28 16:53:23     82s] (I)       Model blockages into capacity
[04/28 16:53:23     82s] (I)       Read Num Blocks=50  Num Prerouted Wires=0  Num CS=0
[04/28 16:53:23     82s] (I)       Started Modeling ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Layer 1 (V) : #blockages 50 : #preroutes 0
[04/28 16:53:23     82s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[04/28 16:53:23     82s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[04/28 16:53:23     82s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/28 16:53:23     82s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 16:53:23     82s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       -- layer congestion ratio --
[04/28 16:53:23     82s] (I)       Layer 1 : 0.100000
[04/28 16:53:23     82s] (I)       Layer 2 : 0.700000
[04/28 16:53:23     82s] (I)       Layer 3 : 0.700000
[04/28 16:53:23     82s] (I)       Layer 4 : 0.700000
[04/28 16:53:23     82s] (I)       Layer 5 : 0.700000
[04/28 16:53:23     82s] (I)       Layer 6 : 0.700000
[04/28 16:53:23     82s] (I)       ----------------------------
[04/28 16:53:23     82s] (I)       Number of ignored nets = 0
[04/28 16:53:23     82s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of clock nets = 0.  Ignored: No
[04/28 16:53:23     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 16:53:23     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 16:53:23     82s] (I)       Before initializing Early Global Route syMemory usage = 1099.3 MB
[04/28 16:53:23     82s] (I)       Ndr track 0 does not exist
[04/28 16:53:23     82s] (I)       ---------------------Grid Graph Info--------------------
[04/28 16:53:23     82s] (I)       Routing area        : (0, 0) - (220440, 168960)
[04/28 16:53:23     82s] (I)       Core area           : (13200, 13200) - (207240, 155760)
[04/28 16:53:23     82s] (I)       Site width          :  1320  (dbu)
[04/28 16:53:23     82s] (I)       Row height          : 15840  (dbu)
[04/28 16:53:23     82s] (I)       GCell width         : 15840  (dbu)
[04/28 16:53:23     82s] (I)       GCell height        : 15840  (dbu)
[04/28 16:53:23     82s] (I)       Grid                :    14    10     6
[04/28 16:53:23     82s] (I)       Layer numbers       :     1     2     3     4     5     6
[04/28 16:53:23     82s] (I)       Vertical capacity   :     0 15840     0 15840     0 15840
[04/28 16:53:23     82s] (I)       Horizontal capacity :     0     0 15840     0 15840     0
[04/28 16:53:23     82s] (I)       Default wire width  :   600   600   600   600   600   600
[04/28 16:53:23     82s] (I)       Default wire space  :   600   600   600   600   600   600
[04/28 16:53:23     82s] (I)       Default wire pitch  :  1200  1200  1200  1200  1200  1200
[04/28 16:53:23     82s] (I)       Default pitch size  :  1200  1320  1320  1320  1320  1320
[04/28 16:53:23     82s] (I)       First track coord   :     0   660   660   660   660   660
[04/28 16:53:23     82s] (I)       Num tracks per GCell: 13.20 12.00 12.00 12.00 12.00 12.00
[04/28 16:53:23     82s] (I)       Total num of tracks :     0   167   128   167   128   167
[04/28 16:53:23     82s] (I)       Num of masks        :     1     1     1     1     1     1
[04/28 16:53:23     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[04/28 16:53:23     82s] (I)       --------------------------------------------------------
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] [NR-eGR] ============ Routing rule table ============
[04/28 16:53:23     82s] [NR-eGR] Rule id: 0  Nets: 82 
[04/28 16:53:23     82s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 16:53:23     82s] (I)       Pitch:  L1=1200  L2=1320  L3=1320  L4=1320  L5=1320  L6=1320
[04/28 16:53:23     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[04/28 16:53:23     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[04/28 16:53:23     82s] [NR-eGR] ========================================
[04/28 16:53:23     82s] [NR-eGR] 
[04/28 16:53:23     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 16:53:23     82s] (I)       blocked tracks on layer2 : = 300 / 1670 (17.96%)
[04/28 16:53:23     82s] (I)       blocked tracks on layer3 : = 0 / 1792 (0.00%)
[04/28 16:53:23     82s] (I)       blocked tracks on layer4 : = 0 / 1670 (0.00%)
[04/28 16:53:23     82s] (I)       blocked tracks on layer5 : = 0 / 1792 (0.00%)
[04/28 16:53:23     82s] (I)       blocked tracks on layer6 : = 0 / 1670 (0.00%)
[04/28 16:53:23     82s] (I)       After initializing Early Global Route syMemory usage = 1099.3 MB
[04/28 16:53:23     82s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Reset routing kernel
[04/28 16:53:23     82s] (I)       Started Global Routing ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       ============= Initialization =============
[04/28 16:53:23     82s] (I)       totalPins=243  totalGlobalPin=218 (89.71%)
[04/28 16:53:23     82s] (I)       Started Net group 1 ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Started Build MST ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Generate topology with single threads
[04/28 16:53:23     82s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       total 2D Cap : 8299 = (3584 H, 4715 V)
[04/28 16:53:23     82s] [NR-eGR] Layer group 1: route 82 net(s) in layer range [2, 6]
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1a Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1a ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Started Pattern routing ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Usage: 279 = (134 H, 145 V) = (3.74% H, 3.08% V) = (1.061e+03um H, 1.148e+03um V)
[04/28 16:53:23     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1b Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1b ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Usage: 279 = (134 H, 145 V) = (3.74% H, 3.08% V) = (1.061e+03um H, 1.148e+03um V)
[04/28 16:53:23     82s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.209680e+03um
[04/28 16:53:23     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1c Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1c ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Usage: 279 = (134 H, 145 V) = (3.74% H, 3.08% V) = (1.061e+03um H, 1.148e+03um V)
[04/28 16:53:23     82s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1d Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1d ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Usage: 279 = (134 H, 145 V) = (3.74% H, 3.08% V) = (1.061e+03um H, 1.148e+03um V)
[04/28 16:53:23     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1e Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1e ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Started Route legalization ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Usage: 279 = (134 H, 145 V) = (3.74% H, 3.08% V) = (1.061e+03um H, 1.148e+03um V)
[04/28 16:53:23     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.209680e+03um
[04/28 16:53:23     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Started Layer assignment ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Running layer assignment with 1 threads
[04/28 16:53:23     82s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] (I)       ============  Phase 1l Route ============
[04/28 16:53:23     82s] (I)       Started Phase 1l ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       
[04/28 16:53:23     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 16:53:23     82s] [NR-eGR]                        OverCon            
[04/28 16:53:23     82s] [NR-eGR]                         #Gcell     %Gcell
[04/28 16:53:23     82s] [NR-eGR]       Layer                (0)    OverCon 
[04/28 16:53:23     82s] [NR-eGR] ----------------------------------------------
[04/28 16:53:23     82s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR] ----------------------------------------------
[04/28 16:53:23     82s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/28 16:53:23     82s] [NR-eGR] 
[04/28 16:53:23     82s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       total 2D Cap : 8302 = (3584 H, 4718 V)
[04/28 16:53:23     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/28 16:53:23     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 16:53:23     82s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.150, MEM:1099.3M
[04/28 16:53:23     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:1099.3M
[04/28 16:53:23     82s] [hotspot] +------------+---------------+---------------+
[04/28 16:53:23     82s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 16:53:23     82s] [hotspot] +------------+---------------+---------------+
[04/28 16:53:23     82s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 16:53:23     82s] [hotspot] +------------+---------------+---------------+
[04/28 16:53:23     82s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 16:53:23     82s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 16:53:23     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1099.3M
[04/28 16:53:23     82s] Skipped repairing congestion.
[04/28 16:53:23     82s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1099.3M
[04/28 16:53:23     82s] Starting Early Global Route wiring: mem = 1099.3M
[04/28 16:53:23     82s] (I)       ============= track Assignment ============
[04/28 16:53:23     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Started Track Assignment ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[04/28 16:53:23     82s] (I)       Running track assignment with 1 threads
[04/28 16:53:23     82s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] (I)       Run Multi-thread track assignment
[04/28 16:53:23     82s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Started Export all nets ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1099.31 MB )
[04/28 16:53:23     82s] [NR-eGR] --------------------------------------------------------------------------
[04/28 16:53:23     82s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 234
[04/28 16:53:23     82s] [NR-eGR] Metal2  (2V) length: 1.120680e+03um, number of vias: 312
[04/28 16:53:23     82s] [NR-eGR] Metal3  (3H) length: 1.062600e+03um, number of vias: 11
[04/28 16:53:23     82s] [NR-eGR] Metal4  (4V) length: 7.062000e+01um, number of vias: 9
[04/28 16:53:23     82s] [NR-eGR] Metal5  (5H) length: 1.189850e+02um, number of vias: 3
[04/28 16:53:23     82s] [NR-eGR] Metal6  (6V) length: 1.386000e+01um, number of vias: 0
[04/28 16:53:23     82s] [NR-eGR] Total length: 2.386745e+03um, number of vias: 569
[04/28 16:53:23     82s] [NR-eGR] --------------------------------------------------------------------------
[04/28 16:53:23     82s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/28 16:53:23     82s] [NR-eGR] --------------------------------------------------------------------------
[04/28 16:53:23     82s] Early Global Route wiring runtime: 0.02 seconds, mem = 1099.3M
[04/28 16:53:23     82s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.048, MEM:1099.3M
[04/28 16:53:23     82s] Tdgp not successfully inited but do clear! skip clearing
[04/28 16:53:23     82s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/28 16:53:23     82s] *** Finishing placeDesign default flow ***
[04/28 16:53:23     82s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 3, mem = 1094.3M **
[04/28 16:53:23     82s] Tdgp not successfully inited but do clear! skip clearing
[04/28 16:53:23     82s] 
[04/28 16:53:23     82s] *** Summary of all messages that are not suppressed in this session:
[04/28 16:53:23     82s] Severity  ID               Count  Summary                                  
[04/28 16:53:23     82s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[04/28 16:53:23     82s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[04/28 16:53:23     82s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/28 16:53:23     82s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 16:53:23     82s] *** Message Summary: 4 warning(s), 0 error(s)
[04/28 16:53:23     82s] 
[04/28 16:53:30     85s] <CMD> getFillerMode -quiet
[04/28 16:53:38     88s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 -prefix FILLER
[04/28 16:53:38     88s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1102.5M
[04/28 16:53:38     88s] Core basic site is CORE
[04/28 16:53:38     88s] SiteArray: non-trimmed site array dimensions = 9 x 147
[04/28 16:53:38     88s] SiteArray: use 12,288 bytes
[04/28 16:53:38     88s] SiteArray: current memory after site array memory allocation 1102.5M
[04/28 16:53:38     88s] SiteArray: FP blocked sites are writable
[04/28 16:53:38     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 16:53:38     88s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1102.5M
[04/28 16:53:38     88s] Process 973 wires and vias for routing blockage and capacity analysis
[04/28 16:53:38     88s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.042, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.043, MEM:1102.5M
[04/28 16:53:38     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1102.5MB).
[04/28 16:53:38     88s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1102.5M
[04/28 16:53:38     88s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/28 16:53:38     88s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1102.5M
[04/28 16:53:38     88s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/28 16:53:38     88s] AddFiller main function time CPU:0.020, REAL:0.052
[04/28 16:53:38     88s] Filler instance commit time CPU:0.009, REAL:0.009
[04/28 16:53:38     88s] *INFO: Adding fillers to top-module.
[04/28 16:53:38     88s] *INFO:   Added 33 filler insts (cell FILL8 / prefix FILLER).
[04/28 16:53:38     88s] *INFO:   Added 16 filler insts (cell FILL4 / prefix FILLER).
[04/28 16:53:38     88s] *INFO:   Added 26 filler insts (cell FILL2 / prefix FILLER).
[04/28 16:53:38     88s] *INFO:   Added 20 filler insts (cell FILL1 / prefix FILLER).
[04/28 16:53:38     88s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.020, REAL:0.055, MEM:1102.5M
[04/28 16:53:38     88s] *INFO: Total 95 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[04/28 16:53:38     88s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.020, REAL:0.055, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1102.5M
[04/28 16:53:38     88s] For 95 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/28 16:53:38     88s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.020, REAL:0.058, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.020, REAL:0.058, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1102.5M
[04/28 16:53:38     88s] All LLGs are deleted
[04/28 16:53:38     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1102.5M
[04/28 16:53:38     88s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.090, REAL:0.121, MEM:1102.5M
[04/28 16:53:57     96s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/28 16:53:57     96s] VERIFY_CONNECTIVITY use new engine.
[04/28 16:53:57     96s] 
[04/28 16:53:57     96s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 16:53:57     96s] Start Time: Thu Apr 28 16:53:57 2022
[04/28 16:53:57     96s] 
[04/28 16:53:57     96s] Design Name: encoder
[04/28 16:53:57     96s] Database Units: 2000
[04/28 16:53:57     96s] Design Boundary: (0.0000, 0.0000) (110.2200, 84.4800)
[04/28 16:53:57     96s] Error Limit = 1000; Warning Limit = 50
[04/28 16:53:57     96s] Check all nets
[04/28 16:53:57     96s] Net balanceCLK: Found a geometry with bounding box (0.00,-0.07) (0.14,0.07) outside the design boundary.
[04/28 16:53:57     96s] Violations for such geometries will be reported.
[04/28 16:53:58     96s] 
[04/28 16:53:58     96s] Begin Summary 
[04/28 16:53:58     96s]   Found no problems or warnings.
[04/28 16:53:58     96s] End Summary
[04/28 16:53:58     96s] 
[04/28 16:53:58     96s] End Time: Thu Apr 28 16:53:58 2022
[04/28 16:53:58     96s] Time Elapsed: 0:00:01.0
[04/28 16:53:58     96s] 
[04/28 16:53:58     96s] ******** End: VERIFY CONNECTIVITY ********
[04/28 16:53:58     96s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 16:53:58     96s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/28 16:53:58     96s] 
[04/28 16:54:08    100s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/28 16:54:08    100s] VERIFY_CONNECTIVITY use new engine.
[04/28 16:54:08    100s] 
[04/28 16:54:08    100s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 16:54:08    100s] Start Time: Thu Apr 28 16:54:08 2022
[04/28 16:54:08    100s] 
[04/28 16:54:08    100s] Design Name: encoder
[04/28 16:54:08    100s] Database Units: 2000
[04/28 16:54:08    100s] Design Boundary: (0.0000, 0.0000) (110.2200, 84.4800)
[04/28 16:54:08    100s] Error Limit = 1000; Warning Limit = 50
[04/28 16:54:08    100s] Check all nets
[04/28 16:54:08    100s] Net balanceCLK: Found a geometry with bounding box (0.00,-0.07) (0.14,0.07) outside the design boundary.
[04/28 16:54:08    100s] Violations for such geometries will be reported.
[04/28 16:54:09    100s] 
[04/28 16:54:09    100s] Begin Summary 
[04/28 16:54:09    100s]   Found no problems or warnings.
[04/28 16:54:09    100s] End Summary
[04/28 16:54:09    100s] 
[04/28 16:54:09    100s] End Time: Thu Apr 28 16:54:09 2022
[04/28 16:54:09    100s] Time Elapsed: 0:00:01.0
[04/28 16:54:09    100s] 
[04/28 16:54:09    100s] ******** End: VERIFY CONNECTIVITY ********
[04/28 16:54:09    100s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 16:54:09    100s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/28 16:54:09    100s] 
[04/28 16:54:12    102s] <CMD> getMultiCpuUsage -localCpu
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -quiet -area
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -check_only -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/28 16:54:12    102s] <CMD> get_verify_drc_mode -limit -quiet
[04/28 16:54:13    102s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report encoder.drc.rpt -limit 1000
[04/28 16:54:13    102s] <CMD> verify_drc
[04/28 16:54:13    102s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/28 16:54:13    102s] #-report encoder.drc.rpt                 # string, default="", user setting
[04/28 16:54:13    102s]  *** Starting Verify DRC (MEM: 1104.5) ***
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s]   VERIFY DRC ...... Starting Verification
[04/28 16:54:13    102s]   VERIFY DRC ...... Initializing
[04/28 16:54:13    102s]   VERIFY DRC ...... Deleting Existing Violations
[04/28 16:54:13    102s]   VERIFY DRC ...... Creating Sub-Areas
[04/28 16:54:13    102s]   VERIFY DRC ...... Using new threading
[04/28 16:54:13    102s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 110.220 84.480} 1 of 1
[04/28 16:54:13    102s]   VERIFY DRC ...... Sub-Area : 1 complete 277 Viols.
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s]   Verification Complete : 277 Viols.
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s]  Violation Summary By Layer and Type:
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s] 	         MetSpc    Short outOfDie   CShort      Mar   Totals
[04/28 16:54:13    102s] 	Metal1       63        0        0        0        0       63
[04/28 16:54:13    102s] 	Metal2       99       31        0        0        1      131
[04/28 16:54:13    102s] 	Via2          0        0        0        3        0        3
[04/28 16:54:13    102s] 	Metal3       50       17        0        0        1       68
[04/28 16:54:13    102s] 	Metal4        2        0        0        0        1        3
[04/28 16:54:13    102s] 	Metal5        0        0        8        0        0        8
[04/28 16:54:13    102s] 	Metal6        0        0        1        0        0        1
[04/28 16:54:13    102s] 	Totals      214       48        9        3        3      277
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/28 16:54:13    102s] 
[04/28 16:54:13    102s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/28 16:54:32    110s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[04/28 16:54:32    110s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[04/28 16:54:32    110s] Running Native NanoRoute ...
[04/28 16:54:32    110s] <CMD> routeDesign -globalDetail
[04/28 16:54:32    110s] ### Time Record (routeDesign) is installed.
[04/28 16:54:32    110s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.55 (MB), peak = 853.61 (MB)
[04/28 16:54:32    110s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/28 16:54:32    110s] **INFO: User settings:
[04/28 16:54:32    110s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[04/28 16:54:32    110s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/28 16:54:32    110s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/28 16:54:32    110s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[04/28 16:54:32    110s] setNanoRouteMode -routeWithSiDriven                             false
[04/28 16:54:32    110s] setNanoRouteMode -routeWithTimingDriven                         false
[04/28 16:54:32    110s] setNanoRouteMode -timingEngine                                  {}
[04/28 16:54:32    110s] setExtractRCMode -engine                                        preRoute
[04/28 16:54:32    110s] setDelayCalMode -engine                                         aae
[04/28 16:54:32    110s] setDelayCalMode -ignoreNetLoad                                  false
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] #**INFO: setDesignMode -flowEffort standard
[04/28 16:54:32    110s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/28 16:54:32    110s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/28 16:54:32    110s] OPERPROF: Starting checkPlace at level 1, MEM:1104.6M
[04/28 16:54:32    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1104.6M
[04/28 16:54:32    110s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1104.6M
[04/28 16:54:32    110s] Core basic site is CORE
[04/28 16:54:32    110s] SiteArray: non-trimmed site array dimensions = 9 x 147
[04/28 16:54:32    110s] SiteArray: use 12,288 bytes
[04/28 16:54:32    110s] SiteArray: current memory after site array memory allocation 1104.6M
[04/28 16:54:32    110s] SiteArray: FP blocked sites are writable
[04/28 16:54:32    110s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1104.6M
[04/28 16:54:32    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1104.6M
[04/28 16:54:32    110s] Begin checking placement ... (start mem=1104.6M, init mem=1104.6M)
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] Running CheckPlace using 1 thread in normal mode...
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] ...checkPlace normal is done!
[04/28 16:54:32    110s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1104.6M
[04/28 16:54:32    110s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1104.6M
[04/28 16:54:32    110s] *info: Placed = 169           
[04/28 16:54:32    110s] *info: Unplaced = 0           
[04/28 16:54:32    110s] Placement Density:100.00%(6916/6916)
[04/28 16:54:32    110s] Placement Density (including fixed std cells):100.00%(6916/6916)
[04/28 16:54:32    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1104.6M
[04/28 16:54:32    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1104.6M
[04/28 16:54:32    110s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1104.6M)
[04/28 16:54:32    110s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.032, MEM:1104.6M
[04/28 16:54:32    110s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/28 16:54:32    110s] *** Changed status on (0) nets in Clock.
[04/28 16:54:32    110s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1104.6M) ***
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] globalDetailRoute
[04/28 16:54:32    110s] 
[04/28 16:54:32    110s] ### Time Record (globalDetailRoute) is installed.
[04/28 16:54:32    110s] #Start globalDetailRoute on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### Time Record (Pre Callback) is installed.
[04/28 16:54:32    110s] ### Time Record (Pre Callback) is uninstalled.
[04/28 16:54:32    110s] ### Time Record (DB Import) is installed.
[04/28 16:54:32    110s] ### Time Record (Timing Data Generation) is installed.
[04/28 16:54:32    110s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 16:54:32    110s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/28 16:54:32    110s] ### Net info: total nets: 84
[04/28 16:54:32    110s] ### Net info: dirty nets: 0
[04/28 16:54:32    110s] ### Net info: marked as disconnected nets: 0
[04/28 16:54:32    110s] #num needed restored net=0
[04/28 16:54:32    110s] #need_extraction net=0 (total=84)
[04/28 16:54:32    110s] ### Net info: fully routed nets: 0
[04/28 16:54:32    110s] ### Net info: trivial (< 2 pins) nets: 2
[04/28 16:54:32    110s] ### Net info: unrouted nets: 82
[04/28 16:54:32    110s] ### Net info: re-extraction nets: 0
[04/28 16:54:32    110s] ### Net info: ignored nets: 0
[04/28 16:54:32    110s] ### Net info: skip routing nets: 0
[04/28 16:54:32    110s] ### import design signature (5): route=463444023 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1255375197 dirty_area=493356674, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=1
[04/28 16:54:32    110s] ### Time Record (DB Import) is uninstalled.
[04/28 16:54:32    110s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[04/28 16:54:32    110s] #RTESIG:78da8dcf3f0bc230100570673fc5713a54f04f72496cba0aae2aa2ae1231d682a692a483
[04/28 16:54:32    110s] #       dfdea0abb56e07ef07f7de6078586e01894d399b3c1893470eab2da5838b09232167c48e
[04/28 16:54:32    110s] #       29da2fb03f18ae373b51686090552edad2fa3134c17a0836c6ca95a30f999306344dac11
[04/28 16:54:32    110s] #       b268bd33fef9d569457031b760213bd5f5edabe142a96e24497423450478adca6baa15a2
[04/28 16:54:32    110s] #       4f498b2b046088c69d8d3f276b5d736f9312d0d5cefe54b9e6107df3b35b5ee480ef051d
[04/28 16:54:32    110s] #       e5b492dd4bb5caff4005076cfdd67b01b255a18b
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### Time Record (Data Preparation) is installed.
[04/28 16:54:32    110s] #RTESIG:78da8dd0bb0ac230140660679fe2103b54f0929c24365d055795a2ae1231d682a692a483
[04/28 16:54:32    110s] #       6f6fd0d55eb603ffc7b94d92d3a6008274c1e8fc45a93833d816180bc6e714b958223dc7
[04/28 16:54:32    110s] #       e8b826e349b2db1f78ae80425ad9604ae366d078e3c09b102a5b4e7f64850a886e424d20
[04/28 16:54:32    110s] #       0dc659edde7f9d920837fdf006d24b5d3ffe1ac6a5ec4702793f928840ee55798f6bf9e0
[04/28 16:54:32    110s] #       62d2e2720ec4076dafda5da335b679b64901c4d6d674aaef3bbedbf50cce1483e09ace23
[04/28 16:54:32    110s] #       b23c1bd64c49d1ff1225b3012867405aa78d3ea1b3ae40
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### Time Record (Data Preparation) is uninstalled.
[04/28 16:54:32    110s] ### Time Record (Data Preparation) is installed.
[04/28 16:54:32    110s] #Start routing data preparation on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Minimum voltage of a net in the design = 0.000.
[04/28 16:54:32    110s] #Maximum voltage of a net in the design = 3.300.
[04/28 16:54:32    110s] #Voltage range [0.000 - 3.300] has 82 nets.
[04/28 16:54:32    110s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/28 16:54:32    110s] ### Time Record (Cell Pin Access) is installed.
[04/28 16:54:32    110s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 16:54:32    110s] # Metal1       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] # Metal3       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] # Metal5       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] # Metal6       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 16:54:32    110s] #Monitoring time of adding inner blkg by smac
[04/28 16:54:32    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.38 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] #Regenerating Ggrids automatically.
[04/28 16:54:32    110s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.66000.
[04/28 16:54:32    110s] #Using automatically generated G-grids.
[04/28 16:54:32    110s] #Done routing data preparation.
[04/28 16:54:32    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.72 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Finished routing data preparation on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Cpu time = 00:00:00
[04/28 16:54:32    110s] #Elapsed time = 00:00:00
[04/28 16:54:32    110s] #Increased memory = 5.66 (MB)
[04/28 16:54:32    110s] #Total memory = 853.83 (MB)
[04/28 16:54:32    110s] #Peak memory = 886.95 (MB)
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### Time Record (Data Preparation) is uninstalled.
[04/28 16:54:32    110s] ### Time Record (Global Routing) is installed.
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Start global routing on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Start global routing initialization on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Number of eco nets is 0
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Start global routing data preparation on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 28 16:54:32 2022 with memory = 853.88 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:853.9 MB, peak:886.9 MB
[04/28 16:54:32    110s] #Start routing resource analysis on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### init_is_bin_blocked starts on Thu Apr 28 16:54:32 2022 with memory = 853.92 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:853.9 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 28 16:54:32 2022 with memory = 853.95 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### adjust_flow_cap starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### adjust_partial_route_blockage starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### set_via_blocked starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### copy_flow starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] #Routing resource analysis is done on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### report_flow_cap starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] #  Resource Analysis:
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 16:54:32    110s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 16:54:32    110s] #  --------------------------------------------------------------
[04/28 16:54:32    110s] #  Metal1         H         128           0          99    56.57%
[04/28 16:54:32    110s] #  Metal2         V         167           0          99     0.00%
[04/28 16:54:32    110s] #  Metal3         H         128           0          99     0.00%
[04/28 16:54:32    110s] #  Metal4         V         167           0          99     0.00%
[04/28 16:54:32    110s] #  Metal5         H         128           0          99     0.00%
[04/28 16:54:32    110s] #  Metal6         V         167           0          99     0.00%
[04/28 16:54:32    110s] #  --------------------------------------------------------------
[04/28 16:54:32    110s] #  Total                    885       0.00%         594     9.43%
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:854.0 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### analyze_m2_tracks starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### report_initial_resource starts on Thu Apr 28 16:54:32 2022 with memory = 854.05 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### mark_pg_pins_accessibility starts on Thu Apr 28 16:54:32 2022 with memory = 854.06 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### set_net_region starts on Thu Apr 28 16:54:32 2022 with memory = 854.07 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Global routing data preparation is done on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.07 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] ### prepare_level starts on Thu Apr 28 16:54:32 2022 with memory = 854.09 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### init level 1 starts on Thu Apr 28 16:54:32 2022 with memory = 854.09 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### Level 1 hgrid = 11 X 9
[04/28 16:54:32    110s] ### prepare_level_flow starts on Thu Apr 28 16:54:32 2022 with memory = 854.13 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:854.1 MB, peak:886.9 MB
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #Global routing initialization is done on Thu Apr 28 16:54:32 2022
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.14 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] #
[04/28 16:54:32    110s] #start global routing iteration 1...
[04/28 16:54:32    110s] ### init_flow_edge starts on Thu Apr 28 16:54:32 2022 with memory = 854.20 (MB), peak = 886.95 (MB)
[04/28 16:54:32    110s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:856.3 MB, peak:886.9 MB
[04/28 16:54:32    110s] ### routing at level 1 (topmost level) iter 0
[04/28 16:54:33    110s] ### measure_qor starts on Thu Apr 28 16:54:33 2022 with memory = 857.02 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### measure_congestion starts on Thu Apr 28 16:54:33 2022 with memory = 857.02 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:857.0 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:857.0 MB, peak:886.9 MB
[04/28 16:54:33    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 856.99 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #start global routing iteration 2...
[04/28 16:54:33    110s] ### routing at level 1 (topmost level) iter 1
[04/28 16:54:33    110s] ### measure_qor starts on Thu Apr 28 16:54:33 2022 with memory = 857.09 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### measure_congestion starts on Thu Apr 28 16:54:33 2022 with memory = 857.09 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:857.1 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:857.1 MB, peak:886.9 MB
[04/28 16:54:33    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.09 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### route_end starts on Thu Apr 28 16:54:33 2022 with memory = 857.10 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/28 16:54:33    110s] #Total number of routable nets = 82.
[04/28 16:54:33    110s] #Total number of nets in the design = 84.
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #82 routable nets have only global wires.
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Routed nets constraints summary:
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #        Rules   Unconstrained  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #      Default              82  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #        Total              82  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Routing constraints summary of the whole design:
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #        Rules   Unconstrained  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #      Default              82  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #        Total              82  
[04/28 16:54:33    110s] #-----------------------------
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### cal_base_flow starts on Thu Apr 28 16:54:33 2022 with memory = 857.11 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### init_flow_edge starts on Thu Apr 28 16:54:33 2022 with memory = 857.11 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:857.1 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### cal_flow starts on Thu Apr 28 16:54:33 2022 with memory = 857.18 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### report_overcon starts on Thu Apr 28 16:54:33 2022 with memory = 857.19 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #                 OverCon          
[04/28 16:54:33    110s] #                  #Gcell    %Gcell
[04/28 16:54:33    110s] #     Layer           (1)   OverCon  Flow/Cap
[04/28 16:54:33    110s] #  ----------------------------------------------
[04/28 16:54:33    110s] #  Metal1        0(0.00%)   (0.00%)     0.84  
[04/28 16:54:33    110s] #  Metal2        0(0.00%)   (0.00%)     0.34  
[04/28 16:54:33    110s] #  Metal3        0(0.00%)   (0.00%)     0.13  
[04/28 16:54:33    110s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[04/28 16:54:33    110s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[04/28 16:54:33    110s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[04/28 16:54:33    110s] #  ----------------------------------------------
[04/28 16:54:33    110s] #     Total      0(0.00%)   (0.00%)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/28 16:54:33    110s] #  Overflow after GR: 0.00% H + 0.00% V
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### cal_base_flow starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### init_flow_edge starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### cal_flow starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### export_cong_map starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### PDZT_Export::export_cong_map starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### import_cong_map starts on Thu Apr 28 16:54:33 2022 with memory = 857.21 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #Hotspot report including placement blocked areas
[04/28 16:54:33    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:1109.6M
[04/28 16:54:33    110s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 16:54:33    110s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/28 16:54:33    110s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 16:54:33    110s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 16:54:33    110s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 16:54:33    110s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[04/28 16:54:33    110s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 16:54:33    110s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/28 16:54:33    110s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 16:54:33    110s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 16:54:33    110s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/28 16:54:33    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 16:54:33    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1109.6M
[04/28 16:54:33    110s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### update starts on Thu Apr 28 16:54:33 2022 with memory = 857.23 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #Complete Global Routing.
[04/28 16:54:33    110s] #Total wire length = 2039 um.
[04/28 16:54:33    110s] #Total half perimeter of net bounding box = 2468 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal1 = 0 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal2 = 1030 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal3 = 903 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal4 = 47 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal5 = 59 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal6 = 0 um.
[04/28 16:54:33    110s] #Total number of vias = 369
[04/28 16:54:33    110s] #Up-Via Summary (total 369):
[04/28 16:54:33    110s] #           
[04/28 16:54:33    110s] #-----------------------
[04/28 16:54:33    110s] # Metal1            222
[04/28 16:54:33    110s] # Metal2            128
[04/28 16:54:33    110s] # Metal3              9
[04/28 16:54:33    110s] # Metal4              9
[04/28 16:54:33    110s] # Metal5              1
[04/28 16:54:33    110s] #-----------------------
[04/28 16:54:33    110s] #                   369 
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### update cpu:00:00:00, real:00:00:00, mem:857.7 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### report_overcon starts on Thu Apr 28 16:54:33 2022 with memory = 857.67 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:857.7 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### report_overcon starts on Thu Apr 28 16:54:33 2022 with memory = 857.67 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #Max overcon = 0 track.
[04/28 16:54:33    110s] #Total overcon = 0.00%.
[04/28 16:54:33    110s] #Worst layer Gcell overcon rate = 0.00%.
[04/28 16:54:33    110s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:857.7 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### route_end cpu:00:00:00, real:00:00:00, mem:857.7 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### global_route design signature (8): route=1362368436 net_attr=1891902202
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Global routing statistics:
[04/28 16:54:33    110s] #Cpu time = 00:00:00
[04/28 16:54:33    110s] #Elapsed time = 00:00:00
[04/28 16:54:33    110s] #Increased memory = 3.40 (MB)
[04/28 16:54:33    110s] #Total memory = 857.23 (MB)
[04/28 16:54:33    110s] #Peak memory = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Finished global routing on Thu Apr 28 16:54:33 2022
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### Time Record (Global Routing) is uninstalled.
[04/28 16:54:33    110s] ### Time Record (Data Preparation) is installed.
[04/28 16:54:33    110s] ### Time Record (Data Preparation) is uninstalled.
[04/28 16:54:33    110s] ### track-assign external-init starts on Thu Apr 28 16:54:33 2022 with memory = 857.25 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### Time Record (Track Assignment) is installed.
[04/28 16:54:33    110s] ### Time Record (Track Assignment) is uninstalled.
[04/28 16:54:33    110s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:857.2 MB, peak:886.9 MB
[04/28 16:54:33    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.26 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### track-assign engine-init starts on Thu Apr 28 16:54:33 2022 with memory = 857.27 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] ### Time Record (Track Assignment) is installed.
[04/28 16:54:33    110s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:857.3 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### track-assign core-engine starts on Thu Apr 28 16:54:33 2022 with memory = 857.31 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #Start Track Assignment.
[04/28 16:54:33    110s] #Done with 83 horizontal wires in 1 hboxes and 90 vertical wires in 1 hboxes.
[04/28 16:54:33    110s] #Done with 14 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
[04/28 16:54:33    110s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Track assignment summary:
[04/28 16:54:33    110s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/28 16:54:33    110s] #------------------------------------------------------------------------
[04/28 16:54:33    110s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] # Metal2      1012.20 	  0.00%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] # Metal3       911.31 	  0.10%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] # Metal4        56.03 	  0.00%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] # Metal5        54.07 	  0.00%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 16:54:33    110s] #------------------------------------------------------------------------
[04/28 16:54:33    110s] # All        2033.61  	  0.04% 	  0.00% 	  0.00%
[04/28 16:54:33    110s] #Complete Track Assignment.
[04/28 16:54:33    110s] #Total wire length = 2227 um.
[04/28 16:54:33    110s] #Total half perimeter of net bounding box = 2468 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal1 = 112 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal2 = 999 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal3 = 1007 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal4 = 55 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal5 = 53 um.
[04/28 16:54:33    110s] #Total wire length on LAYER Metal6 = 0 um.
[04/28 16:54:33    110s] #Total number of vias = 369
[04/28 16:54:33    110s] #Up-Via Summary (total 369):
[04/28 16:54:33    110s] #           
[04/28 16:54:33    110s] #-----------------------
[04/28 16:54:33    110s] # Metal1            222
[04/28 16:54:33    110s] # Metal2            128
[04/28 16:54:33    110s] # Metal3              9
[04/28 16:54:33    110s] # Metal4              9
[04/28 16:54:33    110s] # Metal5              1
[04/28 16:54:33    110s] #-----------------------
[04/28 16:54:33    110s] #                   369 
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] ### track_assign design signature (11): route=627022801
[04/28 16:54:33    110s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:857.8 MB, peak:886.9 MB
[04/28 16:54:33    110s] ### Time Record (Track Assignment) is uninstalled.
[04/28 16:54:33    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.51 (MB), peak = 886.95 (MB)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 16:54:33    110s] #Cpu time = 00:00:00
[04/28 16:54:33    110s] #Elapsed time = 00:00:00
[04/28 16:54:33    110s] #Increased memory = 9.43 (MB)
[04/28 16:54:33    110s] #Total memory = 857.52 (MB)
[04/28 16:54:33    110s] #Peak memory = 886.95 (MB)
[04/28 16:54:33    110s] ### Time Record (Detail Routing) is installed.
[04/28 16:54:33    110s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 16:54:33    110s] #
[04/28 16:54:33    110s] #Start Detail Routing..
[04/28 16:54:33    110s] #start initial detail routing ...
[04/28 16:54:33    110s] ### Design has 2 dirty nets, has valid drcs
[04/28 16:54:33    111s] #   number of violations = 5
[04/28 16:54:33    111s] #
[04/28 16:54:33    111s] #    By Layer and Type :
[04/28 16:54:33    111s] #	         MetSpc    Short   Totals
[04/28 16:54:33    111s] #	Metal1        2        0        2
[04/28 16:54:33    111s] #	Metal2        0        0        0
[04/28 16:54:33    111s] #	Metal3        0        0        0
[04/28 16:54:33    111s] #	Metal4        0        0        0
[04/28 16:54:33    111s] #	Metal5        0        2        2
[04/28 16:54:33    111s] #	Metal6        0        1        1
[04/28 16:54:33    111s] #	Totals        2        3        5
[04/28 16:54:33    111s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 861.50 (MB), peak = 899.42 (MB)
[04/28 16:54:33    111s] #start 1st optimization iteration ...
[04/28 16:54:34    111s] #   number of violations = 3
[04/28 16:54:34    111s] #
[04/28 16:54:34    111s] #    By Layer and Type :
[04/28 16:54:34    111s] #	          Short   Totals
[04/28 16:54:34    111s] #	Metal1        0        0
[04/28 16:54:34    111s] #	Metal2        0        0
[04/28 16:54:34    111s] #	Metal3        0        0
[04/28 16:54:34    111s] #	Metal4        0        0
[04/28 16:54:34    111s] #	Metal5        2        2
[04/28 16:54:34    111s] #	Metal6        1        1
[04/28 16:54:34    111s] #	Totals        3        3
[04/28 16:54:34    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.58 (MB), peak = 899.42 (MB)
[04/28 16:54:34    111s] #start 2nd optimization iteration ...
[04/28 16:54:34    111s] #   number of violations = 5
[04/28 16:54:34    111s] #
[04/28 16:54:34    111s] #    By Layer and Type :
[04/28 16:54:34    111s] #	          Short   Totals
[04/28 16:54:34    111s] #	Metal1        0        0
[04/28 16:54:34    111s] #	Metal2        0        0
[04/28 16:54:34    111s] #	Metal3        0        0
[04/28 16:54:34    111s] #	Metal4        0        0
[04/28 16:54:34    111s] #	Metal5        2        2
[04/28 16:54:34    111s] #	Metal6        3        3
[04/28 16:54:34    111s] #	Totals        5        5
[04/28 16:54:34    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.72 (MB), peak = 899.42 (MB)
[04/28 16:54:34    111s] #start 3rd optimization iteration ...
[04/28 16:54:34    111s] #   number of violations = 3
[04/28 16:54:34    111s] #
[04/28 16:54:34    111s] #    By Layer and Type :
[04/28 16:54:34    111s] #	          Short   Totals
[04/28 16:54:34    111s] #	Metal1        0        0
[04/28 16:54:34    111s] #	Metal2        0        0
[04/28 16:54:34    111s] #	Metal3        0        0
[04/28 16:54:34    111s] #	Metal4        0        0
[04/28 16:54:34    111s] #	Metal5        2        2
[04/28 16:54:34    111s] #	Metal6        1        1
[04/28 16:54:34    111s] #	Totals        3        3
[04/28 16:54:34    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.87 (MB), peak = 899.42 (MB)
[04/28 16:54:34    111s] #start 4th optimization iteration ...
[04/28 16:54:34    111s] #   number of violations = 5
[04/28 16:54:34    111s] #
[04/28 16:54:34    111s] #    By Layer and Type :
[04/28 16:54:34    111s] #	          Short   Totals
[04/28 16:54:34    111s] #	Metal1        0        0
[04/28 16:54:34    111s] #	Metal2        0        0
[04/28 16:54:34    111s] #	Metal3        0        0
[04/28 16:54:34    111s] #	Metal4        0        0
[04/28 16:54:34    111s] #	Metal5        2        2
[04/28 16:54:34    111s] #	Metal6        3        3
[04/28 16:54:34    111s] #	Totals        5        5
[04/28 16:54:34    111s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.49 (MB), peak = 899.42 (MB)
[04/28 16:54:34    111s] #start 5th optimization iteration ...
[04/28 16:54:34    112s] #   number of violations = 4
[04/28 16:54:34    112s] #
[04/28 16:54:34    112s] #    By Layer and Type :
[04/28 16:54:34    112s] #	          Short   Totals
[04/28 16:54:34    112s] #	Metal1        0        0
[04/28 16:54:34    112s] #	Metal2        0        0
[04/28 16:54:34    112s] #	Metal3        0        0
[04/28 16:54:34    112s] #	Metal4        0        0
[04/28 16:54:34    112s] #	Metal5        2        2
[04/28 16:54:34    112s] #	Metal6        2        2
[04/28 16:54:34    112s] #	Totals        4        4
[04/28 16:54:34    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.09 (MB), peak = 899.42 (MB)
[04/28 16:54:34    112s] #start 6th optimization iteration ...
[04/28 16:54:34    112s] #   number of violations = 4
[04/28 16:54:34    112s] #
[04/28 16:54:34    112s] #    By Layer and Type :
[04/28 16:54:34    112s] #	          Short   Totals
[04/28 16:54:34    112s] #	Metal1        0        0
[04/28 16:54:34    112s] #	Metal2        0        0
[04/28 16:54:34    112s] #	Metal3        0        0
[04/28 16:54:34    112s] #	Metal4        0        0
[04/28 16:54:34    112s] #	Metal5        2        2
[04/28 16:54:34    112s] #	Metal6        2        2
[04/28 16:54:34    112s] #	Totals        4        4
[04/28 16:54:34    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.76 (MB), peak = 899.42 (MB)
[04/28 16:54:34    112s] #start 7th optimization iteration ...
[04/28 16:54:34    112s] #   number of violations = 3
[04/28 16:54:34    112s] #
[04/28 16:54:34    112s] #    By Layer and Type :
[04/28 16:54:34    112s] #	          Short   Totals
[04/28 16:54:34    112s] #	Metal1        0        0
[04/28 16:54:34    112s] #	Metal2        0        0
[04/28 16:54:34    112s] #	Metal3        0        0
[04/28 16:54:34    112s] #	Metal4        0        0
[04/28 16:54:34    112s] #	Metal5        2        2
[04/28 16:54:34    112s] #	Metal6        1        1
[04/28 16:54:34    112s] #	Totals        3        3
[04/28 16:54:34    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.54 (MB), peak = 899.42 (MB)
[04/28 16:54:34    112s] #start 8th optimization iteration ...
[04/28 16:54:35    112s] #   number of violations = 5
[04/28 16:54:35    112s] #
[04/28 16:54:35    112s] #    By Layer and Type :
[04/28 16:54:35    112s] #	          Short   Totals
[04/28 16:54:35    112s] #	Metal1        0        0
[04/28 16:54:35    112s] #	Metal2        0        0
[04/28 16:54:35    112s] #	Metal3        0        0
[04/28 16:54:35    112s] #	Metal4        0        0
[04/28 16:54:35    112s] #	Metal5        2        2
[04/28 16:54:35    112s] #	Metal6        3        3
[04/28 16:54:35    112s] #	Totals        5        5
[04/28 16:54:35    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.54 (MB), peak = 899.42 (MB)
[04/28 16:54:35    112s] #start 9th optimization iteration ...
[04/28 16:54:35    112s] #   number of violations = 3
[04/28 16:54:35    112s] #
[04/28 16:54:35    112s] #    By Layer and Type :
[04/28 16:54:35    112s] #	          Short   Totals
[04/28 16:54:35    112s] #	Metal1        0        0
[04/28 16:54:35    112s] #	Metal2        0        0
[04/28 16:54:35    112s] #	Metal3        0        0
[04/28 16:54:35    112s] #	Metal4        0        0
[04/28 16:54:35    112s] #	Metal5        2        2
[04/28 16:54:35    112s] #	Metal6        1        1
[04/28 16:54:35    112s] #	Totals        3        3
[04/28 16:54:35    112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.38 (MB), peak = 899.42 (MB)
[04/28 16:54:35    112s] #start 10th optimization iteration ...
[04/28 16:54:35    113s] #   number of violations = 3
[04/28 16:54:35    113s] #
[04/28 16:54:35    113s] #    By Layer and Type :
[04/28 16:54:35    113s] #	          Short   Totals
[04/28 16:54:35    113s] #	Metal1        0        0
[04/28 16:54:35    113s] #	Metal2        0        0
[04/28 16:54:35    113s] #	Metal3        0        0
[04/28 16:54:35    113s] #	Metal4        0        0
[04/28 16:54:35    113s] #	Metal5        2        2
[04/28 16:54:35    113s] #	Metal6        1        1
[04/28 16:54:35    113s] #	Totals        3        3
[04/28 16:54:35    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.81 (MB), peak = 899.42 (MB)
[04/28 16:54:35    113s] #start 11th optimization iteration ...
[04/28 16:54:35    113s] #   number of violations = 5
[04/28 16:54:35    113s] #
[04/28 16:54:35    113s] #    By Layer and Type :
[04/28 16:54:35    113s] #	          Short   Totals
[04/28 16:54:35    113s] #	Metal1        0        0
[04/28 16:54:35    113s] #	Metal2        0        0
[04/28 16:54:35    113s] #	Metal3        0        0
[04/28 16:54:35    113s] #	Metal4        0        0
[04/28 16:54:35    113s] #	Metal5        2        2
[04/28 16:54:35    113s] #	Metal6        3        3
[04/28 16:54:35    113s] #	Totals        5        5
[04/28 16:54:35    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.87 (MB), peak = 899.42 (MB)
[04/28 16:54:35    113s] #start 12th optimization iteration ...
[04/28 16:54:35    113s] #   number of violations = 4
[04/28 16:54:35    113s] #
[04/28 16:54:35    113s] #    By Layer and Type :
[04/28 16:54:35    113s] #	          Short   Totals
[04/28 16:54:35    113s] #	Metal1        0        0
[04/28 16:54:35    113s] #	Metal2        0        0
[04/28 16:54:35    113s] #	Metal3        0        0
[04/28 16:54:35    113s] #	Metal4        0        0
[04/28 16:54:35    113s] #	Metal5        2        2
[04/28 16:54:35    113s] #	Metal6        2        2
[04/28 16:54:35    113s] #	Totals        4        4
[04/28 16:54:35    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.80 (MB), peak = 899.42 (MB)
[04/28 16:54:35    113s] #start 13th optimization iteration ...
[04/28 16:54:35    113s] #   number of violations = 3
[04/28 16:54:35    113s] #
[04/28 16:54:35    113s] #    By Layer and Type :
[04/28 16:54:35    113s] #	          Short   Totals
[04/28 16:54:35    113s] #	Metal1        0        0
[04/28 16:54:35    113s] #	Metal2        0        0
[04/28 16:54:35    113s] #	Metal3        0        0
[04/28 16:54:35    113s] #	Metal4        0        0
[04/28 16:54:35    113s] #	Metal5        2        2
[04/28 16:54:35    113s] #	Metal6        1        1
[04/28 16:54:35    113s] #	Totals        3        3
[04/28 16:54:35    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.02 (MB), peak = 899.42 (MB)
[04/28 16:54:35    113s] #start 14th optimization iteration ...
[04/28 16:54:36    113s] #   number of violations = 3
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #    By Layer and Type :
[04/28 16:54:36    113s] #	          Short   Totals
[04/28 16:54:36    113s] #	Metal1        0        0
[04/28 16:54:36    113s] #	Metal2        0        0
[04/28 16:54:36    113s] #	Metal3        0        0
[04/28 16:54:36    113s] #	Metal4        0        0
[04/28 16:54:36    113s] #	Metal5        2        2
[04/28 16:54:36    113s] #	Metal6        1        1
[04/28 16:54:36    113s] #	Totals        3        3
[04/28 16:54:36    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.02 (MB), peak = 899.42 (MB)
[04/28 16:54:36    113s] #start 15th optimization iteration ...
[04/28 16:54:36    113s] #   number of violations = 3
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #    By Layer and Type :
[04/28 16:54:36    113s] #	          Short   Totals
[04/28 16:54:36    113s] #	Metal1        0        0
[04/28 16:54:36    113s] #	Metal2        0        0
[04/28 16:54:36    113s] #	Metal3        0        0
[04/28 16:54:36    113s] #	Metal4        0        0
[04/28 16:54:36    113s] #	Metal5        2        2
[04/28 16:54:36    113s] #	Metal6        1        1
[04/28 16:54:36    113s] #	Totals        3        3
[04/28 16:54:36    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.81 (MB), peak = 899.42 (MB)
[04/28 16:54:36    113s] #start 16th optimization iteration ...
[04/28 16:54:36    113s] #   number of violations = 3
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #    By Layer and Type :
[04/28 16:54:36    113s] #	          Short   Totals
[04/28 16:54:36    113s] #	Metal1        0        0
[04/28 16:54:36    113s] #	Metal2        0        0
[04/28 16:54:36    113s] #	Metal3        0        0
[04/28 16:54:36    113s] #	Metal4        0        0
[04/28 16:54:36    113s] #	Metal5        2        2
[04/28 16:54:36    113s] #	Metal6        1        1
[04/28 16:54:36    113s] #	Totals        3        3
[04/28 16:54:36    113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.25 (MB), peak = 899.42 (MB)
[04/28 16:54:36    113s] #Complete Detail Routing.
[04/28 16:54:36    113s] #Total wire length = 2378 um.
[04/28 16:54:36    113s] #Total half perimeter of net bounding box = 2468 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal1 = 215 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal2 = 1185 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal3 = 863 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal4 = 24 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal5 = 89 um.
[04/28 16:54:36    113s] #Total wire length on LAYER Metal6 = 3 um.
[04/28 16:54:36    113s] #Total number of vias = 389
[04/28 16:54:36    113s] #Up-Via Summary (total 389):
[04/28 16:54:36    113s] #           
[04/28 16:54:36    113s] #-----------------------
[04/28 16:54:36    113s] # Metal1            232
[04/28 16:54:36    113s] # Metal2            136
[04/28 16:54:36    113s] # Metal3             11
[04/28 16:54:36    113s] # Metal4              9
[04/28 16:54:36    113s] # Metal5              1
[04/28 16:54:36    113s] #-----------------------
[04/28 16:54:36    113s] #                   389 
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #Total number of DRC violations = 3
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal1 = 0
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal2 = 0
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal3 = 0
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal4 = 0
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal5 = 2
[04/28 16:54:36    113s] #Total number of violations on LAYER Metal6 = 1
[04/28 16:54:36    113s] ### Time Record (Detail Routing) is uninstalled.
[04/28 16:54:36    113s] #Cpu time = 00:00:03
[04/28 16:54:36    113s] #Elapsed time = 00:00:03
[04/28 16:54:36    113s] #Increased memory = 4.39 (MB)
[04/28 16:54:36    113s] #Total memory = 861.91 (MB)
[04/28 16:54:36    113s] #Peak memory = 899.42 (MB)
[04/28 16:54:36    113s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 16:54:36    113s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #Start Post Route wire spreading..
[04/28 16:54:36    113s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 16:54:36    113s] #
[04/28 16:54:36    113s] #Start DRC checking..
[04/28 16:54:36    114s] #   number of violations = 3
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #    By Layer and Type :
[04/28 16:54:36    114s] #	          Short   Totals
[04/28 16:54:36    114s] #	Metal1        0        0
[04/28 16:54:36    114s] #	Metal2        0        0
[04/28 16:54:36    114s] #	Metal3        0        0
[04/28 16:54:36    114s] #	Metal4        0        0
[04/28 16:54:36    114s] #	Metal5        2        2
[04/28 16:54:36    114s] #	Metal6        1        1
[04/28 16:54:36    114s] #	Totals        3        3
[04/28 16:54:36    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.71 (MB), peak = 899.42 (MB)
[04/28 16:54:36    114s] #CELL_VIEW encoder,init has 3 DRC violations
[04/28 16:54:36    114s] #Total number of DRC violations = 3
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal1 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal2 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal3 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal4 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal5 = 2
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal6 = 1
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #Start data preparation for wire spreading...
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #Data preparation is done on Thu Apr 28 16:54:36 2022
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] ### track-assign engine-init starts on Thu Apr 28 16:54:36 2022 with memory = 861.71 (MB), peak = 899.42 (MB)
[04/28 16:54:36    114s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:861.7 MB, peak:899.4 MB
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #Start Post Route Wire Spread.
[04/28 16:54:36    114s] #Done with 13 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
[04/28 16:54:36    114s] #Complete Post Route Wire Spread.
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #Total wire length = 2411 um.
[04/28 16:54:36    114s] #Total half perimeter of net bounding box = 2468 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal1 = 215 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal2 = 1197 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal3 = 884 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal4 = 24 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal5 = 89 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal6 = 3 um.
[04/28 16:54:36    114s] #Total number of vias = 389
[04/28 16:54:36    114s] #Up-Via Summary (total 389):
[04/28 16:54:36    114s] #           
[04/28 16:54:36    114s] #-----------------------
[04/28 16:54:36    114s] # Metal1            232
[04/28 16:54:36    114s] # Metal2            136
[04/28 16:54:36    114s] # Metal3             11
[04/28 16:54:36    114s] # Metal4              9
[04/28 16:54:36    114s] # Metal5              1
[04/28 16:54:36    114s] #-----------------------
[04/28 16:54:36    114s] #                   389 
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #Start DRC checking..
[04/28 16:54:36    114s] #   number of violations = 3
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #    By Layer and Type :
[04/28 16:54:36    114s] #	          Short   Totals
[04/28 16:54:36    114s] #	Metal1        0        0
[04/28 16:54:36    114s] #	Metal2        0        0
[04/28 16:54:36    114s] #	Metal3        0        0
[04/28 16:54:36    114s] #	Metal4        0        0
[04/28 16:54:36    114s] #	Metal5        2        2
[04/28 16:54:36    114s] #	Metal6        1        1
[04/28 16:54:36    114s] #	Totals        3        3
[04/28 16:54:36    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.55 (MB), peak = 899.42 (MB)
[04/28 16:54:36    114s] #CELL_VIEW encoder,init has 3 DRC violations
[04/28 16:54:36    114s] #Total number of DRC violations = 3
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal1 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal2 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal3 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal4 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal5 = 2
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal6 = 1
[04/28 16:54:36    114s] #   number of violations = 3
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #    By Layer and Type :
[04/28 16:54:36    114s] #	          Short   Totals
[04/28 16:54:36    114s] #	Metal1        0        0
[04/28 16:54:36    114s] #	Metal2        0        0
[04/28 16:54:36    114s] #	Metal3        0        0
[04/28 16:54:36    114s] #	Metal4        0        0
[04/28 16:54:36    114s] #	Metal5        2        2
[04/28 16:54:36    114s] #	Metal6        1        1
[04/28 16:54:36    114s] #	Totals        3        3
[04/28 16:54:36    114s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.55 (MB), peak = 899.42 (MB)
[04/28 16:54:36    114s] #CELL_VIEW encoder,init has 3 DRC violations
[04/28 16:54:36    114s] #Total number of DRC violations = 3
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal1 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal2 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal3 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal4 = 0
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal5 = 2
[04/28 16:54:36    114s] #Total number of violations on LAYER Metal6 = 1
[04/28 16:54:36    114s] #Post Route wire spread is done.
[04/28 16:54:36    114s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 16:54:36    114s] #Total wire length = 2411 um.
[04/28 16:54:36    114s] #Total half perimeter of net bounding box = 2468 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal1 = 215 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal2 = 1197 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal3 = 884 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal4 = 24 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal5 = 89 um.
[04/28 16:54:36    114s] #Total wire length on LAYER Metal6 = 3 um.
[04/28 16:54:36    114s] #Total number of vias = 389
[04/28 16:54:36    114s] #Up-Via Summary (total 389):
[04/28 16:54:36    114s] #           
[04/28 16:54:36    114s] #-----------------------
[04/28 16:54:36    114s] # Metal1            232
[04/28 16:54:36    114s] # Metal2            136
[04/28 16:54:36    114s] # Metal3             11
[04/28 16:54:36    114s] # Metal4              9
[04/28 16:54:36    114s] # Metal5              1
[04/28 16:54:36    114s] #-----------------------
[04/28 16:54:36    114s] #                   389 
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #detailRoute Statistics:
[04/28 16:54:36    114s] #Cpu time = 00:00:03
[04/28 16:54:36    114s] #Elapsed time = 00:00:03
[04/28 16:54:36    114s] #Increased memory = 2.68 (MB)
[04/28 16:54:36    114s] #Total memory = 860.20 (MB)
[04/28 16:54:36    114s] #Peak memory = 899.42 (MB)
[04/28 16:54:36    114s] ### global_detail_route design signature (61): route=483028827 flt_obj=0 vio=2072255007 shield_wire=1
[04/28 16:54:36    114s] ### Time Record (DB Export) is installed.
[04/28 16:54:36    114s] ### export design design signature (62): route=483028827 flt_obj=0 vio=2072255007 swire=282492057 shield_wire=1 net_attr=1386322926 dirty_area=0, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=2065964568
[04/28 16:54:36    114s] ### Time Record (DB Export) is uninstalled.
[04/28 16:54:36    114s] ### Time Record (Post Callback) is installed.
[04/28 16:54:36    114s] ### Time Record (Post Callback) is uninstalled.
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] #globalDetailRoute statistics:
[04/28 16:54:36    114s] #Cpu time = 00:00:04
[04/28 16:54:36    114s] #Elapsed time = 00:00:04
[04/28 16:54:36    114s] #Increased memory = 23.79 (MB)
[04/28 16:54:36    114s] #Total memory = 871.20 (MB)
[04/28 16:54:36    114s] #Peak memory = 899.42 (MB)
[04/28 16:54:36    114s] #Number of warnings = 1
[04/28 16:54:36    114s] #Total number of warnings = 2
[04/28 16:54:36    114s] #Number of fails = 0
[04/28 16:54:36    114s] #Total number of fails = 0
[04/28 16:54:36    114s] #Complete globalDetailRoute on Thu Apr 28 16:54:36 2022
[04/28 16:54:36    114s] #
[04/28 16:54:36    114s] ### import design signature (63): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 16:54:36    114s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 16:54:36    114s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 871.25 (MB), peak = 899.42 (MB)
[04/28 16:54:36    114s] 
[04/28 16:54:36    114s] *** Summary of all messages that are not suppressed in this session:
[04/28 16:54:36    114s] Severity  ID               Count  Summary                                  
[04/28 16:54:36    114s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/28 16:54:36    114s] *** Message Summary: 1 warning(s), 0 error(s)
[04/28 16:54:36    114s] 
[04/28 16:54:36    114s] ### Time Record (routeDesign) is uninstalled.
[04/28 16:54:36    114s] ### 
[04/28 16:54:36    114s] ###   Scalability Statistics
[04/28 16:54:36    114s] ### 
[04/28 16:54:36    114s] ### --------------------------------+----------------+----------------+----------------+
[04/28 16:54:36    114s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/28 16:54:36    114s] ### --------------------------------+----------------+----------------+----------------+
[04/28 16:54:36    114s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[04/28 16:54:36    114s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/28 16:54:36    114s] ###   Entire Command                |        00:00:04|        00:00:04|             0.9|
[04/28 16:54:36    114s] ### --------------------------------+----------------+----------------+----------------+
[04/28 16:54:36    114s] ### 
[04/28 16:56:10    153s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 16:56:10    153s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 16:56:10    153s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -layer 5 -pin {balanceCLK clk globalReset reData {REF4Bits[0]} {REF4Bits[1]} {REF4Bits[2]} {REF4Bits[3]}}
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin globalReset has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin globalReset has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin reData has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin reData has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[0] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[0] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[1] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[1] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[2] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[2] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[3] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] **WARN: (IMPPTN-3304):	Pin REF4Bits[3] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:56:10    153s] Updated attributes of 8 pin(s) of partition encoder
[04/28 16:56:10    153s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1132.8M).
[04/28 16:56:10    153s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 16:57:07    178s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 16:57:07    178s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 16:57:07    178s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -pattern fill_track -spreadDirection clockwise -unit MICRON -spacing 72.41 -side Left -start 0.0 0.33 -end 0.0 48.51 -layer {1 2 3 4 5 6} -pin {balanceCLK clk globalReset reData {REF4Bits[0]} {REF4Bits[1]} {REF4Bits[2]} {REF4Bits[3]}}
[04/28 16:57:07    178s] ### import design signature (64): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin globalReset has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin reData has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin REF4Bits[0] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin REF4Bits[1] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin REF4Bits[2] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] **WARN: (IMPPTN-3304):	Pin REF4Bits[3] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:57:07    178s] Successfully spread [8] pins.
[04/28 16:57:07    178s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1129.8M).
[04/28 16:57:07    178s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 16:57:13    180s] **ERROR: (IMPSYT-16600):	Single layer with pattern; at least another layer to work with pattern.
[04/28 16:57:21    184s] **ERROR: (IMPQTF-4044):	Error happens when execute 'Rda_PE::Attr:unitUpdate' with error message: 'Invalid pointer argument "0x0" in "dbLayerWirePitch"
Usage: dbLayerWirePitch <layerPtr>'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (IMPQTF-4044):	Error happens when execute 'Rda_PE::Attr:unitUpdate' with error message: 'Invalid pointer argument "0x0" in "dbLayerWirePitch"
Usage: dbLayerWirePitch <layerPtr>'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 16:58:22    209s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 16:58:22    209s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -pattern fill_track -spreadDirection clockwise -unit MICRON -spacing 6 -side Left -start 0.0 0.33 -end 0.0 4.29 -layer {1 2 3 4 5 6} -pin {balanceCLK clk globalReset reData}
[04/28 16:58:22    209s] ### import design signature (65): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 16:58:22    210s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:58:22    210s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:58:22    210s] **WARN: (IMPPTN-3304):	Pin globalReset has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:58:22    210s] **WARN: (IMPPTN-3304):	Pin reData has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:58:22    210s] Successfully spread [4] pins.
[04/28 16:58:22    210s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1130.9M).
[04/28 16:58:23    210s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 16:58:45    219s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[04/28 16:59:24    236s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 16:59:24    236s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 16:59:24    236s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -side Left -layer 5 -assign 0.0 0.33 -pin balanceCLK
[04/28 16:59:24    236s] ### import design signature (66): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 16:59:24    236s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 16:59:24    236s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.0M).
[04/28 16:59:24    236s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:00:30    264s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:00:30    264s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:00:30    264s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 5 -spreadType range -start 0.0 10.0 -end 0.0 70.0 -pin {balanceCLK clk globalReset reData {REF4Bits[0]} {REF4Bits[1]} {REF4Bits[2]} {REF4Bits[3]}}
[04/28 17:00:30    264s] ### import design signature (67): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin balanceCLK has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin clk has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin globalReset has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin reData has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin REF4Bits[0] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin REF4Bits[1] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin REF4Bits[2] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] **WARN: (IMPPTN-3304):	Pin REF4Bits[3] has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 5. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:30    264s] Successfully spread [8] pins.
[04/28 17:00:30    264s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.0M).
[04/28 17:00:30    264s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:00:43    270s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:00:43    270s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:00:43    270s] <CMD> editPin -pinWidth 0.14 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -side Right -layer 6 -assign 110.22 0.0 -pin out
[04/28 17:00:43    270s] ### import design signature (68): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:00:43    270s] **WARN: (IMPPTN-3303):	Pin out has width 0.14000 which is less than the minimum width 0.30000 required on layer 6. Change pin width to meet minimum width rule.
[04/28 17:00:43    270s] **WARN: (IMPPTN-3304):	Pin out has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 6. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:00:43    270s] **WARN: (IMPPTN-1520):	Pin 'out' of partition 'encoder' cannot be placed at the constrained location [110.22 0.00] due to a blocked pin slot close to the location. Placing the pin at location [110.22 84.15].
[04/28 17:00:43    270s] Type 'man IMPPTN-1520' for more detail.
[04/28 17:00:43    270s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1131.1M).
[04/28 17:00:43    270s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:01:02    278s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:01:02    278s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:01:02    278s] <CMD> editPin -pinWidth 0.14 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 6 -spreadType start -spacing 0.66 -start 110.22 40.0 -pin out
[04/28 17:01:02    278s] ### import design signature (69): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:01:02    278s] **WARN: (IMPPTN-3303):	Pin out has width 0.14000 which is less than the minimum width 0.30000 required on layer 6. Change pin width to meet minimum width rule.
[04/28 17:01:02    278s] **WARN: (IMPPTN-3304):	Pin out has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 6. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:01:02    278s] Successfully spread [1] pins.
[04/28 17:01:02    278s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1130.3M).
[04/28 17:01:02    278s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:01:04    278s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:01:04    278s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:01:04    278s] <CMD> editPin -pinWidth 0.14 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 6 -spreadType start -spacing 0.66 -start 110.22 39.93 -pin out
[04/28 17:01:04    278s] ### import design signature (70): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:01:04    278s] **WARN: (IMPPTN-3303):	Pin out has width 0.14000 which is less than the minimum width 0.30000 required on layer 6. Change pin width to meet minimum width rule.
[04/28 17:01:04    278s] **WARN: (IMPPTN-3304):	Pin out has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 6. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:01:04    278s] Successfully spread [1] pins.
[04/28 17:01:04    278s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1130.4M).
[04/28 17:01:04    278s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:01:13    282s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/28 17:01:13    282s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/28 17:01:13    282s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/28 17:01:13    282s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 17:01:13    282s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[04/28 17:01:13    282s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[04/28 17:01:13    282s] Running Native NanoRoute ...
[04/28 17:01:13    282s] <CMD> routeDesign -globalDetail
[04/28 17:01:13    282s] ### Time Record (routeDesign) is installed.
[04/28 17:01:13    282s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 876.93 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/28 17:01:13    282s] **INFO: User settings:
[04/28 17:01:13    282s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[04/28 17:01:13    282s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/28 17:01:13    282s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/28 17:01:13    282s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[04/28 17:01:13    282s] setNanoRouteMode -routeWithSiDriven                             false
[04/28 17:01:13    282s] setNanoRouteMode -routeWithTimingDriven                         false
[04/28 17:01:13    282s] setNanoRouteMode -timingEngine                                  {}
[04/28 17:01:13    282s] setExtractRCMode -engine                                        preRoute
[04/28 17:01:13    282s] setDelayCalMode -engine                                         aae
[04/28 17:01:13    282s] setDelayCalMode -ignoreNetLoad                                  false
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] #**INFO: setDesignMode -flowEffort standard
[04/28 17:01:13    282s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/28 17:01:13    282s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/28 17:01:13    282s] OPERPROF: Starting checkPlace at level 1, MEM:1130.5M
[04/28 17:01:13    282s] All LLGs are deleted
[04/28 17:01:13    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1130.5M
[04/28 17:01:13    282s] Core basic site is CORE
[04/28 17:01:13    282s] SiteArray: non-trimmed site array dimensions = 9 x 147
[04/28 17:01:13    282s] SiteArray: use 12,288 bytes
[04/28 17:01:13    282s] SiteArray: current memory after site array memory allocation 1130.5M
[04/28 17:01:13    282s] SiteArray: FP blocked sites are writable
[04/28 17:01:13    282s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1130.5M
[04/28 17:01:13    282s] Begin checking placement ... (start mem=1130.5M, init mem=1130.5M)
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] Running CheckPlace using 1 thread in normal mode...
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] ...checkPlace normal is done!
[04/28 17:01:13    282s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1130.5M
[04/28 17:01:13    282s] *info: Placed = 169           
[04/28 17:01:13    282s] *info: Unplaced = 0           
[04/28 17:01:13    282s] Placement Density:100.00%(6916/6916)
[04/28 17:01:13    282s] Placement Density (including fixed std cells):100.00%(6916/6916)
[04/28 17:01:13    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1130.5M
[04/28 17:01:13    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1130.5M
[04/28 17:01:13    282s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1130.5M)
[04/28 17:01:13    282s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.039, MEM:1130.5M
[04/28 17:01:13    282s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/28 17:01:13    282s] *** Changed status on (0) nets in Clock.
[04/28 17:01:13    282s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1130.5M) ***
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] globalDetailRoute
[04/28 17:01:13    282s] 
[04/28 17:01:13    282s] ### Time Record (globalDetailRoute) is installed.
[04/28 17:01:13    282s] #Start globalDetailRoute on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### Time Record (Pre Callback) is installed.
[04/28 17:01:13    282s] ### Time Record (Pre Callback) is uninstalled.
[04/28 17:01:13    282s] ### Time Record (DB Import) is installed.
[04/28 17:01:13    282s] ### Time Record (Timing Data Generation) is installed.
[04/28 17:01:13    282s] #Warning: design is detail-routed. Trial route is skipped!
[04/28 17:01:13    282s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 17:01:13    282s] ### Net info: total nets: 84
[04/28 17:01:13    282s] ### Net info: dirty nets: 0
[04/28 17:01:13    282s] ### Net info: marked as disconnected nets: 0
[04/28 17:01:13    282s] #num needed restored net=0
[04/28 17:01:13    282s] #need_extraction net=0 (total=84)
[04/28 17:01:13    282s] ### Net info: fully routed nets: 82
[04/28 17:01:13    282s] ### Net info: trivial (< 2 pins) nets: 2
[04/28 17:01:13    282s] ### Net info: unrouted nets: 0
[04/28 17:01:13    282s] ### Net info: re-extraction nets: 0
[04/28 17:01:13    282s] ### Net info: ignored nets: 0
[04/28 17:01:13    282s] ### Net info: skip routing nets: 0
[04/28 17:01:13    282s] ### import design signature (71): route=1807153407 flt_obj=0 vio=1182234611 swire=282492057 shield_wire=1 net_attr=644982562 dirty_area=0, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=2065964568
[04/28 17:01:13    282s] ### Time Record (DB Import) is uninstalled.
[04/28 17:01:13    282s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[04/28 17:01:13    282s] #RTESIG:78da8dcf3d0bc230100660677fc5713a54f023b924365d055715515789186b415349d2c1
[04/28 17:01:13    282s] #       7f6fd0d55ab783f7e1eedec1f0b0dc02129b72367930268f1c565b4a0317134642ce881d
[04/28 17:01:13    282s] #       53b45f607f305c6f76a2d0c020ab5cb4a5f5636882f5106c8c952b471f32270d689a5823
[04/28 17:01:13    282s] #       64d17a67fcf3abd38ae0626ec14276aaebdb57c38552107df3d34812dd8b1411e0b52aaf
[04/28 17:01:13    282s] #       e9ab107d4a5a5c21004334ee6cfc3959eb9a7b9b9480ae76f6a7ca35ef2c901739e0bb41
[04/28 17:01:13    282s] #       c7735ac9eea65ae57fa08203b65eebbd00170ea140
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is installed.
[04/28 17:01:13    282s] #RTESIG:78da8dd03b0bc230100770673fc5113b54f0915c129bae82ab4a515789186b415349d2c1
[04/28 17:01:13    282s] #       6f6fd0d53eb683fbf1bfc724396d0a2048178cce5f948a33836d81b1607c4e918b25d273
[04/28 17:01:13    282s] #       6c1dd7643c4976fb03cf1550482b1b4c69dc0c1a6f1c78134265cbe98fac5001d14da809
[04/28 17:01:13    282s] #       a4c138abddfbaf5312e1a61fde407aa9ebc75fc3b894105cd36904f2fe208908e45e95f7
[04/28 17:01:13    282s] #       b8950f2e765a5cce81f8a0ed55bb6bb4c636cf362980d8da9a4ef5fdc677bb9ec19962bd
[04/28 17:01:13    282s] #       976679362c4c49d1ff1225b3012867405aa78d3efa5aadf5
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is installed.
[04/28 17:01:13    282s] #Start routing data preparation on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Minimum voltage of a net in the design = 0.000.
[04/28 17:01:13    282s] #Maximum voltage of a net in the design = 3.300.
[04/28 17:01:13    282s] #Voltage range [0.000 - 3.300] has 82 nets.
[04/28 17:01:13    282s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/28 17:01:13    282s] ### Time Record (Cell Pin Access) is installed.
[04/28 17:01:13    282s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 17:01:13    282s] # Metal1       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] # Metal3       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] # Metal5       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] # Metal6       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:01:13    282s] #Monitoring time of adding inner blkg by smac
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #Regenerating Ggrids automatically.
[04/28 17:01:13    282s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.66000.
[04/28 17:01:13    282s] #Using automatically generated G-grids.
[04/28 17:01:13    282s] #Done routing data preparation.
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Finished routing data preparation on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Cpu time = 00:00:00
[04/28 17:01:13    282s] #Elapsed time = 00:00:00
[04/28 17:01:13    282s] #Increased memory = 3.79 (MB)
[04/28 17:01:13    282s] #Total memory = 881.32 (MB)
[04/28 17:01:13    282s] #Peak memory = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:01:13    282s] ### Time Record (Global Routing) is installed.
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Start global routing on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Start global routing initialization on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Number of eco nets is 9
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Start global routing data preparation on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] #Start routing resource analysis on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### init_is_bin_blocked starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### adjust_flow_cap starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### adjust_partial_route_blockage starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### set_via_blocked starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### copy_flow starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] #Routing resource analysis is done on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### report_flow_cap starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #  Resource Analysis:
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 17:01:13    282s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 17:01:13    282s] #  --------------------------------------------------------------
[04/28 17:01:13    282s] #  Metal1         H         128           0          99    56.57%
[04/28 17:01:13    282s] #  Metal2         V         167           0          99     0.00%
[04/28 17:01:13    282s] #  Metal3         H         128           0          99     0.00%
[04/28 17:01:13    282s] #  Metal4         V         167           0          99     0.00%
[04/28 17:01:13    282s] #  Metal5         H         128           0          99     0.00%
[04/28 17:01:13    282s] #  Metal6         V         167           0          99     0.00%
[04/28 17:01:13    282s] #  --------------------------------------------------------------
[04/28 17:01:13    282s] #  Total                    885       0.00%         594     9.43%
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### analyze_m2_tracks starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### report_initial_resource starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### mark_pg_pins_accessibility starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### set_net_region starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Global routing data preparation is done on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### prepare_level starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init level 1 starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### Level 1 hgrid = 11 X 9
[04/28 17:01:13    282s] ### prepare_level_flow starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:881.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Global routing initialization is done on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #start global routing iteration 1...
[04/28 17:01:13    282s] ### init_flow_edge starts on Thu Apr 28 17:01:13 2022 with memory = 881.32 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:882.1 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### routing at level 1 (topmost level) iter 0
[04/28 17:01:13    282s] ### measure_qor starts on Thu Apr 28 17:01:13 2022 with memory = 882.40 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### measure_congestion starts on Thu Apr 28 17:01:13 2022 with memory = 882.40 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:882.4 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:882.4 MB, peak:899.4 MB
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.37 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #start global routing iteration 2...
[04/28 17:01:13    282s] ### routing at level 1 (topmost level) iter 1
[04/28 17:01:13    282s] ### measure_qor starts on Thu Apr 28 17:01:13 2022 with memory = 882.37 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### measure_congestion starts on Thu Apr 28 17:01:13 2022 with memory = 882.37 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:882.4 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:882.4 MB, peak:899.4 MB
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.37 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### route_end starts on Thu Apr 28 17:01:13 2022 with memory = 882.37 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/28 17:01:13    282s] #Total number of routable nets = 82.
[04/28 17:01:13    282s] #Total number of nets in the design = 84.
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #9 routable nets have only global wires.
[04/28 17:01:13    282s] #73 routable nets have only detail routed wires.
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Routed nets constraints summary:
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #        Rules   Unconstrained  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #      Default               9  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #        Total               9  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Routing constraints summary of the whole design:
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #        Rules   Unconstrained  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #      Default              82  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #        Total              82  
[04/28 17:01:13    282s] #-----------------------------
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### cal_base_flow starts on Thu Apr 28 17:01:13 2022 with memory = 882.38 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_flow_edge starts on Thu Apr 28 17:01:13 2022 with memory = 882.38 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:882.4 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### cal_flow starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### report_overcon starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #                 OverCon          
[04/28 17:01:13    282s] #                  #Gcell    %Gcell
[04/28 17:01:13    282s] #     Layer           (1)   OverCon  Flow/Cap
[04/28 17:01:13    282s] #  ----------------------------------------------
[04/28 17:01:13    282s] #  Metal1        0(0.00%)   (0.00%)     0.84  
[04/28 17:01:13    282s] #  Metal2        0(0.00%)   (0.00%)     0.38  
[04/28 17:01:13    282s] #  Metal3        0(0.00%)   (0.00%)     0.09  
[04/28 17:01:13    282s] #  Metal4        0(0.00%)   (0.00%)     0.02  
[04/28 17:01:13    282s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[04/28 17:01:13    282s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[04/28 17:01:13    282s] #  ----------------------------------------------
[04/28 17:01:13    282s] #     Total      0(0.00%)   (0.00%)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/28 17:01:13    282s] #  Overflow after GR: 0.00% H + 0.00% V
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### cal_base_flow starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_flow_edge starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### cal_flow starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### export_cong_map starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### PDZT_Export::export_cong_map starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### import_cong_map starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #Hotspot report including placement blocked areas
[04/28 17:01:13    282s] OPERPROF: Starting HotSpotCal at level 1, MEM:1134.2M
[04/28 17:01:13    282s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 17:01:13    282s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/28 17:01:13    282s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 17:01:13    282s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 17:01:13    282s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 17:01:13    282s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[04/28 17:01:13    282s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 17:01:13    282s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/28 17:01:13    282s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 17:01:13    282s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 17:01:13    282s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/28 17:01:13    282s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 17:01:13    282s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1134.2M
[04/28 17:01:13    282s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:882.5 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### update starts on Thu Apr 28 17:01:13 2022 with memory = 882.46 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #Complete Global Routing.
[04/28 17:01:13    282s] #Total wire length = 2685 um.
[04/28 17:01:13    282s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal1 = 215 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal2 = 1197 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal3 = 884 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal4 = 285 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal5 = 62 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal6 = 42 um.
[04/28 17:01:13    282s] #Total number of vias = 395
[04/28 17:01:13    282s] #Up-Via Summary (total 395):
[04/28 17:01:13    282s] #           
[04/28 17:01:13    282s] #-----------------------
[04/28 17:01:13    282s] # Metal1            232
[04/28 17:01:13    282s] # Metal2            136
[04/28 17:01:13    282s] # Metal3             11
[04/28 17:01:13    282s] # Metal4             15
[04/28 17:01:13    282s] # Metal5              1
[04/28 17:01:13    282s] #-----------------------
[04/28 17:01:13    282s] #                   395 
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### update cpu:00:00:00, real:00:00:00, mem:882.7 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### report_overcon starts on Thu Apr 28 17:01:13 2022 with memory = 882.88 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:882.9 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### report_overcon starts on Thu Apr 28 17:01:13 2022 with memory = 882.88 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #Max overcon = 0 track.
[04/28 17:01:13    282s] #Total overcon = 0.00%.
[04/28 17:01:13    282s] #Worst layer Gcell overcon rate = 0.00%.
[04/28 17:01:13    282s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:882.9 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### route_end cpu:00:00:00, real:00:00:00, mem:882.9 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### global_route design signature (74): route=2013720953 net_attr=449648215
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Global routing statistics:
[04/28 17:01:13    282s] #Cpu time = 00:00:00
[04/28 17:01:13    282s] #Elapsed time = 00:00:00
[04/28 17:01:13    282s] #Increased memory = 0.75 (MB)
[04/28 17:01:13    282s] #Total memory = 882.07 (MB)
[04/28 17:01:13    282s] #Peak memory = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Finished global routing on Thu Apr 28 17:01:13 2022
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### Time Record (Global Routing) is uninstalled.
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is installed.
[04/28 17:01:13    282s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:01:13    282s] ### track-assign external-init starts on Thu Apr 28 17:01:13 2022 with memory = 882.07 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### Time Record (Track Assignment) is installed.
[04/28 17:01:13    282s] ### Time Record (Track Assignment) is uninstalled.
[04/28 17:01:13    282s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:882.1 MB, peak:899.4 MB
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.07 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### track-assign engine-init starts on Thu Apr 28 17:01:13 2022 with memory = 882.07 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] ### Time Record (Track Assignment) is installed.
[04/28 17:01:13    282s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:882.1 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### track-assign core-engine starts on Thu Apr 28 17:01:13 2022 with memory = 882.07 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #Start Track Assignment.
[04/28 17:01:13    282s] #Done with 0 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[04/28 17:01:13    282s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/28 17:01:13    282s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Track assignment summary:
[04/28 17:01:13    282s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/28 17:01:13    282s] #------------------------------------------------------------------------
[04/28 17:01:13    282s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] # Metal2         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] # Metal3         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] # Metal4       269.71 	  0.22%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] # Metal6        39.91 	  0.00%  	  0.00% 	  0.00%
[04/28 17:01:13    282s] #------------------------------------------------------------------------
[04/28 17:01:13    282s] # All         309.61  	  0.19% 	  0.00% 	  0.00%
[04/28 17:01:13    282s] #Complete Track Assignment.
[04/28 17:01:13    282s] #Total wire length = 2736 um.
[04/28 17:01:13    282s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal1 = 215 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal2 = 1197 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal3 = 884 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal4 = 309 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal5 = 83 um.
[04/28 17:01:13    282s] #Total wire length on LAYER Metal6 = 48 um.
[04/28 17:01:13    282s] #Total number of vias = 395
[04/28 17:01:13    282s] #Up-Via Summary (total 395):
[04/28 17:01:13    282s] #           
[04/28 17:01:13    282s] #-----------------------
[04/28 17:01:13    282s] # Metal1            232
[04/28 17:01:13    282s] # Metal2            136
[04/28 17:01:13    282s] # Metal3             11
[04/28 17:01:13    282s] # Metal4             15
[04/28 17:01:13    282s] # Metal5              1
[04/28 17:01:13    282s] #-----------------------
[04/28 17:01:13    282s] #                   395 
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] ### track_assign design signature (77): route=1850226142
[04/28 17:01:13    282s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:882.3 MB, peak:899.4 MB
[04/28 17:01:13    282s] ### Time Record (Track Assignment) is uninstalled.
[04/28 17:01:13    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.09 (MB), peak = 899.42 (MB)
[04/28 17:01:13    282s] #
[04/28 17:01:13    282s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 17:01:13    282s] #Cpu time = 00:00:00
[04/28 17:01:13    282s] #Elapsed time = 00:00:00
[04/28 17:01:13    282s] #Increased memory = 4.56 (MB)
[04/28 17:01:13    282s] #Total memory = 882.09 (MB)
[04/28 17:01:13    282s] #Peak memory = 899.42 (MB)
[04/28 17:01:13    282s] ### Time Record (Detail Routing) is installed.
[04/28 17:01:13    282s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:01:14    282s] #
[04/28 17:01:14    282s] #Start Detail Routing..
[04/28 17:01:14    282s] #start initial detail routing ...
[04/28 17:01:14    282s] ### Design has 0 dirty nets, 33 dirty-areas)
[04/28 17:01:14    283s] #   number of violations = 0
[04/28 17:01:14    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.01 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] #Complete Detail Routing.
[04/28 17:01:14    283s] #Total wire length = 2571 um.
[04/28 17:01:14    283s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal2 = 1231 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal4 = 146 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:01:14    283s] #Total number of vias = 386
[04/28 17:01:14    283s] #Up-Via Summary (total 386):
[04/28 17:01:14    283s] #           
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] # Metal1            231
[04/28 17:01:14    283s] # Metal2            136
[04/28 17:01:14    283s] # Metal3              9
[04/28 17:01:14    283s] # Metal4              9
[04/28 17:01:14    283s] # Metal5              1
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] #                   386 
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Total number of DRC violations = 0
[04/28 17:01:14    283s] ### Time Record (Detail Routing) is uninstalled.
[04/28 17:01:14    283s] #Cpu time = 00:00:00
[04/28 17:01:14    283s] #Elapsed time = 00:00:00
[04/28 17:01:14    283s] #Increased memory = 0.57 (MB)
[04/28 17:01:14    283s] #Total memory = 882.66 (MB)
[04/28 17:01:14    283s] #Peak memory = 916.60 (MB)
[04/28 17:01:14    283s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 17:01:14    283s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Start Post Route wire spreading..
[04/28 17:01:14    283s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Start DRC checking..
[04/28 17:01:14    283s] #   number of violations = 0
[04/28 17:01:14    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.19 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:01:14    283s] #Total number of DRC violations = 0
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Start data preparation for wire spreading...
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Data preparation is done on Thu Apr 28 17:01:14 2022
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] ### track-assign engine-init starts on Thu Apr 28 17:01:14 2022 with memory = 884.19 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:884.2 MB, peak:916.6 MB
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Start Post Route Wire Spread.
[04/28 17:01:14    283s] #Done with 1 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
[04/28 17:01:14    283s] #Complete Post Route Wire Spread.
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Total wire length = 2586 um.
[04/28 17:01:14    283s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal2 = 1240 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal4 = 152 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:01:14    283s] #Total number of vias = 386
[04/28 17:01:14    283s] #Up-Via Summary (total 386):
[04/28 17:01:14    283s] #           
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] # Metal1            231
[04/28 17:01:14    283s] # Metal2            136
[04/28 17:01:14    283s] # Metal3              9
[04/28 17:01:14    283s] # Metal4              9
[04/28 17:01:14    283s] # Metal5              1
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] #                   386 
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #Start DRC checking..
[04/28 17:01:14    283s] #   number of violations = 0
[04/28 17:01:14    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.22 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:01:14    283s] #Total number of DRC violations = 0
[04/28 17:01:14    283s] #   number of violations = 0
[04/28 17:01:14    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.22 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:01:14    283s] #Total number of DRC violations = 0
[04/28 17:01:14    283s] #Post Route wire spread is done.
[04/28 17:01:14    283s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 17:01:14    283s] #Total wire length = 2586 um.
[04/28 17:01:14    283s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal2 = 1240 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal4 = 152 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:01:14    283s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:01:14    283s] #Total number of vias = 386
[04/28 17:01:14    283s] #Up-Via Summary (total 386):
[04/28 17:01:14    283s] #           
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] # Metal1            231
[04/28 17:01:14    283s] # Metal2            136
[04/28 17:01:14    283s] # Metal3              9
[04/28 17:01:14    283s] # Metal4              9
[04/28 17:01:14    283s] # Metal5              1
[04/28 17:01:14    283s] #-----------------------
[04/28 17:01:14    283s] #                   386 
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #detailRoute Statistics:
[04/28 17:01:14    283s] #Cpu time = 00:00:01
[04/28 17:01:14    283s] #Elapsed time = 00:00:01
[04/28 17:01:14    283s] #Increased memory = 0.18 (MB)
[04/28 17:01:14    283s] #Total memory = 882.27 (MB)
[04/28 17:01:14    283s] #Peak memory = 916.60 (MB)
[04/28 17:01:14    283s] ### global_detail_route design signature (95): route=1015299513 flt_obj=0 vio=1905142130 shield_wire=1
[04/28 17:01:14    283s] ### Time Record (DB Export) is installed.
[04/28 17:01:14    283s] ### export design design signature (96): route=1015299513 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1240248455 dirty_area=0, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=2065964568
[04/28 17:01:14    283s] ### Time Record (DB Export) is uninstalled.
[04/28 17:01:14    283s] ### Time Record (Post Callback) is installed.
[04/28 17:01:14    283s] ### Time Record (Post Callback) is uninstalled.
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] #globalDetailRoute statistics:
[04/28 17:01:14    283s] #Cpu time = 00:00:01
[04/28 17:01:14    283s] #Elapsed time = 00:00:01
[04/28 17:01:14    283s] #Increased memory = 4.75 (MB)
[04/28 17:01:14    283s] #Total memory = 881.78 (MB)
[04/28 17:01:14    283s] #Peak memory = 916.60 (MB)
[04/28 17:01:14    283s] #Number of warnings = 0
[04/28 17:01:14    283s] #Total number of warnings = 3
[04/28 17:01:14    283s] #Number of fails = 0
[04/28 17:01:14    283s] #Total number of fails = 0
[04/28 17:01:14    283s] #Complete globalDetailRoute on Thu Apr 28 17:01:14 2022
[04/28 17:01:14    283s] #
[04/28 17:01:14    283s] ### import design signature (97): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:01:14    283s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 17:01:14    283s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 881.79 (MB), peak = 916.60 (MB)
[04/28 17:01:14    283s] 
[04/28 17:01:14    283s] *** Summary of all messages that are not suppressed in this session:
[04/28 17:01:14    283s] Severity  ID               Count  Summary                                  
[04/28 17:01:14    283s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/28 17:01:14    283s] *** Message Summary: 1 warning(s), 0 error(s)
[04/28 17:01:14    283s] 
[04/28 17:01:14    283s] ### Time Record (routeDesign) is uninstalled.
[04/28 17:01:14    283s] ### 
[04/28 17:01:14    283s] ###   Scalability Statistics
[04/28 17:01:14    283s] ### 
[04/28 17:01:14    283s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:01:14    283s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/28 17:01:14    283s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:01:14    283s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/28 17:01:14    283s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/28 17:01:14    283s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:01:14    283s] ### 
[04/28 17:01:29    289s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/28 17:01:29    289s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { POWR GRND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[04/28 17:01:29    289s] *** Begin SPECIAL ROUTE on Thu Apr 28 17:01:29 2022 ***
[04/28 17:01:29    289s] SPECIAL ROUTE ran on directory: /afs/ee.ust.hk/staff/ee/bxieaf/eesm6980/implementation_9/layout
[04/28 17:01:29    289s] SPECIAL ROUTE ran on machine: EEX055 (Linux 3.10.0-1160.53.1.el7.x86_64 x86_64 2.89Ghz)
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s] Begin option processing ...
[04/28 17:01:29    289s] srouteConnectPowerBump set to false
[04/28 17:01:29    289s] routeSelectNet set to "POWR GRND"
[04/28 17:01:29    289s] routeSpecial set to true
[04/28 17:01:29    289s] srouteBlockPin set to "useLef"
[04/28 17:01:29    289s] srouteBottomLayerLimit set to 1
[04/28 17:01:29    289s] srouteBottomTargetLayerLimit set to 1
[04/28 17:01:29    289s] srouteConnectConverterPin set to false
[04/28 17:01:29    289s] srouteCrossoverViaBottomLayer set to 1
[04/28 17:01:29    289s] srouteCrossoverViaTopLayer set to 6
[04/28 17:01:29    289s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/28 17:01:29    289s] srouteFollowCorePinEnd set to 3
[04/28 17:01:29    289s] srouteJogControl set to "preferWithChanges differentLayer"
[04/28 17:01:29    289s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/28 17:01:29    289s] sroutePadPinAllPorts set to true
[04/28 17:01:29    289s] sroutePreserveExistingRoutes set to true
[04/28 17:01:29    289s] srouteRoutePowerBarPortOnBothDir set to true
[04/28 17:01:29    289s] srouteStopBlockPin set to "nearestTarget"
[04/28 17:01:29    289s] srouteTopLayerLimit set to 6
[04/28 17:01:29    289s] srouteTopTargetLayerLimit set to 6
[04/28 17:01:29    289s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2209.00 megs.
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s] Reading DB technology information...
[04/28 17:01:29    289s] Finished reading DB technology information.
[04/28 17:01:29    289s] Reading floorplan and netlist information...
[04/28 17:01:29    289s] Finished reading floorplan and netlist information.
[04/28 17:01:29    289s] Read in 12 layers, 6 routing layers, 1 overlap layer
[04/28 17:01:29    289s] Read in 42 macros, 21 used
[04/28 17:01:29    289s] Read in 169 components
[04/28 17:01:29    289s]   169 core components: 0 unplaced, 169 placed, 0 fixed
[04/28 17:01:29    289s] Read in 9 physical pins
[04/28 17:01:29    289s]   9 physical pins: 0 unplaced, 0 placed, 9 fixed
[04/28 17:01:29    289s] Read in 9 nets
[04/28 17:01:29    289s] Read in 2 special nets, 2 routed
[04/28 17:01:29    289s] Read in 347 terminals
[04/28 17:01:29    289s] 2 nets selected.
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s] Begin power routing ...
[04/28 17:01:29    289s] **WARN: (IMPSR-1254):	Cannot find any block pin of net POWR. Check netlist, or change option to include the pin.
[04/28 17:01:29    289s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net POWR. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/28 17:01:29    289s] Type 'man IMPSR-1256' for more detail.
[04/28 17:01:29    289s] Cannot find any AREAIO class pad pin of net POWR. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/28 17:01:29    289s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GRND. Check netlist, or change option to include the pin.
[04/28 17:01:29    289s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GRND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/28 17:01:29    289s] Type 'man IMPSR-1256' for more detail.
[04/28 17:01:29    289s] Cannot find any AREAIO class pad pin of net GRND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/28 17:01:29    289s] CPU time for FollowPin 0 seconds
[04/28 17:01:29    289s] CPU time for FollowPin 0 seconds
[04/28 17:01:29    289s]   Number of IO ports routed: 0
[04/28 17:01:29    289s]   Number of Block ports routed: 0
[04/28 17:01:29    289s]   Number of Stripe ports routed: 0
[04/28 17:01:29    289s]   Number of Core ports routed: 0
[04/28 17:01:29    289s]   Number of Pad ports routed: 0
[04/28 17:01:29    289s]   Number of Power Bump ports routed: 0
[04/28 17:01:29    289s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2211.00 megs.
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s] 
[04/28 17:01:29    289s]  Begin updating DB with routing results ...
[04/28 17:01:29    289s]  Updating DB with 9 io pins ...
[04/28 17:01:29    289s]  Updating DB with 0 via definition ...
[04/28 17:01:29    289s] sroute created 0 wire.
[04/28 17:01:29    289s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/28 17:01:35    291s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/28 17:01:35    291s] VERIFY_CONNECTIVITY use new engine.
[04/28 17:01:35    291s] 
[04/28 17:01:35    291s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 17:01:35    291s] Start Time: Thu Apr 28 17:01:35 2022
[04/28 17:01:35    291s] 
[04/28 17:01:35    291s] Design Name: encoder
[04/28 17:01:35    291s] Database Units: 2000
[04/28 17:01:35    291s] Design Boundary: (0.0000, 0.0000) (110.2200, 84.4800)
[04/28 17:01:35    291s] Error Limit = 1000; Warning Limit = 50
[04/28 17:01:35    291s] Check all nets
[04/28 17:01:35    291s] 
[04/28 17:01:35    291s] Begin Summary 
[04/28 17:01:35    291s]   Found no problems or warnings.
[04/28 17:01:35    291s] End Summary
[04/28 17:01:35    291s] 
[04/28 17:01:35    291s] End Time: Thu Apr 28 17:01:35 2022
[04/28 17:01:35    291s] Time Elapsed: 0:00:00.0
[04/28 17:01:35    291s] 
[04/28 17:01:35    291s] ******** End: VERIFY CONNECTIVITY ********
[04/28 17:01:35    291s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 17:01:35    291s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/28 17:01:35    291s] 
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -quiet -area
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -check_only -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/28 17:01:43    294s] <CMD> get_verify_drc_mode -limit -quiet
[04/28 17:01:44    295s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report encoder.drc.rpt -limit 1000
[04/28 17:01:44    295s] <CMD> verify_drc
[04/28 17:01:44    295s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/28 17:01:44    295s] #-report encoder.drc.rpt                 # string, default="", user setting
[04/28 17:01:44    295s]  *** Starting Verify DRC (MEM: 1145.0) ***
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s]   VERIFY DRC ...... Starting Verification
[04/28 17:01:44    295s]   VERIFY DRC ...... Initializing
[04/28 17:01:44    295s]   VERIFY DRC ...... Deleting Existing Violations
[04/28 17:01:44    295s]   VERIFY DRC ...... Creating Sub-Areas
[04/28 17:01:44    295s]   VERIFY DRC ...... Using new threading
[04/28 17:01:44    295s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 110.220 84.480} 1 of 1
[04/28 17:01:44    295s]   VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s]   Verification Complete : 1 Viols.
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s]  Violation Summary By Layer and Type:
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s] 	         MinWid   Totals
[04/28 17:01:44    295s] 	Metal6        1        1
[04/28 17:01:44    295s] 	Totals        1        1
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/28 17:01:44    295s] 
[04/28 17:01:44    295s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/28 17:02:12    306s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:02:12    306s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:02:12    306s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 6 -spreadType start -spacing 0.66 -start 110.22 39.93 -pin out
[04/28 17:02:12    306s] **WARN: (IMPPTN-3304):	Pin out has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 6. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:02:12    306s] Successfully spread [1] pins.
[04/28 17:02:12    306s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.0M).
[04/28 17:02:12    306s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:02:13    306s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[04/28 17:02:13    306s] <CMD> setPinAssignMode -pinEditInBatch true
[04/28 17:02:13    306s] <CMD> editPin -pinWidth 0.3 -pinDepth 0.14 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 6 -spreadType start -spacing 0.66 -start 110.22 39.93 -pin out
[04/28 17:02:13    306s] ### import design signature (98): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:02:13    306s] **WARN: (IMPPTN-3304):	Pin out has depth 0.14000 which is less than the minimum depth 0.30000 required to meet the min-area rule for layer 6. Change pin width and/or pin depth to meet minimum area rule.
[04/28 17:02:13    306s] Successfully spread [1] pins.
[04/28 17:02:13    306s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1141.0M).
[04/28 17:02:13    306s] <CMD> setPinAssignMode -pinEditInBatch false
[04/28 17:02:20    309s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/28 17:02:20    309s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/28 17:02:20    309s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/28 17:02:20    309s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 17:02:20    309s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[04/28 17:02:20    309s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[04/28 17:02:20    309s] Running Native NanoRoute ...
[04/28 17:02:20    309s] <CMD> routeDesign -globalDetail
[04/28 17:02:20    309s] ### Time Record (routeDesign) is installed.
[04/28 17:02:20    309s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.53 (MB), peak = 916.60 (MB)
[04/28 17:02:20    309s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/28 17:02:20    309s] **INFO: User settings:
[04/28 17:02:20    309s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[04/28 17:02:20    309s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/28 17:02:20    309s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/28 17:02:20    309s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[04/28 17:02:20    309s] setNanoRouteMode -routeWithSiDriven                             false
[04/28 17:02:20    309s] setNanoRouteMode -routeWithTimingDriven                         false
[04/28 17:02:20    309s] setNanoRouteMode -timingEngine                                  {}
[04/28 17:02:20    309s] setExtractRCMode -engine                                        preRoute
[04/28 17:02:20    309s] setDelayCalMode -engine                                         aae
[04/28 17:02:20    309s] setDelayCalMode -ignoreNetLoad                                  false
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] #**INFO: setDesignMode -flowEffort standard
[04/28 17:02:20    309s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/28 17:02:20    309s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/28 17:02:20    309s] OPERPROF: Starting checkPlace at level 1, MEM:1141.1M
[04/28 17:02:20    309s] All LLGs are deleted
[04/28 17:02:20    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1141.1M
[04/28 17:02:20    309s] Core basic site is CORE
[04/28 17:02:20    309s] SiteArray: non-trimmed site array dimensions = 9 x 147
[04/28 17:02:20    309s] SiteArray: use 12,288 bytes
[04/28 17:02:20    309s] SiteArray: current memory after site array memory allocation 1141.1M
[04/28 17:02:20    309s] SiteArray: FP blocked sites are writable
[04/28 17:02:20    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1141.1M
[04/28 17:02:20    309s] Begin checking placement ... (start mem=1141.1M, init mem=1141.1M)
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] Running CheckPlace using 1 thread in normal mode...
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] ...checkPlace normal is done!
[04/28 17:02:20    309s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1141.1M
[04/28 17:02:20    309s] *info: Placed = 169           
[04/28 17:02:20    309s] *info: Unplaced = 0           
[04/28 17:02:20    309s] Placement Density:100.00%(6916/6916)
[04/28 17:02:20    309s] Placement Density (including fixed std cells):100.00%(6916/6916)
[04/28 17:02:20    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1141.1M
[04/28 17:02:20    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1141.1M
[04/28 17:02:20    309s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1141.1M)
[04/28 17:02:20    309s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.028, MEM:1141.1M
[04/28 17:02:20    309s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/28 17:02:20    309s] *** Changed status on (0) nets in Clock.
[04/28 17:02:20    309s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1141.1M) ***
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] globalDetailRoute
[04/28 17:02:20    309s] 
[04/28 17:02:20    309s] ### Time Record (globalDetailRoute) is installed.
[04/28 17:02:20    309s] #Start globalDetailRoute on Thu Apr 28 17:02:20 2022
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] ### Time Record (Pre Callback) is installed.
[04/28 17:02:20    309s] ### Time Record (Pre Callback) is uninstalled.
[04/28 17:02:20    309s] ### Time Record (DB Import) is installed.
[04/28 17:02:20    309s] ### Time Record (Timing Data Generation) is installed.
[04/28 17:02:20    309s] #Warning: design is detail-routed. Trial route is skipped!
[04/28 17:02:20    309s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 17:02:20    309s] ### Net info: total nets: 84
[04/28 17:02:20    309s] ### Net info: dirty nets: 0
[04/28 17:02:20    309s] ### Net info: marked as disconnected nets: 0
[04/28 17:02:20    309s] #num needed restored net=0
[04/28 17:02:20    309s] #need_extraction net=0 (total=84)
[04/28 17:02:20    309s] ### Net info: fully routed nets: 82
[04/28 17:02:20    309s] ### Net info: trivial (< 2 pins) nets: 2
[04/28 17:02:20    309s] ### Net info: unrouted nets: 0
[04/28 17:02:20    309s] ### Net info: re-extraction nets: 0
[04/28 17:02:20    309s] ### Net info: ignored nets: 0
[04/28 17:02:20    309s] ### Net info: skip routing nets: 0
[04/28 17:02:20    309s] ### import design signature (99): route=307266244 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=639224675 dirty_area=0, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=2065964568
[04/28 17:02:20    309s] ### Time Record (DB Import) is uninstalled.
[04/28 17:02:20    309s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[04/28 17:02:20    309s] #RTESIG:78da8dcf3d0bc230100660677fc5713a54f023b924365d055715515789186b415349d2c1
[04/28 17:02:20    309s] #       7f6fd0d55ab783f7e1eedec1f0b0dc02129b72367930268f1c565b4a0317134642ce881d
[04/28 17:02:20    309s] #       53b45f607f305c6f76a2d0c020ab5cb4a5f5636882f5106c8c952b471f32270d689a5823
[04/28 17:02:20    309s] #       64d17a67fcf3abd38ae0626ec14276aaebdb57c38552107df3d34812dd8b1411e0b52aaf
[04/28 17:02:20    309s] #       e9ab107d4a5a5c21004334ee6cfc3959eb9a7b9b9480ae76f6a7ca35ef2c901739e0bb41
[04/28 17:02:20    309s] #       c7735ac9eea65ae57fa08203b65eebbd00170ea140
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is installed.
[04/28 17:02:20    309s] #RTESIG:78da8dd03b0bc230100770673fc5113b54f0915c129bae82ab4a515789186b415349d2c1
[04/28 17:02:20    309s] #       6f6fd0d53eb683fbf1bfc724396d0a2048178cce5f948a33836d81b1607c4e918b25d273
[04/28 17:02:20    309s] #       6c1dd7643c4976fb03cf1550482b1b4c69dc0c1a6f1c78134265cbe98fac5001d14da809
[04/28 17:02:20    309s] #       a4c138abddfbaf5312e1a61fde407aa9ebc75fc3b894105cd36904f2fe208908e45e95f7
[04/28 17:02:20    309s] #       b8950f2e765a5cce81f8a0ed55bb6bb4c636cf362980d8da9a4ef5fdc677bb9ec19962bd
[04/28 17:02:20    309s] #       976679362c4c49d1ff1225b3012867405aa78d3efa5aadf5
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is installed.
[04/28 17:02:20    309s] #Start routing data preparation on Thu Apr 28 17:02:20 2022
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Minimum voltage of a net in the design = 0.000.
[04/28 17:02:20    309s] #Maximum voltage of a net in the design = 3.300.
[04/28 17:02:20    309s] #Voltage range [0.000 - 3.300] has 82 nets.
[04/28 17:02:20    309s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/28 17:02:20    309s] ### Time Record (Cell Pin Access) is installed.
[04/28 17:02:20    309s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 17:02:20    309s] # Metal1       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] # Metal3       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] # Metal5       H   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] # Metal6       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.65000
[04/28 17:02:20    309s] #Monitoring time of adding inner blkg by smac
[04/28 17:02:20    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.92 (MB), peak = 916.60 (MB)
[04/28 17:02:20    309s] #Regenerating Ggrids automatically.
[04/28 17:02:20    309s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.66000.
[04/28 17:02:20    309s] #Using automatically generated G-grids.
[04/28 17:02:20    309s] #Done routing data preparation.
[04/28 17:02:20    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.92 (MB), peak = 916.60 (MB)
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Finished routing data preparation on Thu Apr 28 17:02:20 2022
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Cpu time = 00:00:00
[04/28 17:02:20    309s] #Elapsed time = 00:00:00
[04/28 17:02:20    309s] #Increased memory = 3.82 (MB)
[04/28 17:02:20    309s] #Total memory = 887.92 (MB)
[04/28 17:02:20    309s] #Peak memory = 916.60 (MB)
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:02:20    309s] ### Time Record (Global Routing) is installed.
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Start global routing on Thu Apr 28 17:02:20 2022
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Start global routing initialization on Thu Apr 28 17:02:20 2022
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #WARNING (NRGR-22) Design is already detail routed.
[04/28 17:02:20    309s] ### Time Record (Global Routing) is uninstalled.
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is installed.
[04/28 17:02:20    309s] ### Time Record (Data Preparation) is uninstalled.
[04/28 17:02:20    309s] ### track-assign external-init starts on Thu Apr 28 17:02:20 2022 with memory = 887.92 (MB), peak = 916.60 (MB)
[04/28 17:02:20    309s] ### Time Record (Track Assignment) is installed.
[04/28 17:02:20    309s] ### Time Record (Track Assignment) is uninstalled.
[04/28 17:02:20    309s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:887.9 MB, peak:916.6 MB
[04/28 17:02:20    309s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 17:02:20    309s] #Cpu time = 00:00:00
[04/28 17:02:20    309s] #Elapsed time = 00:00:00
[04/28 17:02:20    309s] #Increased memory = 3.82 (MB)
[04/28 17:02:20    309s] #Total memory = 887.92 (MB)
[04/28 17:02:20    309s] #Peak memory = 916.60 (MB)
[04/28 17:02:20    309s] ### Time Record (Detail Routing) is installed.
[04/28 17:02:20    309s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:02:20    309s] #
[04/28 17:02:20    309s] #Start Detail Routing..
[04/28 17:02:20    309s] #start 1st optimization iteration ...
[04/28 17:02:20    309s] #   number of violations = 0
[04/28 17:02:20    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.27 (MB), peak = 916.60 (MB)
[04/28 17:02:20    309s] #Complete Detail Routing.
[04/28 17:02:20    309s] #Total wire length = 2586 um.
[04/28 17:02:20    309s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal2 = 1240 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal4 = 152 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:02:20    309s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:02:20    309s] #Total number of vias = 386
[04/28 17:02:20    309s] #Up-Via Summary (total 386):
[04/28 17:02:20    309s] #           
[04/28 17:02:20    309s] #-----------------------
[04/28 17:02:20    309s] # Metal1            231
[04/28 17:02:20    309s] # Metal2            136
[04/28 17:02:20    309s] # Metal3              9
[04/28 17:02:20    309s] # Metal4              9
[04/28 17:02:20    309s] # Metal5              1
[04/28 17:02:20    309s] #-----------------------
[04/28 17:02:20    309s] #                   386 
[04/28 17:02:21    309s] #
[04/28 17:02:21    309s] #Total number of DRC violations = 0
[04/28 17:02:21    309s] ### Time Record (Detail Routing) is uninstalled.
[04/28 17:02:21    309s] #Cpu time = 00:00:00
[04/28 17:02:21    309s] #Elapsed time = 00:00:00
[04/28 17:02:21    309s] #Increased memory = 0.00 (MB)
[04/28 17:02:21    309s] #Total memory = 887.92 (MB)
[04/28 17:02:21    309s] #Peak memory = 916.60 (MB)
[04/28 17:02:21    309s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 17:02:21    309s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:02:21    309s] #
[04/28 17:02:21    309s] #Start Post Route wire spreading..
[04/28 17:02:21    309s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:02:21    309s] #
[04/28 17:02:21    309s] #Start DRC checking..
[04/28 17:02:21    310s] #   number of violations = 0
[04/28 17:02:21    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.54 (MB), peak = 917.87 (MB)
[04/28 17:02:21    310s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:02:21    310s] #Total number of DRC violations = 0
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #Start data preparation for wire spreading...
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #Data preparation is done on Thu Apr 28 17:02:21 2022
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] ### track-assign engine-init starts on Thu Apr 28 17:02:21 2022 with memory = 889.54 (MB), peak = 917.87 (MB)
[04/28 17:02:21    310s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:889.5 MB, peak:917.9 MB
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #Start Post Route Wire Spread.
[04/28 17:02:21    310s] #Done with 0 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[04/28 17:02:21    310s] #Complete Post Route Wire Spread.
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #Total wire length = 2589 um.
[04/28 17:02:21    310s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal2 = 1242 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal4 = 152 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:02:21    310s] #Total number of vias = 386
[04/28 17:02:21    310s] #Up-Via Summary (total 386):
[04/28 17:02:21    310s] #           
[04/28 17:02:21    310s] #-----------------------
[04/28 17:02:21    310s] # Metal1            231
[04/28 17:02:21    310s] # Metal2            136
[04/28 17:02:21    310s] # Metal3              9
[04/28 17:02:21    310s] # Metal4              9
[04/28 17:02:21    310s] # Metal5              1
[04/28 17:02:21    310s] #-----------------------
[04/28 17:02:21    310s] #                   386 
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] ### max drc and si pitch = 2400 ( 1.20000 um) MT-safe pitch = 2680 ( 1.34000 um) patch pitch = 21720 (10.86000 um)
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #Start DRC checking..
[04/28 17:02:21    310s] #   number of violations = 0
[04/28 17:02:21    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.36 (MB), peak = 917.87 (MB)
[04/28 17:02:21    310s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:02:21    310s] #Total number of DRC violations = 0
[04/28 17:02:21    310s] #   number of violations = 0
[04/28 17:02:21    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.36 (MB), peak = 917.87 (MB)
[04/28 17:02:21    310s] #CELL_VIEW encoder,init has no DRC violation.
[04/28 17:02:21    310s] #Total number of DRC violations = 0
[04/28 17:02:21    310s] #Post Route wire spread is done.
[04/28 17:02:21    310s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 17:02:21    310s] #Total wire length = 2589 um.
[04/28 17:02:21    310s] #Total half perimeter of net bounding box = 2631 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal1 = 232 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal2 = 1242 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal3 = 812 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal4 = 152 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal5 = 126 um.
[04/28 17:02:21    310s] #Total wire length on LAYER Metal6 = 24 um.
[04/28 17:02:21    310s] #Total number of vias = 386
[04/28 17:02:21    310s] #Up-Via Summary (total 386):
[04/28 17:02:21    310s] #           
[04/28 17:02:21    310s] #-----------------------
[04/28 17:02:21    310s] # Metal1            231
[04/28 17:02:21    310s] # Metal2            136
[04/28 17:02:21    310s] # Metal3              9
[04/28 17:02:21    310s] # Metal4              9
[04/28 17:02:21    310s] # Metal5              1
[04/28 17:02:21    310s] #-----------------------
[04/28 17:02:21    310s] #                   386 
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #detailRoute Statistics:
[04/28 17:02:21    310s] #Cpu time = 00:00:00
[04/28 17:02:21    310s] #Elapsed time = 00:00:00
[04/28 17:02:21    310s] #Increased memory = 0.09 (MB)
[04/28 17:02:21    310s] #Total memory = 888.01 (MB)
[04/28 17:02:21    310s] #Peak memory = 917.87 (MB)
[04/28 17:02:21    310s] ### global_detail_route design signature (118): route=1167515458 flt_obj=0 vio=1905142130 shield_wire=1
[04/28 17:02:21    310s] ### Time Record (DB Export) is installed.
[04/28 17:02:21    310s] ### export design design signature (119): route=1167515458 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1411792892 dirty_area=0, del_dirty_area=0 cell=187286905 placement=1776538743 pin_access=2065964568
[04/28 17:02:21    310s] ### Time Record (DB Export) is uninstalled.
[04/28 17:02:21    310s] ### Time Record (Post Callback) is installed.
[04/28 17:02:21    310s] ### Time Record (Post Callback) is uninstalled.
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] #globalDetailRoute statistics:
[04/28 17:02:21    310s] #Cpu time = 00:00:00
[04/28 17:02:21    310s] #Elapsed time = 00:00:00
[04/28 17:02:21    310s] #Increased memory = 3.57 (MB)
[04/28 17:02:21    310s] #Total memory = 887.52 (MB)
[04/28 17:02:21    310s] #Peak memory = 917.87 (MB)
[04/28 17:02:21    310s] #Number of warnings = 1
[04/28 17:02:21    310s] #Total number of warnings = 5
[04/28 17:02:21    310s] #Number of fails = 0
[04/28 17:02:21    310s] #Total number of fails = 0
[04/28 17:02:21    310s] #Complete globalDetailRoute on Thu Apr 28 17:02:21 2022
[04/28 17:02:21    310s] #
[04/28 17:02:21    310s] ### import design signature (120): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=2065964568
[04/28 17:02:21    310s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 17:02:21    310s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 887.55 (MB), peak = 917.87 (MB)
[04/28 17:02:21    310s] 
[04/28 17:02:21    310s] *** Summary of all messages that are not suppressed in this session:
[04/28 17:02:21    310s] Severity  ID               Count  Summary                                  
[04/28 17:02:21    310s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/28 17:02:21    310s] *** Message Summary: 1 warning(s), 0 error(s)
[04/28 17:02:21    310s] 
[04/28 17:02:21    310s] ### Time Record (routeDesign) is uninstalled.
[04/28 17:02:21    310s] ### 
[04/28 17:02:21    310s] ###   Scalability Statistics
[04/28 17:02:21    310s] ### 
[04/28 17:02:21    310s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:02:21    310s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/28 17:02:21    310s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:02:21    310s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/28 17:02:21    310s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/28 17:02:21    310s] ### --------------------------------+----------------+----------------+----------------+
[04/28 17:02:21    310s] ### 
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -quiet -area
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -check_only -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/28 17:02:27    312s] <CMD> get_verify_drc_mode -limit -quiet
[04/28 17:02:29    313s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report encoder.drc.rpt -limit 1000
[04/28 17:02:29    313s] <CMD> verify_drc
[04/28 17:02:29    313s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/28 17:02:29    313s] #-report encoder.drc.rpt                 # string, default="", user setting
[04/28 17:02:29    313s]  *** Starting Verify DRC (MEM: 1149.5) ***
[04/28 17:02:29    313s] 
[04/28 17:02:29    313s]   VERIFY DRC ...... Starting Verification
[04/28 17:02:29    313s]   VERIFY DRC ...... Initializing
[04/28 17:02:29    313s]   VERIFY DRC ...... Deleting Existing Violations
[04/28 17:02:29    313s]   VERIFY DRC ...... Creating Sub-Areas
[04/28 17:02:29    313s]   VERIFY DRC ...... Using new threading
[04/28 17:02:29    313s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 110.220 84.480} 1 of 1
[04/28 17:02:29    313s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/28 17:02:29    313s] 
[04/28 17:02:29    313s]   Verification Complete : 0 Viols.
[04/28 17:02:29    313s] 
[04/28 17:02:29    313s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/28 17:02:29    313s] 
[04/28 17:02:29    313s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/28 17:02:49    321s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/28 17:02:49    321s] VERIFY_CONNECTIVITY use new engine.
[04/28 17:02:49    321s] 
[04/28 17:02:49    321s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 17:02:49    321s] Start Time: Thu Apr 28 17:02:49 2022
[04/28 17:02:49    321s] 
[04/28 17:02:49    321s] Design Name: encoder
[04/28 17:02:49    321s] Database Units: 2000
[04/28 17:02:49    321s] Design Boundary: (0.0000, 0.0000) (110.2200, 84.4800)
[04/28 17:02:49    321s] Error Limit = 1000; Warning Limit = 50
[04/28 17:02:49    321s] Check all nets
[04/28 17:02:49    321s] 
[04/28 17:02:49    321s] Begin Summary 
[04/28 17:02:49    321s]   Found no problems or warnings.
[04/28 17:02:49    321s] End Summary
[04/28 17:02:49    321s] 
[04/28 17:02:49    321s] End Time: Thu Apr 28 17:02:49 2022
[04/28 17:02:49    321s] Time Elapsed: 0:00:00.0
[04/28 17:02:49    321s] 
[04/28 17:02:49    321s] ******** End: VERIFY CONNECTIVITY ********
[04/28 17:02:49    321s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 17:02:49    321s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/28 17:02:49    321s] 
[04/28 17:03:16    332s] <CMD> saveDesign encoder
[04/28 17:03:16    332s] #% Begin save design ... (date=04/28 17:03:16, mem=888.6M)
[04/28 17:03:16    332s] % Begin Save ccopt configuration ... (date=04/28 17:03:16, mem=890.6M)
[04/28 17:03:16    332s] % End Save ccopt configuration ... (date=04/28 17:03:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=891.3M, current mem=891.3M)
[04/28 17:03:16    332s] % Begin Save netlist data ... (date=04/28 17:03:16, mem=911.1M)
[04/28 17:03:16    332s] Writing Binary DB to encoder.dat/encoder.v.bin in single-threaded mode...
[04/28 17:03:16    332s] % End Save netlist data ... (date=04/28 17:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.2M, current mem=911.2M)
[04/28 17:03:16    332s] Saving symbol-table file ...
[04/28 17:03:17    332s] Saving congestion map file encoder.dat/encoder.route.congmap.gz ...
[04/28 17:03:18    332s] % Begin Save AAE data ... (date=04/28 17:03:18, mem=911.2M)
[04/28 17:03:18    332s] Saving AAE Data ...
[04/28 17:03:18    332s] % End Save AAE data ... (date=04/28 17:03:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.3M, current mem=911.3M)
[04/28 17:03:18    333s] Saving preference file encoder.dat/gui.pref.tcl ...
[04/28 17:03:18    333s] Saving mode setting ...
[04/28 17:03:18    333s] Saving global file ...
[04/28 17:03:18    333s] % Begin Save floorplan data ... (date=04/28 17:03:18, mem=912.0M)
[04/28 17:03:18    333s] Saving floorplan file ...
[04/28 17:03:19    333s] % End Save floorplan data ... (date=04/28 17:03:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=912.1M, current mem=912.1M)
[04/28 17:03:19    333s] Saving PG file encoder.dat/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Apr 28 17:03:19 2022)
[04/28 17:03:20    333s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1169.6M) ***
[04/28 17:03:20    333s] Saving Drc markers ...
[04/28 17:03:20    333s] ... No Drc file written since there is no markers found.
[04/28 17:03:20    333s] % Begin Save placement data ... (date=04/28 17:03:20, mem=912.2M)
[04/28 17:03:20    333s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 17:03:20    333s] Save Adaptive View Pruning View Names to Binary file
[04/28 17:03:20    333s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1173.6M) ***
[04/28 17:03:20    333s] % End Save placement data ... (date=04/28 17:03:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=912.2M, current mem=912.2M)
[04/28 17:03:20    333s] % Begin Save routing data ... (date=04/28 17:03:20, mem=912.2M)
[04/28 17:03:20    333s] Saving route file ...
[04/28 17:03:20    333s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1170.6M) ***
[04/28 17:03:20    333s] % End Save routing data ... (date=04/28 17:03:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.3M, current mem=912.3M)
[04/28 17:03:21    333s] Saving property file encoder.dat/encoder.prop
[04/28 17:03:21    333s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1173.6M) ***
[04/28 17:03:21    333s] #Saving pin access data to file encoder.dat/encoder.apa ...
[04/28 17:03:21    333s] #
[04/28 17:03:21    333s] % Begin Save power constraints data ... (date=04/28 17:03:21, mem=912.9M)
[04/28 17:03:21    333s] % End Save power constraints data ... (date=04/28 17:03:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.0M, current mem=913.0M)
[04/28 17:03:27    338s] Generated self-contained design encoder.dat
[04/28 17:03:27    338s] #% End save design ... (date=04/28 17:03:27, total cpu=0:00:05.9, real=0:00:11.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:27    338s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 17:03:27    338s] 
[04/28 17:03:27    338s] <CMD> saveDesign encoder
[04/28 17:03:27    338s] #% Begin save design ... (date=04/28 17:03:27, mem=916.6M)
[04/28 17:03:27    338s] % Begin Save ccopt configuration ... (date=04/28 17:03:27, mem=916.6M)
[04/28 17:03:27    338s] % End Save ccopt configuration ... (date=04/28 17:03:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:27    338s] % Begin Save netlist data ... (date=04/28 17:03:27, mem=916.6M)
[04/28 17:03:27    338s] Writing Binary DB to encoder.dat.tmp/encoder.v.bin in single-threaded mode...
[04/28 17:03:27    338s] % End Save netlist data ... (date=04/28 17:03:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=920.6M, current mem=916.6M)
[04/28 17:03:27    338s] Saving symbol-table file ...
[04/28 17:03:27    338s] Saving congestion map file encoder.dat.tmp/encoder.route.congmap.gz ...
[04/28 17:03:28    338s] % Begin Save AAE data ... (date=04/28 17:03:28, mem=916.6M)
[04/28 17:03:28    338s] Saving AAE Data ...
[04/28 17:03:28    338s] % End Save AAE data ... (date=04/28 17:03:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:28    338s] Saving preference file encoder.dat.tmp/gui.pref.tcl ...
[04/28 17:03:28    338s] Saving mode setting ...
[04/28 17:03:28    338s] Saving global file ...
[04/28 17:03:29    338s] % Begin Save floorplan data ... (date=04/28 17:03:29, mem=916.6M)
[04/28 17:03:29    338s] Saving floorplan file ...
[04/28 17:03:29    338s] % End Save floorplan data ... (date=04/28 17:03:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:29    338s] Saving PG file encoder.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Apr 28 17:03:29 2022)
[04/28 17:03:30    338s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1193.8M) ***
[04/28 17:03:30    338s] Saving Drc markers ...
[04/28 17:03:30    338s] ... No Drc file written since there is no markers found.
[04/28 17:03:30    338s] % Begin Save placement data ... (date=04/28 17:03:30, mem=916.6M)
[04/28 17:03:30    338s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 17:03:30    338s] Save Adaptive View Pruning View Names to Binary file
[04/28 17:03:30    338s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1197.9M) ***
[04/28 17:03:30    338s] % End Save placement data ... (date=04/28 17:03:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:30    338s] % Begin Save routing data ... (date=04/28 17:03:30, mem=916.6M)
[04/28 17:03:30    338s] Saving route file ...
[04/28 17:03:31    338s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1194.9M) ***
[04/28 17:03:31    338s] % End Save routing data ... (date=04/28 17:03:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:31    338s] Saving property file encoder.dat.tmp/encoder.prop
[04/28 17:03:31    338s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1197.9M) ***
[04/28 17:03:31    338s] #Saving pin access data to file encoder.dat.tmp/encoder.apa ...
[04/28 17:03:31    338s] #
[04/28 17:03:32    339s] % Begin Save power constraints data ... (date=04/28 17:03:32, mem=916.6M)
[04/28 17:03:32    339s] % End Save power constraints data ... (date=04/28 17:03:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.6M, current mem=916.6M)
[04/28 17:03:37    344s] Generated self-contained design encoder.dat.tmp
[04/28 17:03:37    344s] #% End save design ... (date=04/28 17:03:37, total cpu=0:00:05.6, real=0:00:10.0, peak res=920.6M, current mem=916.8M)
[04/28 17:03:37    344s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 17:03:37    344s] 
[04/28 17:03:37    344s] **ERROR: (IMPSYT-16254):	Location specified (118847 -9942) is not within the partition area.
[04/28 17:03:51    350s] <CMD> uiSetTool select
[04/28 17:04:54    376s] <CMD> report_area -out_file reports/encoder.routed.area.rpt
[04/28 17:06:05    405s] <CMD> report_timing -machine_readable -max_paths 100 -max_slack -100.0 -late > encoder_setup.mtarpt
[04/28 17:06:06    405s] AAE DB initialization (MEM=1224.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/28 17:06:06    405s] #################################################################################
[04/28 17:06:06    405s] # Design Stage: PostRoute
[04/28 17:06:06    405s] # Design Name: encoder
[04/28 17:06:06    405s] # Design Mode: 90nm
[04/28 17:06:06    405s] # Analysis Mode: Non-MMMC Non-OCV 
[04/28 17:06:06    405s] # Parasitics Mode: No SPEF/RCDB
[04/28 17:06:06    405s] # Signoff Settings: SI Off 
[04/28 17:06:06    405s] #################################################################################
[04/28 17:06:06    405s] Extraction called for design 'encoder' of instances=169 and nets=84 using extraction engine 'preRoute' .
[04/28 17:06:06    405s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 17:06:06    405s] Type 'man IMPEXT-3530' for more detail.
[04/28 17:06:06    405s] PreRoute RC Extraction called for design encoder.
[04/28 17:06:06    405s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 17:06:06    405s] Type 'man IMPEXT-6197' for more detail.
[04/28 17:06:06    405s] RCMode: PreRoute
[04/28 17:06:06    405s] Capacitance Scaling Factor   : 1.00000
[04/28 17:06:06    405s] Resistance Scaling Factor    : 1.00000
[04/28 17:06:06    405s] Clock Cap Scaling Factor    : 1.00000
[04/28 17:06:06    405s] Clock Res Scaling Factor     : 1.00000
[04/28 17:06:06    405s] Shrink Factor                : 1.00000
[04/28 17:06:06    405s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    405s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[04/28 17:06:06    406s] LayerId::1 widthSet size::1
[04/28 17:06:06    406s] LayerId::2 widthSet size::1
[04/28 17:06:06    406s] LayerId::3 widthSet size::1
[04/28 17:06:06    406s] LayerId::4 widthSet size::1
[04/28 17:06:06    406s] LayerId::5 widthSet size::1
[04/28 17:06:06    406s] LayerId::6 widthSet size::1
[04/28 17:06:06    406s] Updating RC grid for preRoute extraction ...
[04/28 17:06:06    406s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1224.113M)
[04/28 17:06:07    406s] Calculate delays in BcWc mode...
[04/28 17:06:07    406s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Type 'man IMPDC-634' for more detail.
[04/28 17:06:07    406s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.1M, InitMEM = 1236.1M)
[04/28 17:06:07    406s] Start delay calculation (fullDC) (1 T). (MEM=1236.14)
[04/28 17:06:07    406s] Start AAE Lib Loading. (MEM=1252.35)
[04/28 17:06:07    406s] End AAE Lib Loading. (MEM=1261.89 CPU=0:00:00.0 Real=0:00:00.0)
[04/28 17:06:07    406s] End AAE Lib Interpolated Model. (MEM=1261.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 17:06:07    406s] First Iteration Infinite Tw... 
[04/28 17:06:07    406s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[04/28 17:06:07    406s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net out is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[04/28 17:06:07    406s] Total number of fetched objects 99
[04/28 17:06:07    406s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 17:06:07    406s] End delay calculation. (MEM=1296.65 CPU=0:00:00.1 REAL=0:00:00.0)
[04/28 17:06:07    406s] End delay calculation (fullDC). (MEM=1287.11 CPU=0:00:00.3 REAL=0:00:00.0)
[04/28 17:06:07    406s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1287.1M) ***
[04/28 17:08:36    467s] <CMD> report_power -outfile reports/encoder.routed.power.rpt
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Power Analysis
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Power Net Detected:
[04/28 17:08:36    467s]         Voltage	    Name
[04/28 17:08:36    467s]              0V	    GRND
[04/28 17:08:36    467s]              0V	    POWR
[04/28 17:08:36    467s] Begin Processing Timing Library for Power Calculation
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] **ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
Begin Processing Timing Library for Power Calculation
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Processing Power Net/Grid for Power Calculation
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=973.53MB/2367.69MB/973.54MB)
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Processing Timing Window Data for Power Calculation
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] **ERROR: (IMPCTE-348):	Timing library is not loaded yet.
**ERROR: (IMPCTE-348):	Timing library is not loaded yet.
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=973.63MB/2367.69MB/973.63MB)
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Processing User Attributes
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=973.69MB/2367.69MB/973.69MB)
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Processing Signal Activity
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=973.90MB/2367.69MB/973.90MB)
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] Begin Power Computation
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s]       ----------------------------------------------------------
[04/28 17:08:36    467s]       # of cell(s) missing both power/leakage table: 0
[04/28 17:08:36    467s]       # of cell(s) missing power table: 0
[04/28 17:08:36    467s]       # of cell(s) missing leakage table: 0
[04/28 17:08:36    467s]       # of MSMV cell(s) missing power_level: 0
[04/28 17:08:36    467s]       ----------------------------------------------------------
[04/28 17:08:36    467s] 
[04/28 17:08:36    467s] 
[04/28 17:08:36    468s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=974.08MB/2367.69MB/974.08MB)
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] Begin Processing User Attributes
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=974.08MB/2367.69MB/974.15MB)
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=974.15MB/2367.69MB/974.15MB)
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] *
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] 
[04/28 17:08:36    468s] Total Power
[04/28 17:08:36    468s] -----------------------------------------------------------------------------------------
[04/28 17:08:36    468s] Total Internal Power:        0.00000000 	    0.0000%%
[04/28 17:08:36    468s] Total Switching Power:       0.00000000 	    0.0000%%
[04/28 17:08:36    468s] Total Leakage Power:         0.00000000 	    0.0000%%
[04/28 17:08:36    468s] Total Power:                 0.00000000
[04/28 17:08:36    468s] -----------------------------------------------------------------------------------------
[04/28 17:11:47    546s] <CMD> saveDesign encoder
[04/28 17:11:47    546s] #% Begin save design ... (date=04/28 17:11:47, mem=959.4M)
[04/28 17:11:47    546s] % Begin Save ccopt configuration ... (date=04/28 17:11:47, mem=959.4M)
[04/28 17:11:47    546s] % End Save ccopt configuration ... (date=04/28 17:11:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.4M, current mem=959.4M)
[04/28 17:11:47    546s] % Begin Save netlist data ... (date=04/28 17:11:47, mem=959.4M)
[04/28 17:11:47    546s] Writing Binary DB to encoder.dat.tmp/encoder.v.bin in single-threaded mode...
[04/28 17:11:47    546s] % End Save netlist data ... (date=04/28 17:11:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.4M, current mem=959.4M)
[04/28 17:11:47    546s] Saving symbol-table file ...
[04/28 17:11:47    546s] Saving congestion map file encoder.dat.tmp/encoder.route.congmap.gz ...
[04/28 17:11:48    546s] % Begin Save AAE data ... (date=04/28 17:11:48, mem=959.6M)
[04/28 17:11:48    546s] Saving AAE Data ...
[04/28 17:11:48    546s] % End Save AAE data ... (date=04/28 17:11:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=959.6M, current mem=959.6M)
[04/28 17:11:48    546s] Saving preference file encoder.dat.tmp/gui.pref.tcl ...
[04/28 17:11:48    546s] Saving mode setting ...
[04/28 17:11:48    546s] Saving global file ...
[04/28 17:11:49    546s] % Begin Save floorplan data ... (date=04/28 17:11:49, mem=959.6M)
[04/28 17:11:49    546s] Saving floorplan file ...
[04/28 17:11:50    546s] % End Save floorplan data ... (date=04/28 17:11:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=959.6M, current mem=959.6M)
[04/28 17:11:50    546s] Saving PG file encoder.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Apr 28 17:11:50 2022)
[04/28 17:11:50    546s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1228.1M) ***
[04/28 17:11:50    546s] Saving Drc markers ...
[04/28 17:11:50    546s] ... No Drc file written since there is no markers found.
[04/28 17:11:50    546s] % Begin Save placement data ... (date=04/28 17:11:50, mem=959.6M)
[04/28 17:11:50    546s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 17:11:50    546s] Save Adaptive View Pruning View Names to Binary file
[04/28 17:11:50    546s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1231.1M) ***
[04/28 17:11:50    546s] % End Save placement data ... (date=04/28 17:11:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.6M, current mem=959.6M)
[04/28 17:11:50    546s] % Begin Save routing data ... (date=04/28 17:11:50, mem=959.6M)
[04/28 17:11:50    546s] Saving route file ...
[04/28 17:11:51    546s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1228.1M) ***
[04/28 17:11:51    546s] % End Save routing data ... (date=04/28 17:11:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=959.8M, current mem=959.8M)
[04/28 17:11:51    546s] Saving property file encoder.dat.tmp/encoder.prop
[04/28 17:11:51    546s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1231.1M) ***
[04/28 17:11:51    546s] #Saving pin access data to file encoder.dat.tmp/encoder.apa ...
[04/28 17:11:51    546s] #
[04/28 17:11:52    546s] % Begin Save power constraints data ... (date=04/28 17:11:52, mem=959.8M)
[04/28 17:11:52    546s] % End Save power constraints data ... (date=04/28 17:11:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=959.8M, current mem=959.8M)
[04/28 17:11:57    551s] Generated self-contained design encoder.dat.tmp
[04/28 17:11:57    551s] #% End save design ... (date=04/28 17:11:57, total cpu=0:00:05.6, real=0:00:10.0, peak res=960.0M, current mem=960.0M)
[04/28 17:11:57    551s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 17:11:57    551s] 
[04/28 17:12:11    558s] <CMD> saveDesign encoder
[04/28 17:12:11    558s] #% Begin save design ... (date=04/28 17:12:11, mem=961.2M)
[04/28 17:12:11    558s] % Begin Save ccopt configuration ... (date=04/28 17:12:11, mem=961.2M)
[04/28 17:12:11    558s] % End Save ccopt configuration ... (date=04/28 17:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.2M, current mem=961.2M)
[04/28 17:12:11    558s] % Begin Save netlist data ... (date=04/28 17:12:11, mem=961.2M)
[04/28 17:12:11    558s] Writing Binary DB to encoder.dat.tmp/encoder.v.bin in single-threaded mode...
[04/28 17:12:11    558s] % End Save netlist data ... (date=04/28 17:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.2M, current mem=961.2M)
[04/28 17:12:11    558s] Saving symbol-table file ...
[04/28 17:12:12    558s] Saving congestion map file encoder.dat.tmp/encoder.route.congmap.gz ...
[04/28 17:12:12    558s] % Begin Save AAE data ... (date=04/28 17:12:12, mem=961.2M)
[04/28 17:12:12    558s] Saving AAE Data ...
[04/28 17:12:12    558s] % End Save AAE data ... (date=04/28 17:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.2M, current mem=961.2M)
[04/28 17:12:12    558s] Saving preference file encoder.dat.tmp/gui.pref.tcl ...
[04/28 17:12:12    558s] Saving mode setting ...
[04/28 17:12:12    558s] Saving global file ...
[04/28 17:12:13    558s] % Begin Save floorplan data ... (date=04/28 17:12:13, mem=961.3M)
[04/28 17:12:13    558s] Saving floorplan file ...
[04/28 17:12:14    558s] % End Save floorplan data ... (date=04/28 17:12:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=961.3M, current mem=961.3M)
[04/28 17:12:14    558s] Saving PG file encoder.dat.tmp/encoder.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Apr 28 17:12:14 2022)
[04/28 17:12:14    558s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1238.2M) ***
[04/28 17:12:14    558s] Saving Drc markers ...
[04/28 17:12:14    558s] ... No Drc file written since there is no markers found.
[04/28 17:12:14    558s] % Begin Save placement data ... (date=04/28 17:12:14, mem=961.3M)
[04/28 17:12:14    558s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 17:12:14    558s] Save Adaptive View Pruning View Names to Binary file
[04/28 17:12:14    558s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1241.2M) ***
[04/28 17:12:14    558s] % End Save placement data ... (date=04/28 17:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.3M, current mem=961.3M)
[04/28 17:12:14    558s] % Begin Save routing data ... (date=04/28 17:12:14, mem=961.3M)
[04/28 17:12:14    558s] Saving route file ...
[04/28 17:12:15    558s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1238.2M) ***
[04/28 17:12:15    558s] % End Save routing data ... (date=04/28 17:12:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=961.3M, current mem=961.3M)
[04/28 17:12:15    558s] Saving property file encoder.dat.tmp/encoder.prop
[04/28 17:12:15    558s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1241.2M) ***
[04/28 17:12:16    558s] #Saving pin access data to file encoder.dat.tmp/encoder.apa ...
[04/28 17:12:16    558s] #
[04/28 17:12:16    558s] % Begin Save power constraints data ... (date=04/28 17:12:16, mem=961.3M)
[04/28 17:12:16    558s] % End Save power constraints data ... (date=04/28 17:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=961.3M, current mem=961.3M)
[04/28 17:12:21    563s] Generated self-contained design encoder.dat.tmp
[04/28 17:12:21    563s] #% End save design ... (date=04/28 17:12:21, total cpu=0:00:05.7, real=0:00:10.0, peak res=961.4M, current mem=961.4M)
[04/28 17:12:21    563s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 17:12:21    563s] 
[04/28 17:12:33    569s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Apr 28 17:12:33 2022
  Total CPU time:     0:09:49
  Total real time:    0:22:01
  Peak memory (main): 979.41MB

[04/28 17:12:33    569s] 
[04/28 17:12:33    569s] *** Memory Usage v#1 (Current mem = 1238.176M, initial mem = 268.238M) ***
[04/28 17:12:33    569s] 
[04/28 17:12:33    569s] *** Summary of all messages that are not suppressed in this session:
[04/28 17:12:33    569s] Severity  ID               Count  Summary                                  
[04/28 17:12:33    569s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/28 17:12:33    569s] WARNING   IMPPTN-3303          3  Pin %s has width %0.5f which is less tha...
[04/28 17:12:33    569s] WARNING   IMPPTN-3304         42  Pin %s has depth %0.5f which is less tha...
[04/28 17:12:33    569s] WARNING   IMPPTN-1520          1  Pin '%s' of %s '%s' cannot be placed at ...
[04/28 17:12:33    569s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/28 17:12:33    569s] WARNING   IMPEXT-2883          2  The resistance extracted for a wire belo...
[04/28 17:12:33    569s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/28 17:12:33    569s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[04/28 17:12:33    569s] ERROR     IMPSYT-16600         2  Single layer with pattern; at least anot...
[04/28 17:12:33    569s] ERROR     IMPSYT-16254         2  Location specified (%s %s) is not within...
[04/28 17:12:33    569s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[04/28 17:12:33    569s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[04/28 17:12:33    569s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[04/28 17:12:33    569s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[04/28 17:12:33    569s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[04/28 17:12:33    569s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[04/28 17:12:33    569s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[04/28 17:12:33    569s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/28 17:12:33    569s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 17:12:33    569s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[04/28 17:12:33    569s] ERROR     IMPCTE-348           4  Timing library is not loaded yet.        
[04/28 17:12:33    569s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[04/28 17:12:33    569s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[04/28 17:12:33    569s] ERROR     IMPQTF-4044          2  Error happens when execute '%s' with err...
[04/28 17:12:33    569s] *** Message Summary: 79 warning(s), 11 error(s)
[04/28 17:12:33    569s] 
[04/28 17:12:33    569s] --- Ending "Innovus" (totcpu=0:09:29, real=0:21:59, mem=1238.2M) ---
