Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 11 15:14:33 2023
| Host         : LYC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_display_Demon_timing_summary_routed.rpt -pb HDMI_display_Demon_timing_summary_routed.pb -rpx HDMI_display_Demon_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_display_Demon
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.864        0.000                      0                  357        0.156        0.000                      0                  357       -0.061       -0.061                       1                   232  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 3.368}        6.737           148.438         
  clk_out2_clk_wiz_0  {0.000 0.674}        1.347           742.188         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.864        0.000                      0                  357        0.156        0.000                      0                  357        2.968        0.000                       0                   218  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.061       -0.061                       1                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/hs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.546ns (20.244%)  route 2.151ns (79.756%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 5.759 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.346    -1.511    u_hdmi_data_gen/clk_out1
    SLICE_X3Y241         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDRE (Prop_fdre_C_Q)         0.223    -1.288 r  u_hdmi_data_gen/hs_de_reg/Q
                         net (fo=26, routed)          0.947    -0.341    u_hdmi_data_gen/hs_de_reg_n_0
    SLICE_X4Y238         LUT3 (Prop_lut3_I1_O)        0.049    -0.292 r  u_hdmi_data_gen/u_hdmi_display_0_i_18/O
                         net (fo=4, routed)           0.654     0.363    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[7]
    SLICE_X2Y236         LUT5 (Prop_lut5_I0_O)        0.140     0.503 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.550     1.053    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3_n_0
    SLICE_X2Y236         LUT6 (Prop_lut6_I1_O)        0.134     1.187 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.187    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1_n_0
    SLICE_X2Y236         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.202     5.759    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y236         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                         clock pessimism             -0.559     5.199    
                         clock uncertainty           -0.214     4.986    
    SLICE_X2Y236         FDRE (Setup_fdre_C_D)        0.065     5.051    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                          5.051    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.494ns (19.023%)  route 2.103ns (80.977%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.763 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.346    -1.511    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X4Y246         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y246         FDRE (Prop_fdre_C_Q)         0.223    -1.288 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/Q
                         net (fo=2, routed)           0.626    -0.662    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/p_0_in4_in
    SLICE_X4Y246         LUT5 (Prop_lut5_I3_O)        0.049    -0.613 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2/O
                         net (fo=7, routed)           0.543    -0.070    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7]_i_2_n_0
    SLICE_X5Y249         LUT4 (Prop_lut4_I1_O)        0.136     0.066 f  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_7/O
                         net (fo=2, routed)           0.385     0.452    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_7_n_0
    SLICE_X4Y249         LUT6 (Prop_lut6_I5_O)        0.043     0.495 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_6/O
                         net (fo=4, routed)           0.549     1.043    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_6_n_0
    SLICE_X2Y249         LUT6 (Prop_lut6_I0_O)        0.043     1.086 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     1.086    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2]_i_1_n_0
    SLICE_X2Y249         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.206     5.763    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X2Y249         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]/C
                         clock pessimism             -0.583     5.179    
                         clock uncertainty           -0.214     4.966    
    SLICE_X2Y249         FDRE (Setup_fdre_C_D)        0.065     5.031    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          5.031    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/hs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.546ns (21.286%)  route 2.019ns (78.714%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 5.758 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.346    -1.511    u_hdmi_data_gen/clk_out1
    SLICE_X3Y241         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDRE (Prop_fdre_C_Q)         0.223    -1.288 r  u_hdmi_data_gen/hs_de_reg/Q
                         net (fo=26, routed)          0.947    -0.341    u_hdmi_data_gen/hs_de_reg_n_0
    SLICE_X4Y238         LUT3 (Prop_lut3_I1_O)        0.049    -0.292 r  u_hdmi_data_gen/u_hdmi_display_0_i_18/O
                         net (fo=4, routed)           0.654     0.363    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[7]
    SLICE_X2Y236         LUT5 (Prop_lut5_I0_O)        0.140     0.503 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.418     0.921    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3_n_0
    SLICE_X1Y235         LUT3 (Prop_lut3_I2_O)        0.134     1.055 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.055    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1_n_0
    SLICE_X1Y235         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.201     5.758    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y235         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                         clock pessimism             -0.559     5.198    
                         clock uncertainty           -0.214     4.985    
    SLICE_X1Y235         FDRE (Setup_fdre_C_D)        0.034     5.019    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                          5.019    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/hs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.546ns (21.146%)  route 2.036ns (78.854%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 5.758 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.346    -1.511    u_hdmi_data_gen/clk_out1
    SLICE_X3Y241         FDRE                                         r  u_hdmi_data_gen/hs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDRE (Prop_fdre_C_Q)         0.223    -1.288 r  u_hdmi_data_gen/hs_de_reg/Q
                         net (fo=26, routed)          0.947    -0.341    u_hdmi_data_gen/hs_de_reg_n_0
    SLICE_X4Y238         LUT3 (Prop_lut3_I1_O)        0.049    -0.292 r  u_hdmi_data_gen/u_hdmi_display_0_i_18/O
                         net (fo=4, routed)           0.654     0.363    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[7]
    SLICE_X2Y236         LUT5 (Prop_lut5_I0_O)        0.140     0.503 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.435     0.937    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_3_n_0
    SLICE_X2Y235         LUT6 (Prop_lut6_I1_O)        0.134     1.071 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.071    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1_n_0
    SLICE_X2Y235         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.201     5.758    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y235         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                         clock pessimism             -0.559     5.198    
                         clock uncertainty           -0.214     4.985    
    SLICE_X2Y235         FDRE (Setup_fdre_C_D)        0.064     5.049    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.223ns (10.525%)  route 1.896ns (89.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 5.819 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.329    -1.528    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X0Y225         FDPE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y225         FDPE (Prop_fdpe_C_Q)         0.223    -1.305 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/Q
                         net (fo=8, routed)           1.896     0.591    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST
    OLOGIC_X0Y220        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.262     5.819    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    OLOGIC_X0Y220        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
                         clock pessimism             -0.583     5.235    
                         clock uncertainty           -0.214     5.022    
    OLOGIC_X0Y220        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     4.569    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master
  -------------------------------------------------------------------
                         required time                          4.569    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.500ns (19.547%)  route 2.058ns (80.453%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns = ( 5.762 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.342    -1.515    u_hdmi_data_gen/clk_out1
    SLICE_X4Y237         FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y237         FDRE (Prop_fdre_C_Q)         0.223    -1.292 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          0.834    -0.457    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X1Y241         LUT3 (Prop_lut3_I0_O)        0.054    -0.403 r  u_hdmi_data_gen/u_hdmi_display_0_i_3/O
                         net (fo=6, routed)           0.585     0.182    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[6]
    SLICE_X5Y244         LUT3 (Prop_lut3_I0_O)        0.137     0.319 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.195     0.514    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2_n_0
    SLICE_X6Y244         LUT6 (Prop_lut6_I5_O)        0.043     0.557 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.443     1.000    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2_n_0
    SLICE_X5Y244         LUT6 (Prop_lut6_I0_O)        0.043     1.043 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.043    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[2]
    SLICE_X5Y244         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.205     5.762    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y244         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/C
                         clock pessimism             -0.560     5.201    
                         clock uncertainty           -0.214     4.988    
    SLICE_X5Y244         FDRE (Setup_fdre_C_D)        0.034     5.022    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.431ns (17.204%)  route 2.074ns (82.796%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.974ns = ( 5.763 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.512ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.345    -1.512    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X6Y242         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y242         FDRE (Prop_fdre_C_Q)         0.259    -1.253 f  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]/Q
                         net (fo=3, routed)           0.725    -0.528    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0]
    SLICE_X7Y244         LUT5 (Prop_lut5_I1_O)        0.043    -0.485 f  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_2__1/O
                         net (fo=15, routed)          0.735     0.250    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_2__1_n_0
    SLICE_X2Y247         LUT6 (Prop_lut6_I0_O)        0.043     0.293 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_7/O
                         net (fo=1, routed)           0.248     0.541    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_7_n_0
    SLICE_X2Y246         LUT6 (Prop_lut6_I1_O)        0.043     0.584 f  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_2__0/O
                         net (fo=1, routed)           0.367     0.951    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_2__0_n_0
    SLICE_X2Y246         LUT6 (Prop_lut6_I0_O)        0.043     0.994 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.994    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[3]
    SLICE_X2Y246         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.206     5.763    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X2Y246         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/C
                         clock pessimism             -0.583     5.179    
                         clock uncertainty           -0.214     4.966    
    SLICE_X2Y246         FDRE (Setup_fdre_C_D)        0.064     5.030    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.223ns (10.971%)  route 1.810ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 5.819 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.329    -1.528    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X0Y225         FDPE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y225         FDPE (Prop_fdpe_C_Q)         0.223    -1.305 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/Q
                         net (fo=8, routed)           1.810     0.505    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST
    OLOGIC_X0Y219        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.262     5.819    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    OLOGIC_X0Y219        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
                         clock pessimism             -0.583     5.235    
                         clock uncertainty           -0.214     5.022    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     4.569    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave
  -------------------------------------------------------------------
                         required time                          4.569    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.223ns (11.015%)  route 1.802ns (88.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 5.821 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.528ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.329    -1.528    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X0Y225         FDPE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y225         FDPE (Prop_fdpe_C_Q)         0.223    -1.305 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/Q
                         net (fo=8, routed)           1.802     0.497    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/RST
    OLOGIC_X0Y217        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.264     5.821    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/PXLCLK_I
    OLOGIC_X0Y217        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
                         clock pessimism             -0.583     5.237    
                         clock uncertainty           -0.214     5.024    
    OLOGIC_X0Y217        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     4.571    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 u_hdmi_data_gen/vs_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clk_wiz_0 rise@6.737ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.455ns (18.666%)  route 1.983ns (81.334%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 5.761 - 6.737 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.554     1.554 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.635    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.415 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.950    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.857 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.342    -1.515    u_hdmi_data_gen/clk_out1
    SLICE_X4Y237         FDRE                                         r  u_hdmi_data_gen/vs_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y237         FDRE (Prop_fdre_C_Q)         0.223    -1.292 r  u_hdmi_data_gen/vs_de_reg/Q
                         net (fo=26, routed)          0.923    -0.369    u_hdmi_data_gen/vs_de_reg_n_0
    SLICE_X6Y241         LUT3 (Prop_lut3_I0_O)        0.043    -0.326 r  u_hdmi_data_gen/u_hdmi_display_0_i_10/O
                         net (fo=4, routed)           0.582     0.256    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[7]
    SLICE_X6Y242         LUT5 (Prop_lut5_I0_O)        0.051     0.307 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.478     0.785    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X7Y243         LUT6 (Prop_lut6_I1_O)        0.138     0.923 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000     0.923    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X7Y243         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.737     6.737 r  
    F17                                               0.000     6.737 r  clk_100M (IN)
                         net (fo=0)                   0.000     6.737    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         1.422     8.159 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.145    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     3.119 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     4.474    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.557 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         1.204     5.761    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X7Y243         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism             -0.560     5.200    
                         clock uncertainty           -0.214     4.987    
    SLICE_X7Y243         FDRE (Setup_fdre_C_D)        0.033     5.020    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.341%)  route 0.103ns (44.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.609    -0.428    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y244         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y244         FDRE (Prop_fdre_C_Q)         0.100    -0.328 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.103    -0.225    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]
    SLICE_X5Y246         LUT6 (Prop_lut6_I2_O)        0.028    -0.197 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1__0_n_0
    SLICE_X5Y246         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.814    -0.330    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X5Y246         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism             -0.085    -0.414    
    SLICE_X5Y246         FDRE (Hold_fdre_C_D)         0.061    -0.353    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.627%)  route 0.130ns (50.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.604    -0.433    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y232         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y232         FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/Q
                         net (fo=11, routed)          0.130    -0.203    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[1]
    SLICE_X2Y231         LUT6 (Prop_lut6_I0_O)        0.028    -0.175 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[1]
    SLICE_X2Y231         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.806    -0.338    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y231         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]/C
                         clock pessimism             -0.085    -0.422    
    SLICE_X2Y231         FDRE (Hold_fdre_C_D)         0.087    -0.335    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.607    -0.430    u_hdmi_data_gen/clk_out1
    SLICE_X3Y237         FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y237         FDRE (Prop_fdre_C_Q)         0.100    -0.330 r  u_hdmi_data_gen/vsync_r_reg/Q
                         net (fo=2, routed)           0.117    -0.213    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X2Y237         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.811    -0.333    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X2Y237         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism             -0.087    -0.419    
    SLICE_X2Y237         FDRE (Hold_fdre_C_D)         0.042    -0.377    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.826%)  route 0.101ns (44.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.610    -0.427    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X1Y245         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y245         FDRE (Prop_fdre_C_Q)         0.100    -0.327 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/Q
                         net (fo=10, routed)          0.101    -0.226    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[2]
    SLICE_X1Y245         LUT6 (Prop_lut6_I4_O)        0.028    -0.198 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[2]
    SLICE_X1Y245         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.815    -0.329    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X1Y245         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
                         clock pessimism             -0.099    -0.427    
    SLICE_X1Y245         FDRE (Hold_fdre_C_D)         0.060    -0.367    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.625%)  route 0.152ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.611    -0.426    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X0Y248         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y248         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/Q
                         net (fo=1, routed)           0.152    -0.174    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/Q[0]
    OLOGIC_X0Y248        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.846    -0.298    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/PXLCLK_I
    OLOGIC_X0Y248        OSERDESE2                                    r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
                         clock pessimism             -0.067    -0.364    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021    -0.343    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.781%)  route 0.124ns (49.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.611    -0.426    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X3Y248         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y248         FDRE (Prop_fdre_C_Q)         0.100    -0.326 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]/Q
                         net (fo=1, routed)           0.124    -0.202    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[4]
    SLICE_X0Y248         LUT4 (Prop_lut4_I3_O)        0.028    -0.174 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.174    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out0_in[4]
    SLICE_X0Y248         FDSE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.816    -0.328    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X0Y248         FDSE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]/C
                         clock pessimism             -0.085    -0.412    
    SLICE_X0Y248         FDSE (Hold_fdse_C_D)         0.061    -0.351    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.749%)  route 0.129ns (50.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.608    -0.429    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X7Y242         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y242         FDRE (Prop_fdre_C_Q)         0.100    -0.329 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/Q
                         net (fo=3, routed)           0.129    -0.200    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]
    SLICE_X7Y244         LUT6 (Prop_lut6_I5_O)        0.028    -0.172 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[1]_i_1_n_0
    SLICE_X7Y244         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.814    -0.330    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X7Y244         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]/C
                         clock pessimism             -0.085    -0.414    
    SLICE_X7Y244         FDRE (Hold_fdre_C_D)         0.060    -0.354    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.392%)  route 0.126ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.603    -0.434    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X0Y231         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y231         FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.208    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[0]
    SLICE_X0Y230         LUT5 (Prop_lut5_I2_O)        0.028    -0.180 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1_n_0
    SLICE_X0Y230         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.805    -0.339    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X0Y230         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
                         clock pessimism             -0.085    -0.423    
    SLICE_X0Y230         FDRE (Hold_fdre_C_D)         0.060    -0.363    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.606    -0.431    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y235         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y235         FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.203    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]
    SLICE_X1Y233         LUT6 (Prop_lut6_I2_O)        0.028    -0.175 r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.175    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__1_n_0
    SLICE_X1Y233         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.808    -0.336    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X1Y233         FDRE                                         r  u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism             -0.085    -0.420    
    SLICE_X1Y233         FDRE (Hold_fdre_C_D)         0.060    -0.360    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/grid_data_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            u_hdmi_data_gen/VGA_G_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.730%)  route 0.116ns (44.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.982    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.637 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.063    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.037 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.608    -0.429    u_hdmi_data_gen/clk_out1
    SLICE_X6Y240         FDRE                                         r  u_hdmi_data_gen/grid_data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y240         FDRE (Prop_fdre_C_Q)         0.118    -0.311 r  u_hdmi_data_gen/grid_data_2_reg[7]/Q
                         net (fo=24, routed)          0.116    -0.195    u_hdmi_data_gen/grid_data_2[7]
    SLICE_X7Y240         LUT5 (Prop_lut5_I3_O)        0.028    -0.167 r  u_hdmi_data_gen/VGA_G_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    u_hdmi_data_gen/VGA_G_reg[5]_i_1_n_0
    SLICE_X7Y240         FDSE                                         r  u_hdmi_data_gen/VGA_G_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F17                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    F17                  IBUF (Prop_ibuf_I_O)         0.675     0.675 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.228    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.811 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.174    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.144 r  u_clk/inst/clkout1_buf/O
                         net (fo=216, routed)         0.813    -0.331    u_hdmi_data_gen/clk_out1
    SLICE_X7Y240         FDSE                                         r  u_hdmi_data_gen/VGA_G_reg_reg[5]/C
                         clock pessimism             -0.088    -0.418    
    SLICE_X7Y240         FDSE (Hold_fdse_C_D)         0.060    -0.358    u_hdmi_data_gen/VGA_G_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.737       5.328      BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y220    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y219    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y245    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y248    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y247    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y218    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y217    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         6.737       5.488      OLOGIC_X0Y246    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.737       5.666      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X2Y235     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y236     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y235     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X6Y240     u_hdmi_data_gen/grid_data_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X2Y237     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X2Y235     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y232     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X1Y232     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y232     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.368       2.968      SLICE_X0Y232     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X1Y245     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X1Y245     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X2Y246     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y246     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y245     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y245     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X2Y245     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X3Y249     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.368       3.018      SLICE_X0Y248     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         3.368       3.018      SLICE_X1Y248     u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.061ns,  Total Violation       -0.061ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.347       -0.061     BUFGCTRL_X0Y1    u_clk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.347       0.277      MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y220    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y219    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y245    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y248    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y247    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y218    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y217    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.347       0.277      OLOGIC_X0Y246    u_hdmi_display_0/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         80.000      78.591     BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         80.000      78.929     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         80.000      78.929     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y3  u_clk/inst/mmcm_adv_inst/CLKFBOUT



