<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86CallLowering.cpp source code [llvm/llvm/lib/Target/X86/X86CallLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86CallLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86CallLowering.cpp.html'>X86CallLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/lib/Target/X86/X86CallLowering.cpp - Call lowering ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the lowering of LLVM calls to machine code calls for</i></td></tr>
<tr><th id="11">11</th><td><i>/// GlobalISel.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86CallLowering.h.html">"X86CallLowering.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86CallingConv.h.html">"X86CallingConv.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86ISelLowering.h.html">"X86ISelLowering.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/Analysis.h.html">"llvm/CodeGen/Analysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="type" href="X86CallLowering.h.html#llvm::X86CallLowering" title='llvm::X86CallLowering' data-ref="llvm::X86CallLowering">X86CallLowering</a>::<dfn class="decl def" id="_ZN4llvm15X86CallLoweringC1ERKNS_17X86TargetLoweringE" title='llvm::X86CallLowering::X86CallLowering' data-ref="_ZN4llvm15X86CallLoweringC1ERKNS_17X86TargetLoweringE">X86CallLowering</dfn>(<em>const</em> <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a> &amp;<dfn class="local col0 decl" id="30TLI" title='TLI' data-type='const llvm::X86TargetLowering &amp;' data-ref="30TLI">TLI</dfn>)</td></tr>
<tr><th id="51">51</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE" title='llvm::CallLowering::CallLowering' data-ref="_ZN4llvm12CallLoweringC1EPKNS_14TargetLoweringE">(</a>&amp;<a class="local col0 ref" href="#30TLI" title='TLI' data-ref="30TLI">TLI</a>) {}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>bool</em> <a class="type" href="X86CallLowering.h.html#llvm::X86CallLowering" title='llvm::X86CallLowering' data-ref="llvm::X86CallLowering">X86CallLowering</a>::<dfn class="decl def" id="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803" title='llvm::X86CallLowering::splitToValueTypes' data-ref="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803">splitToValueTypes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col1 decl" id="31OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="31OrigArg">OrigArg</dfn>,</td></tr>
<tr><th id="54">54</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>&gt; &amp;<dfn class="local col2 decl" id="32SplitArgs" title='SplitArgs' data-type='SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp;' data-ref="32SplitArgs">SplitArgs</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="33DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="33DL">DL</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="34MRI">MRI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                        <a class="typedef" href="X86CallLowering.h.html#llvm::X86CallLowering::SplitArgTy" title='llvm::X86CallLowering::SplitArgTy' data-type='std::function&lt;void (ArrayRef&lt;unsigned int&gt;)&gt;' data-ref="llvm::X86CallLowering::SplitArgTy">SplitArgTy</a> <dfn class="local col5 decl" id="35PerformArgSplit" title='PerformArgSplit' data-type='SplitArgTy' data-ref="35PerformArgSplit">PerformArgSplit</dfn>) <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>  <em>const</em> <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a> &amp;<dfn class="local col6 decl" id="36TLI" title='TLI' data-type='const llvm::X86TargetLowering &amp;' data-ref="36TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a>&gt;();</td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col7 decl" id="37Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="37Context">Context</dfn> = <a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="38SplitVTs" title='SplitVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="38SplitVTs">SplitVTs</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="39Offsets" title='Offsets' data-type='SmallVector&lt;uint64_t, 4&gt;' data-ref="39Offsets">Offsets</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col6 ref" href="#36TLI" title='TLI' data-ref="36TLI">TLI</a>, <a class="local col3 ref" href="#33DL" title='DL' data-ref="33DL">DL</a>, <a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>, <span class='refarg'><a class="local col8 ref" href="#38SplitVTs" title='SplitVTs' data-ref="38SplitVTs">SplitVTs</a></span>, &amp;<a class="local col9 ref" href="#39Offsets" title='Offsets' data-ref="39Offsets">Offsets</a>, <var>0</var>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <b>if</b> (<a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Ty" title='llvm::CallLowering::ArgInfo::Ty' data-ref="llvm::CallLowering::ArgInfo::Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="66">66</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="40VT" title='VT' data-type='llvm::EVT' data-ref="40VT">VT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#38SplitVTs" title='SplitVTs' data-ref="38SplitVTs">SplitVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41NumParts" title='NumParts' data-type='unsigned int' data-ref="41NumParts">NumParts</dfn> = <a class="local col6 ref" href="#36TLI" title='TLI' data-ref="36TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE" title='llvm::TargetLoweringBase::getNumRegisters' data-ref="_ZNK4llvm18TargetLoweringBase15getNumRegistersERNS_11LLVMContextENS_3EVTE">getNumRegisters</a>(<span class='refarg'><a class="local col7 ref" href="#37Context" title='Context' data-ref="37Context">Context</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#40VT" title='VT' data-ref="40VT">VT</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (<a class="local col1 ref" href="#41NumParts" title='NumParts' data-ref="41NumParts">NumParts</a> == <var>1</var>) {</td></tr>
<tr><th id="72">72</th><td>    <i>// replace the original type ( pointer -&gt; GPR ).</i></td></tr>
<tr><th id="73">73</th><td>    <a class="local col2 ref" href="#32SplitArgs" title='SplitArgs' data-ref="32SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_">emplace_back</a>(<a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="local col0 ref" href="#40VT" title='VT' data-ref="40VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col7 ref" href="#37Context" title='Context' data-ref="37Context">Context</a></span>),</td></tr>
<tr><th id="74">74</th><td>                           <a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>);</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="42SplitRegs" title='SplitRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="42SplitRegs">SplitRegs</dfn>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="43PartVT" title='PartVT' data-type='llvm::EVT' data-ref="43PartVT">PartVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col6 ref" href="#36TLI" title='TLI' data-ref="36TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE" title='llvm::TargetLoweringBase::getRegisterType' data-ref="_ZNK4llvm18TargetLoweringBase15getRegisterTypeERNS_11LLVMContextENS_3EVTE">getRegisterType</a>(<span class='refarg'><a class="local col7 ref" href="#37Context" title='Context' data-ref="37Context">Context</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#40VT" title='VT' data-ref="40VT">VT</a>);</td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="44PartTy" title='PartTy' data-type='llvm::Type *' data-ref="44PartTy">PartTy</dfn> = <a class="local col3 ref" href="#43PartVT" title='PartVT' data-ref="43PartVT">PartVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col7 ref" href="#37Context" title='Context' data-ref="37Context">Context</a></span>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45i" title='i' data-type='unsigned int' data-ref="45i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a> &lt; <a class="local col1 ref" href="#41NumParts" title='NumParts' data-ref="41NumParts">NumParts</a>; ++<a class="local col5 ref" href="#45i" title='i' data-ref="45i">i</a>) {</td></tr>
<tr><th id="84">84</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col6 decl" id="46Info" title='Info' data-type='llvm::CallLowering::ArgInfo' data-ref="46Info">Info</dfn> =</td></tr>
<tr><th id="85">85</th><td>        <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col4 ref" href="#34MRI" title='MRI' data-ref="34MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref" href="../../../include/llvm/CodeGen/LowLevelType.h.html#_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE" title='llvm::getLLTForType' data-ref="_ZN4llvm13getLLTForTypeERNS_4TypeERKNS_10DataLayoutE">getLLTForType</a>(<span class='refarg'>*<a class="local col4 ref" href="#44PartTy" title='PartTy' data-ref="44PartTy">PartTy</a></span>, <a class="local col3 ref" href="#33DL" title='DL' data-ref="33DL">DL</a>)),</td></tr>
<tr><th id="86">86</th><td>                <a class="local col4 ref" href="#44PartTy" title='PartTy' data-ref="44PartTy">PartTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col1 ref" href="#31OrigArg" title='OrigArg' data-ref="31OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>};</td></tr>
<tr><th id="87">87</th><td>    <a class="local col2 ref" href="#32SplitArgs" title='SplitArgs' data-ref="32SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#46Info" title='Info' data-ref="46Info">Info</a>);</td></tr>
<tr><th id="88">88</th><td>    <a class="local col2 ref" href="#42SplitRegs" title='SplitRegs' data-ref="42SplitRegs">SplitRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#46Info" title='Info' data-ref="46Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>);</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <a class="local col5 ref" href="#35PerformArgSplit" title='PerformArgSplit' data-ref="35PerformArgSplit">PerformArgSplit</a><a class="ref" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col2 ref" href="#42SplitRegs" title='SplitRegs' data-ref="42SplitRegs">SplitRegs</a>)</a>;</td></tr>
<tr><th id="92">92</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>namespace</b> {</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::OutgoingValueHandler" title='(anonymous namespace)::OutgoingValueHandler' data-ref="(anonymousnamespace)::OutgoingValueHandler">OutgoingValueHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="98">98</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoERNS1_19MachineInstrBuilderEPFbjNS1_3MVTES8_NS1_11CCValA2541238" title='(anonymous namespace)::OutgoingValueHandler::OutgoingValueHandler' data-type='void (anonymous namespace)::OutgoingValueHandler::OutgoingValueHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstrBuilder &amp; MIB, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoERNS1_19MachineInstrBuilderEPFbjNS1_3MVTES8_NS1_11CCValA2541238">OutgoingValueHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="47MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="47MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="48MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="48MRI">MRI</dfn>,</td></tr>
<tr><th id="99">99</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="49MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="49MIB">MIB</dfn>, <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col0 decl" id="50AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="50AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="100">100</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col7 ref" href="#47MIRBuilder" title='MIRBuilder' data-ref="47MIRBuilder">MIRBuilder</a>, <a class="local col8 ref" href="#48MRI" title='MRI' data-ref="48MRI">MRI</a>, <a class="local col0 ref" href="#50AssignFn" title='AssignFn' data-ref="50AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::MIB" title='(anonymous namespace)::OutgoingValueHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::OutgoingValueHandler::MIB">MIB</a>(<a class="local col9 ref" href="#49MIB" title='MIB' data-ref="49MIB">MIB</a>),</td></tr>
<tr><th id="101">101</th><td>        <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::DL" title='(anonymous namespace)::OutgoingValueHandler::DL' data-use='w' data-ref="(anonymousnamespace)::OutgoingValueHandler::DL">DL</a>(<a class="local col7 ref" href="#47MIRBuilder" title='MIRBuilder' data-ref="47MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>()),</td></tr>
<tr><th id="102">102</th><td>        <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::STI" title='(anonymous namespace)::OutgoingValueHandler::STI' data-use='w' data-ref="(anonymousnamespace)::OutgoingValueHandler::STI">STI</a>(<a class="local col7 ref" href="#47MIRBuilder" title='MIRBuilder' data-ref="47MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;()) {}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>unsigned</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::OutgoingValueHandler::getStackAddress' data-type='unsigned int (anonymous namespace)::OutgoingValueHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="51Size" title='Size' data-type='uint64_t' data-ref="51Size">Size</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="52Offset" title='Offset' data-type='int64_t' data-ref="52Offset">Offset</dfn>,</td></tr>
<tr><th id="105">105</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="53MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="53MPO">MPO</dfn>) override {</td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="54p0" title='p0' data-type='llvm::LLT' data-ref="54p0">p0</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::DL" title='(anonymous namespace)::OutgoingValueHandler::DL' data-use='m' data-ref="(anonymousnamespace)::OutgoingValueHandler::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPointerSizeInBitsEj" title='llvm::DataLayout::getPointerSizeInBits' data-ref="_ZNK4llvm10DataLayout20getPointerSizeInBitsEj">getPointerSizeInBits</a>(<var>0</var>));</td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="55SType" title='SType' data-type='llvm::LLT' data-ref="55SType">SType</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::DL" title='(anonymous namespace)::OutgoingValueHandler::DL' data-use='m' data-ref="(anonymousnamespace)::OutgoingValueHandler::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPointerSizeInBitsEj" title='llvm::DataLayout::getPointerSizeInBits' data-ref="_ZNK4llvm10DataLayout20getPointerSizeInBitsEj">getPointerSizeInBits</a>(<var>0</var>));</td></tr>
<tr><th id="108">108</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56SPReg" title='SPReg' data-type='unsigned int' data-ref="56SPReg">SPReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#54p0" title='p0' data-ref="54p0">p0</a>);</td></tr>
<tr><th id="109">109</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col6 ref" href="#56SPReg" title='SPReg' data-ref="56SPReg">SPReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::STI" title='(anonymous namespace)::OutgoingValueHandler::STI' data-use='m' data-ref="(anonymousnamespace)::OutgoingValueHandler::STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo16getStackRegisterEv" title='llvm::X86RegisterInfo::getStackRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getStackRegisterEv">getStackRegister</a>());</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="57OffsetReg">OffsetReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#55SType" title='SType' data-ref="55SType">SType</a>);</td></tr>
<tr><th id="112">112</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col7 ref" href="#57OffsetReg" title='OffsetReg' data-ref="57OffsetReg">OffsetReg</a>, <a class="local col2 ref" href="#52Offset" title='Offset' data-ref="52Offset">Offset</a>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58AddrReg" title='AddrReg' data-type='unsigned int' data-ref="58AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#54p0" title='p0' data-ref="54p0">p0</a>);</td></tr>
<tr><th id="115">115</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildGEPEjjj" title='llvm::MachineIRBuilder::buildGEP' data-ref="_ZN4llvm16MachineIRBuilder8buildGEPEjjj">buildGEP</a>(<a class="local col8 ref" href="#58AddrReg" title='AddrReg' data-ref="58AddrReg">AddrReg</a>, <a class="local col6 ref" href="#56SPReg" title='SPReg' data-ref="56SPReg">SPReg</a>, <a class="local col7 ref" href="#57OffsetReg" title='OffsetReg' data-ref="57OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <a class="local col3 ref" href="#53MPO" title='MPO' data-ref="53MPO">MPO</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col2 ref" href="#52Offset" title='Offset' data-ref="52Offset">Offset</a>);</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <a class="local col8 ref" href="#58AddrReg" title='AddrReg' data-ref="58AddrReg">AddrReg</a>;</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE" title='(anonymous namespace)::OutgoingValueHandler::assignValueToReg' data-type='void (anonymous namespace)::OutgoingValueHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE">assignValueToReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59ValVReg" title='ValVReg' data-type='unsigned int' data-ref="59ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60PhysReg" title='PhysReg' data-type='unsigned int' data-ref="60PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="122">122</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col1 decl" id="61VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="61VA">VA</dfn>) override {</td></tr>
<tr><th id="123">123</th><td>    <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::MIB" title='(anonymous namespace)::OutgoingValueHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::OutgoingValueHandler::MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseEjjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseEjjj">addUse</a>(<a class="local col0 ref" href="#60PhysReg" title='PhysReg' data-ref="60PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62ExtReg" title='ExtReg' data-type='unsigned int' data-ref="62ExtReg">ExtReg</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <i>// If we are copying the value to a physical register with the</i></td></tr>
<tr><th id="127">127</th><td><i>    // size larger than the size of the value itself - build AnyExt</i></td></tr>
<tr><th id="128">128</th><td><i>    // to the size of the register first and only then do the copy.</i></td></tr>
<tr><th id="129">129</th><td><i>    // The example of that would be copying from s32 to xmm0, for which</i></td></tr>
<tr><th id="130">130</th><td><i>    // case ValVT == LocVT == MVT::f32. If LocSize and ValSize are not equal</i></td></tr>
<tr><th id="131">131</th><td><i>    // we expect normal extendRegister mechanism to work.</i></td></tr>
<tr><th id="132">132</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="63PhysRegSize" title='PhysRegSize' data-type='unsigned int' data-ref="63PhysRegSize">PhysRegSize</dfn> =</td></tr>
<tr><th id="133">133</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col0 ref" href="#60PhysReg" title='PhysReg' data-ref="60PhysReg">PhysReg</a>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>);</td></tr>
<tr><th id="134">134</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64ValSize" title='ValSize' data-type='unsigned int' data-ref="64ValSize">ValSize</dfn> = <a class="local col1 ref" href="#61VA" title='VA' data-ref="61VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="135">135</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="65LocSize" title='LocSize' data-type='unsigned int' data-ref="65LocSize">LocSize</dfn> = <a class="local col1 ref" href="#61VA" title='VA' data-ref="61VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="136">136</th><td>    <b>if</b> (<a class="local col3 ref" href="#63PhysRegSize" title='PhysRegSize' data-ref="63PhysRegSize">PhysRegSize</a> &gt; <a class="local col4 ref" href="#64ValSize" title='ValSize' data-ref="64ValSize">ValSize</a> &amp;&amp; <a class="local col5 ref" href="#65LocSize" title='LocSize' data-ref="65LocSize">LocSize</a> == <a class="local col4 ref" href="#64ValSize" title='ValSize' data-ref="64ValSize">ValSize</a>) {</td></tr>
<tr><th id="137">137</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((PhysRegSize == 128 || PhysRegSize == 80) &amp;&amp; &quot;We expect that to be 128 bit&quot;) ? void (0) : __assert_fail (&quot;(PhysRegSize == 128 || PhysRegSize == 80) &amp;&amp; \&quot;We expect that to be 128 bit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallLowering.cpp&quot;, 137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#63PhysRegSize" title='PhysRegSize' data-ref="63PhysRegSize">PhysRegSize</a> == <var>128</var> || <a class="local col3 ref" href="#63PhysRegSize" title='PhysRegSize' data-ref="63PhysRegSize">PhysRegSize</a> == <var>80</var>)  &amp;&amp; <q>"We expect that to be 128 bit"</q>);</td></tr>
<tr><th id="138">138</th><td>      <em>auto</em> <dfn class="local col6 decl" id="66MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="66MIB">MIB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col3 ref" href="#63PhysRegSize" title='PhysRegSize' data-ref="63PhysRegSize">PhysRegSize</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col9 ref" href="#59ValVReg" title='ValVReg' data-ref="59ValVReg">ValVReg</a>);</td></tr>
<tr><th id="139">139</th><td>      <a class="local col2 ref" href="#62ExtReg" title='ExtReg' data-ref="62ExtReg">ExtReg</a> = <a class="local col6 ref" href="#66MIB" title='MIB' data-ref="66MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>    } <b>else</b></td></tr>
<tr><th id="141">141</th><td>      <a class="local col2 ref" href="#62ExtReg" title='ExtReg' data-ref="62ExtReg">ExtReg</a> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE" title='llvm::CallLowering::ValueHandler::extendRegister' data-ref="_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE">extendRegister</a>(<a class="local col9 ref" href="#59ValVReg" title='ValVReg' data-ref="59ValVReg">ValVReg</a>, <span class='refarg'><a class="local col1 ref" href="#61VA" title='VA' data-ref="61VA">VA</a></span>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col0 ref" href="#60PhysReg" title='PhysReg' data-ref="60PhysReg">PhysReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#62ExtReg" title='ExtReg' data-ref="62ExtReg">ExtReg</a>);</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::OutgoingValueHandler::assignValueToAddress' data-type='void (anonymous namespace)::OutgoingValueHandler::assignValueToAddress(unsigned int ValVReg, unsigned int Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67ValVReg" title='ValVReg' data-type='unsigned int' data-ref="67ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68Addr" title='Addr' data-type='unsigned int' data-ref="68Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="69Size" title='Size' data-type='uint64_t' data-ref="69Size">Size</dfn>,</td></tr>
<tr><th id="147">147</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col0 decl" id="70MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="70MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col1 decl" id="71VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="71VA">VA</dfn>) override {</td></tr>
<tr><th id="148">148</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72ExtReg" title='ExtReg' data-type='unsigned int' data-ref="72ExtReg">ExtReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE" title='llvm::CallLowering::ValueHandler::extendRegister' data-ref="_ZN4llvm12CallLowering12ValueHandler14extendRegisterEjRNS_11CCValAssignE">extendRegister</a>(<a class="local col7 ref" href="#67ValVReg" title='ValVReg' data-ref="67ValVReg">ValVReg</a>, <span class='refarg'><a class="local col1 ref" href="#71VA" title='VA' data-ref="71VA">VA</a></span>);</td></tr>
<tr><th id="149">149</th><td>    <em>auto</em> <dfn class="local col3 decl" id="73MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="73MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="150">150</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#70MPO" title='MPO' data-ref="70MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col1 ref" href="#71VA" title='VA' data-ref="71VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT12getStoreSizeEv" title='llvm::MVT::getStoreSize' data-ref="_ZNK4llvm3MVT12getStoreSizeEv">getStoreSize</a>(),</td></tr>
<tr><th id="151">151</th><td>        <i>/* Alignment */</i> <var>1</var>);</td></tr>
<tr><th id="152">152</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildStore' data-ref="_ZN4llvm16MachineIRBuilder10buildStoreEjjRNS_17MachineMemOperandE">buildStore</a>(<a class="local col2 ref" href="#72ExtReg" title='ExtReg' data-ref="72ExtReg">ExtReg</a>, <a class="local col8 ref" href="#68Addr" title='Addr' data-ref="68Addr">Addr</a>, <span class='refarg'>*<a class="local col3 ref" href="#73MMO" title='MMO' data-ref="73MMO">MMO</a></span>);</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE" title='(anonymous namespace)::OutgoingValueHandler::assignArg' data-type='bool (anonymous namespace)::OutgoingValueHandler::assignArg(unsigned int ValNo, llvm::MVT ValVT, llvm::MVT LocVT, CCValAssign::LocInfo LocInfo, const CallLowering::ArgInfo &amp; Info, llvm::CCState &amp; State)' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoERNS1_7CCStateE">assignArg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="74ValNo" title='ValNo' data-type='unsigned int' data-ref="74ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="75ValVT" title='ValVT' data-type='llvm::MVT' data-ref="75ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="76LocVT" title='LocVT' data-type='llvm::MVT' data-ref="76LocVT">LocVT</dfn>,</td></tr>
<tr><th id="156">156</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> <dfn class="local col7 decl" id="77LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo' data-ref="77LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="157">157</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col8 decl" id="78Info" title='Info' data-type='const CallLowering::ArgInfo &amp;' data-ref="78Info">Info</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col9 decl" id="79State" title='State' data-type='llvm::CCState &amp;' data-ref="79State">State</dfn>) override {</td></tr>
<tr><th id="158">158</th><td>    <em>bool</em> <dfn class="local col0 decl" id="80Res" title='Res' data-type='bool' data-ref="80Res">Res</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::AssignFn" title='llvm::CallLowering::ValueHandler::AssignFn' data-ref="llvm::CallLowering::ValueHandler::AssignFn">AssignFn</a>(<a class="local col4 ref" href="#74ValNo" title='ValNo' data-ref="74ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#75ValVT" title='ValVT' data-ref="75ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#76LocVT" title='LocVT' data-ref="76LocVT">LocVT</a>, <a class="local col7 ref" href="#77LocInfo" title='LocInfo' data-ref="77LocInfo">LocInfo</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#26" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col8 ref" href="#78Info" title='Info' data-ref="78Info">Info</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>, <a class="local col9 ref" href="#79State" title='State' data-ref="79State">State</a>);</td></tr>
<tr><th id="159">159</th><td>    <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::StackSize" title='(anonymous namespace)::OutgoingValueHandler::StackSize' data-use='w' data-ref="(anonymousnamespace)::OutgoingValueHandler::StackSize">StackSize</a> = <a class="local col9 ref" href="#79State" title='State' data-ref="79State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="81XMMArgRegs" title='XMMArgRegs' data-type='const MCPhysReg []' data-ref="81XMMArgRegs">XMMArgRegs</dfn>[] = {X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM1&apos; in namespace &apos;llvm::X86&apos;">XMM1</span>, X86::<span class='error' title="no member named &apos;XMM2&apos; in namespace &apos;llvm::X86&apos;">XMM2</span>,</td></tr>
<tr><th id="162">162</th><td>                                           X86::<span class='error' title="no member named &apos;XMM3&apos; in namespace &apos;llvm::X86&apos;">XMM3</span>, X86::<span class='error' title="no member named &apos;XMM4&apos; in namespace &apos;llvm::X86&apos;">XMM4</span>, X86::<span class='error' title="no member named &apos;XMM5&apos; in namespace &apos;llvm::X86&apos;">XMM5</span>,</td></tr>
<tr><th id="163">163</th><td>                                           X86::<span class='error' title="no member named &apos;XMM6&apos; in namespace &apos;llvm::X86&apos;">XMM6</span>, X86::<span class='error' title="no member named &apos;XMM7&apos; in namespace &apos;llvm::X86&apos;">XMM7</span>};</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (!Info.IsFixed)</td></tr>
<tr><th id="165">165</th><td>      NumXMMRegs = State.getFirstUnallocated(<span class='error' title="no viable conversion from &apos;const MCPhysReg []&apos; to &apos;ArrayRef&lt;MCPhysReg&gt;&apos; (aka &apos;ArrayRef&lt;unsigned short&gt;&apos;)">XMMArgRegs</span>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="local col0 ref" href="#80Res" title='Res' data-ref="80Res">Res</a>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv" title='(anonymous namespace)::OutgoingValueHandler::getStackSize' data-type='uint64_t (anonymous namespace)::OutgoingValueHandler::getStackSize()' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv">getStackSize</dfn>() { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::StackSize" title='(anonymous namespace)::OutgoingValueHandler::StackSize' data-use='r' data-ref="(anonymousnamespace)::OutgoingValueHandler::StackSize">StackSize</a>; }</td></tr>
<tr><th id="171">171</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120OutgoingValueHandler13getNumXmmRegsEv" title='(anonymous namespace)::OutgoingValueHandler::getNumXmmRegs' data-type='uint64_t (anonymous namespace)::OutgoingValueHandler::getNumXmmRegs()' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler13getNumXmmRegsEv">getNumXmmRegs</dfn>() { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OutgoingValueHandler::NumXMMRegs" title='(anonymous namespace)::OutgoingValueHandler::NumXMMRegs' data-use='r' data-ref="(anonymousnamespace)::OutgoingValueHandler::NumXMMRegs">NumXMMRegs</a>; }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>protected</b>:</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::OutgoingValueHandler::MIB" title='(anonymous namespace)::OutgoingValueHandler::MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="(anonymousnamespace)::OutgoingValueHandler::MIB">MIB</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::OutgoingValueHandler::StackSize" title='(anonymous namespace)::OutgoingValueHandler::StackSize' data-type='uint64_t' data-ref="(anonymousnamespace)::OutgoingValueHandler::StackSize">StackSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="176">176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::OutgoingValueHandler::DL" title='(anonymous namespace)::OutgoingValueHandler::DL' data-type='const llvm::DataLayout &amp;' data-ref="(anonymousnamespace)::OutgoingValueHandler::DL">DL</dfn>;</td></tr>
<tr><th id="177">177</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::OutgoingValueHandler::STI" title='(anonymous namespace)::OutgoingValueHandler::STI' data-type='const llvm::X86Subtarget &amp;' data-ref="(anonymousnamespace)::OutgoingValueHandler::STI">STI</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::OutgoingValueHandler::NumXMMRegs" title='(anonymous namespace)::OutgoingValueHandler::NumXMMRegs' data-type='unsigned int' data-ref="(anonymousnamespace)::OutgoingValueHandler::NumXMMRegs">NumXMMRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="179">179</th><td>};</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>bool</em> <a class="type" href="X86CallLowering.h.html#llvm::X86CallLowering" title='llvm::X86CallLowering' data-ref="llvm::X86CallLowering">X86CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15X86CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEE" title='llvm::X86CallLowering::lowerReturn' data-ref="_ZNK4llvm15X86CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefIjEE">lowerReturn</dfn>(</td></tr>
<tr><th id="184">184</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="82MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="82MIRBuilder">MIRBuilder</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="83Val" title='Val' data-type='const llvm::Value *' data-ref="83Val">Val</dfn>,</td></tr>
<tr><th id="185">185</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="84VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="84VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Val &amp;&amp; !VRegs.empty()) || (!Val &amp;&amp; VRegs.empty())) &amp;&amp; &quot;Return value without a vreg&quot;) ? void (0) : __assert_fail (&quot;((Val &amp;&amp; !VRegs.empty()) || (!Val &amp;&amp; VRegs.empty())) &amp;&amp; \&quot;Return value without a vreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallLowering.cpp&quot;, 187, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col3 ref" href="#83Val" title='Val' data-ref="83Val">Val</a> &amp;&amp; !<a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) || (!<a class="local col3 ref" href="#83Val" title='Val' data-ref="83Val">Val</a> &amp;&amp; <a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())) &amp;&amp;</td></tr>
<tr><th id="187">187</th><td>         <q>"Return value without a vreg"</q>);</td></tr>
<tr><th id="188">188</th><td>  <em>auto</em> <dfn class="local col5 decl" id="85MIB" title='MIB' data-type='auto' data-ref="85MIB">MIB</dfn> = MIRBuilder.buildInstrNoInsert(X86::<span class='error' title="no member named &apos;RET&apos; in namespace &apos;llvm::X86&apos;">RET</span>).addImm(<var>0</var>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (!<a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="191">191</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="86MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="86MF">MF</dfn> = <a class="local col2 ref" href="#82MIRBuilder" title='MIRBuilder' data-ref="82MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="192">192</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col7 decl" id="87F" title='F' data-type='const llvm::Function &amp;' data-ref="87F">F</dfn> = <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="193">193</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="88MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="88MRI">MRI</dfn> = <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="194">194</th><td>    <em>auto</em> &amp;<dfn class="local col9 decl" id="89DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="89DL">DL</dfn> = <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="90Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="90Ctx">Ctx</dfn> = <a class="local col3 ref" href="#83Val" title='Val' data-ref="83Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10getContextEv" title='llvm::Type::getContext' data-ref="_ZNK4llvm4Type10getContextEv">getContext</a>();</td></tr>
<tr><th id="196">196</th><td>    <em>const</em> <a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a> &amp;<dfn class="local col1 decl" id="91TLI" title='TLI' data-type='const llvm::X86TargetLowering &amp;' data-ref="91TLI">TLI</dfn> = *<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering6getTLIEv" title='llvm::CallLowering::getTLI' data-ref="_ZNK4llvm12CallLowering6getTLIEv">getTLI</a>&lt;<a class="type" href="X86ISelLowering.h.html#llvm::X86TargetLowering" title='llvm::X86TargetLowering' data-ref="llvm::X86TargetLowering">X86TargetLowering</a>&gt;();</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="92SplitEVTs" title='SplitEVTs' data-type='SmallVector&lt;llvm::EVT, 4&gt;' data-ref="92SplitEVTs">SplitEVTs</dfn>;</td></tr>
<tr><th id="199">199</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/Analysis.h.html#_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm" title='llvm::ComputeValueVTs' data-ref="_ZN4llvm15ComputeValueVTsERKNS_14TargetLoweringERKNS_10DataLayoutEPNS_4TypeERNS_15SmallVectorImplINS_3EVTEEEPNS8_ImEEm">ComputeValueVTs</a>(<a class="local col1 ref" href="#91TLI" title='TLI' data-ref="91TLI">TLI</a>, <a class="local col9 ref" href="#89DL" title='DL' data-ref="89DL">DL</a>, <a class="local col3 ref" href="#83Val" title='Val' data-ref="83Val">Val</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col2 ref" href="#92SplitEVTs" title='SplitEVTs' data-ref="92SplitEVTs">SplitEVTs</a></span>);</td></tr>
<tr><th id="200">200</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRegs.size() == SplitEVTs.size() &amp;&amp; &quot;For each split Type there should be exactly one VReg.&quot;) ? void (0) : __assert_fail (&quot;VRegs.size() == SplitEVTs.size() &amp;&amp; \&quot;For each split Type there should be exactly one VReg.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86CallLowering.cpp&quot;, 201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <a class="local col2 ref" href="#92SplitEVTs" title='SplitEVTs' data-ref="92SplitEVTs">SplitEVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &amp;&amp;</td></tr>
<tr><th id="201">201</th><td>           <q>"For each split Type there should be exactly one VReg."</q>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="93SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="93SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="204">204</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="94i" title='i' data-type='unsigned int' data-ref="94i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a> &lt; <a class="local col2 ref" href="#92SplitEVTs" title='SplitEVTs' data-ref="92SplitEVTs">SplitEVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>) {</td></tr>
<tr><th id="205">205</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col5 decl" id="95CurArgInfo" title='CurArgInfo' data-type='llvm::CallLowering::ArgInfo' data-ref="95CurArgInfo">CurArgInfo</dfn> = <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">{</a><a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>]</a>, <a class="local col2 ref" href="#92SplitEVTs" title='SplitEVTs' data-ref="92SplitEVTs">SplitEVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE" title='llvm::EVT::getTypeForEVT' data-ref="_ZNK4llvm3EVT13getTypeForEVTERNS_11LLVMContextE">getTypeForEVT</a>(<span class='refarg'><a class="local col0 ref" href="#90Ctx" title='Ctx' data-ref="90Ctx">Ctx</a></span>)};</td></tr>
<tr><th id="206">206</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col5 ref" href="#95CurArgInfo" title='CurArgInfo' data-ref="95CurArgInfo">CurArgInfo</a></span>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::ReturnIndex" title='llvm::AttributeList::AttrIndex::ReturnIndex' data-ref="llvm::AttributeList::AttrIndex::ReturnIndex">ReturnIndex</a>, <a class="local col9 ref" href="#89DL" title='DL' data-ref="89DL">DL</a>, <a class="local col7 ref" href="#87F" title='F' data-ref="87F">F</a>);</td></tr>
<tr><th id="207">207</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803" title='llvm::X86CallLowering::splitToValueTypes' data-ref="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803">splitToValueTypes</a>(<a class="local col5 ref" href="#95CurArgInfo" title='CurArgInfo' data-ref="95CurArgInfo">CurArgInfo</a>, <span class='refarg'><a class="local col3 ref" href="#93SplitArgs" title='SplitArgs' data-ref="93SplitArgs">SplitArgs</a></span>, <a class="local col9 ref" href="#89DL" title='DL' data-ref="89DL">DL</a>, <span class='refarg'><a class="local col8 ref" href="#88MRI" title='MRI' data-ref="88MRI">MRI</a></span>,</td></tr>
<tr><th id="208">208</th><td>                             <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="96Regs" title='Regs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="96Regs">Regs</dfn>) {</td></tr>
<tr><th id="209">209</th><td>                               <a class="local col2 ref" href="#82MIRBuilder" title='MIRBuilder' data-ref="82MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col6 ref" href="#96Regs" title='Regs' data-ref="96Regs">Regs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#84VRegs" title='VRegs' data-ref="84VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#94i" title='i' data-ref="94i">i</a>]</a>);</td></tr>
<tr><th id="210">210</th><td>                             }))</td></tr>
<tr><th id="211">211</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <a class="tu type" href="#(anonymousnamespace)::OutgoingValueHandler" title='(anonymous namespace)::OutgoingValueHandler' data-ref="(anonymousnamespace)::OutgoingValueHandler">OutgoingValueHandler</a> <dfn class="local col7 decl" id="97Handler" title='Handler' data-type='(anonymous namespace)::OutgoingValueHandler' data-ref="97Handler">Handler</dfn>(MIRBuilder, MRI, MIB, RetCC_X86);</td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col2 ref" href="#82MIRBuilder" title='MIRBuilder' data-ref="82MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#93SplitArgs" title='SplitArgs' data-ref="93SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col7 ref" href="#97Handler" title='Handler' data-ref="97Handler">Handler</a></span>))</td></tr>
<tr><th id="216">216</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="217">217</th><td>  }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  MIRBuilder.insertInstr(MIB);</td></tr>
<tr><th id="220">220</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><b>namespace</b> {</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::IncomingValueHandler" title='(anonymous namespace)::IncomingValueHandler' data-ref="(anonymousnamespace)::IncomingValueHandler">IncomingValueHandler</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a> {</td></tr>
<tr><th id="226">226</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853" title='(anonymous namespace)::IncomingValueHandler::IncomingValueHandler' data-type='void (anonymous namespace)::IncomingValueHandler::IncomingValueHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853">IncomingValueHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="98MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="98MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="99MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="99MRI">MRI</dfn>,</td></tr>
<tr><th id="227">227</th><td>                       <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col0 decl" id="100AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="100AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="228">228</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler" title='llvm::CallLowering::ValueHandler' data-ref="llvm::CallLowering::ValueHandler">ValueHandler</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE" title='llvm::CallLowering::ValueHandler::ValueHandler' data-ref="_ZN4llvm12CallLowering12ValueHandlerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoEPFbjNS_3MVTES6_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE">(</a><a class="local col8 ref" href="#98MIRBuilder" title='MIRBuilder' data-ref="98MIRBuilder">MIRBuilder</a>, <a class="local col9 ref" href="#99MRI" title='MRI' data-ref="99MRI">MRI</a>, <a class="local col0 ref" href="#100AssignFn" title='AssignFn' data-ref="100AssignFn">AssignFn</a>),</td></tr>
<tr><th id="229">229</th><td>        <a class="tu member" href="#(anonymousnamespace)::IncomingValueHandler::DL" title='(anonymous namespace)::IncomingValueHandler::DL' data-use='w' data-ref="(anonymousnamespace)::IncomingValueHandler::DL">DL</a>(<a class="local col8 ref" href="#98MIRBuilder" title='MIRBuilder' data-ref="98MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>()) {}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120IncomingValueHandler17isArgumentHandlerEv" title='(anonymous namespace)::IncomingValueHandler::isArgumentHandler' data-type='bool (anonymous namespace)::IncomingValueHandler::isArgumentHandler() const' data-ref="_ZNK12_GLOBAL__N_120IncomingValueHandler17isArgumentHandlerEv">isArgumentHandler</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <em>unsigned</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120IncomingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE" title='(anonymous namespace)::IncomingValueHandler::getStackAddress' data-type='unsigned int (anonymous namespace)::IncomingValueHandler::getStackAddress(uint64_t Size, int64_t Offset, llvm::MachinePointerInfo &amp; MPO)' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE">getStackAddress</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="101Size" title='Size' data-type='uint64_t' data-ref="101Size">Size</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="102Offset" title='Offset' data-type='int64_t' data-ref="102Offset">Offset</dfn>,</td></tr>
<tr><th id="234">234</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="103MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="103MPO">MPO</dfn>) override {</td></tr>
<tr><th id="235">235</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="104MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="104MFI">MFI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="236">236</th><td>    <em>int</em> <dfn class="local col5 decl" id="105FI" title='FI' data-type='int' data-ref="105FI">FI</dfn> = <a class="local col4 ref" href="#104MFI" title='MFI' data-ref="104MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<a class="local col1 ref" href="#101Size" title='Size' data-ref="101Size">Size</a>, <a class="local col2 ref" href="#102Offset" title='Offset' data-ref="102Offset">Offset</a>, <b>true</b>);</td></tr>
<tr><th id="237">237</th><td>    <a class="local col3 ref" href="#103MPO" title='MPO' data-ref="103MPO">MPO</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::operator=' data-ref="_ZN4llvm18MachinePointerInfoaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col5 ref" href="#105FI" title='FI' data-ref="105FI">FI</a>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="106AddrReg" title='AddrReg' data-type='unsigned int' data-ref="106AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(</td></tr>
<tr><th id="240">240</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj">pointer</a>(<var>0</var>, <a class="tu member" href="#(anonymousnamespace)::IncomingValueHandler::DL" title='(anonymous namespace)::IncomingValueHandler::DL' data-use='m' data-ref="(anonymousnamespace)::IncomingValueHandler::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPointerSizeInBitsEj" title='llvm::DataLayout::getPointerSizeInBits' data-ref="_ZNK4llvm10DataLayout20getPointerSizeInBitsEj">getPointerSizeInBits</a>(<var>0</var>)));</td></tr>
<tr><th id="241">241</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder15buildFrameIndexEji" title='llvm::MachineIRBuilder::buildFrameIndex' data-ref="_ZN4llvm16MachineIRBuilder15buildFrameIndexEji">buildFrameIndex</a>(<a class="local col6 ref" href="#106AddrReg" title='AddrReg' data-ref="106AddrReg">AddrReg</a>, <a class="local col5 ref" href="#105FI" title='FI' data-ref="105FI">FI</a>);</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="local col6 ref" href="#106AddrReg" title='AddrReg' data-ref="106AddrReg">AddrReg</a>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120IncomingValueHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE" title='(anonymous namespace)::IncomingValueHandler::assignValueToAddress' data-type='void (anonymous namespace)::IncomingValueHandler::assignValueToAddress(unsigned int ValVReg, unsigned int Addr, uint64_t Size, llvm::MachinePointerInfo &amp; MPO, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandler20assignValueToAddressEjjmRN4llvm18MachinePointerInfoERNS1_11CCValAssignE">assignValueToAddress</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="107ValVReg" title='ValVReg' data-type='unsigned int' data-ref="107ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="108Addr" title='Addr' data-type='unsigned int' data-ref="108Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="109Size" title='Size' data-type='uint64_t' data-ref="109Size">Size</dfn>,</td></tr>
<tr><th id="246">246</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col0 decl" id="110MPO" title='MPO' data-type='llvm::MachinePointerInfo &amp;' data-ref="110MPO">MPO</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col1 decl" id="111VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="111VA">VA</dfn>) override {</td></tr>
<tr><th id="247">247</th><td>    <em>auto</em> <dfn class="local col2 decl" id="112MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="112MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="248">248</th><td>        <a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#110MPO" title='MPO' data-ref="110MPO">MPO</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>, <a class="local col9 ref" href="#109Size" title='Size' data-ref="109Size">Size</a>,</td></tr>
<tr><th id="249">249</th><td>        <var>1</var>);</td></tr>
<tr><th id="250">250</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadEjjRNS_17MachineMemOperandE">buildLoad</a>(<a class="local col7 ref" href="#107ValVReg" title='ValVReg' data-ref="107ValVReg">ValVReg</a>, <a class="local col8 ref" href="#108Addr" title='Addr' data-ref="108Addr">Addr</a>, <span class='refarg'>*<a class="local col2 ref" href="#112MMO" title='MMO' data-ref="112MMO">MMO</a></span>);</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE" title='(anonymous namespace)::IncomingValueHandler::assignValueToReg' data-type='void (anonymous namespace)::IncomingValueHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE">assignValueToReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="113ValVReg" title='ValVReg' data-type='unsigned int' data-ref="113ValVReg">ValVReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114PhysReg" title='PhysReg' data-type='unsigned int' data-ref="114PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="254">254</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col5 decl" id="115VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="115VA">VA</dfn>) override {</td></tr>
<tr><th id="255">255</th><td>    <a class="virtual tu member" href="#_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj" title='(anonymous namespace)::IncomingValueHandler::markPhysRegUsed' data-use='c' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj">markPhysRegUsed</a>(<a class="local col4 ref" href="#114PhysReg" title='PhysReg' data-ref="114PhysReg">PhysReg</a>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <b>switch</b> (<a class="local col5 ref" href="#115VA" title='VA' data-ref="115VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="258">258</th><td>    <b>default</b>: {</td></tr>
<tr><th id="259">259</th><td>      <i>// If we are copying the value from a physical register with the</i></td></tr>
<tr><th id="260">260</th><td><i>      // size larger than the size of the value itself - build the copy</i></td></tr>
<tr><th id="261">261</th><td><i>      // of the phys reg first and then build the truncation of that copy.</i></td></tr>
<tr><th id="262">262</th><td><i>      // The example of that would be copying from xmm0 to s32, for which</i></td></tr>
<tr><th id="263">263</th><td><i>      // case ValVT == LocVT == MVT::f32. If LocSize and ValSize are not equal</i></td></tr>
<tr><th id="264">264</th><td><i>      // we expect this to be handled in SExt/ZExt/AExt case.</i></td></tr>
<tr><th id="265">265</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="116PhysRegSize" title='PhysRegSize' data-type='unsigned int' data-ref="116PhysRegSize">PhysRegSize</dfn> =</td></tr>
<tr><th id="266">266</th><td>          <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col4 ref" href="#114PhysReg" title='PhysReg' data-ref="114PhysReg">PhysReg</a>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MRI" title='llvm::CallLowering::ValueHandler::MRI' data-ref="llvm::CallLowering::ValueHandler::MRI">MRI</a>);</td></tr>
<tr><th id="267">267</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="117ValSize" title='ValSize' data-type='unsigned int' data-ref="117ValSize">ValSize</dfn> = <a class="local col5 ref" href="#115VA" title='VA' data-ref="115VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="268">268</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="118LocSize" title='LocSize' data-type='unsigned int' data-ref="118LocSize">LocSize</dfn> = <a class="local col5 ref" href="#115VA" title='VA' data-ref="115VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="269">269</th><td>      <b>if</b> (<a class="local col6 ref" href="#116PhysRegSize" title='PhysRegSize' data-ref="116PhysRegSize">PhysRegSize</a> &gt; <a class="local col7 ref" href="#117ValSize" title='ValSize' data-ref="117ValSize">ValSize</a> &amp;&amp; <a class="local col8 ref" href="#118LocSize" title='LocSize' data-ref="118LocSize">LocSize</a> == <a class="local col7 ref" href="#117ValSize" title='ValSize' data-ref="117ValSize">ValSize</a>) {</td></tr>
<tr><th id="270">270</th><td>        <em>auto</em> <dfn class="local col9 decl" id="119Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="119Copy">Copy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col6 ref" href="#116PhysRegSize" title='PhysRegSize' data-ref="116PhysRegSize">PhysRegSize</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#114PhysReg" title='PhysReg' data-ref="114PhysReg">PhysReg</a>);</td></tr>
<tr><th id="271">271</th><td>        <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col3 ref" href="#113ValVReg" title='ValVReg' data-ref="113ValVReg">ValVReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#119Copy" title='Copy' data-ref="119Copy">Copy</a>);</td></tr>
<tr><th id="272">272</th><td>        <b>return</b>;</td></tr>
<tr><th id="273">273</th><td>      }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col3 ref" href="#113ValVReg" title='ValVReg' data-ref="113ValVReg">ValVReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#114PhysReg" title='PhysReg' data-ref="114PhysReg">PhysReg</a>);</td></tr>
<tr><th id="276">276</th><td>      <b>break</b>;</td></tr>
<tr><th id="277">277</th><td>    }</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>:</td></tr>
<tr><th id="279">279</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>:</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>: {</td></tr>
<tr><th id="281">281</th><td>      <em>auto</em> <dfn class="local col0 decl" id="120Copy" title='Copy' data-type='llvm::MachineInstrBuilder' data-ref="120Copy">Copy</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1ENS_3MVTE" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ENS_3MVTE">{</a><a class="local col5 ref" href="#115VA" title='VA' data-ref="115VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>()}, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col4 ref" href="#114PhysReg" title='PhysReg' data-ref="114PhysReg">PhysReg</a>);</td></tr>
<tr><th id="282">282</th><td>      <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col3 ref" href="#113ValVReg" title='ValVReg' data-ref="113ValVReg">ValVReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#120Copy" title='Copy' data-ref="120Copy">Copy</a>);</td></tr>
<tr><th id="283">283</th><td>      <b>break</b>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td>    }</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj">/// How the physical register gets marked varies between formal</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj">  /// parameters (it's a basic-block live-in), and a call instruction</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj">  /// (it's an implicit-def of the BL).</i></td></tr>
<tr><th id="291">291</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj" title='(anonymous namespace)::IncomingValueHandler::markPhysRegUsed' data-type='void (anonymous namespace)::IncomingValueHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="121PhysReg" title='PhysReg' data-type='unsigned int' data-ref="121PhysReg">PhysReg</dfn>) = <var>0</var>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><b>protected</b>:</td></tr>
<tr><th id="294">294</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::IncomingValueHandler::DL" title='(anonymous namespace)::IncomingValueHandler::DL' data-type='const llvm::DataLayout &amp;' data-ref="(anonymousnamespace)::IncomingValueHandler::DL">DL</dfn>;</td></tr>
<tr><th id="295">295</th><td>};</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler">FormalArgHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::IncomingValueHandler" title='(anonymous namespace)::IncomingValueHandler' data-ref="(anonymousnamespace)::IncomingValueHandler">IncomingValueHandler</a> {</td></tr>
<tr><th id="298">298</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-type='void (anonymous namespace)::FormalArgHandler::FormalArgHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, CCAssignFn * AssignFn)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">FormalArgHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="122MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="122MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="123MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="123MRI">MRI</dfn>,</td></tr>
<tr><th id="299">299</th><td>                   <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col4 decl" id="124AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="124AssignFn">AssignFn</dfn>)</td></tr>
<tr><th id="300">300</th><td>      : <a class="tu type" href="#(anonymousnamespace)::IncomingValueHandler" title='(anonymous namespace)::IncomingValueHandler' data-ref="(anonymousnamespace)::IncomingValueHandler">IncomingValueHandler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853" title='(anonymous namespace)::IncomingValueHandler::IncomingValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853">(</a><a class="local col2 ref" href="#122MIRBuilder" title='MIRBuilder' data-ref="122MIRBuilder">MIRBuilder</a>, <a class="local col3 ref" href="#123MRI" title='MRI' data-ref="123MRI">MRI</a>, <a class="local col4 ref" href="#124AssignFn" title='AssignFn' data-ref="124AssignFn">AssignFn</a>) {}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj" title='(anonymous namespace)::FormalArgHandler::markPhysRegUsed' data-type='void (anonymous namespace)::FormalArgHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_116FormalArgHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125PhysReg" title='PhysReg' data-type='unsigned int' data-ref="125PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="303">303</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ValueHandler::MIRBuilder" title='llvm::CallLowering::ValueHandler::MIRBuilder' data-ref="llvm::CallLowering::ValueHandler::MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col5 ref" href="#125PhysReg" title='PhysReg' data-ref="125PhysReg">PhysReg</a>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td>};</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler">CallReturnHandler</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::IncomingValueHandler" title='(anonymous namespace)::IncomingValueHandler' data-ref="(anonymousnamespace)::IncomingValueHandler">IncomingValueHandler</a> {</td></tr>
<tr><th id="308">308</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFla2707311" title='(anonymous namespace)::CallReturnHandler::CallReturnHandler' data-type='void (anonymous namespace)::CallReturnHandler::CallReturnHandler(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::MachineRegisterInfo &amp; MRI, CCAssignFn * AssignFn, llvm::MachineInstrBuilder &amp; MIB)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFla2707311">CallReturnHandler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="126MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="126MIRBuilder">MIRBuilder</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="127MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="127MRI">MRI</dfn>,</td></tr>
<tr><th id="309">309</th><td>                    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="local col8 decl" id="128AssignFn" title='AssignFn' data-type='CCAssignFn *' data-ref="128AssignFn">AssignFn</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="129MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="129MIB">MIB</dfn>)</td></tr>
<tr><th id="310">310</th><td>      : <a class="tu type" href="#(anonymousnamespace)::IncomingValueHandler" title='(anonymous namespace)::IncomingValueHandler' data-ref="(anonymousnamespace)::IncomingValueHandler">IncomingValueHandler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853" title='(anonymous namespace)::IncomingValueHandler::IncomingValueHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_120IncomingValueHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10Arg2426853">(</a><a class="local col6 ref" href="#126MIRBuilder" title='MIRBuilder' data-ref="126MIRBuilder">MIRBuilder</a>, <a class="local col7 ref" href="#127MRI" title='MRI' data-ref="127MRI">MRI</a>, <a class="local col8 ref" href="#128AssignFn" title='AssignFn' data-ref="128AssignFn">AssignFn</a>), <a class="tu member" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='w' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</a>(<a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB">MIB</a>) {}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj" title='(anonymous namespace)::CallReturnHandler::markPhysRegUsed' data-type='void (anonymous namespace)::CallReturnHandler::markPhysRegUsed(unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj">markPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130PhysReg" title='PhysReg' data-type='unsigned int' data-ref="130PhysReg">PhysReg</dfn>) override {</td></tr>
<tr><th id="313">313</th><td>    <a class="tu member" href="#(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-use='m' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col0 ref" href="#130PhysReg" title='PhysReg' data-ref="130PhysReg">PhysReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="314">314</th><td>  }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><b>protected</b>:</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CallReturnHandler::MIB" title='(anonymous namespace)::CallReturnHandler::MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="(anonymousnamespace)::CallReturnHandler::MIB">MIB</dfn>;</td></tr>
<tr><th id="318">318</th><td>};</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>bool</em> <a class="type" href="X86CallLowering.h.html#llvm::X86CallLowering" title='llvm::X86CallLowering' data-ref="llvm::X86CallLowering">X86CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15X86CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE" title='llvm::X86CallLowering::lowerFormalArguments' data-ref="_ZNK4llvm15X86CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE">lowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="131MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="131MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="132F" title='F' data-type='const llvm::Function &amp;' data-ref="132F">F</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                           <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="133VRegs" title='VRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="133VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="325">325</th><td>  <b>if</b> (<a class="local col2 ref" href="#132F" title='F' data-ref="132F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function9arg_emptyEv" title='llvm::Function::arg_empty' data-ref="_ZNK4llvm8Function9arg_emptyEv">arg_empty</a>())</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i>// TODO: handle variadic function</i></td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="local col2 ref" href="#132F" title='F' data-ref="132F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="134MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="134MF">MF</dfn> = <a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="135MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="135MRI">MRI</dfn> = <a class="local col4 ref" href="#134MF" title='MF' data-ref="134MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="334">334</th><td>  <em>auto</em> <dfn class="local col6 decl" id="136DL" title='DL' data-type='llvm::DataLayout' data-ref="136DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DataLayout.h.html#_ZN4llvm10DataLayoutC1ERKS0_" title='llvm::DataLayout::DataLayout' data-ref="_ZN4llvm10DataLayoutC1ERKS0_"></a><a class="local col4 ref" href="#134MF" title='MF' data-ref="134MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="137SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="137SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="337">337</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="138Idx" title='Idx' data-type='unsigned int' data-ref="138Idx">Idx</dfn> = <var>0</var>;</td></tr>
<tr><th id="338">338</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="139Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="139Arg">Arg</dfn> : <a class="local col2 ref" href="#132F" title='F' data-ref="132F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <i>// TODO: handle not simple cases.</i></td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>) ||</td></tr>
<tr><th id="342">342</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) ||</td></tr>
<tr><th id="343">343</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;StructRet&apos; in &apos;llvm::Attribute&apos;">StructRet</span>) ||</td></tr>
<tr><th id="344">344</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftSelf&apos; in &apos;llvm::Attribute&apos;">SwiftSelf</span>) ||</td></tr>
<tr><th id="345">345</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>) ||</td></tr>
<tr><th id="346">346</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;Nest&apos; in &apos;llvm::Attribute&apos;">Nest</span>))</td></tr>
<tr><th id="347">347</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> <dfn class="local col0 decl" id="140OrigArg" title='OrigArg' data-type='llvm::CallLowering::ArgInfo' data-ref="140OrigArg">OrigArg</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb" title='llvm::CallLowering::ArgInfo::ArgInfo' data-ref="_ZN4llvm12CallLowering7ArgInfoC1EjPNS_4TypeENS_3ISD10ArgFlagsTyEb">(</a><a class="local col3 ref" href="#133VRegs" title='VRegs' data-ref="133VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#138Idx" title='Idx' data-ref="138Idx">Idx</a>]</a>, <a class="local col9 ref" href="#139Arg" title='Arg' data-ref="139Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="350">350</th><td>    <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_" title='llvm::CallLowering::setArgFlags' data-ref="_ZNK4llvm12CallLowering11setArgFlagsERNS0_7ArgInfoEjRKNS_10DataLayoutERKT_">setArgFlags</a>(<span class='refarg'><a class="local col0 ref" href="#140OrigArg" title='OrigArg' data-ref="140OrigArg">OrigArg</a></span>, <a class="local col8 ref" href="#138Idx" title='Idx' data-ref="138Idx">Idx</a> + <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList::AttrIndex::FirstArgIndex" title='llvm::AttributeList::AttrIndex::FirstArgIndex' data-ref="llvm::AttributeList::AttrIndex::FirstArgIndex">FirstArgIndex</a>, <a class="local col6 ref" href="#136DL" title='DL' data-ref="136DL">DL</a>, <a class="local col2 ref" href="#132F" title='F' data-ref="132F">F</a>);</td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803" title='llvm::X86CallLowering::splitToValueTypes' data-ref="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803">splitToValueTypes</a>(<a class="local col0 ref" href="#140OrigArg" title='OrigArg' data-ref="140OrigArg">OrigArg</a>, <span class='refarg'><a class="local col7 ref" href="#137SplitArgs" title='SplitArgs' data-ref="137SplitArgs">SplitArgs</a></span>, <a class="local col6 ref" href="#136DL" title='DL' data-ref="136DL">DL</a>, <span class='refarg'><a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI">MRI</a></span>,</td></tr>
<tr><th id="352">352</th><td>                           <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="141Regs" title='Regs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="141Regs">Regs</dfn>) {</td></tr>
<tr><th id="353">353</th><td>                             <a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col3 ref" href="#133VRegs" title='VRegs' data-ref="133VRegs">VRegs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#138Idx" title='Idx' data-ref="138Idx">Idx</a>]</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col1 ref" href="#141Regs" title='Regs' data-ref="141Regs">Regs</a>);</td></tr>
<tr><th id="354">354</th><td>                           }))</td></tr>
<tr><th id="355">355</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="356">356</th><td>    <a class="local col8 ref" href="#138Idx" title='Idx' data-ref="138Idx">Idx</a>++;</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="142MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="142MBB">MBB</dfn> = <a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (!<a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="361">361</th><td>    <a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()</span>);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="tu type" href="#(anonymousnamespace)::FormalArgHandler" title='(anonymous namespace)::FormalArgHandler' data-ref="(anonymousnamespace)::FormalArgHandler">FormalArgHandler</a> <dfn class="local col3 decl" id="143Handler" title='Handler' data-type='(anonymous namespace)::FormalArgHandler' data-ref="143Handler">Handler</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE" title='(anonymous namespace)::FormalArgHandler::FormalArgHandler' data-use='c' data-ref="_ZN12_GLOBAL__N_116FormalArgHandlerC1ERN4llvm16MachineIRBuilderERNS1_19MachineRegisterInfoEPFbjNS1_3MVTES6_NS1_11CCValAssign7LocInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateEE">(</a><a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>, <a class="local col5 ref" href="#135MRI" title='MRI' data-ref="135MRI">MRI</a>, <a class="ref" href="X86CallingConv.h.html#_ZN4llvm6CC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_X86' data-ref="_ZN4llvm6CC_X86EjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_X86</a>);</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col7 ref" href="#137SplitArgs" title='SplitArgs' data-ref="137SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col3 ref" href="#143Handler" title='Handler' data-ref="143Handler">Handler</a></span>))</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i>// Move back to the end of the basic block.</i></td></tr>
<tr><th id="368">368</th><td>  <a class="local col1 ref" href="#131MIRBuilder" title='MIRBuilder' data-ref="131MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col2 ref" href="#142MBB" title='MBB' data-ref="142MBB">MBB</a></span>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>bool</em> <a class="type" href="X86CallLowering.h.html#llvm::X86CallLowering" title='llvm::X86CallLowering' data-ref="llvm::X86CallLowering">X86CallLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderEjRKNS_14MachineOperandERKNS_12CallLowering7ArgInfoENS_8ArrayRefIS7_EE" title='llvm::X86CallLowering::lowerCall' data-ref="_ZNK4llvm15X86CallLowering9lowerCallERNS_16MachineIRBuilderEjRKNS_14MachineOperandERKNS_12CallLowering7ArgInfoENS_8ArrayRefIS7_EE">lowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="144MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder &amp;' data-ref="144MIRBuilder">MIRBuilder</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="145CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="145CallConv">CallConv</dfn>,</td></tr>
<tr><th id="375">375</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="146Callee" title='Callee' data-type='const llvm::MachineOperand &amp;' data-ref="146Callee">Callee</dfn>,</td></tr>
<tr><th id="376">376</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a> &amp;<dfn class="local col7 decl" id="147OrigRet" title='OrigRet' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="147OrigRet">OrigRet</dfn>,</td></tr>
<tr><th id="377">377</th><td>                                <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>&gt; <dfn class="local col8 decl" id="148OrigArgs" title='OrigArgs' data-type='ArrayRef&lt;llvm::CallLowering::ArgInfo&gt;' data-ref="148OrigArgs">OrigArgs</dfn>) <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="149MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="149MF">MF</dfn> = <a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="379">379</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="150F" title='F' data-type='const llvm::Function &amp;' data-ref="150F">F</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="151MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="151MRI">MRI</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="381">381</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="152DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="152DL">DL</dfn> = <a class="local col0 ref" href="#150F" title='F' data-ref="150F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="382">382</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col3 decl" id="153STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="153STI">STI</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::X86InstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col4 decl" id="154TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="154TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="384">384</th><td>  <em>auto</em> <dfn class="local col5 decl" id="155TRI" title='TRI' data-type='const llvm::X86RegisterInfo *' data-ref="155TRI">TRI</dfn> = <a class="local col3 ref" href="#153STI" title='STI' data-ref="153STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i>// Handle only Linux C, X86_64_SysV calling conventions for now.</i></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (!<a class="local col3 ref" href="#153STI" title='STI' data-ref="153STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13isTargetLinuxEv" title='llvm::X86Subtarget::isTargetLinux' data-ref="_ZNK4llvm12X86Subtarget13isTargetLinuxEv">isTargetLinux</a>() ||</td></tr>
<tr><th id="388">388</th><td>      !(<a class="local col5 ref" href="#145CallConv" title='CallConv' data-ref="145CallConv">CallConv</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a> || <a class="local col5 ref" href="#145CallConv" title='CallConv' data-ref="145CallConv">CallConv</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::X86_64_SysV" title='llvm::CallingConv::X86_64_SysV' data-ref="llvm::CallingConv::X86_64_SysV">X86_64_SysV</a>))</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156AdjStackDown" title='AdjStackDown' data-type='unsigned int' data-ref="156AdjStackDown">AdjStackDown</dfn> = TII.getCallFrameSetupOpcode();</td></tr>
<tr><th id="392">392</th><td>  <em>auto</em> <dfn class="local col7 decl" id="157CallSeqStart" title='CallSeqStart' data-type='llvm::MachineInstrBuilder' data-ref="157CallSeqStart">CallSeqStart</dfn> = <a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col6 ref" href="#156AdjStackDown" title='AdjStackDown' data-ref="156AdjStackDown">AdjStackDown</a>);</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// Create a temporarily-floating call instruction so we can add the implicit</i></td></tr>
<tr><th id="395">395</th><td><i>  // uses of arg registers.</i></td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158Is64Bit" title='Is64Bit' data-type='bool' data-ref="158Is64Bit">Is64Bit</dfn> = <a class="local col3 ref" href="#153STI" title='STI' data-ref="153STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="397">397</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159CallOpc" title='CallOpc' data-type='unsigned int' data-ref="159CallOpc">CallOpc</dfn> = Callee.isReg()</td></tr>
<tr><th id="398">398</th><td>                         ? (Is64Bit ? X86::<span class='error' title="no member named &apos;CALL64r&apos; in namespace &apos;llvm::X86&apos;">CALL64r</span> : X86::<span class='error' title="no member named &apos;CALL32r&apos; in namespace &apos;llvm::X86&apos;">CALL32r</span>)</td></tr>
<tr><th id="399">399</th><td>                         : (Is64Bit ? X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span> : X86::<span class='error' title="no member named &apos;CALLpcrel32&apos; in namespace &apos;llvm::X86&apos;">CALLpcrel32</span>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>auto</em> <dfn class="local col0 decl" id="160MIB" title='MIB' data-type='auto' data-ref="160MIB">MIB</dfn> = MIRBuilder.buildInstrNoInsert(CallOpc).add(Callee).addRegMask(</td></tr>
<tr><th id="402">402</th><td>      TRI-&gt;getCallPreservedMask(MF, CallConv));</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo" title='llvm::CallLowering::ArgInfo' data-ref="llvm::CallLowering::ArgInfo">ArgInfo</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="161SplitArgs" title='SplitArgs' data-type='SmallVector&lt;llvm::CallLowering::ArgInfo, 8&gt;' data-ref="161SplitArgs">SplitArgs</dfn>;</td></tr>
<tr><th id="405">405</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="162OrigArg" title='OrigArg' data-type='const llvm::CallLowering::ArgInfo &amp;' data-ref="162OrigArg">OrigArg</dfn> : <a class="local col8 ref" href="#148OrigArgs" title='OrigArgs' data-ref="148OrigArgs">OrigArgs</a>) {</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>    <i>// TODO: handle not simple cases.</i></td></tr>
<tr><th id="408">408</th><td>    <b>if</b> (<a class="local col2 ref" href="#162OrigArg" title='OrigArg' data-ref="162OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Flags" title='llvm::CallLowering::ArgInfo::Flags' data-ref="llvm::CallLowering::ArgInfo::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>())</td></tr>
<tr><th id="409">409</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803" title='llvm::X86CallLowering::splitToValueTypes' data-ref="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803">splitToValueTypes</a>(<a class="local col2 ref" href="#162OrigArg" title='OrigArg' data-ref="162OrigArg">OrigArg</a>, <span class='refarg'><a class="local col1 ref" href="#161SplitArgs" title='SplitArgs' data-ref="161SplitArgs">SplitArgs</a></span>, <a class="local col2 ref" href="#152DL" title='DL' data-ref="152DL">DL</a>, <span class='refarg'><a class="local col1 ref" href="#151MRI" title='MRI' data-ref="151MRI">MRI</a></span>,</td></tr>
<tr><th id="412">412</th><td>                           <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="163Regs" title='Regs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="163Regs">Regs</dfn>) {</td></tr>
<tr><th id="413">413</th><td>                             <a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col3 ref" href="#163Regs" title='Regs' data-ref="163Regs">Regs</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col2 ref" href="#162OrigArg" title='OrigArg' data-ref="162OrigArg">OrigArg</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>);</td></tr>
<tr><th id="414">414</th><td>                           }))</td></tr>
<tr><th id="415">415</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="416">416</th><td>  }</td></tr>
<tr><th id="417">417</th><td>  <i>// Do the actual argument marshalling.</i></td></tr>
<tr><th id="418">418</th><td>  <a class="tu type" href="#(anonymousnamespace)::OutgoingValueHandler" title='(anonymous namespace)::OutgoingValueHandler' data-ref="(anonymousnamespace)::OutgoingValueHandler">OutgoingValueHandler</a> <dfn class="local col4 decl" id="164Handler" title='Handler' data-type='(anonymous namespace)::OutgoingValueHandler' data-ref="164Handler">Handler</dfn>(MIRBuilder, MRI, MIB, CC_X86);</td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#161SplitArgs" title='SplitArgs' data-ref="161SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col4 ref" href="#164Handler" title='Handler' data-ref="164Handler">Handler</a></span>))</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165IsFixed" title='IsFixed' data-type='bool' data-ref="165IsFixed">IsFixed</dfn> = <a class="local col8 ref" href="#148OrigArgs" title='OrigArgs' data-ref="148OrigArgs">OrigArgs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <b>true</b> : <a class="local col8 ref" href="#148OrigArgs" title='OrigArgs' data-ref="148OrigArgs">OrigArgs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4backEv" title='llvm::ArrayRef::back' data-ref="_ZNK4llvm8ArrayRef4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::IsFixed" title='llvm::CallLowering::ArgInfo::IsFixed' data-ref="llvm::CallLowering::ArgInfo::IsFixed">IsFixed</a>;</td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="local col3 ref" href="#153STI" title='STI' data-ref="153STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; !<a class="local col5 ref" href="#165IsFixed" title='IsFixed' data-ref="165IsFixed">IsFixed</a> &amp;&amp; !<a class="local col3 ref" href="#153STI" title='STI' data-ref="153STI">STI</a>.<a class="ref" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej" title='llvm::X86Subtarget::isCallingConvWin64' data-ref="_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej">isCallingConvWin64</a>(<a class="local col5 ref" href="#145CallConv" title='CallConv' data-ref="145CallConv">CallConv</a>)) {</td></tr>
<tr><th id="424">424</th><td>    <i>// From AMD64 ABI document:</i></td></tr>
<tr><th id="425">425</th><td><i>    // For calls that may call functions that use varargs or stdargs</i></td></tr>
<tr><th id="426">426</th><td><i>    // (prototype-less calls or calls to functions containing ellipsis (...) in</i></td></tr>
<tr><th id="427">427</th><td><i>    // the declaration) %al is used as hidden argument to specify the number</i></td></tr>
<tr><th id="428">428</th><td><i>    // of SSE registers used. The contents of %al do not need to match exactly</i></td></tr>
<tr><th id="429">429</th><td><i>    // the number of registers, but must be an ubound on the number of SSE</i></td></tr>
<tr><th id="430">430</th><td><i>    // registers used and is in the range 0 - 8 inclusive.</i></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    MIRBuilder.buildInstr(X86::<span class='error' title="no member named &apos;MOV8ri&apos; in namespace &apos;llvm::X86&apos;">MOV8ri</span>)</td></tr>
<tr><th id="433">433</th><td>        .addDef(X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>)</td></tr>
<tr><th id="434">434</th><td>        .addImm(Handler.getNumXmmRegs());</td></tr>
<tr><th id="435">435</th><td>    MIB.addUse(X86::<span class='error' title="no member named &apos;AL&apos; in namespace &apos;llvm::X86&apos;">AL</span>, RegState::Implicit);</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// Now we can add the actual call instruction to the correct basic block.</i></td></tr>
<tr><th id="439">439</th><td>  MIRBuilder.insertInstr(MIB);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i>// If Callee is a reg, since it is used by a target specific</i></td></tr>
<tr><th id="442">442</th><td><i>  // instruction, it must have a register class matching the</i></td></tr>
<tr><th id="443">443</th><td><i>  // constraint of that instruction.</i></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (Callee.isReg())</td></tr>
<tr><th id="445">445</th><td>    MIB-&gt;getOperand(<var>0</var>).setReg(constrainOperandRegClass(</td></tr>
<tr><th id="446">446</th><td>        MF, *TRI, MRI, *MF.getSubtarget().getInstrInfo(),</td></tr>
<tr><th id="447">447</th><td>        *MF.getSubtarget().getRegBankInfo(), *MIB, MIB-&gt;getDesc(), Callee, <var>0</var>));</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <i>// Finally we can copy the returned value back into its virtual-register. In</i></td></tr>
<tr><th id="450">450</th><td><i>  // symmetry with the arguments, the physical register must be an</i></td></tr>
<tr><th id="451">451</th><td><i>  // implicit-define of the call instruction.</i></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col7 ref" href="#147OrigRet" title='OrigRet' data-ref="147OrigRet">OrigRet</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>) {</td></tr>
<tr><th id="454">454</th><td>    <a class="local col1 ref" href="#161SplitArgs" title='SplitArgs' data-ref="161SplitArgs">SplitArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="455">455</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="166NewRegs" title='NewRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="166NewRegs">NewRegs</dfn>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803" title='llvm::X86CallLowering::splitToValueTypes' data-ref="_ZNK4llvm15X86CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoESt8fu15106803">splitToValueTypes</a>(<a class="local col7 ref" href="#147OrigRet" title='OrigRet' data-ref="147OrigRet">OrigRet</a>, <span class='refarg'><a class="local col1 ref" href="#161SplitArgs" title='SplitArgs' data-ref="161SplitArgs">SplitArgs</a></span>, <a class="local col2 ref" href="#152DL" title='DL' data-ref="152DL">DL</a>, <span class='refarg'><a class="local col1 ref" href="#151MRI" title='MRI' data-ref="151MRI">MRI</a></span>,</td></tr>
<tr><th id="458">458</th><td>                           <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[&amp;](<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="167Regs" title='Regs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="167Regs">Regs</dfn>) {</td></tr>
<tr><th id="459">459</th><td>                             <a class="local col6 ref" href="#166NewRegs" title='NewRegs' data-ref="166NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignET_S1_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignET_S1_">assign</a>(<a class="local col7 ref" href="#167Regs" title='Regs' data-ref="167Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#167Regs" title='Regs' data-ref="167Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="460">460</th><td>                           }))</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>    <a class="tu type" href="#(anonymousnamespace)::CallReturnHandler" title='(anonymous namespace)::CallReturnHandler' data-ref="(anonymousnamespace)::CallReturnHandler">CallReturnHandler</a> <dfn class="local col8 decl" id="168Handler" title='Handler' data-type='(anonymous namespace)::CallReturnHandler' data-ref="168Handler">Handler</dfn>(MIRBuilder, MRI, RetCC_X86, MIB);</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE" title='llvm::CallLowering::handleAssignments' data-ref="_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE">handleAssignments</a>(<span class='refarg'><a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#161SplitArgs" title='SplitArgs' data-ref="161SplitArgs">SplitArgs</a>, <span class='refarg'><a class="local col8 ref" href="#168Handler" title='Handler' data-ref="168Handler">Handler</a></span>))</td></tr>
<tr><th id="465">465</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>    <b>if</b> (!<a class="local col6 ref" href="#166NewRegs" title='NewRegs' data-ref="166NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="468">468</th><td>      <a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1Ej" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1Ej"></a><a class="local col7 ref" href="#147OrigRet" title='OrigRet' data-ref="147OrigRet">OrigRet</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering::ArgInfo::Reg" title='llvm::CallLowering::ArgInfo::Reg' data-ref="llvm::CallLowering::ArgInfo::Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#166NewRegs" title='NewRegs' data-ref="166NewRegs">NewRegs</a>);</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <a class="local col7 ref" href="#157CallSeqStart" title='CallSeqStart' data-ref="157CallSeqStart">CallSeqStart</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#164Handler" title='Handler' data-ref="164Handler">Handler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv" title='(anonymous namespace)::OutgoingValueHandler::getStackSize' data-use='c' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv">getStackSize</a>())</td></tr>
<tr><th id="472">472</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var> <i>/* see getFrameTotalSize */</i>)</td></tr>
<tr><th id="473">473</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var> <i>/* see getFrameAdjustment */</i>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169AdjStackUp" title='AdjStackUp' data-type='unsigned int' data-ref="169AdjStackUp">AdjStackUp</dfn> = TII.getCallFrameDestroyOpcode();</td></tr>
<tr><th id="476">476</th><td>  <a class="local col4 ref" href="#144MIRBuilder" title='MIRBuilder' data-ref="144MIRBuilder">MIRBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col9 ref" href="#169AdjStackUp" title='AdjStackUp' data-ref="169AdjStackUp">AdjStackUp</a>)</td></tr>
<tr><th id="477">477</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#164Handler" title='Handler' data-ref="164Handler">Handler</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv" title='(anonymous namespace)::OutgoingValueHandler::getStackSize' data-use='c' data-ref="_ZN12_GLOBAL__N_120OutgoingValueHandler12getStackSizeEv">getStackSize</a>())</td></tr>
<tr><th id="478">478</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var> <i>/* NumBytesForCalleeToPop */</i>);</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="481">481</th><td>}</td></tr>
<tr><th id="482">482</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
