 
  {
    "HGLDD": {
      "version": "1.0",
      "file_info": [
        "/home/raffaele/Documents/master-delft/thesis/_tywaves/circt/test/Target/DebugInfo/emit-hgldd.mlir"
      ]
    },
    "objects": [
      {
        "hgl_loc": {
          "begin_column": 8,
          "begin_line": 164,
          "end_column": 8,
          "end_line": 164,
          "file": 1
        },
        "kind": "struct",
        "obj_name": "Aggregates_data",
        "port_vars": [
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 158,
              "end_column": 8,
              "end_line": 158,
              "file": 1
            },
            "packed_range": [
              31,
              0
            ],
            "source_lang_type_info": {
              "type_name": "i32"
            },
            "type_name": "logic",
            "var_name": "a"
          },
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 159,
              "end_column": 8,
              "end_line": 159,
              "file": 1
            },
            "packed_range": [
              41,
              0
            ],
            "source_lang_type_info": {
              "type_name": "i42"
            },
            "type_name": "logic",
            "var_name": "b"
          },
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 163,
              "end_column": 8,
              "end_line": 163,
              "file": 1
            },
            "packed_range": [
              16,
              0
            ],
            "source_lang_type_info": {
              "type_name": "i17[2]"
            },
            "type_name": "logic",
            "unpacked_range": [
              1,
              0
            ],
            "var_name": "c"
          }
        ]
      },
      {
        "hgl_loc": {
          "begin_column": 8,
          "begin_line": 182,
          "end_column": 8,
          "end_line": 182,
          "file": 1
        },
        "kind": "struct",
        "obj_name": "EmptyAggregates_z",
        "port_vars": [
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 180,
              "end_column": 8,
              "end_line": 180,
              "file": 1
            },
            "type_name": "bit",
            "var_name": "a"
          },
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 181,
              "end_column": 8,
              "end_line": 181,
              "file": 1
            },
            "type_name": "bit",
            "var_name": "b"
          }
        ]
      },
      {
        "hgl_loc": {
          "begin_column": 8,
          "begin_line": 206,
          "end_column": 8,
          "end_line": 206,
          "file": 1
        },
        "kind": "struct",
        "obj_name": "SingleElementAggregates_varBar",
        "port_vars": [
          {
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 204,
              "end_column": 8,
              "end_line": 204,
              "file": 1
            },
            "type_name": "logic",
            "var_name": "x"
          }
        ]
      },
      {
        "kind": "module",
        "obj_name": "Aggregates",
        "module_name": "Aggregates",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 157,
          "end_column": 1,
          "end_line": 157,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "data",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 165,
              "end_column": 3,
              "end_line": 165,
              "file": 1
            },
            "value": {"opcode":"'{","operands":[{"sig_name":"data_a"},{"sig_name":"data_b"},{"opcode":"'{","operands":[{"sig_name":"data_c_0"},{"sig_name":"data_c_1"}]}]},
            "type_name": "Aggregates_data",
            "source_lang_type_info": {
              "type_name": "abc_struct"
            }
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "EmptyAggregates",
        "module_name": "EmptyAggregates",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 179,
          "end_column": 1,
          "end_line": 179,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "x",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 183,
              "end_column": 3,
              "end_line": 183,
              "file": 1
            },
            "value": {"integer_num":0},
            "type_name": "bit"
          },
          {
            "var_name": "y",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 184,
              "end_column": 3,
              "end_line": 184,
              "file": 1
            },
            "value": {"integer_num":0},
            "type_name": "bit"
          },
          {
            "var_name": "z",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 185,
              "end_column": 3,
              "end_line": 185,
              "file": 1
            },
            "value": {"opcode":"'{","operands":[{"integer_num":0},{"integer_num":0}]},
            "type_name": "EmptyAggregates_z"
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "SingleElementAggregates",
        "module_name": "SingleElementAggregates",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 200,
          "end_column": 1,
          "end_line": 200,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "varFoo",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 207,
              "end_column": 3,
              "end_line": 207,
              "file": 1
            },
            "value": {"opcode":"'{","operands":[{"sig_name":"foo"}]},
            "type_name": "logic",
            "unpacked_range": [
              0,
              0
            ]
          },
          {
            "var_name": "varBar",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 208,
              "end_column": 3,
              "end_line": 208,
              "file": 1
            },
            "value": {"opcode":"'{","operands":[{"sig_name":"bar"}]},
            "type_name": "SingleElementAggregates_varBar"
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "MultiDimensionalArrays",
        "module_name": "MultiDimensionalArrays",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 222,
          "end_column": 1,
          "end_line": 222,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "array",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 225,
              "end_column": 3,
              "end_line": 225,
              "file": 1
            },
            "value": {"opcode":"'{","operands":[{"opcode":"'{","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"c"},{"sig_name":"d"}]}]},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ],
            "unpacked_range": [
              0,
              0,
              3,
              0
            ]
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "Expressions",
        "module_name": "Expressions",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 229,
          "end_column": 1,
          "end_line": 229,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "blockArg",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 233,
              "end_column": 3,
              "end_line": 233,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic"
          },
          {
            "var_name": "constA",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 269,
              "end_column": 3,
              "end_line": 269,
              "file": 1
            },
            "value": {"bit_vector":"00000010100111001"},
            "type_name": "logic",
            "packed_range": [
              16,
              0
            ]
          },
          {
            "var_name": "constB",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 270,
              "end_column": 3,
              "end_line": 270,
              "file": 1
            },
            "value": {"bit_vector":"000000000000000000000000000010001100101001"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          },
          {
            "var_name": "constC",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 271,
              "end_column": 3,
              "end_line": 271,
              "file": 1
            },
            "value": {"bit_vector":"0000"},
            "type_name": "logic",
            "packed_range": [
              3,
              0
            ]
          },
          {
            "var_name": "constD",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 272,
              "end_column": 3,
              "end_line": 272,
              "file": 1
            },
            "value": {"bit_vector":"0"},
            "type_name": "logic"
          },
          {
            "var_name": "readWire",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 279,
              "end_column": 3,
              "end_line": 279,
              "file": 1
            },
            "value": {"sig_name":"svWire"},
            "type_name": "logic"
          },
          {
            "var_name": "readReg",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 286,
              "end_column": 3,
              "end_line": 286,
              "file": 1
            },
            "value": {"sig_name":"svReg"},
            "type_name": "logic"
          },
          {
            "var_name": "readLogic",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 293,
              "end_column": 3,
              "end_line": 293,
              "file": 1
            },
            "value": {"sig_name":"svLogic"},
            "type_name": "logic"
          },
          {
            "var_name": "myWire",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 299,
              "end_column": 3,
              "end_line": 299,
              "file": 1
            },
            "value": {"sig_name":"hwWire"},
            "type_name": "logic"
          },
          {
            "var_name": "unaryParity",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 305,
              "end_column": 3,
              "end_line": 305,
              "file": 1
            },
            "value": {"opcode":"^","operands":[{"sig_name":"a"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryAdd",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 311,
              "end_column": 3,
              "end_line": 311,
              "file": 1
            },
            "value": {"opcode":"+","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binarySub",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 317,
              "end_column": 3,
              "end_line": 317,
              "file": 1
            },
            "value": {"opcode":"-","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryMul",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 323,
              "end_column": 3,
              "end_line": 323,
              "file": 1
            },
            "value": {"opcode":"*","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryDiv1",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 333,
              "end_column": 3,
              "end_line": 333,
              "file": 1
            },
            "value": {"opcode":"/","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryDiv2",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 334,
              "end_column": 3,
              "end_line": 334,
              "file": 1
            },
            "value": {"opcode":"/","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryMod1",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 344,
              "end_column": 3,
              "end_line": 344,
              "file": 1
            },
            "value": {"opcode":"%","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryMod2",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 345,
              "end_column": 3,
              "end_line": 345,
              "file": 1
            },
            "value": {"opcode":"%","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryShl",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 359,
              "end_column": 3,
              "end_line": 359,
              "file": 1
            },
            "value": {"opcode":"<<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryShr1",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 360,
              "end_column": 3,
              "end_line": 360,
              "file": 1
            },
            "value": {"opcode":">>","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "binaryShr2",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 361,
              "end_column": 3,
              "end_line": 361,
              "file": 1
            },
            "value": {"opcode":">>>","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpEq",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 419,
              "end_column": 3,
              "end_line": 419,
              "file": 1
            },
            "value": {"opcode":"==","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpNe",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 420,
              "end_column": 3,
              "end_line": 420,
              "file": 1
            },
            "value": {"opcode":"!=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpCeq",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 421,
              "end_column": 3,
              "end_line": 421,
              "file": 1
            },
            "value": {"opcode":"===","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpCne",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 422,
              "end_column": 3,
              "end_line": 422,
              "file": 1
            },
            "value": {"opcode":"!==","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpWeq",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 423,
              "end_column": 3,
              "end_line": 423,
              "file": 1
            },
            "value": {"opcode":"==?","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpWne",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 424,
              "end_column": 3,
              "end_line": 424,
              "file": 1
            },
            "value": {"opcode":"!=?","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpUlt",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 425,
              "end_column": 3,
              "end_line": 425,
              "file": 1
            },
            "value": {"opcode":"<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpSlt",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 426,
              "end_column": 3,
              "end_line": 426,
              "file": 1
            },
            "value": {"opcode":"<","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpUgt",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 427,
              "end_column": 3,
              "end_line": 427,
              "file": 1
            },
            "value": {"opcode":">","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpSgt",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 428,
              "end_column": 3,
              "end_line": 428,
              "file": 1
            },
            "value": {"opcode":">","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpUle",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 429,
              "end_column": 3,
              "end_line": 429,
              "file": 1
            },
            "value": {"opcode":"<=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpSle",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 430,
              "end_column": 3,
              "end_line": 430,
              "file": 1
            },
            "value": {"opcode":"<=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpUge",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 431,
              "end_column": 3,
              "end_line": 431,
              "file": 1
            },
            "value": {"opcode":">=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "cmpSge",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 432,
              "end_column": 3,
              "end_line": 432,
              "file": 1
            },
            "value": {"opcode":">=","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "opAnd",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 438,
              "end_column": 3,
              "end_line": 438,
              "file": 1
            },
            "value": {"opcode":"&","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "opOr",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 444,
              "end_column": 3,
              "end_line": 444,
              "file": 1
            },
            "value": {"opcode":"|","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "opXor",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 450,
              "end_column": 3,
              "end_line": 450,
              "file": 1
            },
            "value": {"opcode":"^","operands":[{"sig_name":"a"},{"sig_name":"b"}]},
            "type_name": "logic"
          },
          {
            "var_name": "concat",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 460,
              "end_column": 3,
              "end_line": 460,
              "file": 1
            },
            "value": {"opcode":"{}","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"explicitName"}]},
            "type_name": "logic",
            "packed_range": [
              2,
              0
            ]
          },
          {
            "var_name": "replicate",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 470,
              "end_column": 3,
              "end_line": 470,
              "file": 1
            },
            "value": {"opcode":"R{}","operands":[{"integer_num":3},{"sig_name":"a"}]},
            "type_name": "logic",
            "packed_range": [
              2,
              0
            ]
          },
          {
            "var_name": "extract",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 481,
              "end_column": 3,
              "end_line": 481,
              "file": 1
            },
            "value": {"opcode":"[]","operands":[{"sig_name":"wideWire"},{"integer_num":19},{"integer_num":12}]},
            "type_name": "logic",
            "packed_range": [
              7,
              0
            ]
          },
          {
            "var_name": "mux",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 487,
              "end_column": 3,
              "end_line": 487,
              "file": 1
            },
            "value": {"opcode":"?:","operands":[{"sig_name":"a"},{"sig_name":"b"},{"sig_name":"explicitName"}]},
            "type_name": "logic"
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "SingleResult",
        "module_name": "CustomSingleResult123",
        "isExtModule": 1,
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 493,
          "end_column": 1,
          "end_line": 493,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "outPort",
            "hgl_loc": {
              "begin_column": 36,
              "begin_line": 493,
              "end_column": 36,
              "end_line": 493,
              "file": 1
            }
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "LegalizedNames",
        "module_name": "LegalizedNames",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 504,
          "end_column": 1,
          "end_line": 504,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "myWire",
            "hgl_loc": {
              "begin_column": 13,
              "begin_line": 507,
              "end_column": 13,
              "end_line": 507,
              "file": 1
            },
            "value": {"sig_name":"wire_1"},
            "type_name": "logic"
          }
        ],
        "children": [
          {
            "name": "myInst",
            "hdl_obj_name": "reg_0",
            "obj_name": "Dummy",
            "module_name": "CustomDummy",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 505,
              "end_column": 3,
              "end_line": 505,
              "file": 1
            }
          }
        ]
      },
      {
        "kind": "module",
        "obj_name": "Dummy",
        "module_name": "CustomDummy",
        "isExtModule": 1,
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 509,
          "end_column": 1,
          "end_line": 509,
          "file": 1
        },
        "port_vars": [],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "InlineScopes",
        "module_name": "InlineScopes",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 525,
          "end_column": 1,
          "end_line": 525,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "x",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 528,
              "end_column": 3,
              "end_line": 528,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          }
        ],
        "children": [
          {
            "name": "child",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 526,
              "end_column": 8,
              "end_line": 526,
              "file": 1
            },
            "port_vars": [
              {
                "var_name": "y",
                "hgl_loc": {
                  "begin_column": 3,
                  "begin_line": 529,
                  "end_column": 3,
                  "end_line": 529,
                  "file": 1
                },
                "value": {"sig_name":"a"},
                "type_name": "logic",
                "packed_range": [
                  41,
                  0
                ]
              }
            ],
            "children": [
              {
                "name": "more",
                "hgl_loc": {
                  "begin_column": 8,
                  "begin_line": 527,
                  "end_column": 8,
                  "end_line": 527,
                  "file": 1
                },
                "port_vars": [
                  {
                    "var_name": "z",
                    "hgl_loc": {
                      "begin_column": 3,
                      "begin_line": 530,
                      "end_column": 3,
                      "end_line": 530,
                      "file": 1
                    },
                    "value": {"sig_name":"a"},
                    "type_name": "logic",
                    "packed_range": [
                      41,
                      0
                    ]
                  }
                ],
                "children": []
              }
            ]
          }
        ]
      },
      {
        "kind": "module",
        "obj_name": "Issue6735_Case1",
        "module_name": "Issue6735_Case1",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 535,
          "end_column": 1,
          "end_line": 535,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "varA",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 542,
              "end_column": 3,
              "end_line": 542,
              "file": 1
            },
            "value": {"sig_name":"wireA"},
            "type_name": "logic"
          },
          {
            "var_name": "varB",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 551,
              "end_column": 3,
              "end_line": 551,
              "file": 1
            },
            "value": {"sig_name":"wireB"},
            "type_name": "logic"
          },
          {
            "var_name": "varC",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 559,
              "end_column": 3,
              "end_line": 559,
              "file": 1
            },
            "value": {"sig_name":"wireC"},
            "type_name": "logic"
          },
          {
            "var_name": "varD",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 567,
              "end_column": 3,
              "end_line": 567,
              "file": 1
            },
            "value": {"sig_name":"wireD"},
            "type_name": "logic"
          },
          {
            "var_name": "varZ",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 577,
              "end_column": 3,
              "end_line": 577,
              "file": 1
            },
            "value": {"sig_name":"someOutput"},
            "type_name": "logic"
          }
        ],
        "children": [
          {
            "name": "instA",
            "hdl_obj_name": "instAVerilog",
            "obj_name": "SingleResult",
            "module_name": "CustomSingleResult123",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 541,
              "end_column": 8,
              "end_line": 541,
              "file": 1
            }
          },
          {
            "name": "instB",
            "obj_name": "SingleResult",
            "module_name": "CustomSingleResult123",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 550,
              "end_column": 8,
              "end_line": 550,
              "file": 1
            }
          },
          {
            "name": "instC",
            "obj_name": "SingleResult",
            "module_name": "CustomSingleResult123",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 558,
              "end_column": 8,
              "end_line": 558,
              "file": 1
            }
          },
          {
            "name": "instD",
            "obj_name": "SingleResult",
            "module_name": "CustomSingleResult123",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 566,
              "end_column": 8,
              "end_line": 566,
              "file": 1
            }
          },
          {
            "name": "instZ",
            "obj_name": "SingleResult",
            "module_name": "CustomSingleResult123",
            "hgl_loc": {
              "begin_column": 8,
              "begin_line": 576,
              "end_column": 8,
              "end_line": 576,
              "file": 1
            }
          }
        ]
      },
      {
        "kind": "module",
        "obj_name": "Issue6735_Case2",
        "module_name": "Issue6735_Case2",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 582,
          "end_column": 1,
          "end_line": 582,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "portA",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 589,
              "end_column": 3,
              "end_line": 589,
              "file": 1
            },
            "value": {"sig_name":"x"},
            "type_name": "logic",
            "packed_range": [
              35,
              0
            ]
          },
          {
            "var_name": "portB",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 595,
              "end_column": 3,
              "end_line": 595,
              "file": 1
            },
            "value": {"sig_name":"verilogY"},
            "type_name": "logic",
            "packed_range": [
              35,
              0
            ]
          }
        ],
        "children": [
          {
            "name": "bar",
            "obj_name": "MultipleResults",
            "module_name": "MultipleResults",
            "hgl_loc": {
              "begin_column": 12,
              "begin_line": 583,
              "end_column": 12,
              "end_line": 583,
              "file": 1
            }
          }
        ]
      },
      {
        "kind": "module",
        "obj_name": "MultipleResults",
        "module_name": "MultipleResults",
        "isExtModule": 1,
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 598,
          "end_column": 1,
          "end_line": 598,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "a",
            "hgl_loc": {
              "begin_column": 39,
              "begin_line": 598,
              "end_column": 39,
              "end_line": 598,
              "file": 1
            }
          },
          {
            "var_name": "b",
            "hgl_loc": {
              "begin_column": 52,
              "begin_line": 598,
              "end_column": 52,
              "end_line": 598,
              "file": 1
            }
          }
        ],
        "children": []
      },
      {
        "kind": "module",
        "obj_name": "Issue6749",
        "module_name": "Issue6749",
        "hgl_loc": {
          "begin_column": 1,
          "begin_line": 601,
          "end_column": 1,
          "end_line": 601,
          "file": 1
        },
        "port_vars": [
          {
            "var_name": "_GEN",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 604,
              "end_column": 3,
              "end_line": 604,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          },
          {
            "var_name": "myVar",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 610,
              "end_column": 3,
              "end_line": 610,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          },
          {
            "var_name": "myVar_0",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 611,
              "end_column": 3,
              "end_line": 611,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          },
          {
            "var_name": "signed_0",
            "hgl_loc": {
              "begin_column": 3,
              "begin_line": 616,
              "end_column": 3,
              "end_line": 616,
              "file": 1
            },
            "value": {"sig_name":"a"},
            "type_name": "logic",
            "packed_range": [
              41,
              0
            ]
          }
        ],
        "children": [
          {
            "name": "_GEN_0",
            "hgl_loc": {
              "begin_column": 12,
              "begin_line": 621,
              "end_column": 12,
              "end_line": 621,
              "file": 1
            },
            "port_vars": [],
            "children": []
          }
        ]
      }
    ]
  }
  