module data_memory(
	input clk,
	input we,
	input [31:0] a,
	input [31:0] wd,
	output [31:0] rd,
);
	reg [31:0] d_mem[31:0];
	
	assign rd = r_mem[a];
	
	always@(posedge clk)begin
		if(we)begin
			r_mem[a]<=wd;
		end
	end
endmodule

