#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 29 10:21:20 2020
# Process ID: 11316
# Current directory: C:/Users/Jonathan/Desktop/fp3.5
# Command line: vivado.exe -mode batch -source ./setup_project.tcl
# Log file: C:/Users/Jonathan/Desktop/fp3.5/vivado.log
# Journal file: C:/Users/Jonathan/Desktop/fp3.5\vivado.jou
#-----------------------------------------------------------
source ./setup_project.tcl
# set outputdir ./Our_processor
# file mkdir $outputdir
# set files [glob -nocomplain "$outputdir/*"]
# if {[llength $files] != 0} {
#     puts "deleting contents of $outputdir"
#     file delete -force {*}[glob -directory $outputdir *]; # clear folder contents
# } else {
#     puts "$outputdir is empty"
# }
deleting contents of ./Our_processor
# create_project -part xc7a100tcsg324-1 Processor_top_level $outputdir
# add_files -fileset sim_1 ./processor_sim.vhd
# add_files [glob ./*.vhd memfile.dat]
# add_files -fileset constrs_1 ./Nexys4DDR_Master.xdc
# set_property top Processor_top_level [current_fileset]
# set_property top processor_sim [get_fileset sim_1]
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-742] The top module "Processor_top_level" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
# update_compile_order -fileset sim_1
# launch_simulation -simset sim_1 -mode behavioral
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dpu_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Do_the_Flop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Our_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_left_shift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_two_input_multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instr_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pt_floppy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
"xelab -wto f87d958dfdbd4ada831bdab34b51ccce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_sim_behav xil_defaultlib.processor_sim -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f87d958dfdbd4ada831bdab34b51ccce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_sim_behav xil_defaultlib.processor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.main_decoder [main_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_decoder [alu_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture asynchronous of entity xil_defaultlib.Do_the_Flop [\Do_the_Flop(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.adder [\adder(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_left_shift [\generic_left_shift(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_two_input_multiplexer [\generic_two_input_multiplexer(w...]
Compiling architecture behavioral of entity xil_defaultlib.register_file [\register_file(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_two_input_multiplexer [\generic_two_input_multiplexer(w...]
Compiling architecture behavioral of entity xil_defaultlib.extend [\extend(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Dpu_top [dpu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.pt_floppy [pt_floppy_default]
Compiling architecture behavioral of entity xil_defaultlib.instr_mem [\instr_mem(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Our_Processor [our_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_sim
Built simulation snapshot processor_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim/xsim.dir/processor_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim/xsim.dir/processor_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 29 10:21:34 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 29 10:21:34 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_sim_behav -key {Behavioral:sim_1:Functional:processor_sim} -tclbatch {processor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source processor_sim.tcl
## current_wave_config
ERROR: Index 32 out of bound 31 downto 0
Time: 0 ps  Iteration: 1  Process: /processor_sim/dut/midlvlPoces/DatathisPath/regfile/line__33
  File: C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd

HDL Line: C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 342.328 ; gain = 9.383
# launch_runs synth_1
[Wed Apr 29 10:21:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Apr 29 10:21:37 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log processor_sim.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_sim.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor_sim.tcl -notrace
Command: synth_design -top processor_sim -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 852.457 ; gain = 234.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_sim' [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:9]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:22]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:30]
INFO: [Synth 8-3491] module 'Our_Processor' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:4' bound to instance 'dut' of component 'Our_Processor' [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Our_Processor' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pt_floppy' declared at 'C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:3' bound to instance 'midlvlPoces' of component 'pt_floppy' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:27]
INFO: [Synth 8-638] synthesizing module 'pt_floppy' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:5' bound to instance 'controlDeMind' of component 'control_unit' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:36]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:16]
INFO: [Synth 8-3491] module 'main_decoder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:4' bound to instance 'md' of component 'main_decoder' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:38]
INFO: [Synth 8-638] synthesizing module 'main_decoder' [C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main_decoder' (1#1) [C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:14]
INFO: [Synth 8-3491] module 'alu_decoder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:5' bound to instance 'ad' of component 'alu_decoder' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (2#1) [C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Dpu_top' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:3' bound to instance 'DatathisPath' of component 'Dpu_top' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Dpu_top' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:15]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Do_the_Flop' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:4' bound to instance 'pcFlipper' of component 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Do_the_Flop' (4#1) [C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:4' bound to instance 'pcIncby1' of component 'adder' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_left_shift' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:3' bound to instance 'immShift' of component 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_left_shift' (6#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:4' bound to instance 'pcincby2' of component 'adder' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:82]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'branchPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer' (7#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'PCPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:87]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:7' bound to instance 'regfile' of component 'register_file' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (8#1) [C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'datamux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:101]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'degSelect' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer__parameterized2' [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer__parameterized2' (8#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:5' bound to instance 'immext' of component 'extend' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend' (9#1) [C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'immMux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:118]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:10' bound to instance 'aluBOX' of component 'alu' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:19]
WARNING: [Synth 8-3848] Net branchPC in module/entity Dpu_top does not have driver. [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Dpu_top' (11#1) [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:15]
WARNING: [Synth 8-3848] Net memtoreg in module/entity pt_floppy does not have driver. [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'pt_floppy' (12#1) [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'instr_mem' declared at 'C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:7' bound to instance 'instructMemory' of component 'instr_mem' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:30]
INFO: [Synth 8-638] synthesizing module 'instr_mem' [C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instr_mem' (13#1) [C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:15]
WARNING: [Synth 8-3848] Net readData in module/entity Our_Processor does not have driver. [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Our_Processor' (14#1) [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'processor_sim' (15#1) [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:9]
WARNING: [Synth 8-3331] design register_file has unconnected port dest[5]
WARNING: [Synth 8-3331] design generic_left_shift has unconnected port valToShift[31]
WARNING: [Synth 8-3331] design generic_left_shift has unconnected port valToShift[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[31]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[29]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 924.848 ; gain = 307.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 924.848 ; gain = 307.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 924.848 ; gain = 307.383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 924.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLKM'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1030.367 ; gain = 4.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ShiftLeft_reg' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'ShiftRight_reg' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 1     
	  65 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Do_the_Flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module generic_two_input_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module generic_two_input_multiplexer__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module instr_mem 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design register_file has unconnected port dest[5]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[31]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[29]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[28]
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[28]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[27]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[26]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[25]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[24]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[23]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[22]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[21]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[20]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[19]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[18]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[17]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[16]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[15]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[14]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[13]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[12]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[11]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[10]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[9]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[8]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[7]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[6]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[5]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[4]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[3]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[2]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[1]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[0]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[28]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[27]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[26]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[25]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[24]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[23]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[22]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[21]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[20]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[19]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[18]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[17]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[16]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[15]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[14]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[13]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[12]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[11]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[10]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[9]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[8]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[7]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[6]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[5]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[4]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[3]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[2]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[1]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[0]) is unused and will be removed from module processor_sim.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1030.367 ; gain = 307.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.367 ; gain = 412.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 106 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1035.352 ; gain = 729.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/synth_1/processor_sim.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_sim_utilization_synth.rpt -pb processor_sim_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 10:22:10 2020...
[Wed Apr 29 10:22:12 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 343.941 ; gain = 0.000
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -to_step write_bitstream
[Wed Apr 29 10:22:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Apr 29 10:22:12 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log processor_sim.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor_sim.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor_sim.tcl -notrace
Command: link_design -top processor_sim -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 620.359 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLKM'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 735.129 ; gain = 424.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 735.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 55f36a18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.211 ; gain = 482.082

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1411.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.113 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1411.113 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1426.902 ; gain = 15.789

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.902 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.902 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 55f36a18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1426.902 ; gain = 691.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/impl_1/processor_sim_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file processor_sim_drc_opted.rpt -pb processor_sim_drc_opted.pb -rpx processor_sim_drc_opted.rpx
Command: report_drc -file processor_sim_drc_opted.rpt -pb processor_sim_drc_opted.pb -rpx processor_sim_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/impl_1/processor_sim_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1441.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1441.016 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1441.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 22 Warnings, 22 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 10:22:40 2020...
[Wed Apr 29 10:22:42 2020] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 343.941 ; gain = 0.000
# puts "Implementation done!"
Implementation done!
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 10:22:46 2020...
