module demux_1to8_(Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7,S0,S1,S2,D);
 input D,S0,S1,S2;
 output reg Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7;
 always @(D,S0,S1,S2)
 begin
 case({S0,S1,S2})
 3'b000: S0 = D;
 
 3'b001: S1 = D;
 
 3'b010 : S2 = D;
 
 3'b011 : S3 = D;
 
 3'b100 : S4 = D;
 
 3'b101 : S5 = D;
 
 3'b110 : S6 = D;
 
 3'b111 : S7 = D;
 endcase
 end
endmodule