// Seed: 961596958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd24,
    parameter id_6  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire _id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_3
  );
  inout wire id_1;
  assign id_4[id_13+:1] = id_9;
  wire id_21, id_22;
  final $unsigned(81);
  ;
  wire [id_6 : -1] id_23;
  wire id_24;
  ;
  wire id_25;
  ;
endmodule
