
; Memory parameters 
; 
;================================================================================
; Interface specifications

CLK 1600

; Data Rate. 1 for SDR, 2 for DDR
RATE 2

; Bus width in bits. Assume 128-bit (HBM-like) for 3D-stacked memory.
BusWidth 128

; Number of bits provided by each device in a rank
; Number of devices is calculated using BusWidth / DeviceWidth.
; We assume devices are only used in DIMMs and go away in 3D-stacked memory
DeviceWidth 128

; For DRAM Cache, this should be the system bus frequency from gem5
CPUFreq 1600


;================================================================================

;********************************************************************************
; General memory system configuration

; Number of banks per rank
BANKS 4	

; Number of ranks per channel
RANKS 1

; Number of channels in the system (not used for DRAM cache)
CHANNELS 1

; Number of DRAM channels in the system
DRC_CHANNELS 1

; Number of rows in a bank
ROWS 8192

; Number of addressable columns in one logical bank
COLS 32

; Log of Number of Consecutive Memory Blocks
CM 1

; Associativity
ASSOC 8

; Numer of Cores
numCores 4

DRC_ByPass false
SRC_ByPass false
;********************************* DRC Specific **************************

StarvationThreshold 4
DRCQueueSize 64
FillQueueSize 16
UseWriteBuffer true

;Row Buffer Size in KB
RBSizeKB 2

;=============Tag Cache Configuration====================================
;TagCache Enable
TagCacheEnable true

;Number of Rows in Tag cache (in tag cache a row is called a set)
TagCacheSets 128

;Associativity of the Cache Set
TagCacheAssoc 8

;Tag Cache Queue Size
TagCacheQueueSize 8


;SuperBlockLength
SuperBlockLength 8


;==============L3 Cache Configurations===================================

L3Enable true
L3Banks 1
L3Sets 16384
L3Assoc 8
L3QueueSize 32
L3ReadLatency 10
L3WriteLatency 10


;WarmUpCycles for L3 and TagCache
WarmUpCycles 300000


; No SALP
MATHeight 8192

;We want 4 Subarrays, so MATHeight = Rows/4
; Gogal: Adjust the MATHeight accordingly; 8192 without SA parallelism and 2048 with SA parallelism
;MATHeight 2048

; Refresh stuff. RefreshRows = # of rows to refresh per refresh operation.
UseRefresh true

; RefreshRows is the number of rows to refresh per refresh operation 
; for example, RefreshRows = ROWS/8192 for DRAM
RefreshRows 2

; the refresh granularity (the number of banks refreshed together in a rank)
; this must NOT be 0 when UseRefresh is true
BanksPerRefresh 2

; the number of refresh that can be delayed
; options: 1 -- 8 (DDR-3 defines the maximum 9*tREFI)
; when 1 is applied, immediate refresh is used, otherwise the refresh can be
; delayed
DelayedRefreshThreshold 1
;********************************************************************************

;================================================================================
; Memory device timing parameters (in memory cycle)
; These timings assume DRAM cache is 2x faster than off-chip
tRAS 22


tCMD 1
tBURST 2

tRCD 8
tAL 0
tCCD 2
tCWD 5
tWTR 4
tWR 10
; tCAS is also known as tCL
tCAS 8
tRTRS 1
tRTP 4
tRP 8
; ODT switching time
tOST 1 
tRFC 90

tRRDR 4
tRRDW 4
tRAW 20


tPD 6
tXP 8
tXPDLL 20


EnergyModel current

; Energy Parameters
; 
; Read/write values are in nano Joules
; NOTES:
;   NVSIM energy is per word
;   Erd is the read energy from a single mat
;   Ewr is the write energy (SET or RESET, they are the same)
;   These values are the energys required to read a page into a row buffer.
;
;   Other energy values are taken from CACTI
;
Erd 0.061200 
Eopenrd 0.001416
Ewr 1.384811
; Subarray write energy per bit
Ewrpb = 0.000202

; Energy leaked in 1 sec (or just the wattage) in milli Joules 
Eleak 1120.202

Eopen 0
Eclosed 0
Epdpf 0
Epdps 0
Epda 0
Eref 0


; 
; DRAM style energy calculation. All values in mA, taken from datasheet.
;
Voltage 1.2

EIDD0 66 
EIDD1 66
EIDD2P0 20 
EIDD2P1 20
EIDD2N 26
EIDD2NT 26
EIDD3P 42
EIDD3N 42
EIDD4R 160
EIDD4W 160
EIDD5B 200
EIDD6 12


;********************************************************************************

;================================================================================
; Memory controller parameters

; Specify which memory controller to use
; options: PerfectMemory, FCFS, FRFCFS, FRFCFS-WQF, DRC (for 3D DRAM Cache)

MEM_CTL DRC
DRCVariant LO_Cache
;Decoder DRCDecoder
IgnoreBits 0
UseFillCache false
FillQueueSize 16
MM_CONFIG 3D_DRAMCache_OffChipMemory_example.config
TM_CONFIG TagModule.config

; whether use close-page row buffer management policy?
; options: 
;   0--Open-Page, the row will be open until a row buffer miss occurs
;   1--Relaxed Close-Page, the row will be closed if no other row buffer hit exists
;   2--Restricted Close-Page, the row will be closed immediately, no row
;      buffer hit can be exploited
ClosePage 0

; command scheduling scheme
; options: 0--fixed priority, 1--rank first round-robin, 2--bank first round-robin
;ScheduleScheme 2

; address mapping scheme
; options: R:RK:BK:CH:C (R-row, C:column, BK:bank, RK:rank, CH:channel)

; AddressMappingScheme C:RK:R:BK:CH Gogal: Subarray is missing here

AddressMappingScheme C:SA:BK:CH:RK:R

; interconnect between controller and memory chips
; options: OffChipBus (for 2D), OnChipBus (for 3D)
INTERCONNECT OnChipBus



;================================================================================

;********************************************************************************
; Simulation control parameters
;
PrintGraphs false
PrintPreTrace false
PreTraceFile mcf.trace
EchoPreTrace false
PeriodicStatsInterval 1000000

TraceReader NVMainTrace


;********************************************************************************

;================================================================================
; Endurance model parameters
; This is used for Non-volatile memory

EnduranceModel NullModel
EnduranceDist Normal
EnduranceDistMean 1000000 
EnduranceDistVariance  100000

; whether set the DRAM in powerdown mode at the beginning?
InitPD false
;********************************************************************************

;================================================================================
; NVMain plugins
; RequestTracer for debugging

;AddHook RequestTracer 
;AddHook PostTrace

