```
module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output reg [3:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0000; // Reset the counter to 0
        end else begin
            if (q < 4'b1001) begin
                q <= q + 1; // Increment the counter
            end else begin
                q <= 4'b0000; // Reset to 0 after counting to 9
            end
        end
    end

endmodule
```