#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 29 13:13:37 2025
# Process ID: 453844
# Current directory: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/synth_1
# Command line: vivado -log riscv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv.tcl
# Log file: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/synth_1/riscv.vds
# Journal file: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/synth_1/vivado.jou
# Running On: st151, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 4, Host memory: 16453 MB
#-----------------------------------------------------------
source riscv.tcl -notrace
Command: synth_design -top riscv -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 453932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2438.824 ; gain = 371.770 ; free physical = 3623 ; free virtual = 9740
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3474.445; parent = 2441.797; children = 1032.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:5]
INFO: [Synth 8-3876] $readmem data file 'prog.mif' is read successfully [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:151]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:245]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:254]
INFO: [Synth 8-6157] synthesizing module 'rf' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/rf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rf' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/rf.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'shift' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/shift.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/shift.v:7]
INFO: [Synth 8-6157] synthesizing module 'daligner' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/daligner.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/daligner.v:123]
INFO: [Synth 8-6155] done synthesizing module 'daligner' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/daligner.v:3]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/dmem.v:3]
	Parameter INIT_FILE bound to: data.mif - type: string 
	Parameter DMEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'data.mif' is read successfully [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/dmem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/dmem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/riscv.v:5]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_reg' and it is trimmed from '33' to '32' bits. [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/alu.v:19]
WARNING: [Synth 8-7129] Port ADDR[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module daligner is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.762 ; gain = 459.707 ; free physical = 3696 ; free virtual = 9819
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.414; parent = 2526.766; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2529.730 ; gain = 462.676 ; free physical = 3695 ; free virtual = 9819
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3562.383; parent = 2529.734; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2529.730 ; gain = 462.676 ; free physical = 3695 ; free virtual = 9819
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3562.383; parent = 2529.734; children = 1032.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2529.730 ; gain = 0.000 ; free physical = 3693 ; free virtual = 9817
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/constrs_1/imports/fpga/riscv.xdc]
Finished Parsing XDC File [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/constrs_1/imports/fpga/riscv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/constrs_1/imports/fpga/riscv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.480 ; gain = 0.000 ; free physical = 3583 ; free virtual = 9717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.480 ; gain = 0.000 ; free physical = 3583 ; free virtual = 9717
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3661 ; free virtual = 9794
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3661 ; free virtual = 9793
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3664 ; free virtual = 9797
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'iDATAO_reg' [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/sources_1/imports/np/daligner.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3653 ; free virtual = 9786
Synthesis current peak Physical Memory [PSS] (MB): peak = 1863.355; parent = 1650.987; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	  99 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CLK in module daligner is either unconnected or has no load
INFO: [Synth 8-6851] RAM (dmem/mem_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3596 ; free virtual = 9735
Synthesis current peak Physical Memory [PSS] (MB): peak = 1892.069; parent = 1680.656; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|rf          | REGISTER_FILE_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|riscv       | dmem/mem_reg      | Implied   | 32 K x 32            | RAM256X1S x 4096  | 
+------------+-------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3477 ; free virtual = 9622
Synthesis current peak Physical Memory [PSS] (MB): peak = 2003.757; parent = 1792.375; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3452 ; free virtual = 9598
Synthesis current peak Physical Memory [PSS] (MB): peak = 2026.421; parent = 1815.049; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|rf          | REGISTER_FILE_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|riscv       | dmem/mem_reg      | Implied   | 32 K x 32            | RAM256X1S x 4096  | 
+------------+-------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3444 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2034.132; parent = 1822.760; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3694.117; parent = 2661.469; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3444 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2034.187; parent = 1822.814; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3444 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2034.187; parent = 1822.814; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3444 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2035.077; parent = 1823.705; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3445 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2035.077; parent = 1823.705; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3445 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2035.077; parent = 1823.705; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3445 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2035.077; parent = 1823.705; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    32|
|3     |LUT1      |     3|
|4     |LUT2      |    57|
|5     |LUT3      |   224|
|6     |LUT4      |   257|
|7     |LUT5      |   445|
|8     |LUT6      |  1588|
|9     |MUXF7     |   567|
|10    |MUXF8     |   256|
|11    |RAM256X1S |  4096|
|12    |RAM32M    |    10|
|13    |RAM32X1D  |     4|
|14    |FDCE      |    32|
|15    |LD        |    32|
|16    |IBUF      |     2|
|17    |OBUF      |    32|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3445 ; free virtual = 9590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2035.077; parent = 1823.705; children = 212.368
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.055; parent = 2667.406; children = 1032.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2693.480 ; gain = 462.676 ; free physical = 3503 ; free virtual = 9649
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2693.480 ; gain = 626.426 ; free physical = 3503 ; free virtual = 9649
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.480 ; gain = 0.000 ; free physical = 3595 ; free virtual = 9741
INFO: [Netlist 29-17] Analyzing 4997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2700.320 ; gain = 0.000 ; free physical = 3511 ; free virtual = 9657
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4142 instances were transformed.
  LD => LDCE: 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4096 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 296050eb
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 2700.320 ; gain = 982.211 ; free physical = 3746 ; free virtual = 9892
INFO: [Common 17-1381] The checkpoint '/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/synth_1/riscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_utilization_synth.rpt -pb riscv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 29 13:15:01 2025...
