//
// ************ Bandscope*****************
//
//




module bandscope (
   input clock,

	input bs_start,
	output reg bs_ready,
	
	output reg [11:0] mem_addr
	);
	
   reg bs_start_old = 0;
	initial bs_ready = 0;
	initial mem_addr = 1'd0;
	
	always @(posedge clock)
	begin
		if (bs_start != bs_start_old)
		begin
			if (mem_addr == 12'd4095) begin bs_ready <= 1; bs_start_old <= bs_start; end
			else bs_ready <= 0;
			mem_addr <= mem_addr + 1'd1;
		end
	end
	
	
endmodule
	