--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml processor.twx processor.ncd -o processor.twr processor.pcf
-ucf processor.ucf

Design file:              processor.ncd
Physical constraint file: processor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button<0>   |    1.132(R)|      SLOW  |   -0.488(R)|      SLOW  |clock_BUFGP       |   0.000|
button<1>   |    1.569(R)|      SLOW  |   -0.892(R)|      FAST  |clock_BUFGP       |   0.000|
reset       |    1.146(R)|      SLOW  |   -0.506(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<0> |    1.465(R)|      SLOW  |   -0.795(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<1> |    1.401(R)|      SLOW  |   -0.702(R)|      FAST  |clock_BUFGP       |   0.000|
switches<2> |    0.995(R)|      FAST  |   -0.289(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<3> |    1.220(R)|      FAST  |   -0.543(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<4> |    1.310(R)|      FAST  |   -0.641(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<5> |    1.727(R)|      SLOW  |   -1.029(R)|      FAST  |clock_BUFGP       |   0.000|
switches<6> |    1.215(R)|      FAST  |   -0.541(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<7> |    1.693(R)|      SLOW  |   -0.927(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |         9.183(R)|      SLOW  |         5.243(R)|      FAST  |clock_BUFGP       |   0.000|
leds<1>     |         9.184(R)|      SLOW  |         5.244(R)|      FAST  |clock_BUFGP       |   0.000|
leds<2>     |         8.997(R)|      SLOW  |         5.128(R)|      FAST  |clock_BUFGP       |   0.000|
leds<3>     |         8.937(R)|      SLOW  |         5.119(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.204|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 25 13:36:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



