// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2026 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.

// IP VLNV: xilinx.com:ip:xdma:4.2
// IP Revision: 2

// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

//----------- Begin Cut here for INSTANTIATION Template ---// INST_TAG
ascent_xdma_stream_0 your_instance_name (
  .sys_clk(sys_clk),                                              // input wire sys_clk
  .sys_rst_n(sys_rst_n),                                          // input wire sys_rst_n
  .user_lnk_up(user_lnk_up),                                      // output wire user_lnk_up
  .pci_exp_txp(pci_exp_txp),                                      // output wire [1 : 0] pci_exp_txp
  .pci_exp_txn(pci_exp_txn),                                      // output wire [1 : 0] pci_exp_txn
  .pci_exp_rxp(pci_exp_rxp),                                      // input wire [1 : 0] pci_exp_rxp
  .pci_exp_rxn(pci_exp_rxn),                                      // input wire [1 : 0] pci_exp_rxn
  .axi_aclk(axi_aclk),                                            // output wire axi_aclk
  .axi_aresetn(axi_aresetn),                                      // output wire axi_aresetn
  .usr_irq_req(usr_irq_req),                                      // input wire [0 : 0] usr_irq_req
  .usr_irq_ack(usr_irq_ack),                                      // output wire [0 : 0] usr_irq_ack
  .msi_enable(msi_enable),                                        // output wire msi_enable
  .msi_vector_width(msi_vector_width),                            // output wire [2 : 0] msi_vector_width
  .m_axil_awaddr(m_axil_awaddr),                                  // output wire [31 : 0] m_axil_awaddr
  .m_axil_awprot(m_axil_awprot),                                  // output wire [2 : 0] m_axil_awprot
  .m_axil_awvalid(m_axil_awvalid),                                // output wire m_axil_awvalid
  .m_axil_awready(m_axil_awready),                                // input wire m_axil_awready
  .m_axil_wdata(m_axil_wdata),                                    // output wire [31 : 0] m_axil_wdata
  .m_axil_wstrb(m_axil_wstrb),                                    // output wire [3 : 0] m_axil_wstrb
  .m_axil_wvalid(m_axil_wvalid),                                  // output wire m_axil_wvalid
  .m_axil_wready(m_axil_wready),                                  // input wire m_axil_wready
  .m_axil_bvalid(m_axil_bvalid),                                  // input wire m_axil_bvalid
  .m_axil_bresp(m_axil_bresp),                                    // input wire [1 : 0] m_axil_bresp
  .m_axil_bready(m_axil_bready),                                  // output wire m_axil_bready
  .m_axil_araddr(m_axil_araddr),                                  // output wire [31 : 0] m_axil_araddr
  .m_axil_arprot(m_axil_arprot),                                  // output wire [2 : 0] m_axil_arprot
  .m_axil_arvalid(m_axil_arvalid),                                // output wire m_axil_arvalid
  .m_axil_arready(m_axil_arready),                                // input wire m_axil_arready
  .m_axil_rdata(m_axil_rdata),                                    // input wire [31 : 0] m_axil_rdata
  .m_axil_rresp(m_axil_rresp),                                    // input wire [1 : 0] m_axil_rresp
  .m_axil_rvalid(m_axil_rvalid),                                  // input wire m_axil_rvalid
  .m_axil_rready(m_axil_rready),                                  // output wire m_axil_rready
  .cfg_mgmt_addr(cfg_mgmt_addr),                                  // input wire [18 : 0] cfg_mgmt_addr
  .cfg_mgmt_write(cfg_mgmt_write),                                // input wire cfg_mgmt_write
  .cfg_mgmt_write_data(cfg_mgmt_write_data),                      // input wire [31 : 0] cfg_mgmt_write_data
  .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),                    // input wire [3 : 0] cfg_mgmt_byte_enable
  .cfg_mgmt_read(cfg_mgmt_read),                                  // input wire cfg_mgmt_read
  .cfg_mgmt_read_data(cfg_mgmt_read_data),                        // output wire [31 : 0] cfg_mgmt_read_data
  .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),            // output wire cfg_mgmt_read_write_done
  .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),  // input wire cfg_mgmt_type1_cfg_reg_access
  .s_axis_c2h_tdata_0(s_axis_c2h_tdata_0),                        // input wire [63 : 0] s_axis_c2h_tdata_0
  .s_axis_c2h_tlast_0(s_axis_c2h_tlast_0),                        // input wire s_axis_c2h_tlast_0
  .s_axis_c2h_tvalid_0(s_axis_c2h_tvalid_0),                      // input wire s_axis_c2h_tvalid_0
  .s_axis_c2h_tready_0(s_axis_c2h_tready_0),                      // output wire s_axis_c2h_tready_0
  .s_axis_c2h_tkeep_0(s_axis_c2h_tkeep_0),                        // input wire [7 : 0] s_axis_c2h_tkeep_0
  .m_axis_h2c_tdata_0(m_axis_h2c_tdata_0),                        // output wire [63 : 0] m_axis_h2c_tdata_0
  .m_axis_h2c_tlast_0(m_axis_h2c_tlast_0),                        // output wire m_axis_h2c_tlast_0
  .m_axis_h2c_tvalid_0(m_axis_h2c_tvalid_0),                      // output wire m_axis_h2c_tvalid_0
  .m_axis_h2c_tready_0(m_axis_h2c_tready_0),                      // input wire m_axis_h2c_tready_0
  .m_axis_h2c_tkeep_0(m_axis_h2c_tkeep_0)                        // output wire [7 : 0] m_axis_h2c_tkeep_0
);
// INST_TAG_END ------ End INSTANTIATION Template ---------

// You must compile the wrapper file ascent_xdma_stream_0.v when simulating
// the core, ascent_xdma_stream_0. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.

