static int read_poll_timeout(void __iomem *addr, u32 mask)\r\n{\r\nunsigned long timeout = jiffies + msecs_to_jiffies(TIMEOUT_MS);\r\ndo {\r\nif (readl_relaxed(addr) & mask)\r\nreturn 0;\r\nusleep_range(DELAY_INTERVAL_US, DELAY_INTERVAL_US + 50);\r\n} while (!time_after(jiffies, timeout));\r\nreturn (readl_relaxed(addr) & mask) ? 0 : -ETIMEDOUT;\r\n}\r\nstatic int qcom_apq8064_sata_phy_init(struct phy *generic_phy)\r\n{\r\nstruct qcom_apq8064_sata_phy *phy = phy_get_drvdata(generic_phy);\r\nvoid __iomem *base = phy->mmio;\r\nint ret = 0;\r\nwritel_relaxed(0x01, base + SATA_PHY_SER_CTRL);\r\nwritel_relaxed(0xB1, base + SATA_PHY_POW_DWN_CTRL0);\r\nmb();\r\nusleep_range(10, 60);\r\nwritel_relaxed(0x01, base + SATA_PHY_POW_DWN_CTRL0);\r\nwritel_relaxed(0x3E, base + SATA_PHY_POW_DWN_CTRL1);\r\nwritel_relaxed(0x01, base + SATA_PHY_RX_IMCAL0);\r\nwritel_relaxed(0x01, base + SATA_PHY_TX_IMCAL0);\r\nwritel_relaxed(0x02, base + SATA_PHY_TX_IMCAL2);\r\nwritel_relaxed(0x04, base + UNIPHY_PLL_REFCLK_CFG);\r\nwritel_relaxed(0x00, base + UNIPHY_PLL_PWRGEN_CFG);\r\nwritel_relaxed(0x0A, base + UNIPHY_PLL_CAL_CFG0);\r\nwritel_relaxed(0xF3, base + UNIPHY_PLL_CAL_CFG8);\r\nwritel_relaxed(0x01, base + UNIPHY_PLL_CAL_CFG9);\r\nwritel_relaxed(0xED, base + UNIPHY_PLL_CAL_CFG10);\r\nwritel_relaxed(0x02, base + UNIPHY_PLL_CAL_CFG11);\r\nwritel_relaxed(0x36, base + UNIPHY_PLL_SDM_CFG0);\r\nwritel_relaxed(0x0D, base + UNIPHY_PLL_SDM_CFG1);\r\nwritel_relaxed(0xA3, base + UNIPHY_PLL_SDM_CFG2);\r\nwritel_relaxed(0xF0, base + UNIPHY_PLL_SDM_CFG3);\r\nwritel_relaxed(0x00, base + UNIPHY_PLL_SDM_CFG4);\r\nwritel_relaxed(0x19, base + UNIPHY_PLL_SSC_CFG0);\r\nwritel_relaxed(0xE1, base + UNIPHY_PLL_SSC_CFG1);\r\nwritel_relaxed(0x00, base + UNIPHY_PLL_SSC_CFG2);\r\nwritel_relaxed(0x11, base + UNIPHY_PLL_SSC_CFG3);\r\nwritel_relaxed(0x04, base + UNIPHY_PLL_LKDET_CFG0);\r\nwritel_relaxed(0xFF, base + UNIPHY_PLL_LKDET_CFG1);\r\nwritel_relaxed(0x02, base + UNIPHY_PLL_GLB_CFG);\r\nmb();\r\nwritel_relaxed(0x03, base + UNIPHY_PLL_GLB_CFG);\r\nwritel_relaxed(0x05, base + UNIPHY_PLL_LKDET_CFG2);\r\nret = read_poll_timeout(base + UNIPHY_PLL_STATUS, UNIPHY_PLL_LOCK);\r\nif (ret) {\r\ndev_err(phy->dev, "poll timeout UNIPHY_PLL_STATUS\n");\r\nreturn ret;\r\n}\r\nret = read_poll_timeout(base + SATA_PHY_TX_IMCAL_STAT, SATA_PHY_TX_CAL);\r\nif (ret) {\r\ndev_err(phy->dev, "poll timeout SATA_PHY_TX_IMCAL_STAT\n");\r\nreturn ret;\r\n}\r\nret = read_poll_timeout(base + SATA_PHY_RX_IMCAL_STAT, SATA_PHY_RX_CAL);\r\nif (ret) {\r\ndev_err(phy->dev, "poll timeout SATA_PHY_RX_IMCAL_STAT\n");\r\nreturn ret;\r\n}\r\nwritel_relaxed(0x3E, base + SATA_PHY_POW_DWN_CTRL1);\r\nwritel_relaxed(0x01, base + SATA_PHY_RX_IMCAL0);\r\nwritel_relaxed(0x01, base + SATA_PHY_TX_IMCAL0);\r\nwritel_relaxed(0x00, base + SATA_PHY_POW_DWN_CTRL1);\r\nwritel_relaxed(0x59, base + SATA_PHY_CDR_CTRL0);\r\nwritel_relaxed(0x04, base + SATA_PHY_CDR_CTRL1);\r\nwritel_relaxed(0x00, base + SATA_PHY_CDR_CTRL2);\r\nwritel_relaxed(0x00, base + SATA_PHY_PI_CTRL0);\r\nwritel_relaxed(0x00, base + SATA_PHY_CDR_CTRL3);\r\nwritel_relaxed(0x01, base + SATA_PHY_POW_DWN_CTRL0);\r\nwritel_relaxed(0x11, base + SATA_PHY_TX_DATA_CTRL);\r\nwritel_relaxed(0x43, base + SATA_PHY_ALIGNP);\r\nwritel_relaxed(0x04, base + SATA_PHY_OOB_TERM);\r\nwritel_relaxed(0x01, base + SATA_PHY_EQUAL);\r\nwritel_relaxed(0x09, base + SATA_PHY_TX_DRIV_CTRL0);\r\nwritel_relaxed(0x09, base + SATA_PHY_TX_DRIV_CTRL1);\r\nreturn 0;\r\n}\r\nstatic int qcom_apq8064_sata_phy_exit(struct phy *generic_phy)\r\n{\r\nstruct qcom_apq8064_sata_phy *phy = phy_get_drvdata(generic_phy);\r\nvoid __iomem *base = phy->mmio;\r\nwritel_relaxed(0xF8, base + SATA_PHY_POW_DWN_CTRL0);\r\nwritel_relaxed(0xFE, base + SATA_PHY_POW_DWN_CTRL1);\r\nwritel_relaxed(0x00, base + UNIPHY_PLL_GLB_CFG);\r\nreturn 0;\r\n}\r\nstatic int qcom_apq8064_sata_phy_probe(struct platform_device *pdev)\r\n{\r\nstruct qcom_apq8064_sata_phy *phy;\r\nstruct device *dev = &pdev->dev;\r\nstruct resource *res;\r\nstruct phy_provider *phy_provider;\r\nstruct phy *generic_phy;\r\nint ret;\r\nphy = devm_kzalloc(dev, sizeof(*phy), GFP_KERNEL);\r\nif (!phy)\r\nreturn -ENOMEM;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nphy->mmio = devm_ioremap_resource(dev, res);\r\nif (IS_ERR(phy->mmio))\r\nreturn PTR_ERR(phy->mmio);\r\ngeneric_phy = devm_phy_create(dev, NULL, &qcom_apq8064_sata_phy_ops);\r\nif (IS_ERR(generic_phy)) {\r\ndev_err(dev, "%s: failed to create phy\n", __func__);\r\nreturn PTR_ERR(generic_phy);\r\n}\r\nphy->dev = dev;\r\nphy_set_drvdata(generic_phy, phy);\r\nplatform_set_drvdata(pdev, phy);\r\nphy->cfg_clk = devm_clk_get(dev, "cfg");\r\nif (IS_ERR(phy->cfg_clk)) {\r\ndev_err(dev, "Failed to get sata cfg clock\n");\r\nreturn PTR_ERR(phy->cfg_clk);\r\n}\r\nret = clk_prepare_enable(phy->cfg_clk);\r\nif (ret)\r\nreturn ret;\r\nphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\r\nif (IS_ERR(phy_provider)) {\r\nclk_disable_unprepare(phy->cfg_clk);\r\ndev_err(dev, "%s: failed to register phy\n", __func__);\r\nreturn PTR_ERR(phy_provider);\r\n}\r\nreturn 0;\r\n}\r\nstatic int qcom_apq8064_sata_phy_remove(struct platform_device *pdev)\r\n{\r\nstruct qcom_apq8064_sata_phy *phy = platform_get_drvdata(pdev);\r\nclk_disable_unprepare(phy->cfg_clk);\r\nreturn 0;\r\n}
