(S (NP (NP (NNP Carbon) (CC nanotube) (JJ field-effect) (NNS transistors)) (PRN (-LRB- -LRB-) (NP (NNP CNFETs)) (-RRB- -RRB-))) (VP (VBP are) (NP (NP (VBG promising) (NNS candidates)) (PP (IN for) (S (VP (VBG building) (NP (JJ energy-efficient) (JJ digital) (NNS systems)) (PP (IN at) (NP (JJ highly-scaled) (NN technology) (NNS nodes)))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (NN carbon) (NNS nanotubes)) (PRN (-LRB- -LRB-) (NP (NNP CNTs)) (-RRB- -RRB-))) (VP (VBP are) (ADJP (RB inherently) (JJ subject) (PP (TO to) (NP (NP (NNS variations)) (SBAR (WHNP (WDT that)) (S (VP (VP (VB reduce) (NP (NN circuit) (NN yield))) (, ,) (VP (VB increase) (NP (NP (NN susceptibility)) (PP (TO to) (NP (VB noise))))) (, ,) (CC and) (VP (ADVP (RB severely)) (VB degrade) (NP (PRP$ their) (JJ anticipated) (NN energy) (CC and) (NN speed) (NNS benefits)))))))))) (. .))
(S (NP (NP (JJ Joint) (NN exploration) (CC and) (NN optimization)) (PP (IN of) (NP (NP (NNP CNT) (NN processing) (NNS options)) (CC and) (NP (NNP CNFET) (NN circuit) (NN design))))) (VP (VBP are) (VP (VBN required) (S (VP (TO to) (VP (VB overcome) (NP (DT this) (JJ outstanding) (NN challenge))))))) (. .))
(S (ADVP (RB Unfortunately)) (, ,) (NP (NP (VBG existing) (NNS approaches)) (PP (IN for) (NP (JJ such) (NN exploration) (CC and) (NN optimization)))) (VP (VP (VBP are) (ADJP (RB computationally) (JJ expensive))) (, ,) (CC and) (VP (ADVP (RB mostly)) (RB rely) (PP (IN on) (NP (JJ trial-and-error-based) (NN ad) (NN hoc) (NNS techniques))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (NN framework)) (SBAR (WHNP (WDT that)) (S (VP (VP (ADVP (RB quickly)) (VBZ evaluates) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NNP CNT) (NNS variations))) (PP (IN on) (NP (NP (NN circuit) (NN delay)) (CC and) (NP (NN noise) (NN margin)))))) (, ,) (CC and) (VP (ADVP (RB systematically)) (VBZ explores) (NP (NP (DT the) (JJ large) (NN space)) (PP (IN of) (NP (NNP CNT) (NN processing) (NNS options)))) (S (VP (TO to) (VP (VB derive) (NP (JJ optimized) (NNP CNT) (NN processing) (CC and) (NNP CNFET) (NN circuit) (NN design) (NNS guidelines))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (PRP$ our) (NN framework)) (: :) (VP (VP (LST (CD 1) (-RRB- -RRB-)) (VP (VBZ runs) (ADVP (ADVP (QP (IN over) (CD 100x)) (JJR faster)) (PP (IN than) (NP (VBG existing) (NNS approaches)))))) (, ,) (CC and) (VP (CD 2) (-RRB- -RRB-) (ADVP (RB accurately)) (VBZ identifies) (NP (NP (DT the) (ADJP (RBS most) (JJ important)) (NNP CNT) (NN processing) (NNS parameters)) (, ,) (ADVP (RB together) (PP (IN with) (NP (NP (NNP CNFET) (NN circuit) (NN design) (NNS parameters)) (PRN (-LRB- -LRB-) (INTJ (NN e.g.)) (, ,) (PP (IN for) (NP (NP (NNP CNFET) (NN sizing)) (CC and) (NP (NN standard) (NN cell) (NNS layouts)))) (-RRB- -RRB-)))))) (, ,) (S (VP (TO to) (VP (VB minimize) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NP (NNP CNT) (NNS variations)) (PP (IN on) (NP (NNP CNFET) (NN circuit) (NN speed)))))) (PP (IN with) (NP (ADJP (QP (JJR less) (IN than) (CD 5)) (NN %)) (NN energy) (NN cost))) (, ,) (SBAR (IN while) (S (ADVP (RB simultaneously)) (VBG meeting) (NP (JJ circuit-level) (NN noise) (NN margin) (CC and) (NN yield) (NNS constraints)))))))))))) (. .))
