(pcb "S:\GitHub\Stak80\1 - Main CPU board with basic peripherals (rev6)\1 - Main CPU board with basic peripherals (rev6).dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  191258 -48983.6  191690 -49040.5  192116 -49134.9  192532 -49266.1
            192935 -49433  193322 -49634.4  193690 -49868.8  194036 -50134.3
            194358 -50429  194652 -50750.6  194918 -51096.7  195152 -51464.6
            195354 -51851.5  195521 -52254.5  195652 -52670.5  195746 -53096.3
            195803 -53528.8  195822 -53964.6  195822 -143965  195803 -144400
            195746 -144833  195652 -145259  195521 -145675  195354 -146078
            195152 -146465  194918 -146832  194652 -147178  194358 -147500
            194036 -147795  193690 -148060  193322 -148295  192935 -148496
            192532 -148663  192116 -148794  191690 -148889  191258 -148946
            190822 -148965  100822 -148965  100386 -148946  99953.8 -148889
            99528 -148794  99112 -148663  98709 -148496  98322.1 -148295
            97954.2 -148060  97608.1 -147795  97286.5 -147500  96991.8 -147178
            96726.3 -146832  96491.9 -146465  96290.5 -146078  96123.6 -145675
            95992.4 -145259  95898 -144833  95841.1 -144400  95822.1 -143965
            95822.1 -53964.6  95841.1 -53528.8  95898 -53096.3  95992.4 -52670.5
            96123.6 -52254.5  96290.5 -51851.5  96491.9 -51464.6  96726.3 -51096.7
            96991.8 -50750.6  97286.5 -50429  97608.1 -50134.3  97954.2 -49868.8
            98322.1 -49634.4  98709 -49433  99112 -49266.1  99528 -49134.9
            99953.8 -49040.5  100386 -48983.6  100822 -48964.6  190822 -48964.6
            191258 -48983.6)
    )
    (keepout "" (polygon signal 0  99448 -143406  99208.8 -143484  98984.8 -143598  98781.3 -143746
            98603.5 -143924  98455.7 -144127  98341.6 -144351  98263.9 -144590
            98224.5 -144839  98224.5 -145090  98263.9 -145339  98341.6 -145578
            98455.7 -145802  98603.5 -146005  98781.3 -146183  98984.8 -146331
            99208.8 -146445  99448 -146523  99696.3 -146562  99947.8 -146562
            100196 -146523  100435 -146445  100659 -146331  100863 -146183
            101041 -146005  101188 -145802  101303 -145578  101380 -145339
            101420 -145090  101422 -144965  101420 -144839  101380 -144590
            101303 -144351  101188 -144127  101041 -143924  100863 -143746
            100659 -143598  100435 -143484  100196 -143406  99947.8 -143367
            99696.3 -143367  99448 -143406))
    (keepout "" (polygon signal 0  191448 -143406  191209 -143484  190985 -143598  190781 -143746
            190604 -143924  190456 -144127  190342 -144351  190264 -144590
            190225 -144839  190225 -145090  190264 -145339  190342 -145578
            190456 -145802  190604 -146005  190781 -146183  190985 -146331
            191209 -146445  191448 -146523  191696 -146562  191948 -146562
            192196 -146523  192435 -146445  192659 -146331  192863 -146183
            193041 -146005  193188 -145802  193303 -145578  193380 -145339
            193420 -145090  193422 -144965  193420 -144839  193380 -144590
            193303 -144351  193188 -144127  193041 -143924  192863 -143746
            192659 -143598  192435 -143484  192196 -143406  191948 -143367
            191696 -143367  191448 -143406))
    (keepout "" (polygon signal 0  99448 -51406.4  99208.8 -51484.1  98984.8 -51598.2  98781.3 -51746
            98603.5 -51923.8  98455.7 -52127.3  98341.6 -52351.3  98263.9 -52590.5
            98224.5 -52838.8  98224.5 -53090.3  98263.9 -53338.6  98341.6 -53577.8
            98455.7 -53801.8  98603.5 -54005.3  98781.3 -54183.1  98984.8 -54330.9
            99208.8 -54445  99448 -54522.8  99696.3 -54562.1  99947.8 -54562.1
            100196 -54522.8  100435 -54445  100659 -54330.9  100863 -54183.1
            101041 -54005.3  101188 -53801.8  101303 -53577.8  101380 -53338.6
            101420 -53090.3  101422 -52964.6  101420 -52838.8  101380 -52590.5
            101303 -52351.3  101188 -52127.3  101041 -51923.8  100863 -51746
            100659 -51598.2  100435 -51484.1  100196 -51406.4  99947.8 -51367
            99696.3 -51367  99448 -51406.4))
    (keepout "" (polygon signal 0  191448 -51406.4  191209 -51484.1  190985 -51598.2  190781 -51746
            190604 -51923.8  190456 -52127.3  190342 -52351.3  190264 -52590.5
            190225 -52838.8  190225 -53090.3  190264 -53338.6  190342 -53577.8
            190456 -53801.8  190604 -54005.3  190781 -54183.1  190985 -54330.9
            191209 -54445  191448 -54522.8  191696 -54562.1  191948 -54562.1
            192196 -54522.8  192435 -54445  192659 -54330.9  192863 -54183.1
            193041 -54005.3  193188 -53801.8  193303 -53577.8  193380 -53338.6
            193420 -53090.3  193422 -52964.6  193420 -52838.8  193380 -52590.5
            193303 -52351.3  193188 -52127.3  193041 -51923.8  192863 -51746
            192659 -51598.2  192435 -51484.1  192196 -51406.4  191948 -51367
            191696 -51367  191448 -51406.4))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 152.4)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C17 160891.053000 -109411.553000 front 0.000000 (PN 10µF))
    )
    (component "0_Library:100x100 dev board with a 40-pin header."
      (place U7 95822.053000 -48964.553000 front 0.000000 (PN "Stak80 Bus"))
    )
    (component Resistor_THT:R_Array_SIP7
      (place RN3 126053.053000 -104712.553000 front 180.000000 (PN 3K3))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN2 180536.053000 -114999.553000 front 180.000000 (PN 470))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R4 145103.053000 -104077.553000 front 90.000000 (PN 330))
      (place R2 161486.053000 -104077.553000 front 180.000000 (PN 330))
      (place R1 113353.053000 -108522.553000 front 0.000000 (PN 150))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R3 129863.053000 -93917.553000 front -90.000000 (PN 220))
    )
    (component LED_THT:LED_D3.0mm
      (place D4 183071.053000 -144844.553000 front 0.000000 (PN HALT))
      (place D3 104463.053000 -52515.553000 front 0.000000 (PN POWER))
      (place D1 104336.053000 -145479.553000 front 0.000000 (PN INT))
      (place D2 180023.053000 -52515.553000 front 0.000000 (PN RESET))
    )
    (component 0_Library:BAR_GRAPH_8
      (place BAR1 168070.553000 -93261.053000 front 0.000000 (PN STAT))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U14 167963.053000 -52515.553000 front 0.000000 (PN MCP2221A))
      (place U2 148786.053000 -107379.553000 front 0.000000 (PN 74HCT32))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U13 167963.053000 -72835.553000 front 0.000000 (PN MCP2221A))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U12 148913.053000 -52515.553000 front 0.000000 (PN Z84C4010))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U11 110686.053000 -112459.553000 front 0.000000 (PN Z84C3010))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U10 129731.053000 -107379.553000 front 0.000000 (PN AS6C4008))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place U8 110808.053000 -52515.553000 front 0.000000 (PN Z84C0010))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U6 172408.053000 -122619.553000 front 0.000000 (PN 74HCT573))
      (place U4 160597.053000 -122619.553000 front 0.000000 (PN 74HCT541))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U5 184346.053000 -113729.553000 front 0.000000 (PN 74HCT148))
    )
    (component Resistor_THT:R_Array_SIP9::1
      (place RN1 180536.053000 -118809.553000 front 180.000000 (PN 3K3))
    )
    (component "Connector_USB:USB_A_Stewart_SS-52100-001_Horizontal"
      (place J4 182699.453000 -66200.953000 front 90.000000 (PN "COM 2"))
    )
    (component Connector_USB:USB_B_Lumberg_2411_02_Horizontal
      (place J3 180428.753000 -78824.553000 front 0.000000 (PN "COM 1"))
    )
    (component Connector_BarrelJack:BarrelJack_Horizontal
      (place J2 181902.053000 -95637.053000 front 180.000000 (PN "5V DC"))
    )
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (place C16 188283.053000 -117559.553000 front -90.000000 (PN 1µF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C15 176218.053000 -127699.553000 front -90.000000 (PN 1µF))
      (place C10 152723.053000 -111209.553000 front -90.000000 (PN 1µF))
      (place C8 118433.053000 -122639.553000 front -90.000000 (PN 1µF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C7 103193.053000 -117559.553000 front -90.000000 (PN 1µF))
      (place C5 171773.053000 -76645.553000 front -90.000000 (PN 1µF))
      (place C3 156533.053000 -72835.553000 front -90.000000 (PN 1µF))
      (place C2 137483.053000 -57595.553000 front -90.000000 (PN 1µF))
      (place C1 118433.053000 -77915.553000 front -90.000000 (PN 1µF))
    )
    (component "0_Library:DIP-8-4_W7.62mm_Oscillator_Socket"
      (place X1 133683.053000 -95197.553000 front 0.000000 (PN "7.3728 MHz"))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U9 129858.053000 -52515.553000 front 0.000000 (PN SST39SF010))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U3 148786.053000 -127699.553000 front 0.000000 (PN 74LS174))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U1 99256.053000 -112459.553000 front 0.000000 (PN ATF22V10C))
    )
    (component "Button_Switch_THT:SW_Tactile_SPST_Angled_PTS645Vx58-2LFS"
      (place SW1 192982.053000 -103893.053000 front -90.000000 (PN RESET))
    )
    (component "Package_TO_SOT_THT:TO-92L_Inline_Wide"
      (place RS1 182118.053000 -103305.553000 front -90.000000 (PN DS1813))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (place C14 164407.053000 -127699.553000 front -90.000000 (PN 1µF))
      (place C13 152723.053000 -131509.553000 front -90.000000 (PN 1µF))
      (place C12 171773.053000 -62695.553000 front -90.000000 (PN 0.47µF))
      (place C11 171773.053000 -85515.553000 front 90.000000 (PN 0.47µF))
      (place C9 137483.053000 -112479.553000 front -90.000000 (PN 1µF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (place C6 137483.053000 -97747.553000 front -90.000000 (PN 1µF))
      (place C4 171773.053000 -56325.553000 front -90.000000 (PN 1µF))
    )
  )
  (library
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  4520 0  4500.83 -353.549  4443.55 -702.953  4348.83 -1044.12
            4217.77 -1373.04  4051.92 -1685.86  3853.22 -1978.92  3624.01 -2248.78
            3366.95 -2492.27  3085.08 -2706.54  2781.7 -2889.08  2460.35 -3037.75
            2124.82 -3150.81  1779.03 -3226.92  1427.03 -3265.2  1072.97 -3265.2
            720.973 -3226.92  375.182 -3150.81  39.648 -3037.75  -281.696 -2889.08
            -585.082 -2706.54  -866.953 -2492.27  -1124.01 -2248.78  -1353.22 -1978.92
            -1551.92 -1685.86  -1717.77 -1373.04  -1848.83 -1044.12  -1943.55 -702.953
            -2000.83 -353.549  -2020 0  -2000.83 353.549  -1943.55 702.953
            -1848.83 1044.12  -1717.77 1373.04  -1551.92 1685.86  -1353.22 1978.92
            -1124.01 2248.78  -866.953 2492.27  -585.082 2706.54  -281.696 2889.08
            39.648 3037.75  375.182 3150.81  720.973 3226.92  1072.97 3265.2
            1427.03 3265.2  1779.03 3226.92  2124.82 3150.81  2460.35 3037.75
            2781.7 2889.08  3085.08 2706.54  3366.95 2492.27  3624.01 2248.78
            3853.22 1978.92  4051.92 1685.86  4217.77 1373.04  4348.83 1044.12
            4443.55 702.953  4500.83 353.549  4520 0))
      (outline (path signal 50  4650 0  4630.74 -361.398  4573.17 -718.701  4477.95 -1067.86
            4346.16 -1404.92  4179.28 -1726.06  3979.22 -2027.65  3748.23 -2306.26
            3488.94 -2558.74  3204.28 -2782.23  2897.47 -2974.19  2572 -3132.46
            2231.55 -3255.24  1879.98 -3341.13  1521.27 -3389.16  1159.49 -3398.8
            798.733 -3369.92  443.089 -3302.86  96.588 -3198.38  -236.845 -3057.66
            -553.431 -2882.3  -849.584 -2674.28  -1121.95 -2435.95  -1367.44 -2170.03
            -1583.27 -1879.52  -1767 -1567.71  -1916.54 -1238.15  -2030.21 -894.549
            -2106.71 -540.816  -2145.18 -180.955  -2145.18 180.955  -2106.71 540.816
            -2030.21 894.549  -1916.54 1238.15  -1767 1567.71  -1583.27 1879.52
            -1367.44 2170.03  -1121.95 2435.95  -849.584 2674.28  -553.431 2882.3
            -236.845 3057.66  96.588 3198.38  443.089 3302.86  798.733 3369.92
            1159.49 3398.8  1521.27 3389.16  1879.98 3341.13  2231.55 3255.24
            2572 3132.46  2897.47 2974.19  3204.28 2782.23  3488.94 2558.74
            3748.23 2306.26  3979.22 2027.65  4179.28 1726.06  4346.16 1404.92
            4477.95 1067.86  4573.17 718.701  4630.74 361.398  4650 0))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  4400 0  4380.88 -346.526  4323.76 -688.845  4229.32 -1022.8
            4098.73 -1344.35  3933.55 -1649.57  3735.79 -1934.77  3507.86 -2196.49
            3252.53 -2431.54  2972.89 -2637.07  2672.33 -2810.6  2354.51 -2950.01
            2023.28 -3053.61  1682.66 -3120.14  1336.8 -3148.8  989.875 -3139.24
            646.112 -3091.57  309.678 -3006.38  -15.341 -2884.69  -325 -2727.98
            -615.541 -2538.16  -883.437 -2317.53  -1125.44 -2068.77  -1338.6 -1794.89
            -1520.34 -1499.23  -1668.46 -1185.38  -1781.14 -857.126  -1857.04 -518.473
            -1895.22 -173.526  -1895.22 173.526  -1857.04 518.473  -1781.14 857.126
            -1668.46 1185.38  -1520.34 1499.23  -1338.6 1794.89  -1125.44 2068.77
            -883.437 2317.53  -615.541 2538.16  -325 2727.98  -15.341 2884.69
            309.678 3006.38  646.112 3091.57  989.875 3139.24  1336.8 3148.8
            1682.66 3120.14  2023.28 3053.61  2354.51 2950.01  2672.33 2810.6
            2972.89 2637.07  3252.53 2431.54  3507.86 2196.49  3735.79 1934.77
            3933.55 1649.57  4098.73 1344.35  4229.32 1022.8  4323.76 688.845
            4380.88 346.526  4400 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "0_Library:100x100 dev board with a 40-pin header."
      (outline (path signal 120  5080 -7366  5080 -9906))
      (outline (path signal 120  5080 -9906  2540 -9906))
      (outline (path signal 120  2540 -9906  5080 -9906))
      (outline (path signal 120  5080 -9906  5080 -7366))
      (outline (path signal 120  2540 -7366  7620 -7366  7620 -58146  2540 -58146))
      (outline (path signal 100  92329 -92710  97409 -92710  97409 -85090  92329 -85090))
      (outline (path signal 120  0 -5000  0 -95000))
      (outline (path signal 120  5000 -100000  95000 -100000))
      (outline (path signal 120  95000 0  5000 0))
      (outline (path signal 120  100000 -95000  100000 -5000))
      (outline (path signal 0  5042.43 42.426  5060 0  5042.43 -42.426  5000 -60  4569.45 -78.798
            4142.18 -135.05  3721.43 -228.326  3310.42 -357.918  2912.27 -522.84
            2530 -721.835  2166.53 -953.389  1824.63 -1215.74  1506.89 -1506.89
            1215.74 -1824.63  953.389 -2166.53  721.835 -2530  522.84 -2912.27
            357.918 -3310.42  228.326 -3721.43  135.05 -4142.18  78.798 -4569.45
            60 -5000  42.426 -5042.43  0 -5060  -42.426 -5042.43  -60 -5000
            -42.718 -4582.15  9.012 -4167.15  94.835 -3757.84  214.165 -3357.02
            366.187 -2967.42  549.863 -2591.71  763.938 -2232.44  1006.95 -1892.08
            1277.24 -1572.95  1572.95 -1277.24  1892.08 -1006.95  2232.44 -763.938
            2591.71 -549.863  2967.42 -366.187  3357.02 -214.165  3757.84 -94.835
            4167.15 -9.012  4582.15 42.718  5000 60))
      (outline (path signal 0  42.426 -94957.6  60 -95000  78.798 -95430.5  135.05 -95857.8
            228.326 -96278.6  357.918 -96689.6  522.84 -97087.7  721.835 -97470
            953.389 -97833.5  1215.74 -98175.4  1506.89 -98493.1  1824.63 -98784.3
            2166.53 -99046.6  2530 -99278.2  2912.27 -99477.2  3310.42 -99642.1
            3721.43 -99771.7  4142.18 -99864.9  4569.45 -99921.2  5000 -99940
            5042.43 -99957.6  5060 -100000  5042.43 -100042  5000 -100060
            4582.15 -100043  4167.15 -99991  3757.84 -99905.2  3357.02 -99785.8
            2967.42 -99633.8  2591.71 -99450.1  2232.44 -99236.1  1892.08 -98993.1
            1572.95 -98722.8  1277.24 -98427  1006.95 -98107.9  763.938 -97767.6
            549.863 -97408.3  366.187 -97032.6  214.165 -96643  94.835 -96242.2
            9.012 -95832.8  -42.718 -95417.9  -60 -95000  -42.426 -94957.6
            0 -94940))
      (outline (path signal 0  95417.9 42.718  95832.8 -9.012  96242.2 -94.835  96643 -214.165
            97032.6 -366.187  97408.3 -549.863  97767.6 -763.938  98107.9 -1006.95
            98427 -1277.24  98722.8 -1572.95  98993.1 -1892.08  99236.1 -2232.44
            99450.1 -2591.71  99633.8 -2967.42  99785.8 -3357.02  99905.2 -3757.84
            99991 -4167.15  100043 -4582.15  100060 -5000  100042 -5042.43
            100000 -5060  99957.6 -5042.43  99940 -5000  99921.2 -4569.45
            99864.9 -4142.18  99771.7 -3721.43  99642.1 -3310.42  99477.2 -2912.27
            99278.2 -2530  99046.6 -2166.53  98784.3 -1824.63  98493.1 -1506.89
            98175.4 -1215.74  97833.5 -953.389  97470 -721.835  97087.7 -522.84
            96689.6 -357.918  96278.6 -228.326  95857.8 -135.05  95430.5 -78.798
            95000 -60  94957.6 -42.426  94940 0  94957.6 42.426  95000 60))
      (outline (path signal 0  100042 -94957.6  100060 -95000  100043 -95417.9  99991 -95832.8
            99905.2 -96242.2  99785.8 -96643  99633.8 -97032.6  99450.1 -97408.3
            99236.1 -97767.6  98993.1 -98107.9  98722.8 -98427  98427 -98722.8
            98107.9 -98993.1  97767.6 -99236.1  97408.3 -99450.1  97032.6 -99633.8
            96643 -99785.8  96242.2 -99905.2  95832.8 -99991  95417.9 -100043
            95000 -100060  94957.6 -100042  94940 -100000  94957.6 -99957.6
            95000 -99940  95430.5 -99921.2  95857.8 -99864.9  96278.6 -99771.7
            96689.6 -99642.1  97087.7 -99477.2  97470 -99278.2  97833.5 -99046.6
            98175.4 -98784.3  98493.1 -98493.1  98784.3 -98175.4  99046.6 -97833.5
            99278.2 -97470  99477.2 -97087.7  99642.1 -96689.6  99771.7 -96278.6
            99864.9 -95857.8  99921.2 -95430.5  99940 -95000  99957.6 -94957.6
            100000 -94940))
      (outline (path signal 50  5600 -4000  5581.25 -4244.24  5525.43 -4482.75  5433.86 -4709.95
            5308.69 -4920.51  5152.84 -5109.49  4969.96 -5272.47  4764.35 -5405.62
            4540.83 -5505.82  4304.63 -5570.73  4061.28 -5598.83  3816.51 -5589.44
            3576.03 -5542.81  3345.49 -5460.01  3130.29 -5342.98  2935.48 -5194.48
            2765.62 -5017.99  2624.69 -4817.63  2516 -4598.11  2442.09 -4364.57
            2404.7 -4122.48  2404.7 -3877.52  2442.09 -3635.43  2516 -3401.89
            2624.69 -3182.37  2765.62 -2982.01  2935.48 -2805.51  3130.29 -2657.01
            3345.49 -2539.99  3576.03 -2457.19  3816.51 -2410.56  4061.28 -2401.17
            4304.63 -2429.27  4540.83 -2494.18  4764.35 -2594.38  4969.96 -2727.53
            5152.84 -2890.51  5308.69 -3079.49  5433.86 -3290.05  5525.43 -3517.25
            5581.25 -3755.76  5600 -4000))
      (outline (path signal 50  5600 -96000  5581.25 -96244.2  5525.43 -96482.8  5433.86 -96710
            5308.69 -96920.5  5152.84 -97109.5  4969.96 -97272.5  4764.35 -97405.6
            4540.83 -97505.8  4304.63 -97570.7  4061.28 -97598.8  3816.51 -97589.4
            3576.03 -97542.8  3345.49 -97460  3130.29 -97343  2935.48 -97194.5
            2765.62 -97018  2624.69 -96817.6  2516 -96598.1  2442.09 -96364.6
            2404.7 -96122.5  2404.7 -95877.5  2442.09 -95635.4  2516 -95401.9
            2624.69 -95182.4  2765.62 -94982  2935.48 -94805.5  3130.29 -94657
            3345.49 -94540  3576.03 -94457.2  3816.51 -94410.6  4061.28 -94401.2
            4304.63 -94429.3  4540.83 -94494.2  4764.35 -94594.4  4969.96 -94727.5
            5152.84 -94890.5  5308.69 -95079.5  5433.86 -95290  5525.43 -95517.2
            5581.25 -95755.8  5600 -96000))
      (outline (path signal 50  97600 -4000  97581.2 -4244.24  97525.4 -4482.75  97433.9 -4709.95
            97308.7 -4920.51  97152.8 -5109.49  96970 -5272.47  96764.4 -5405.62
            96540.8 -5505.82  96304.6 -5570.73  96061.3 -5598.83  95816.5 -5589.44
            95576 -5542.81  95345.5 -5460.01  95130.3 -5342.98  94935.5 -5194.48
            94765.6 -5017.99  94624.7 -4817.63  94516 -4598.11  94442.1 -4364.57
            94404.7 -4122.48  94404.7 -3877.52  94442.1 -3635.43  94516 -3401.89
            94624.7 -3182.37  94765.6 -2982.01  94935.5 -2805.51  95130.3 -2657.01
            95345.5 -2539.99  95576 -2457.19  95816.5 -2410.56  96061.3 -2401.17
            96304.6 -2429.27  96540.8 -2494.18  96764.4 -2594.38  96970 -2727.53
            97152.8 -2890.51  97308.7 -3079.49  97433.9 -3290.05  97525.4 -3517.25
            97581.2 -3755.76  97600 -4000))
      (outline (path signal 50  97600 -96000  97581.2 -96244.2  97525.4 -96482.8  97433.9 -96710
            97308.7 -96920.5  97152.8 -97109.5  96970 -97272.5  96764.4 -97405.6
            96540.8 -97505.8  96304.6 -97570.7  96061.3 -97598.8  95816.5 -97589.4
            95576 -97542.8  95345.5 -97460  95130.3 -97343  94935.5 -97194.5
            94765.6 -97018  94624.7 -96817.6  94516 -96598.1  94442.1 -96364.6
            94404.7 -96122.5  94404.7 -95877.5  94442.1 -95635.4  94516 -95401.9
            94624.7 -95182.4  94765.6 -94982  94935.5 -94805.5  95130.3 -94657
            95345.5 -94540  95576 -94457.2  95816.5 -94410.6  96061.3 -94401.2
            96304.6 -94429.3  96540.8 -94494.2  96764.4 -94594.4  96970 -94727.5
            97152.8 -94890.5  97308.7 -95079.5  97433.9 -95290  97525.4 -95517.2
            97581.2 -95755.8  97600 -96000))
      (pin Rect[A]Pad_1635x1635_um 1 3810 -8636)
      (pin Round[A]Pad_1635_um 2 6350 -8636)
      (pin Round[A]Pad_1635_um 3 3810 -11176)
      (pin Round[A]Pad_1635_um 4 6350 -11176)
      (pin Round[A]Pad_1635_um 5 3810 -13716)
      (pin Round[A]Pad_1635_um 6 6350 -13716)
      (pin Round[A]Pad_1635_um 7 3810 -16256)
      (pin Round[A]Pad_1635_um 8 6350 -16256)
      (pin Round[A]Pad_1635_um 9 3810 -18796)
      (pin Round[A]Pad_1635_um 10 6350 -18796)
      (pin Round[A]Pad_1635_um 11 3810 -21336)
      (pin Round[A]Pad_1635_um 12 6350 -21336)
      (pin Round[A]Pad_1635_um 13 3810 -23876)
      (pin Round[A]Pad_1635_um 14 6350 -23876)
      (pin Round[A]Pad_1635_um 15 3810 -26416)
      (pin Round[A]Pad_1635_um 16 6350 -26416)
      (pin Round[A]Pad_1635_um 17 3810 -28956)
      (pin Round[A]Pad_1635_um 18 6350 -28956)
      (pin Round[A]Pad_1635_um 19 3810 -31496)
      (pin Round[A]Pad_1635_um 20 6350 -31496)
      (pin Round[A]Pad_1635_um 21 3810 -34036)
      (pin Round[A]Pad_1635_um 22 6350 -34036)
      (pin Round[A]Pad_1635_um 23 3810 -36576)
      (pin Round[A]Pad_1635_um 24 6350 -36576)
      (pin Round[A]Pad_1635_um 25 3810 -39116)
      (pin Round[A]Pad_1635_um 26 6350 -39116)
      (pin Round[A]Pad_1635_um 27 3810 -41656)
      (pin Round[A]Pad_1635_um 28 6350 -41656)
      (pin Round[A]Pad_1635_um 29 3810 -44196)
      (pin Round[A]Pad_1635_um 30 6350 -44196)
      (pin Round[A]Pad_1635_um 31 3810 -46736)
      (pin Round[A]Pad_1635_um 32 6350 -46736)
      (pin Round[A]Pad_1635_um 33 3810 -49276)
      (pin Round[A]Pad_1635_um 34 6350 -49276)
      (pin Round[A]Pad_1635_um 35 3810 -51816)
      (pin Round[A]Pad_1635_um 36 6350 -51816)
      (pin Round[A]Pad_1635_um 37 3810 -54356)
      (pin Round[A]Pad_1635_um 38 6350 -54356)
      (pin Round[A]Pad_1635_um 39 3810 -56896)
      (pin Round[A]Pad_1635_um 40 6350 -56896)
      (pin Rect[A]Pad_1635x1635_um 41 96139 -91440)
      (pin Round[A]Pad_1635_um 42 93599 -91440)
      (pin Round[A]Pad_1635_um 43 96139 -88900)
      (pin Round[A]Pad_1635_um 44 93599 -88900)
      (pin Round[A]Pad_1635_um 45 96139 -86360)
      (pin Round[A]Pad_1635_um 46 93599 -86360)
    )
    (image Resistor_THT:R_Array_SIP7
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  16530 1250  -1290 1250))
      (outline (path signal 100  16530 -1250  16530 1250))
      (outline (path signal 100  -1290 -1250  16530 -1250))
      (outline (path signal 50  16950 1650  -1700 1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  16950 -1650))
      (outline (path signal 50  16950 -1650  16950 1650))
      (outline (path signal 120  -1440 -1400  16680 -1400))
      (outline (path signal 120  16680 -1400  16680 1400))
      (outline (path signal 120  16680 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2750.57 -240.617  2692.8 -475.002  2598.18 -697.085
            2469.16 -901.113  2309.09 -1081.8  2122.1 -1234.48  1913.04 -1355.18
            1687.33 -1440.78  1450.81 -1489.06  1209.6 -1498.78  969.961 -1469.69
            738.093 -1402.52  520 -1299.04  321.332 -1161.91  147.234 -994.684
            2.215 -801.699  -109.969 -587.95  -186.413 -358.973  -225.136 -120.7
            -225.136 120.7  -186.413 358.973  -109.969 587.95  2.215 801.699
            147.234 994.684  321.332 1161.91  520 1299.04  738.093 1402.52
            969.961 1469.69  1209.6 1498.78  1450.81 1489.06  1687.33 1440.78
            1913.04 1355.18  2122.1 1234.48  2309.09 1081.8  2469.16 901.113
            2598.18 697.085  2692.8 475.002  2750.57 240.617  2770 0))
      (outline (path signal 0  1643.46 1913.9  1902.88 1844.44  2150.3 1739.99  2381.02 1602.54
            2590.67 1434.69  2775.26 1239.63  2931.31 1021.05  3055.84 783.113
            3146.5 530.318  3201.57 267.464  3220 -0.464  3201.44 -268.383
            3146.25 -531.211  3055.47 -783.963  2930.82 -1021.85  2774.67 -1240.35
            2589.98 -1435.32  2380.26 -1603.07  2149.47 -1740.41  1902.01 -1844.74
            1642.55 -1914.08  1376.03 -1947.12  1107.5 -1943.22  842.046 -1902.46
            584.713 -1825.62  340.379 -1714.15  113.677 -1570.16  -91.091 -1396.4
            -265.824 -1200.87  -265.91 -1200.83  -265.956 -1200.72  -270.043 -1196.15
            -268.384 -1194.86  -280.555 -1165.48  -265.91 -1130.12  -230.555 -1115.48
            -195.2 -1130.12  -192.725 -1136.09  -191.067 -1134.81  -16.065 -1329.86
            184.743 -1498.24  407.326 -1636.55  647.219 -1742.02  899.608 -1812.54
            1159.43 -1846.69  1421.47 -1843.79  1680.47 -1803.89  1931.23 -1727.79
            2168.73 -1617.03  2388.19 -1473.82  2585.22 -1301.04  2755.86 -1102.15
            2896.68 -881.144  3004.86 -642.46  3078.23 -390.885  3115.32 -131.467
            3115.39 130.589  3078.42 390.025  3005.17 641.634  2897.1 880.37
            2756.38 1101.44  2585.84 1300.41  2388.9 1473.29  2169.5 1616.6
            1932.06 1727.48  1681.33 1803.69  1422.35 1843.72  1160.31 1846.74
            900.471 1812.72  648.048 1742.32  408.105 1636.96  185.456 1498.75
            -15.432 1330.48  -190.526 1135.5  -192.179 1136.79  -194.645 1130.84
            -230 1116.19  -265.355 1130.84  -280 1166.19  -267.82 1195.59
            -269.474 1196.88  -265.402 1201.43  -265.355 1201.55  -265.268 1201.58
            -90.427 1397.05  114.425 1570.71  341.195 1714.59  585.582 1825.94
            842.952 1902.66  1108.42 1943.29  1376.95 1947.07))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 0  1498.72 2037.2  1754.1 1992.02  2001.73 1914.96  2237.65 1807.25
            2458.09 1670.62  2659.5 1507.24  2838.68 1319.75  2992.76 1111.13
            2989.68 1109.15  3002.34 1078.61  2984.76 1036.18  2942.34 1018.61
            2899.91 1036.18  2894.99 1048.07  2891.91 1046.09  2735.56 1255.8
            2552.29 1442.44  2345.47 1602.58  2118.88 1733.29  1876.71 1832.16
            1623.39 1897.37  1363.58 1927.73  1102.05 1922.68  843.603 1882.31
            592.991 1807.36  354.815 1699.22  133.45 1559.86  -67.038 1391.84
            -242.965 1198.26  -244.821 1199.73  -247.574 1193.09  -290 1175.52
            -332.426 1193.09  -350 1235.52  -335.178 1271.3  -337.035 1272.77
            -332.469 1277.84  -332.426 1277.94  -332.345 1277.97  -163.48 1465.48
            33.018 1634.74  249.314 1777.84  481.946 1892.48  727.19 1976.83
            981.122 2029.54  1239.68 2049.78))
      (outline (path signal 0  2353.56 -1037.41  2371.13 -1079.84  2353.56 -1122.26  2352.47 -1122.71
            2352.78 -1123.03  2186.14 -1262.65  2001.72 -1377.75  1803.09 -1466.09
            1594.1 -1525.96  1378.82 -1556.2  1161.42 -1556.22  946.14 -1526.01
            737.145 -1466.17  538.497 -1377.86  354.055 -1262.79  187.401 -1123.2
            187.709 -1122.88  186.613 -1122.43  169.039 -1080  186.613 -1037.57
            229.039 -1020  270.368 -1037.12  270.677 -1036.8  440.851 -1177.33
            630.502 -1290.21  835.174 -1372.78  1050.06 -1423.11  1270.11 -1440
            1490.16 -1423.07  1705.04 -1372.71  1909.7 -1290.11  2099.33 -1177.2
            2269.49 -1036.64  2269.79 -1036.96  2311.13 -1019.84))
      (outline (path signal 0  2984.76 -1036.18  3002.34 -1078.61  2989.68 -1109.15  2992.76 -1111.13
            2838.68 -1319.75  2659.5 -1507.24  2458.09 -1670.62  2237.65 -1807.25
            2001.73 -1914.96  1754.1 -1992.02  1498.72 -2037.2  1239.68 -2049.78
            981.122 -2029.54  727.19 -1976.83  481.946 -1892.48  249.314 -1777.84
            33.018 -1634.74  -163.48 -1465.48  -332.345 -1277.97  -332.426 -1277.94
            -332.469 -1277.84  -337.035 -1272.77  -335.178 -1271.3  -350 -1235.52
            -332.426 -1193.09  -290 -1175.52  -247.574 -1193.09  -244.821 -1199.73
            -242.965 -1198.26  -67.038 -1391.84  133.45 -1559.86  354.815 -1699.22
            592.991 -1807.36  843.603 -1882.31  1102.05 -1922.68  1363.58 -1927.73
            1623.39 -1897.37  1876.71 -1832.16  2118.88 -1733.29  2345.47 -1602.58
            2552.29 -1442.44  2735.56 -1255.8  2891.91 -1046.09  2894.99 -1048.07
            2899.91 -1036.18  2942.34 -1018.61))
      (outline (path signal 0  1378.82 1556.2  1594.1 1525.96  1803.09 1466.09  2001.72 1377.75
            2186.14 1262.65  2352.78 1123.03  2352.47 1122.71  2353.56 1122.26
            2371.13 1079.84  2353.56 1037.41  2311.13 1019.84  2269.79 1036.96
            2269.49 1036.64  2099.33 1177.2  1909.7 1290.11  1705.04 1372.71
            1490.16 1423.07  1270.11 1440  1050.06 1423.11  835.174 1372.78
            630.502 1290.21  440.851 1177.33  270.677 1036.8  270.368 1037.12
            229.039 1020  186.613 1037.57  169.039 1080  186.613 1122.43
            187.709 1122.88  187.401 1123.2  354.055 1262.79  538.497 1377.86
            737.145 1466.17  946.14 1526.01  1161.42 1556.22))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image 0_Library:BAR_GRAPH_8
      (outline (path signal 100  8890 1270  8890 -19050))
      (outline (path signal 100  0 1270  8890 1270))
      (outline (path signal 100  0 1270  -1270 0))
      (outline (path signal 100  -1270 -19050  8890 -19050))
      (outline (path signal 100  -1270 0  -1270 -19050))
      (outline (path signal 50  9140 -19304  9140 1520))
      (outline (path signal 50  -1520 -19304  9140 -19304))
      (outline (path signal 50  -1520 1520  9140 1520))
      (outline (path signal 50  -1520 1520  -1520 -19304))
      (outline (path signal 120  9043 -19177  -1397 -19177))
      (outline (path signal 120  9030 1397  9043 -19177))
      (outline (path signal 120  0 1700  -1700 1700))
      (outline (path signal 120  -1397 -19177  -1397 1397))
      (outline (path signal 120  -1397 1397  9030 1397))
      (outline (path signal 120  -1700 1700  -1700 0))
      (pin Round[A]Pad_1600_um (rotate 270) 16 7620 0)
      (pin Round[A]Pad_1600_um (rotate 270) 15 7620 -2540)
      (pin Round[A]Pad_1600_um (rotate 270) 14 7620 -5080)
      (pin Round[A]Pad_1600_um (rotate 270) 13 7620 -7620)
      (pin Round[A]Pad_1600_um (rotate 270) 12 7620 -10160)
      (pin Round[A]Pad_1600_um (rotate 270) 11 7620 -12700)
      (pin Round[A]Pad_1600_um (rotate 270) 10 7620 -15240)
      (pin Round[A]Pad_1600_um (rotate 270) 9 7620 -17780)
      (pin Round[A]Pad_1600_um (rotate 270) 8 0 -17780)
      (pin Round[A]Pad_1600_um (rotate 270) 7 0 -15240)
      (pin Round[A]Pad_1600_um (rotate 270) 6 0 -12700)
      (pin Round[A]Pad_1600_um (rotate 270) 5 0 -10160)
      (pin Round[A]Pad_1600_um (rotate 270) 4 0 -7620)
      (pin Round[A]Pad_1600_um (rotate 270) 3 0 -5080)
      (pin Round[A]Pad_1600_um (rotate 270) 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um (rotate 270) 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9::1
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Connector_USB:USB_A_Stewart_SS-52100-001_Horizontal"
      (outline (path signal 100  9750 -12490  9750 1010))
      (outline (path signal 100  0 760  250 1010))
      (outline (path signal 100  -2750 1010  9750 1010))
      (outline (path signal 100  -3750 -12490  -2750 -12490))
      (outline (path signal 100  10750 -12490  10750 -12990))
      (outline (path signal 100  9750 -12490  10750 -12490))
      (outline (path signal 100  -250 1010  0 760))
      (outline (path signal 100  -2750 -12490  -2750 1010))
      (outline (path signal 100  -3750 -12990  10750 -12990))
      (outline (path signal 100  -3750 -12990  -3750 -12490))
      (outline (path signal 50  10250 -11990  10250 -4740))
      (outline (path signal 50  12150 -3440  11250 -4740))
      (outline (path signal 50  12150 -1990  12150 -3440))
      (outline (path signal 50  10250 -690  11250 -690))
      (outline (path signal 50  -3250 -690  -3250 1510))
      (outline (path signal 50  10250 -690  10250 1510))
      (outline (path signal 50  -5150 -3440  -5150 -1990))
      (outline (path signal 50  -4250 -13490  11250 -13490))
      (outline (path signal 50  -3250 -690  -4250 -690))
      (outline (path signal 50  -5150 -3440  -4250 -4740))
      (outline (path signal 50  12150 -1990  11250 -690))
      (outline (path signal 50  10250 -4740  11250 -4740))
      (outline (path signal 50  -4250 -11990  -4250 -13490))
      (outline (path signal 50  11250 -13490  11250 -11990))
      (outline (path signal 50  -3250 -4740  -4250 -4740))
      (outline (path signal 50  11250 -11990  10250 -11990))
      (outline (path signal 50  -3250 -11990  -4250 -11990))
      (outline (path signal 50  -3250 -4740  -3250 -11990))
      (outline (path signal 50  -5150 -1990  -4250 -690))
      (outline (path signal 50  10250 1510  -3250 1510))
      (outline (path signal 120  9750 -990  9750 1010))
      (outline (path signal 120  9750 -12490  9750 -4490))
      (outline (path signal 120  -3750 -12990  10750 -12990))
      (outline (path signal 120  -500 1260  500 1260))
      (outline (path signal 120  9750 1010  -2750 1010))
      (outline (path signal 120  10750 -12990  10750 -12490))
      (outline (path signal 120  -2750 1010  -2750 -990))
      (outline (path signal 120  -2750 -12490  -3750 -12490))
      (outline (path signal 120  -2750 -4490  -2750 -12490))
      (outline (path signal 120  10750 -12490  9750 -12490))
      (outline (path signal 120  -3750 -12490  -3750 -12990))
      (pin Round[A]Pad_3000_um 5 10070 -2710)
      (pin Round[A]Pad_3000_um 5@1 -3070 -2710)
      (pin Round[A]Pad_1600_um 4 7000 0)
      (pin Round[A]Pad_1600_um 3 4500 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_USB:USB_B_Lumberg_2411_02_Horizontal
      (outline (path signal 100  15160 -7250  -1240 -7250))
      (outline (path signal 100  -1240 -7250  -1240 4750))
      (outline (path signal 100  15160 4750  15160 -7250))
      (outline (path signal 100  -1240 -490  -750 0))
      (outline (path signal 100  -750 0  -1240 490))
      (outline (path signal 100  -1240 4750  15160 4750))
      (outline (path signal 50  15660 7250  -1740 7250))
      (outline (path signal 50  -1740 7250  -1740 -9750))
      (outline (path signal 50  15660 -9750  15660 7250))
      (outline (path signal 50  -1740 -9750  15660 -9750))
      (outline (path signal 120  -2050 500  -2050 -500))
      (outline (path signal 120  -1350 -7360  2400 -7360))
      (outline (path signal 120  -2050 -500  -1550 0))
      (outline (path signal 120  15270 4860  7300 4860))
      (outline (path signal 120  -1350 -7360  -1350 4860))
      (outline (path signal 120  -1550 0  -2050 500))
      (outline (path signal 120  15270 -7360  15270 4860))
      (outline (path signal 120  15270 -7360  7300 -7360))
      (outline (path signal 120  -1350 4860  2400 4860))
      (pin Round[A]Pad_4000_um (rotate 90) 5 4860 4750)
      (pin Round[A]Pad_4000_um (rotate 90) 5@1 4860 -7250)
      (pin Round[A]Pad_1600_um (rotate 90) 4 2000 0)
      (pin Round[A]Pad_1600_um (rotate 90) 3 2000 -2500)
      (pin Round[A]Pad_1600_um (rotate 90) 2 0 -2500)
      (pin Rect[A]Pad_1600x1600_um (rotate 90) 1 0 0)
    )
    (image Connector_BarrelJack:BarrelJack_Horizontal
      (outline (path signal 100  -10200 4500  -10200 -4500))
      (outline (path signal 100  -13700 -4500  800 -4500))
      (outline (path signal 100  0 4500  -13700 4500))
      (outline (path signal 100  -3.213 4505.43  800 3750))
      (outline (path signal 100  800 -4500  800 3750))
      (outline (path signal 100  -13700 4500  -13700 -4500))
      (outline (path signal 50  -5000 -6750  -5000 -4750))
      (outline (path signal 50  -5000 -4750  -14000 -4750))
      (outline (path signal 50  -1000 -6750  -5000 -6750))
      (outline (path signal 50  2000 -2000  1000 -2000))
      (outline (path signal 50  2000 2000  2000 -2000))
      (outline (path signal 50  1000 -2000  1000 -4750))
      (outline (path signal 50  -14000 -4750  -14000 4750))
      (outline (path signal 50  -1000 -4750  -1000 -6750))
      (outline (path signal 50  1000 -4750  -1000 -4750))
      (outline (path signal 50  1000 2000  2000 2000))
      (outline (path signal 50  1000 4500  1000 4750))
      (outline (path signal 50  1000 4500  1000 2000))
      (outline (path signal 50  1000 4750  -14000 4750))
      (outline (path signal 120  50 4800  1100 4800))
      (outline (path signal 120  1100 3750  1100 4800))
      (outline (path signal 120  -5000 -4600  -13800 -4600))
      (outline (path signal 120  900 4600  900 2000))
      (outline (path signal 120  900 -1900  900 -4600))
      (outline (path signal 120  900 -4600  -1000 -4600))
      (outline (path signal 120  -13800 -4600  -13800 4600))
      (outline (path signal 120  -13800 4600  900 4600))
      (pin RoundRect[A]Pad_3500x3500_878.33_um_0.000000_0 3 -3000 -4700)
      (pin RoundRect[A]Pad_3000x3500_752.854_um_0.000000_0 2 -6000 0)
      (pin Rect[A]Pad_3500x3500_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (outline (path signal 100  -450 -1050  2950 -1050))
      (outline (path signal 100  -450 1050  -450 -1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  3550 1300  -1050 1300))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 1170  3070 1170))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  -370 1120  2870 1120))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "0_Library:DIP-8-4_W7.62mm_Oscillator_Socket"
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8915.4 -8991.6  8915.4 1371.6))
      (outline (path signal 120  8915.4 1371.6  -431.8 1371.6))
      (outline (path signal 120  -1295.4 -8991.6  8915.4 -8991.6))
      (outline (path signal 120  -1320.8 508  -431.8 1371.6))
      (outline (path signal 120  -1320.8 508  -1295.4 -8991.6))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  1160 1330  1160 -39430))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Button_Switch_THT:SW_Tactile_SPST_Angled_PTS645Vx58-2LFS"
      (outline (path signal 120  5050 -970  5590 -970))
      (outline (path signal 120  6110 2700  6110 -1200))
      (outline (path signal 120  5590 -970  5590 -1200))
      (outline (path signal 120  -1090 -970  -1090 -1200))
      (outline (path signal 120  5590 -3800  5590 -4310))
      (outline (path signal 120  -1610 2700  -1610 -1200))
      (outline (path signal 120  -1090 -3800  -1090 -4310))
      (outline (path signal 120  -1610 -4310  -1090 -4310))
      (outline (path signal 120  -1610 -3800  -1610 -4310))
      (outline (path signal 120  550 -970  3950 -970))
      (outline (path signal 120  -1090 -970  -550 -970))
      (outline (path signal 120  5590 -4310  6110 -4310))
      (outline (path signal 120  -1610 2700  6110 2700))
      (outline (path signal 120  6110 -3800  6110 -4310))
      (outline (path signal 50  7050 2800  7050 -4450))
      (outline (path signal 50  -2500 2800  7050 2800))
      (outline (path signal 50  7050 -4450  -2500 -4450))
      (outline (path signal 50  -2500 -4450  -2500 2800))
      (outline (path signal 100  -1500 -4200  -1200 -4200))
      (outline (path signal 100  6000 -4200  6000 2590))
      (outline (path signal 100  -1500 -4200  -1500 2590))
      (outline (path signal 100  500 5850  4000 5850))
      (outline (path signal 100  5700 -4200  6000 -4200))
      (outline (path signal 100  500 5850  500 2590))
      (outline (path signal 100  5700 -4200  5700 -860))
      (outline (path signal 100  -1500 2590  6000 2590))
      (outline (path signal 100  -1200 -860  5700 -860))
      (outline (path signal 100  4000 5850  4000 2590))
      (outline (path signal 100  -1200 -4200  -1200 -860))
      (pin Round[A]Pad_2100_um @1 -1250 -2490)
      (pin Round[A]Pad_2100_um @2 5760 -2490)
      (pin Round[A]Pad_1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 4500 0)
    )
    (image "Package_TO_SOT_THT:TO-92L_Inline_Wide"
      (outline (path signal 0  5055.35 35.355  5070 0  5051.99 -301.299  4998.24 -598.31
            4909.49 -886.805  4787.02 -1162.68  4632.56 -1422  4448.32 -1661.09
            4236.92 -1876.53  4001.37 -2065.26  3745.01 -2224.6  3471.51 -2352.27
            3184.75 -2446.47  2888.81 -2505.84  2587.91 -2529.55  2286.32 -2517.25
            1988.34 -2469.12  1698.22 -2385.86  1420.08 -2268.63  1157.88 -2119.11
            915.345 -1939.43  916.358 -1938.22  912.098 -1936.46  897.453 -1901.1
            912.098 -1865.75  947.453 -1851.1  978.548 -1863.98  979.561 -1862.78
            1212.51 -2035.35  1464.34 -2178.96  1731.49 -2291.55  2010.15 -2371.53
            2296.34 -2417.75  2586.01 -2429.56  2875.02 -2406.8  3159.26 -2349.77
            3434.69 -2259.3  3697.39 -2136.67  3943.61 -1983.63  4169.85 -1802.36
            4372.89 -1595.43  4549.85 -1365.8  4698.2 -1116.72  4815.83 -851.753
            4901.07 -574.661  4952.71 -289.39  4970 0  4984.65 35.355  5020 50))
      (outline (path signal 0  2880.6 2506.97  3177.4 2448.39  3465.09 2354.81  3739.55 2227.55
            3996.86 2068.45  4233.33 1879.77  4445.6 1664.21  4630.62 1424.86
            4785.74 1165.13  4908.76 888.745  4997.91 599.652  5051.91 301.985
            5070 0  5055.35 -35.355  5020 -50  4984.65 -35.355  4970 0  4952.63 290.049
            4900.76 575.95  4815.14 853.616  4696.98 1119.08  4547.98 1368.54
            4370.28 1598.43  4166.4 1805.47  3939.27 1986.69  3692.13 2139.51
            3428.52 2261.73  3152.21 2351.62  2867.14 2407.88  2577.39 2429.71
            2287.11 2416.8  2000.44 2369.34  1721.49 2288  1454.24 2173.94
            1202.52 2028.81  969.921 1854.66  968.953 1855.8  937.615 1842.82
            902.26 1857.46  887.615 1892.82  902.26 1928.17  906.276 1929.84
            905.309 1930.98  1147.48 2112.3  1409.56 2263.41  1687.81 2382.16
            1978.24 2466.84  2276.7 2516.26  2578.93 2529.7))
      (outline (path signal 100  650 -1600  4400 -1600))
      (outline (path signal 50  -1000 2750  -1000 -1850))
      (outline (path signal 50  -1000 2750  6100 2750))
      (outline (path signal 50  6100 -1850  6100 2750))
      (outline (path signal 50  6100 -1850  -1000 -1850))
      (outline (path signal 0  3662.26 2406.69  3664.16 2410.78  3929.85 2268.02  4177.66 2096.11
            4404.42 1897.25  4607.21 1673.99  4783.42 1429.22  4930.79 1166.07
            5047.43 887.926  5131.82 598.37  5182.9 301.121  5200 0  5182.43 -42.426
            5140 -60  5097.57 -42.426  5080 0  5063.67 287.536  5014.9 571.376
            4934.31 847.87  4822.94 1113.46  4682.21 1364.74  4513.95 1598.47
            4320.31 1811.66  4103.78 2001.55  3867.15 2165.71  3613.45 2302.02
            3615.36 2306.11  3596.38 2313.97  3578.81 2356.4  3596.38 2398.83
            3638.81 2416.4))
      (outline (path signal 0  879.017 -1866.16  879.891 -1865.18  1059.11 -2010.43  1250.97 -2138.52
            1453.84 -2248.36  1451.89 -2252.39  1470.16 -2259.96  1487.74 -2302.38
            1470.16 -2344.81  1427.74 -2362.38  1403.58 -2352.38  1401.64 -2356.41
            1189.02 -2241.29  987.943 -2107.05  800.109 -1954.82  800.982 -1953.84
            797.574 -1952.43  780 -1910  797.574 -1867.57  840 -1850))
      (outline (path signal 0  5182.43 42.426  5200 0  5182.9 -301.121  5131.82 -598.37
            5047.43 -887.926  4930.79 -1166.07  4783.42 -1429.22  4607.21 -1673.99
            4404.42 -1897.25  4177.66 -2096.11  3929.85 -2268.02  3664.16 -2410.78
            3662.26 -2406.69  3638.81 -2416.4  3596.38 -2398.83  3578.81 -2356.4
            3596.38 -2313.97  3615.36 -2306.11  3613.45 -2302.02  3867.15 -2165.71
            4103.78 -2001.55  4320.31 -1811.66  4513.95 -1598.47  4682.21 -1364.74
            4822.94 -1113.46  4934.31 -847.87  5014.9 -571.376  5063.67 -287.536
            5080 0  5097.57 42.426  5140 60))
      (outline (path signal 0  1460.38 2365.06  1477.95 2322.63  1460.38 2280.2  1442.11 2272.64
            1444.06 2268.61  1244.93 2161.12  1056.25 2036.21  879.543 1894.87
            878.574 1895.98  840 1880  797.574 1897.57  780 1940  797.574 1982.43
            801.425 1984.02  800.457 1985.13  985.583 2133.2  1183.25 2264.06
            1391.86 2376.66  1393.8 2372.63  1417.95 2382.63))
      (outline (path signal 120  600 -1700  4450 -1700))
      (pin Round[A]Pad_1500_um 3 5080 0)
      (pin Round[A]Pad_1500_um 2 2540 0)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 120  621 -920  1879 -920))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  -250 1000  -250 -1000))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1635_um
      (shape (circle F.Cu 1635))
      (shape (circle B.Cu 1635))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2100_um
      (shape (circle F.Cu 2100))
      (shape (circle B.Cu 2100))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_3000x3500_752.854_um_0.000000_0
      (shape (polygon F.Cu 0  -1502.85 1000  -1487.3 1152.24  -1432.32 1318.17  -1340.55 1466.95
            -1216.95 1590.55  -1068.17 1682.32  -902.24 1737.3  -750 1752.85
            750 1752.85  902.24 1737.3  1068.17 1682.32  1216.95 1590.55
            1340.55 1466.95  1432.32 1318.17  1487.3 1152.24  1502.85 1000
            1502.85 -1000  1487.3 -1152.24  1432.32 -1318.17  1340.55 -1466.95
            1216.95 -1590.55  1068.17 -1682.32  902.24 -1737.3  750 -1752.85
            -750 -1752.85  -902.24 -1737.3  -1068.17 -1682.32  -1216.95 -1590.55
            -1340.55 -1466.95  -1432.32 -1318.17  -1487.3 -1152.24  -1502.85 -1000
            -1502.85 1000))
      (shape (polygon B.Cu 0  -1502.85 1000  -1487.3 1152.24  -1432.32 1318.17  -1340.55 1466.95
            -1216.95 1590.55  -1068.17 1682.32  -902.24 1737.3  -750 1752.85
            750 1752.85  902.24 1737.3  1068.17 1682.32  1216.95 1590.55
            1340.55 1466.95  1432.32 1318.17  1487.3 1152.24  1502.85 1000
            1502.85 -1000  1487.3 -1152.24  1432.32 -1318.17  1340.55 -1466.95
            1216.95 -1590.55  1068.17 -1682.32  902.24 -1737.3  750 -1752.85
            -750 -1752.85  -902.24 -1737.3  -1068.17 -1682.32  -1216.95 -1590.55
            -1340.55 -1466.95  -1432.32 -1318.17  -1487.3 -1152.24  -1502.85 -1000
            -1502.85 1000))
      (attach off)
    )
    (padstack RoundRect[A]Pad_3500x3500_878.33_um_0.000000_0
      (shape (polygon F.Cu 0  -1753.33 875  -1745.29 993.575  -1699.45 1177.89  -1615.07 1348.04
            -1496.07 1496.07  -1348.04 1615.07  -1177.89 1699.45  -993.575 1745.29
            -875 1753.33  875 1753.33  993.575 1745.29  1177.89 1699.45
            1348.04 1615.07  1496.07 1496.07  1615.07 1348.04  1699.45 1177.89
            1745.29 993.575  1753.33 875  1753.33 -875  1745.29 -993.575
            1699.45 -1177.89  1615.07 -1348.04  1496.07 -1496.07  1348.04 -1615.07
            1177.89 -1699.45  993.575 -1745.29  875 -1753.33  -875 -1753.33
            -993.575 -1745.29  -1177.89 -1699.45  -1348.04 -1615.07  -1496.07 -1496.07
            -1615.07 -1348.04  -1699.45 -1177.89  -1745.29 -993.575  -1753.33 -875
            -1753.33 875))
      (shape (polygon B.Cu 0  -1753.33 875  -1745.29 993.575  -1699.45 1177.89  -1615.07 1348.04
            -1496.07 1496.07  -1348.04 1615.07  -1177.89 1699.45  -993.575 1745.29
            -875 1753.33  875 1753.33  993.575 1745.29  1177.89 1699.45
            1348.04 1615.07  1496.07 1496.07  1615.07 1348.04  1699.45 1177.89
            1745.29 993.575  1753.33 875  1753.33 -875  1745.29 -993.575
            1699.45 -1177.89  1615.07 -1348.04  1496.07 -1496.07  1348.04 -1615.07
            1177.89 -1699.45  993.575 -1745.29  875 -1753.33  -875 -1753.33
            -993.575 -1745.29  -1177.89 -1699.45  -1348.04 -1615.07  -1496.07 -1496.07
            -1615.07 -1348.04  -1699.45 -1177.89  -1745.29 -993.575  -1753.33 -875
            -1753.33 875))
      (attach off)
    )
    (padstack Rect[A]Pad_3500x3500_um
      (shape (rect F.Cu -1750 -1750 1750 1750))
      (shape (rect B.Cu -1750 -1750 1750 1750))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1635x1635_um
      (shape (rect F.Cu -817.5 -817.5 817.5 817.5))
      (shape (rect B.Cu -817.5 -817.5 817.5 817.5))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C17-1 U7-21 RN3-1 RN2-1 R4-2 R3-2 U14-1 U13-1 U12-9 U11-24 U10-32 U8-11
        U6-20 U5-16 RN1-1 J2-1 C16-1 C15-1 C7-1 X1-8 X1-1 U9-32 U4-20 U3-16 U2-14
        U1-24 RS1-2 R2-2 R1-2 C14-1 C13-1 C10-1 C9-1 C8-1 C6-1 C5-1 C4-1 C3-1 C2-1
        C1-1)
    )
    (net GND
      (pins C17-2 U7-24 D3-1 U14-14 U13-14 U12-18 U12-19 U12-22 U12-23 U12-31 U11-5
        U10-16 U8-29 U6-2 U6-6 U6-7 U6-8 U6-9 U6-10 U5-5 U5-8 J4-5 J4-5@1 J4-4 J3-5
        J3-5@1 J3-4 J2-3 J2-2 C16-2 C15-2 C7-2 X1-4 U9-30 U9-16 U9-2 U9-1 U4-6 U4-7
        U4-8 U4-9 U4-10 U3-14 U3-13 U3-8 U2-7 U1-12 SW1-2 RS1-3 C14-2 C13-2 C12-2
        C11-2 C10-2 C9-2 C8-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2)
    )
    (net "Net-(D1-A)"
      (pins D1-2 R1-1)
    )
    (net "~{NMI}"
      (pins U7-33 RN3-5 U8-17)
    )
    (net "~{WAIT}"
      (pins U7-34 RN3-4 U8-24)
    )
    (net "~{INT}"
      (pins RN3-3 U8-16 U5-14 D1-1)
    )
    (net "~{BUSRQ}"
      (pins U7-32 RN3-2 U8-25)
    )
    (net "~{RESET}"
      (pins U7-30 U12-21 U11-17 U8-26 U3-1 U1-1 SW1-1 RS1-1 D2-1)
    )
    (net "/Glue Logic/~{ROM_SEL}"
      (pins U1-22)
    )
    (net "/Glue Logic/~{RAM_SEL}"
      (pins U1-23)
    )
    (net "unconnected-(J3-VBUS-Pad1)"
      (pins J3-1)
    )
    (net "~{RD}"
      (pins U7-40 U12-32 U11-6 U8-21 U9-24 U1-5)
    )
    (net "~{RAM_OE}"
      (pins U10-24 U1-19)
    )
    (net "~{MREQ}"
      (pins U7-37 U10-22 U8-19 U1-2)
    )
    (net "~{ROM_CS}"
      (pins BAR1-16 U9-22 U1-20)
    )
    (net A6
      (pins U7-10 U10-6 U8-36 U9-6 U1-11)
    )
    (net A7
      (pins U7-8 U10-5 U8-37 U9-5 U1-13)
    )
    (net A3
      (pins U7-16 U10-9 U8-33 U9-9 U1-8)
    )
    (net A4
      (pins U7-14 U10-8 U8-34 U9-8 U1-9)
    )
    (net A5
      (pins U7-12 U10-7 U8-35 U9-7 U1-10)
    )
    (net "~{IORQ}"
      (pins U7-39 U12-36 U11-10 U8-20 U1-3)
    )
    (net "~{M1}"
      (pins U7-28 U12-8 U11-14 U8-27 U6-11 U1-6)
    )
    (net BUS_IEO
      (pins U7-26 RN3-6 U12-6)
    )
    (net CTC_IEI
      (pins RN3-7 U12-7 U11-13)
    )
    (net "~{SIO_CS}"
      (pins U12-35 U1-16)
    )
    (net A15
      (pins U7-9 U8-5 U9-3 U2-1 U2-4 U2-9 U2-12)
    )
    (net "~{CTC_CS}"
      (pins U11-16 U1-15)
    )
    (net BA15
      (pins U10-31 U2-3)
    )
    (net "~{BANK_RD}"
      (pins U4-1 U4-19 U1-17)
    )
    (net BA16
      (pins U10-2 U2-6)
    )
    (net BA17
      (pins U10-30 U2-8)
    )
    (net "~{BANK_WR}"
      (pins U3-9 U1-18)
    )
    (net BA18
      (pins U10-1 U2-11)
    )
    (net "/Glue Logic/RBA15"
      (pins U4-2 U3-2 U2-2)
    )
    (net D0
      (pins U7-27 U12-40 U11-25 U10-13 U8-14 U6-19 U9-13 U4-18 U3-3)
    )
    (net D1
      (pins U7-29 U12-1 U11-26 U10-14 U8-15 U6-18 U9-14 U4-17 U3-4)
    )
    (net D2
      (pins U7-23 U12-39 U11-27 U10-15 U8-12 U6-17 U9-15 U4-16 U3-6)
    )
    (net D3
      (pins U7-15 U12-2 U11-28 U10-17 U8-8 U6-16 U9-17 U4-15 U3-11)
    )
    (net "/Glue Logic/RBA16"
      (pins U4-3 U3-5 U2-5)
    )
    (net "/Glue Logic/RBA17"
      (pins U4-4 U3-7 U2-10)
    )
    (net A11
      (pins U7-1 U10-25 U8-1 U9-25)
    )
    (net A10
      (pins U7-2 U10-23 U8-40 U9-23)
    )
    (net A12
      (pins U7-3 U10-4 U8-2 U9-4)
    )
    (net A9
      (pins U7-4 U10-26 U8-39 U9-26)
    )
    (net A13
      (pins U7-5 U10-28 U8-3 U9-28)
    )
    (net A8
      (pins U7-6 U10-27 U8-38 U9-27)
    )
    (net A14
      (pins U7-7 U10-3 U8-4 U9-29)
    )
    (net CLK
      (pins U7-11 U12-13 U12-14 U12-20 U12-27 U11-15 U11-21 U11-22 U11-23 U8-6 X1-5)
    )
    (net D4
      (pins U7-13 U12-38 U11-1 U10-18 U8-7 U6-15 U9-18 U4-14)
    )
    (net D5
      (pins U7-17 U12-3 U11-2 U10-19 U8-9 U6-14 U9-19 U4-13)
    )
    (net A2
      (pins U7-18 U10-10 U8-32 U9-10 U1-7)
    )
    (net D6
      (pins U7-19 U12-37 U11-3 U10-20 U8-10 U6-13 U9-20 U4-12)
    )
    (net A1
      (pins U7-20 U12-33 U11-19 U10-11 U8-31 U9-11)
    )
    (net A0
      (pins U7-22 U12-34 U11-18 U10-12 U8-30 U9-12)
    )
    (net D7
      (pins U7-25 U12-4 U11-4 U10-21 U8-13 U6-12 U9-21 U4-11)
    )
    (net "/Glue Logic/RBA18"
      (pins U4-5 U3-10 U2-13)
    )
    (net "/Glue Logic/~{ROM_DIS}"
      (pins U1-21)
    )
    (net "~{BUSAK}"
      (pins U7-36 BAR1-15 U8-23)
    )
    (net "~{WR}"
      (pins U7-38 U10-29 U8-22 U9-31 U1-4)
    )
    (net "unconnected-(U3-Q4-Pad12)"
      (pins U3-12)
    )
    (net "unconnected-(U3-Q5-Pad15)"
      (pins U3-15)
    )
    (net "Net-(D2-A)"
      (pins R2-1 D2-2)
    )
    (net "Net-(U13-VUSB)"
      (pins U13-11 C11-1)
    )
    (net "Net-(U14-VUSB)"
      (pins U14-11 C12-1)
    )
    (net "~{IRQ}1"
      (pins U7-41 U5-3 RN1-5)
    )
    (net "~{IRQ}2"
      (pins U7-42 U5-2 RN1-3)
    )
    (net "~{IRQ}4"
      (pins U7-43 U5-13 RN1-4)
    )
    (net "~{IRQ}5"
      (pins U7-44 U5-12 RN1-6)
    )
    (net "~{IRQ}6"
      (pins U7-45 U5-11 RN1-8)
    )
    (net "~{IRQ}7"
      (pins U7-46 U5-10 RN1-9)
    )
    (net "unconnected-(J4-VBUS-Pad1)"
      (pins J4-1)
    )
    (net "~{IRQ}3"
      (pins U12-5 U5-1 RN1-2)
    )
    (net "~{IRQ}0"
      (pins U11-12 U5-4 RN1-7)
    )
    (net MODE2
      (pins U6-1 U1-14)
    )
    (net "Net-(U5-S2)"
      (pins U6-5 U5-6)
    )
    (net "Net-(U5-S1)"
      (pins U6-4 U5-7)
    )
    (net "Net-(U5-S0)"
      (pins U6-3 U5-9)
    )
    (net "unconnected-(U5-EO-Pad15)"
      (pins U5-15)
    )
    (net CTCLK1
      (pins U7-31 U11-8)
    )
    (net CTCLK2
      (pins U7-35 U11-9)
    )
    (net "unconnected-(U8-~{RFSH}-Pad28)"
      (pins U8-28)
    )
    (net "Net-(U11-CLK{slash}TRG3)"
      (pins U11-7 U11-20)
    )
    (net "unconnected-(U11-IEO-Pad11)"
      (pins U11-11)
    )
    (net "unconnected-(U12-~{W{slash}RDYA}-Pad10)"
      (pins U12-10)
    )
    (net "unconnected-(U12-~{SYNCA}-Pad11)"
      (pins U12-11)
    )
    (net "Net-(U12-RxDA)"
      (pins U13-6 U12-12)
    )
    (net "Net-(U12-TxDA)"
      (pins U13-5 U12-15)
    )
    (net "unconnected-(U12-~{DTRA}-Pad16)"
      (pins U12-16)
    )
    (net "unconnected-(U12-~{RTSA}-Pad17)"
      (pins U12-17)
    )
    (net "unconnected-(U12-~{RTSB}-Pad24)"
      (pins U12-24)
    )
    (net "unconnected-(U12-~{DTRB}-Pad25)"
      (pins U12-25)
    )
    (net "Net-(U12-TxDB)"
      (pins U14-5 U12-26)
    )
    (net "Net-(U12-RxDB)"
      (pins U14-6 U12-28)
    )
    (net "unconnected-(U12-~{SYNCB}-Pad29)"
      (pins U12-29)
    )
    (net "unconnected-(U12-~{W{slash}RDYB}-Pad30)"
      (pins U12-30)
    )
    (net "unconnected-(U13-~{RESET}-Pad4)"
      (pins U13-4)
    )
    (net "unconnected-(U13-GP3_(I2C)-Pad8)"
      (pins U13-8)
    )
    (net "unconnected-(U13-SDA-Pad9)"
      (pins U13-9)
    )
    (net "unconnected-(U13-SCL-Pad10)"
      (pins U13-10)
    )
    (net "unconnected-(U14-~{RESET}-Pad4)"
      (pins U14-4)
    )
    (net "unconnected-(U14-GP3_(I2C)-Pad8)"
      (pins U14-8)
    )
    (net "unconnected-(U14-SDA-Pad9)"
      (pins U14-9)
    )
    (net "unconnected-(U14-SCL-Pad10)"
      (pins U14-10)
    )
    (net "Net-(RN2-R1)"
      (pins RN2-2 BAR1-1)
    )
    (net "Net-(RN2-R2)"
      (pins RN2-3 BAR1-2)
    )
    (net "Net-(RN2-R3)"
      (pins RN2-4 BAR1-3)
    )
    (net "Net-(RN2-R4)"
      (pins RN2-5 BAR1-4)
    )
    (net "Net-(RN2-R5)"
      (pins RN2-6 BAR1-5)
    )
    (net "Net-(RN2-R6)"
      (pins RN2-7 BAR1-6)
    )
    (net "Net-(RN2-R7)"
      (pins RN2-8 BAR1-7)
    )
    (net "Net-(RN2-R8)"
      (pins RN2-9 BAR1-8)
    )
    (net USB2
      (pins BAR1-9 U14-7)
    )
    (net TX2
      (pins BAR1-10 U14-3)
    )
    (net RX2
      (pins BAR1-11 U14-2)
    )
    (net USB1
      (pins BAR1-12 U13-7)
    )
    (net TX1
      (pins BAR1-13 U13-3)
    )
    (net RX1
      (pins BAR1-14 U13-2)
    )
    (net "Net-(D3-A)"
      (pins R3-1 D3-2)
    )
    (net "Net-(D4-K)"
      (pins D4-1 U8-18)
    )
    (net "Net-(D4-A)"
      (pins R4-1 D4-2)
    )
    (net "/CTC & SIO/D1+"
      (pins U13-13 J3-3)
    )
    (net "/CTC & SIO/D1-"
      (pins U13-12 J3-2)
    )
    (net "/CTC & SIO/D2+"
      (pins U14-13 J4-3)
    )
    (net "/CTC & SIO/D2-"
      (pins U14-12 J4-2)
    )
    (class kicad_default "" "/CTC & SIO/D1+" "/CTC & SIO/D1-" "/CTC & SIO/D2+"
      "/CTC & SIO/D2-" "/Glue Logic/RBA15" "/Glue Logic/RBA16" "/Glue Logic/RBA17"
      "/Glue Logic/RBA18" "/Glue Logic/~{RAM_SEL}" "/Glue Logic/~{ROM_DIS}"
      "/Glue Logic/~{ROM_SEL}" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6
      A7 A8 A9 BA15 BA16 BA17 BA18 BUS_IEO CLK CTCLK1 CTCLK2 CTC_IEI D0 D1
      D2 D3 D4 D5 D6 D7 MODE2 "Net-(D1-A)" "Net-(D2-A)" "Net-(D3-A)" "Net-(D4-A)"
      "Net-(D4-K)" "Net-(RN2-R1)" "Net-(RN2-R2)" "Net-(RN2-R3)" "Net-(RN2-R4)"
      "Net-(RN2-R5)" "Net-(RN2-R6)" "Net-(RN2-R7)" "Net-(RN2-R8)" "Net-(U11-CLK{slash}TRG3)"
      "Net-(U12-RxDA)" "Net-(U12-RxDB)" "Net-(U12-TxDA)" "Net-(U12-TxDB)"
      "Net-(U13-VUSB)" "Net-(U14-VUSB)" "Net-(U5-S0)" "Net-(U5-S1)" "Net-(U5-S2)"
      RX1 RX2 TX1 TX2 USB1 USB2 "unconnected-(J3-VBUS-Pad1)" "unconnected-(J4-VBUS-Pad1)"
      "unconnected-(U11-IEO-Pad11)" "unconnected-(U12-~{DTRA}-Pad16)" "unconnected-(U12-~{DTRB}-Pad25)"
      "unconnected-(U12-~{RTSA}-Pad17)" "unconnected-(U12-~{RTSB}-Pad24)"
      "unconnected-(U12-~{SYNCA}-Pad11)" "unconnected-(U12-~{SYNCB}-Pad29)"
      "unconnected-(U12-~{W{slash}RDYA}-Pad10)" "unconnected-(U12-~{W{slash}RDYB}-Pad30)"
      "unconnected-(U13-GP3_(I2C)-Pad8)" "unconnected-(U13-SCL-Pad10)" "unconnected-(U13-SDA-Pad9)"
      "unconnected-(U13-~{RESET}-Pad4)" "unconnected-(U14-GP3_(I2C)-Pad8)"
      "unconnected-(U14-SCL-Pad10)" "unconnected-(U14-SDA-Pad9)" "unconnected-(U14-~{RESET}-Pad4)"
      "unconnected-(U3-Q4-Pad12)" "unconnected-(U3-Q5-Pad15)" "unconnected-(U5-EO-Pad15)"
      "unconnected-(U8-~{RFSH}-Pad28)" "~{BANK_RD}" "~{BANK_WR}" "~{BUSAK}"
      "~{BUSRQ}" "~{CTC_CS}" "~{INT}" "~{IORQ}" "~{IRQ}0" "~{IRQ}1" "~{IRQ}2"
      "~{IRQ}3" "~{IRQ}4" "~{IRQ}5" "~{IRQ}6" "~{IRQ}7" "~{M1}" "~{MREQ}"
      "~{NMI}" "~{RAM_OE}" "~{RD}" "~{RESET}" "~{ROM_CS}" "~{SIO_CS}" "~{WAIT}"
      "~{WR}"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 152.4)
        (clearance 127.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 381)
        (clearance 127.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 200  176472 -77915.6  175583 -77915.6)(net "/CTC & SIO/D1-")(type route))
    (wire (path F.Cu 200  179881 -81324.6  176472 -77915.6)(net "/CTC & SIO/D1-")(type route))
    (wire (path F.Cu 200  180429 -81324.6  179881 -81324.6)(net "/CTC & SIO/D1-")(type route))
    (wire (path F.Cu 200  179647 -80074.6  175583 -76010.6  175583 -75375.6)(net "/CTC & SIO/D1+")(type route))
    (wire (path F.Cu 200  181179 -80074.6  179647 -80074.6)(net "/CTC & SIO/D1+")(type route))
    (wire (path F.Cu 200  182429 -81324.6  181179 -80074.6)(net "/CTC & SIO/D1+")(type route))
    (wire (path F.Cu 200  182699 -63696  182699 -63701)(net "/CTC & SIO/D2-")(type route))
    (wire (path F.Cu 200  176599 -57595.6  182699 -63696)(net "/CTC & SIO/D2-")(type route))
    (wire (path F.Cu 200  175583 -57595.6  176599 -57595.6)(net "/CTC & SIO/D2-")(type route))
    (wire (path F.Cu 200  175583 -55776.8  181507 -61701  182699 -61701)(net "/CTC & SIO/D2+")(type route))
    (wire (path F.Cu 200  175583 -55055.6  175583 -55776.8)(net "/CTC & SIO/D2+")(type route))
    (wire (path B.Cu 381  100399 -140400  99256.1 -140400)(net GND)(type route))
    (wire (path B.Cu 381  103193 -137606  100399 -140400)(net GND)(type route))
    (wire (path B.Cu 381  103193 -120060  103193 -137606)(net GND)(type route))
    (wire (path B.Cu 381  103193 -115000  103193 -117560)(net +5V)(type route))
    (wire (path B.Cu 381  105733 -112460  103193 -115000)(net +5V)(type route))
    (wire (path B.Cu 381  106876 -112460  105733 -112460)(net +5V)(type route))
    (wire (path F.Cu 381  114115 -122620  116635 -125140  118433 -125140)(net GND)(type route))
    (wire (path F.Cu 381  110686 -122620  114115 -122620)(net GND)(type route))
    (wire (path F.Cu 381  118453 -122620  118433 -122640)(net +5V)(type route))
    (wire (path F.Cu 381  125926 -122620  118453 -122620)(net +5V)(type route))
    (wire (path B.Cu 381  142583 -107380  137483 -112480)(net +5V)(type route))
    (wire (path B.Cu 381  144971 -107380  142583 -107380)(net +5V)(type route))
    (wire (path B.Cu 381  134913 -102818  137483 -100248)(net GND)(type route))
    (wire (path B.Cu 381  133683 -102818  134913 -102818)(net GND)(type route))
    (wire (path B.Cu 381  140033 -95197.6  137483 -97747.6)(net +5V)(type route))
    (wire (path B.Cu 381  141303 -95197.6  140033 -95197.6)(net +5V)(type route))
    (wire (path B.Cu 381  149929 -122620  148786 -122620)(net GND)(type route))
    (wire (path B.Cu 381  152723 -119826  149929 -122620)(net GND)(type route))
    (wire (path B.Cu 381  152723 -113710  152723 -119826)(net GND)(type route))
    (wire (path B.Cu 381  152723 -109920  152723 -111210)(net +5V)(type route))
    (wire (path B.Cu 381  155263 -107380  152723 -109920)(net +5V)(type route))
    (wire (path B.Cu 381  156406 -107380  155263 -107380)(net +5V)(type route))
    (wire (path B.Cu 381  149929 -145480  148786 -145480)(net GND)(type route))
    (wire (path B.Cu 381  152723 -142686  149929 -145480)(net GND)(type route))
    (wire (path B.Cu 381  152723 -134010  152723 -142686)(net GND)(type route))
    (wire (path B.Cu 381  155263 -127700  152723 -130240  152723 -131510)(net +5V)(type route))
    (wire (path B.Cu 381  156406 -127700  155263 -127700)(net +5V)(type route))
    (wire (path B.Cu 381  164407 -142813  161740 -145480  160597 -145480)(net GND)(type route))
    (wire (path B.Cu 381  164407 -130200  164407 -142813)(net GND)(type route))
    (wire (path B.Cu 381  164407 -125287  164407 -127700)(net +5V)(type route))
    (wire (path B.Cu 381  167074 -122620  164407 -125287)(net +5V)(type route))
    (wire (path B.Cu 381  168217 -122620  167074 -122620)(net +5V)(type route))
    (wire (path B.Cu 381  185616 -131510  184346 -131510)(net GND)(type route))
    (wire (path B.Cu 381  188283 -128843  185616 -131510)(net GND)(type route))
    (wire (path B.Cu 381  188283 -120060  188283 -128843)(net GND)(type route))
    (wire (path B.Cu 381  188283 -116270  188283 -117560)(net +5V)(type route))
    (wire (path B.Cu 381  190823 -113730  188283 -116270)(net +5V)(type route))
    (wire (path B.Cu 381  191966 -113730  190823 -113730)(net +5V)(type route))
    (wire (path B.Cu 381  173551 -145480  172408 -145480)(net GND)(type route))
    (wire (path B.Cu 381  176218 -142813  173551 -145480)(net GND)(type route))
    (wire (path B.Cu 381  176218 -130200  176218 -142813)(net GND)(type route))
    (wire (path B.Cu 381  176218 -125287  176218 -127700)(net +5V)(type route))
    (wire (path B.Cu 381  178885 -122620  176218 -125287)(net +5V)(type route))
    (wire (path B.Cu 381  180028 -122620  178885 -122620)(net +5V)(type route))
    (wire (path B.Cu 381  180536 -115000  180536 -118810)(net +5V)(type route))
    (wire (path B.Cu 381  173551 -57047.6  171773 -58825.6)(net GND)(type route))
    (wire (path B.Cu 381  173551 -53404.6  173551 -57047.6)(net GND)(type route))
    (wire (path B.Cu 381  175583 -52515.6  174440 -52515.6  173551 -53404.6)(net GND)(type route))
    (wire (path B.Cu 381  173551 -77367.6  171773 -79145.6)(net GND)(type route))
    (wire (path B.Cu 381  173551 -73724.6  173551 -77367.6)(net GND)(type route))
    (wire (path B.Cu 381  174440 -72835.6  173551 -73724.6)(net GND)(type route))
    (wire (path B.Cu 381  175583 -72835.6  174440 -72835.6)(net GND)(type route))
    (wire (path B.Cu 381  169106 -72835.6  171773 -75502.6)(net +5V)(type route))
    (wire (path B.Cu 381  167963 -72835.6  169106 -72835.6)(net +5V)(type route))
    (wire (path B.Cu 381  171773 -75502.6  171773 -76645.6)(net +5V)(type route))
    (wire (path B.Cu 381  171773 -55182.6  171773 -56325.6)(net +5V)(type route))
    (wire (path B.Cu 381  169106 -52515.6  171773 -55182.6)(net +5V)(type route))
    (wire (path B.Cu 381  167963 -52515.6  169106 -52515.6)(net +5V)(type route))
    (wire (path F.Cu 381  126008 -80415.6  126048 -80455.6)(net GND)(type route))
    (wire (path F.Cu 381  118433 -80415.6  126008 -80415.6)(net GND)(type route))
    (wire (path F.Cu 381  164113 -75335.6  164153 -75375.6)(net GND)(type route))
    (wire (path F.Cu 381  156533 -75335.6  164113 -75335.6)(net GND)(type route))
    (wire (path F.Cu 381  156533 -72835.6  148913 -72835.6)(net +5V)(type route))
    (wire (path B.Cu 381  142563 -52515.6  137483 -57595.6)(net +5V)(type route))
    (wire (path B.Cu 381  145098 -52515.6  142563 -52515.6)(net +5V)(type route))
    (wire (path F.Cu 381  110808 -77915.6  118433 -77915.6)(net +5V)(type route))
    (wire (path F.Cu 304.8  118306 -77915.6  118433 -78042.6)(net +5V)(type route))
  )
)
