--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;

 1408 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.522ns.
--------------------------------------------------------------------------------

Paths for end point pcms[1].pcm/pcm_out_reg (OLOGIC_X23Y60.D1), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_5 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.951ns (Levels of Logic = 4)
  Clock Path Skew:      0.464ns (0.838 - 0.374)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_5 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.BQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<7>
                                                       pcms[1].pcm/pulse_width_reg_5
    SLICE_X27Y50.C2      net (fanout=5)        1.235   pcms[1].pcm/pulse_width_reg<5>
    SLICE_X27Y50.C       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<7>
                                                       pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>1
    SLICE_X26Y51.D2      net (fanout=1)        1.418   pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>
    SLICE_X26Y51.COUT    Topcyd                0.274   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lutdi3
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.CIN     net (fanout=1)        0.003   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.AMUX    Tcina                 0.212   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A4      net (fanout=1)        0.462   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.635   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.951ns (2.198ns logic, 5.753ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_5 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 4)
  Clock Path Skew:      0.464ns (0.838 - 0.374)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_5 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y50.BQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<7>
                                                       pcms[1].pcm/pulse_width_reg_5
    SLICE_X27Y50.C2      net (fanout=5)        1.235   pcms[1].pcm/pulse_width_reg<5>
    SLICE_X27Y50.C       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<7>
                                                       pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>1
    SLICE_X26Y51.D2      net (fanout=1)        1.418   pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>
    SLICE_X26Y51.COUT    Topcyd                0.261   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<3>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.CIN     net (fanout=1)        0.003   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.AMUX    Tcina                 0.212   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A4      net (fanout=1)        0.462   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.635   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (2.185ns logic, 5.753ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_3 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 4)
  Clock Path Skew:      0.450ns (0.838 - 0.388)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_3 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.DQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<3>
                                                       pcms[1].pcm/pulse_width_reg_3
    SLICE_X27Y50.C3      net (fanout=6)        1.133   pcms[1].pcm/pulse_width_reg<3>
    SLICE_X27Y50.C       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<7>
                                                       pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>1
    SLICE_X26Y51.D2      net (fanout=1)        1.418   pcms[1].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<6>
    SLICE_X26Y51.COUT    Topcyd                0.274   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lutdi3
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.CIN     net (fanout=1)        0.003   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<3>
    SLICE_X26Y52.AMUX    Tcina                 0.212   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A4      net (fanout=1)        0.462   pcms[1].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X27Y51.A       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.635   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (2.198ns logic, 5.651ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point pcms[0].pcm/pcm_out_reg (OLOGIC_X23Y61.D1), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     993.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.352ns (Levels of Logic = 4)
  Clock Path Skew:      0.439ns (0.838 - 0.399)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_7 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.DQ      Tcko                  0.391   pcms[0].pcm/pulse_width_reg<7>
                                                       pcms[0].pcm/pulse_width_reg_7
    SLICE_X29Y50.B3      net (fanout=3)        0.982   pcms[0].pcm/pulse_width_reg<7>
    SLICE_X29Y50.B       Tilo                  0.259   N24
                                                       pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X29Y50.A5      net (fanout=2)        0.193   N24
    SLICE_X29Y50.A       Tilo                  0.259   N24
                                                       pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.A2      net (fanout=1)        0.615   pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.AMUX    Topaa                 0.389   pcm_array_1<8>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lutdi4
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A3      net (fanout=1)        0.512   pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A       Tilo                  0.205   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.744   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.352ns (2.306ns logic, 5.046ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.439ns (0.838 - 0.399)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_7 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.DQ      Tcko                  0.391   pcms[0].pcm/pulse_width_reg<7>
                                                       pcms[0].pcm/pulse_width_reg_7
    SLICE_X29Y50.B3      net (fanout=3)        0.982   pcms[0].pcm/pulse_width_reg<7>
    SLICE_X29Y50.B       Tilo                  0.259   N24
                                                       pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X29Y50.A5      net (fanout=2)        0.193   N24
    SLICE_X29Y50.A       Tilo                  0.259   N24
                                                       pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.A2      net (fanout=1)        0.615   pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.AMUX    Topaa                 0.377   pcm_array_1<8>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<4>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A3      net (fanout=1)        0.512   pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A       Tilo                  0.205   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.744   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.340ns (2.294ns logic, 5.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_8 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.047ns (Levels of Logic = 3)
  Clock Path Skew:      0.476ns (0.838 - 0.362)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_8 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.AQ      Tcko                  0.408   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_8
    SLICE_X29Y50.A2      net (fanout=3)        1.112   pcms[0].pcm/pulse_width_reg<8>
    SLICE_X29Y50.A       Tilo                  0.259   N24
                                                       pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.A2      net (fanout=1)        0.615   pcms[0].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y50.AMUX    Topaa                 0.389   pcm_array_1<8>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lutdi4
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A3      net (fanout=1)        0.512   pcms[0].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X28Y50.A       Tilo                  0.205   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.744   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (2.064ns logic, 4.983ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point pcms[3].pcm/pcm_out_reg (OLOGIC_X23Y52.D1), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     993.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 4)
  Clock Path Skew:      0.413ns (0.922 - 0.509)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_7 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.DQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<7>
                                                       pcms[3].pcm/pulse_width_reg_7
    SLICE_X27Y46.B1      net (fanout=3)        1.088   pcms[3].pcm/pulse_width_reg<7>
    SLICE_X27Y46.B       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X27Y46.A5      net (fanout=2)        0.191   N01
    SLICE_X27Y46.A       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.A3      net (fanout=1)        0.508   pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.AMUX    Topaa                 0.382   pcm_array_3<0>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<4>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A1      net (fanout=1)        0.649   pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A       Tilo                  0.259   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.D1     net (fanout=1)        2.148   pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (2.370ns logic, 4.584ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.941ns (Levels of Logic = 4)
  Clock Path Skew:      0.413ns (0.922 - 0.509)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_7 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.DQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<7>
                                                       pcms[3].pcm/pulse_width_reg_7
    SLICE_X27Y46.B1      net (fanout=3)        1.088   pcms[3].pcm/pulse_width_reg<7>
    SLICE_X27Y46.B       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X27Y46.A5      net (fanout=2)        0.191   N01
    SLICE_X27Y46.A       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.A3      net (fanout=1)        0.508   pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.AMUX    Topaa                 0.369   pcm_array_3<0>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lutdi4
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A1      net (fanout=1)        0.649   pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A       Tilo                  0.259   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.D1     net (fanout=1)        2.148   pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (2.357ns logic, 4.584ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 4)
  Clock Path Skew:      0.413ns (0.922 - 0.509)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_6 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.CQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<7>
                                                       pcms[3].pcm/pulse_width_reg_6
    SLICE_X27Y46.B3      net (fanout=3)        0.868   pcms[3].pcm/pulse_width_reg<6>
    SLICE_X27Y46.B       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X27Y46.A5      net (fanout=2)        0.191   N01
    SLICE_X27Y46.A       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.A3      net (fanout=1)        0.508   pcms[3].pcm/GND_45_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X24Y46.AMUX    Topaa                 0.382   pcm_array_3<0>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_lut<4>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A1      net (fanout=1)        0.649   pcms[3].pcm/Mcompar_pcm_count[11]_GND_45_o_LessThan_2_o_cy<4>
    SLICE_X23Y46.A       Tilo                  0.259   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.D1     net (fanout=1)        2.148   pcms[3].pcm/pcm_count[11]_pcm_count[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (2.370ns logic, 4.364ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pcms[0].pcm/pcm_count_11 (SLICE_X24Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[0].pcm/pcm_count_11 (FF)
  Destination:          pcms[0].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[0].pcm/pcm_count_11 to pcms[0].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.200   pcms[0].pcm/pcm_count<11>
                                                       pcms[0].pcm/pcm_count_11
    SLICE_X24Y52.D6      net (fanout=3)        0.030   pcms[0].pcm/pcm_count<11>
    SLICE_X24Y52.CLK     Tah         (-Th)    -0.237   pcms[0].pcm/pcm_count<11>
                                                       pcms[0].pcm/pcm_count<11>_rt
                                                       pcms[0].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[0].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.437ns logic, 0.030ns route)
                                                       (93.6% logic, 6.4% route)

--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_count_11 (SLICE_X24Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[2].pcm/pcm_count_11 (FF)
  Destination:          pcms[2].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[2].pcm/pcm_count_11 to pcms[2].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.DQ      Tcko                  0.200   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count_11
    SLICE_X24Y49.D6      net (fanout=3)        0.034   pcms[2].pcm/pcm_count<11>
    SLICE_X24Y49.CLK     Tah         (-Th)    -0.237   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count<11>_rt
                                                       pcms[2].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[2].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.437ns logic, 0.034ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_count_9 (SLICE_X24Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[2].pcm/pcm_count_9 (FF)
  Destination:          pcms[2].pcm/pcm_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[2].pcm/pcm_count_9 to pcms[2].pcm/pcm_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.BQ      Tcko                  0.200   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count_9
    SLICE_X24Y49.B5      net (fanout=4)        0.075   pcms[2].pcm/pcm_count<9>
    SLICE_X24Y49.CLK     Tah         (-Th)    -0.234   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count<9>_rt
                                                       pcms[2].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[2].pcm/pcm_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 998.270ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_1mhz_BUFG/I0
  Logical resource: clk_1mhz_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_1mhz
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[0].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[0].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y61.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[1].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[1].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y60.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 
50% INPUT_JITTER         0.01 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 50% INPUT_JITTER
        0.01 ns;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_100mhz_i/clkfx
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;

 217 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.782ns.
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X41Y44.C4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     60.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      2.348ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.BQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_2
    SLICE_X41Y44.B2      net (fanout=21)       1.081   mem/spi_slave/state_reg<2>
    SLICE_X41Y44.B       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.C4      net (fanout=1)        0.295   mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.972ns logic, 1.376ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      2.084ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.AMUX    Tshcko                0.461   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_1
    SLICE_X41Y44.B3      net (fanout=21)       0.747   mem/spi_slave/state_reg<1>
    SLICE_X41Y44.B       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.C4      net (fanout=1)        0.295   mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (1.042ns logic, 1.042ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_0 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_0 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.AQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_0
    SLICE_X41Y44.B6      net (fanout=21)       0.579   mem/spi_slave/state_reg<0>
    SLICE_X41Y44.B       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.C4      net (fanout=1)        0.295   mem/spi_slave/tx_bit_next1
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.972ns logic, 0.874ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X41Y44.C6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     60.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/sh_reg_7 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.289 - 0.295)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/sh_reg_7 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y44.AQ      Tcko                  0.447   mem/spi_slave/sh_reg<6>
                                                       mem/spi_slave/sh_reg_7
    SLICE_X41Y44.D2      net (fanout=3)        0.791   mem/spi_slave/sh_reg<7>
    SLICE_X41Y44.D       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.C6      net (fanout=1)        0.118   mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.028ns logic, 0.909ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_0 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_0 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.AQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_0
    SLICE_X41Y44.D3      net (fanout=21)       0.777   mem/spi_slave/state_reg<0>
    SLICE_X41Y44.D       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.C6      net (fanout=1)        0.118   mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.972ns logic, 0.895ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.BQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_2
    SLICE_X41Y44.D4      net (fanout=21)       0.711   mem/spi_slave/state_reg<2>
    SLICE_X41Y44.D       Tilo                  0.259   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.C6      net (fanout=1)        0.118   mem/spi_slave/tx_bit_next2
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.972ns logic, 0.829ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X41Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     61.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_3 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.289 - 0.297)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_3 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.CQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_3
    SLICE_X41Y44.C5      net (fanout=10)       0.587   mem/spi_slave/state_reg<3>
    SLICE_X41Y44.CLK     Tas                   0.322   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.713ns logic, 0.587ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_1 (SLICE_X39Y46.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_3 (FF)
  Destination:          mem/spi_slave/state_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_3 to mem/spi_slave/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.CQ      Tcko                  0.198   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_3
    SLICE_X39Y46.A4      net (fanout=10)       0.132   mem/spi_slave/state_reg<3>
    SLICE_X39Y46.CLK     Tah         (-Th)    -0.155   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/Mmux_state_next21
                                                       mem/spi_slave/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.353ns logic, 0.132ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_3 (SLICE_X39Y46.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_3 (FF)
  Destination:          mem/spi_slave/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_3 to mem/spi_slave/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.CQ      Tcko                  0.198   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_3
    SLICE_X39Y46.C5      net (fanout=10)       0.077   mem/spi_slave/state_reg<3>
    SLICE_X39Y46.CLK     Tah         (-Th)    -0.215   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/Mmux_sh_next24111
                                                       mem/spi_slave/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.413ns logic, 0.077ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_2 (SLICE_X39Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/state_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y46.BQ      Tcko                  0.198   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_2
    SLICE_X39Y46.B5      net (fanout=21)       0.110   mem/spi_slave/state_reg<2>
    SLICE_X39Y46.CLK     Tah         (-Th)    -0.215   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/Mmux_state_next31
                                                       mem/spi_slave/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.413ns logic, 0.110ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 123.270ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: sclk_BUFGP/BUFG/I0
  Logical resource: sclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: sclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 123.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: ssel_IBUF/SR
  Logical resource: mem/spi_slave/preload_miso/SR
  Location pin: ILOGIC_X23Y48.SR
  Clock network: ssel_IBUF
--------------------------------------------------------------------------------
Slack: 123.941ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ssel_IBUF/CLK0
  Logical resource: mem/spi_slave/preload_miso/CLK0
  Location pin: ILOGIC_X23Y48.CLK0
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" 
TS_clk_12mhz /         8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;

 1941 paths analyzed, 1084 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.877ns.
--------------------------------------------------------------------------------

Paths for end point pcm_array_0_7 (SLICE_X12Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          pcm_array_0_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to pcm_array_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOBDO7   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X12Y49.D2      net (fanout=4)        3.173   rd_data<7>
    SLICE_X12Y49.CLK     Tas                   0.213   pcm_array_0<3>
                                                       rd_data<7>_rt
                                                       pcm_array_0_7
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (2.063ns logic, 3.173ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point pcm_array_1_7 (SLICE_X13Y49.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          pcm_array_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to pcm_array_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOBDO7   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X13Y49.D5      net (fanout=4)        2.937   rd_data<7>
    SLICE_X13Y49.CLK     Tas                   0.227   pcm_array_1<3>
                                                       rd_data<7>_rt
                                                       pcm_array_1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (2.077ns logic, 2.937ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point pcm_array_1_1 (SLICE_X13Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          pcm_array_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to pcm_array_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOBDO1   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X13Y49.BX      net (fanout=4)        3.097   rd_data<1>
    SLICE_X13Y49.CLK     Tdick                 0.063   pcm_array_1<3>
                                                       pcm_array_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (1.913ns logic, 3.097ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y22.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/lsb_hold_0 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.179 - 0.168)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/lsb_hold_0 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.AQ      Tcko                  0.200   mem/lsb_hold<3>
                                                       mem/lsb_hold_0
    RAMB8_X2Y22.DIADI10  net (fanout=1)        0.123   mem/lsb_hold<0>
    RAMB8_X2Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y22.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/lsb_hold_6 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.179 - 0.168)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/lsb_hold_6 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.CMUX    Tshcko                0.238   mem/lsb_hold<3>
                                                       mem/lsb_hold_6
    RAMB8_X2Y22.DIBDI2   net (fanout=1)        0.154   mem/lsb_hold<6>
    RAMB8_X2Y22.CLKAWRCLKTrckd_DIB   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.185ns logic, 0.154ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y22.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/lsb_hold_7 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.179 - 0.168)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/lsb_hold_7 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DMUX    Tshcko                0.238   mem/lsb_hold<3>
                                                       mem/lsb_hold_7
    RAMB8_X2Y22.DIBDI3   net (fanout=1)        0.154   mem/lsb_hold<7>
    RAMB8_X2Y22.CLKAWRCLKTrckd_DIB   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.185ns logic, 0.154ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/regs/Mram_regs/CLKAWRCLK
  Logical resource: mem/regs/Mram_regs/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem/regs/Mram_regs/CLKBRDCLK
  Logical resource: mem/regs/Mram_regs/CLKBRDCLK
  Location pin: RAMB8_X2Y23.CLKBRDCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_12mhz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_12mhz                   |     83.333ns|     32.000ns|     48.975ns|            0|            0|            0|         1941|
| TS_clk_100mhz_i_clkfx         |     10.000ns|      5.877ns|          N/A|            0|            0|         1941|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    5.877|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    3.646|         |    2.391|    1.597|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3566 paths, 0 nets, and 1365 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 29 14:43:53 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 321 MB



