# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:36 on Apr 06,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:10:37 on Apr 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Apr 06,2021
# vlog -reportprogress 300 ./sensors.sv 
# -- Compiling module sensors
# -- Compiling module sensors_testbench
# 
# Top level modules:
# 	sensors_testbench
# End time: 16:10:37 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Apr 06,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:10:37 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:37 on Apr 06,2021
# vlog -reportprogress 300 ./hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 16:10:37 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hex_driver_testbench 
# Start time: 16:10:37 on Apr 06,2021
# Loading sv_std.std
# Loading work.hex_driver_testbench
# Loading work.hex_driver
# ** Error: Cannot open macro file: hex_driver_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: hex_driver_wave.do
#     while executing
# "do hex_driver_wave.do"
add wave -position end  sim:/hex_driver_testbench/full
add wave -position end  sim:/hex_driver_testbench/clear
add wave -position end  sim:/hex_driver_testbench/in
add wave -position end  sim:/hex_driver_testbench/hexout5
add wave -position end  sim:/hex_driver_testbench/hexout4
add wave -position end  sim:/hex_driver_testbench/hexout3
add wave -position end  sim:/hex_driver_testbench/hexout2
add wave -position end  sim:/hex_driver_testbench/hexout1
add wave -position end  sim:/hex_driver_testbench/hexout0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/ee371labs/lab1/hex_driver_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:31 on Apr 06,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:11:31 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:31 on Apr 06,2021
# vlog -reportprogress 300 ./sensors.sv 
# -- Compiling module sensors
# -- Compiling module sensors_testbench
# 
# Top level modules:
# 	sensors_testbench
# End time: 16:11:31 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:31 on Apr 06,2021
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:11:31 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:31 on Apr 06,2021
# vlog -reportprogress 300 ./hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 16:11:31 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:33 on Apr 06,2021, Elapsed time: 0:00:56
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work hex_driver_testbench 
# Start time: 16:11:33 on Apr 06,2021
# Loading sv_std.std
# Loading work.hex_driver_testbench
# Loading work.hex_driver
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./hex_driver.sv(141)
#    Time: 30 ps  Iteration: 0  Instance: /hex_driver_testbench
# Break in Module hex_driver_testbench at ./hex_driver.sv line 141
# End time: 16:12:26 on Apr 06,2021, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
