[1] J. Zerbe, P. Chau, C. Werner, T. Thrush, D. Perino, B. Garlepp, and K. Donnelly, “1.6 gb/s/pin 4-pam signaling and
circuits for a multi-drop bus,” in VEST Circuits., 2010.

[2] B. Ganesh, A. Jaleel, D. Wang, and B. Jacob, “Fully-buffered
dimm memory architectures: Understanding mechanisms,
overheads and scaling,” in HPCA, 2007.

[3] D. Resnick, “Memory network methods, apparatus, and
systems,” 2010. [Online]. Available: http://www.google.com/
patents/US20100211721

[4] G. Kim, M. Lee, J. Jeong, and J. Kim, “Multi-gpu system
design with memory networks,” in MICRO, 2014.

[5] “Hybrid Memory Cube Specification 2.1,”
http://www.hybridmemorycube.org/specification-v2download-form/.

2015,

[6] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi, “Rethinking dram
design and organization for energy-constrained multi-cores,”
in ESCA, 2010.

[7] B. Giridhar, M. Cieslak, D. Duggal, R. Dreslinski, H. M.
Chen, R. Patti, B. Hold, C. Chakrabarti, T. Mudge, and
D. Blaauw, “Exploring dram organizations for energyefficient and resilient exascale memories,” in SC, 2013.

[8] B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang, and
Y. Solihin, “Scaling the bandwidth wall: Challenges in and
avenues for cmp scaling,” in ISCA, 2009.

[9] E. Cooper-Balis, P. Rosenfeld, and B. Jacob, “Buffer-on-board.
memory systems,” in ISCA, 2012.

[10] MICRON, “4Gb:x4, x8, x16 DDR4 SDRAM,’
https://www.micron.com//media/documents/products/datasheet/dram/ddr4/4gb_ddr4_sdram.pdf.

[11] J. T. Pawlowski, “Hybrid Memory Cube (HMC),” Hot Chips
23, 2011.

[12] S. Pugsley, J. Jestes, R. Balasubramonian, V. Srinivasan,
A. Buyuktosunoglu, A. Davis, and F. Li, “Comparing implementations of near-data computing with in-memory mapreduce workloads,” Micro, IEEE, 2014.

[13] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda, “Reducing memory interference
in multicore systems via application-aware memory channel
partitioning,” in MICRO, 2011.

[14] J. Jeddeloh and B. Keeth, “Hybrid memory cube new dram
architecture increases density and performance,” in VLSI
Technology, 2012.

[15] K. T. Malladi, B. C. Lee, EF A. Nothaft, C. Kozyrakis,
K. Periyathambi, and M. Horowitz, “Towards energyproportional datacenter memory with mobile dram,” in ISCA,
2012.

[16] G. Shu, W. S. Choi, S. Saxena, S. J. Kim, M. Talegaonkar,
R. Nandwana, A. Elkholy, D. Wei, T. Nandi, and P. K.
Hanumolu, “23.1 a 16mb/s-to-8gb/s 14.1-to-5.9pj/b source
synchronous transceiver using dvfs and rapid on/off in 65nm
cmos,” in International Solid-State Circuits Conference, 2016.

[17] D. Abts, M. R. Marty, P. M. Wells, P. Klausler, and H. Liu,
“Energy proportional datacenter networks,” in ISCA, 2010.

[18] T. Anand, M. Talegaonkar, A. Elkholy, S. Saxena, A. Elshazly,
and P. Hanumolu, “3.7 a 7gb/s rapid on/off embedded-clock
serial-link transceiver with 20ns power-on time, 740 uw offstate power for energy-proportional links in 65nm cmos,” in
International Solid-State Circuits Conference, 2015.

[19] T. M. Andersen, F. Krismer, J. W. Kolar, T. Toifl, C. Menolfi,
L. Kull, T. Morf, M. Kossel, M. Brndli, P. Buchmann, and
P. A. Francese, “4.7 a sub-ns response on-chip switchedcapacitor dc-de voltage regulator delivering 3.7w/mm2 at 90in
International Solid-State Circuits Conference, 2014.

[20] J. Ahn, S. Yoo, and K. Choi, “Dynamic power management
of off-chip links for hybrid memory cubes,” in DAC, 2014.

[21] D. Wu, B. He, X. Tang, J. Xu, and M. Guo, “Ramzzz: Rankaware dram power management with dynamic migrations and
demotions,” in SC, 2012.

[22] K. Malladi, I. Shaeffer, L. Gopalakrishnan, D. Lo, B. Lee,
and M. Horowitz, “Rethinking dram power modes for energy
proportionality,” in MICRO, 2012.

[23] X. Li, Z. Li, Y. Zhou, and S. Adve, “Performance directed
energy management for main memory and disks,’ Trans.
Storage, 2005.