0.6
2016.4
Jan 23 2017
19:37:30
D:/SDUP_2020_projekt_H/Huffman/Huffman.sim/sim_1/synth/func/huffman_decoder_tb_func_synth.v,1600363897,verilog,,,,create_tree;glbl;huffman_decoder;raw_decoder,,,,,,,,
D:/SDUP_2020_projekt_H/Huffman/Huffman.srcs/sim_1/new/huffman_decoder_tb.v,1600363631,systemVerilog,,,,huffman_decoder_tb,,,,,,,,
