
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 12.3 EDK_MS3.70d
* DO NOT EDIT.
*
* Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84400000
#define STDOUT_BASEADDRESS 0x84400000

/******************************************************************/


/* Definitions for peripheral AUDIO_DMA */
#define XPAR_AUDIO_DMA_BASEADDR 0x800F0000
#define XPAR_AUDIO_DMA_HIGHADDR 0x800FFFFF


/* Definitions for peripheral DEPACKETIZER_DMA */
#define XPAR_DEPACKETIZER_DMA_BASEADDR 0x800E0000
#define XPAR_DEPACKETIZER_DMA_HIGHADDR 0x800EFFFF


/* Definitions for peripheral ETH0 */
#define XPAR_ETH0_BASEADDR 0x80030000
#define XPAR_ETH0_HIGHADDR 0x8003FFFF


/* Definitions for peripheral ETH01_AUDIO_PACKETIZER */
#define XPAR_ETH01_AUDIO_PACKETIZER_BASEADDR 0x80020000
#define XPAR_ETH01_AUDIO_PACKETIZER_HIGHADDR 0x8002FFFF


/* Definitions for peripheral ETH0_AUDIO_DEPACKETIZER */
#define XPAR_ETH0_AUDIO_DEPACKETIZER_BASEADDR 0x80010000
#define XPAR_ETH0_AUDIO_DEPACKETIZER_HIGHADDR 0x8001FFFF


/* Definitions for peripheral ETH1 */
#define XPAR_ETH1_BASEADDR 0x80060000
#define XPAR_ETH1_HIGHADDR 0x8006FFFF


/* Definitions for peripheral ETH1_AUDIO_DEPACKETIZER */
#define XPAR_ETH1_AUDIO_DEPACKETIZER_BASEADDR 0x80040000
#define XPAR_ETH1_AUDIO_DEPACKETIZER_HIGHADDR 0x8004FFFF


/* Definitions for peripheral ETH2 */
#define XPAR_ETH2_BASEADDR 0x80090000
#define XPAR_ETH2_HIGHADDR 0x8009FFFF


/* Definitions for peripheral ETH23_AUDIO_PACKETIZER */
#define XPAR_ETH23_AUDIO_PACKETIZER_BASEADDR 0x80080000
#define XPAR_ETH23_AUDIO_PACKETIZER_HIGHADDR 0x8008FFFF


/* Definitions for peripheral ETH2_AUDIO_DEPACKETIZER */
#define XPAR_ETH2_AUDIO_DEPACKETIZER_BASEADDR 0x80070000
#define XPAR_ETH2_AUDIO_DEPACKETIZER_HIGHADDR 0x8007FFFF


/* Definitions for peripheral ETH3 */
#define XPAR_ETH3_BASEADDR 0x800C0000
#define XPAR_ETH3_HIGHADDR 0x800CFFFF


/* Definitions for peripheral ETH3_AUDIO_DEPACKETIZER */
#define XPAR_ETH3_AUDIO_DEPACKETIZER_BASEADDR 0x800A0000
#define XPAR_ETH3_AUDIO_DEPACKETIZER_HIGHADDR 0x800AFFFF


/* Definitions for peripheral PTP */
#define XPAR_PTP_BASEADDR 0x800D0000
#define XPAR_PTP_HIGHADDR 0x800DFFFF


/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_CNTLR */
#define XPAR_DDR2_CNTLR_DEVICE_ID 0
#define XPAR_DDR2_CNTLR_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_CNTLR_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_CNTLR_USE_STATIC_PHY 0
#define XPAR_DDR2_CNTLR_PM_ENABLE 0
#define XPAR_DDR2_CNTLR_NUM_PORTS 4
#define XPAR_DDR2_CNTLR_MEM_DATA_WIDTH 16
#define XPAR_DDR2_CNTLR_MEM_PART_NUM_BANK_BITS 3
#define XPAR_DDR2_CNTLR_MEM_PART_NUM_ROW_BITS 13
#define XPAR_DDR2_CNTLR_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR2_CNTLR_MEM_TYPE DDR2
#define XPAR_DDR2_CNTLR_ECC_SEC_THRESHOLD 1
#define XPAR_DDR2_CNTLR_ECC_DEC_THRESHOLD 1
#define XPAR_DDR2_CNTLR_ECC_PEC_THRESHOLD 1
#define XPAR_DDR2_CNTLR_MEM_DQS_WIDTH 2
#define XPAR_DDR2_CNTLR_MPMC_CLK0_PERIOD_PS 8000


/******************************************************************/


/* Definitions for peripheral DDR2_CNTLR */
#define XPAR_DDR2_CNTLR_MPMC_BASEADDR 0x88000000
#define XPAR_DDR2_CNTLR_MPMC_HIGHADDR 0x8FFFFFFF
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL0 0x000
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL0 0x00d
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL2 0x018
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL2 0x025
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL3 0x026
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL3 0x02f
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL4 0x030
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL4 0x03d
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL5 0x03e
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL5 0x047
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL6 0x048
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL6 0x05b
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL7 0x05c
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL7 0x06a
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL8 0x06b
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL8 0x086
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL9 0x087
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL9 0x09d
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL10 0x09e
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL10 0x0a5
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL11 0x0a6
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL11 0x0ad
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL12 0x0ae
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL12 0x0b5
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL13 0x0b6
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL13 0x0bd
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL14 0x0be
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL14 0x0d0
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL15 0x0d1
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL15 0x0d8
#define XPAR_DDR2_CNTLR_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR2_CNTLR_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR2_CNTLR */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_CNTLR_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x88000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0x8FFFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 4
#define XPAR_MPMC_0_MEM_DATA_WIDTH 16
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 3
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 13
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR2
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 2
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 8000


/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00001FFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00001FFF


/******************************************************************/


/* Definitions for peripheral FLASH_CNTLR */
#define XPAR_FLASH_CNTLR_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral FLASH_CNTLR */
#define XPAR_FLASH_CNTLR_MEM0_BASEADDR 0x87000000
#define XPAR_FLASH_CNTLR_MEM0_HIGHADDR 0x87FFFFFF

/******************************************************************/

/* Canonical definitions for peripheral FLASH_CNTLR */
#define XPAR_EMC_0_NUM_BANKS_MEM 1
#define XPAR_EMC_0_MEM0_BASEADDR 0x87000000
#define XPAR_EMC_0_MEM0_HIGHADDR 0x87FFFFFF

#define XPAR_XPS_MCH_EMC

/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral GPIO */
#define XPAR_GPIO_BASEADDR 0x80002000
#define XPAR_GPIO_HIGHADDR 0x800021FF
#define XPAR_GPIO_DEVICE_ID 0
#define XPAR_GPIO_INTERRUPT_PRESENT 1
#define XPAR_GPIO_IS_DUAL 0


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral IIC_CNTLR */
#define XPAR_IIC_CNTLR_DEVICE_ID 0
#define XPAR_IIC_CNTLR_BASEADDR 0x80000000
#define XPAR_IIC_CNTLR_HIGHADDR 0x800001FF
#define XPAR_IIC_CNTLR_TEN_BIT_ADR 0
#define XPAR_IIC_CNTLR_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral IIC_CNTLR */
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_CNTLR_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x80000000
#define XPAR_IIC_0_HIGHADDR 0x800001FF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 27
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral INTERRUPT_CNTLR */
#define XPAR_INTERRUPT_CNTLR_DEVICE_ID 0
#define XPAR_INTERRUPT_CNTLR_BASEADDR 0x81800000
#define XPAR_INTERRUPT_CNTLR_HIGHADDR 0x8180FFFF
#define XPAR_INTERRUPT_CNTLR_KIND_OF_INTR 0xF8001801


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_INTERRUPT_CNTLR_DEVICE_ID
#define XPAR_SYSTEM_TIMER_INTERRUPT_MASK 0X000001
#define XPAR_INTERRUPT_CNTLR_SYSTEM_TIMER_INTERRUPT_INTR 0
#define XPAR_PTP_INTERRUPT_MASK 0X000002
#define XPAR_INTERRUPT_CNTLR_PTP_INTERRUPT_INTR 1
#define XPAR_AUDIO_DMA_INTERRUPT_MASK 0X000004
#define XPAR_INTERRUPT_CNTLR_AUDIO_DMA_INTERRUPT_INTR 2
#define XPAR_ETH3_FIFO_INTERRUPT_MASK 0X000008
#define XPAR_INTERRUPT_CNTLR_ETH3_FIFO_INTERRUPT_INTR 3
#define XPAR_ETH2_FIFO_INTERRUPT_MASK 0X000010
#define XPAR_INTERRUPT_CNTLR_ETH2_FIFO_INTERRUPT_INTR 4
#define XPAR_ETH1_FIFO_INTERRUPT_MASK 0X000020
#define XPAR_INTERRUPT_CNTLR_ETH1_FIFO_INTERRUPT_INTR 5
#define XPAR_ETH0_FIFO_INTERRUPT_MASK 0X000040
#define XPAR_INTERRUPT_CNTLR_ETH0_FIFO_INTERRUPT_INTR 6
#define XPAR_ETH3_INTERRUPT_MASK 0X000080
#define XPAR_INTERRUPT_CNTLR_ETH3_INTERRUPT_INTR 7
#define XPAR_ETH2_INTERRUPT_MASK 0X000100
#define XPAR_INTERRUPT_CNTLR_ETH2_INTERRUPT_INTR 8
#define XPAR_ETH1_INTERRUPT_MASK 0X000200
#define XPAR_INTERRUPT_CNTLR_ETH1_INTERRUPT_INTR 9
#define XPAR_ETH0_INTERRUPT_MASK 0X000400
#define XPAR_INTERRUPT_CNTLR_ETH0_INTERRUPT_INTR 10
#define XPAR_MDM_0_INTERRUPT_MASK 0X000800
#define XPAR_INTERRUPT_CNTLR_MDM_0_INTERRUPT_INTR 11
#define XPAR_SERIAL_PORT_INTERRUPT_MASK 0X001000
#define XPAR_INTERRUPT_CNTLR_SERIAL_PORT_INTERRUPT_INTR 12
#define XPAR_IIC_CNTLR_IIC2INTC_IRPT_MASK 0X002000
#define XPAR_INTERRUPT_CNTLR_IIC_CNTLR_IIC2INTC_IRPT_INTR 13
#define XPAR_SPI_1_IP2INTC_IRPT_MASK 0X004000
#define XPAR_INTERRUPT_CNTLR_SPI_1_IP2INTC_IRPT_INTR 14
#define XPAR_SPI_2_IP2INTC_IRPT_MASK 0X008000
#define XPAR_INTERRUPT_CNTLR_SPI_2_IP2INTC_IRPT_INTR 15
#define XPAR_SPI_3_IP2INTC_IRPT_MASK 0X010000
#define XPAR_INTERRUPT_CNTLR_SPI_3_IP2INTC_IRPT_INTR 16
#define XPAR_SPI_4_IP2INTC_IRPT_MASK 0X020000
#define XPAR_INTERRUPT_CNTLR_SPI_4_IP2INTC_IRPT_INTR 17
#define XPAR_SPI_5_IP2INTC_IRPT_MASK 0X040000
#define XPAR_INTERRUPT_CNTLR_SPI_5_IP2INTC_IRPT_INTR 18
#define XPAR_GPIO_IP2INTC_IRPT_MASK 0X080000
#define XPAR_INTERRUPT_CNTLR_GPIO_IP2INTC_IRPT_INTR 19
#define XPAR_ETH23_AUDIO_PACKETIZER_INTERRUPT_MASK 0X100000
#define XPAR_INTERRUPT_CNTLR_ETH23_AUDIO_PACKETIZER_INTERRUPT_INTR 20
#define XPAR_ETH01_AUDIO_PACKETIZER_INTERRUPT_MASK 0X200000
#define XPAR_INTERRUPT_CNTLR_ETH01_AUDIO_PACKETIZER_INTERRUPT_INTR 21
#define XPAR_DEPACKETIZER_DMA_INTERRUPT_MASK 0X400000
#define XPAR_INTERRUPT_CNTLR_DEPACKETIZER_DMA_INTERRUPT_INTR 22
#define XPAR_ETH3_AUDIO_DEPACKETIZER_INTERRUPT_MASK 0X800000
#define XPAR_INTERRUPT_CNTLR_ETH3_AUDIO_DEPACKETIZER_INTERRUPT_INTR 23
#define XPAR_ETH2_AUDIO_DEPACKETIZER_INTERRUPT_MASK 0X1000000
#define XPAR_INTERRUPT_CNTLR_ETH2_AUDIO_DEPACKETIZER_INTERRUPT_INTR 24
#define XPAR_ETH1_AUDIO_DEPACKETIZER_INTERRUPT_MASK 0X2000000
#define XPAR_INTERRUPT_CNTLR_ETH1_AUDIO_DEPACKETIZER_INTERRUPT_INTR 25
#define XPAR_ETH0_AUDIO_DEPACKETIZER_INTERRUPT_MASK 0X4000000
#define XPAR_INTERRUPT_CNTLR_ETH0_AUDIO_DEPACKETIZER_INTERRUPT_INTR 26

/******************************************************************/

/* Canonical definitions for peripheral INTERRUPT_CNTLR */
#define XPAR_INTC_0_DEVICE_ID XPAR_INTERRUPT_CNTLR_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xF8001801

#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_INTERRUPT_CNTLR_SYSTEM_TIMER_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_INTERRUPT_CNTLR_MDM_0_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_INTERRUPT_CNTLR_SERIAL_PORT_INTERRUPT_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_INTERRUPT_CNTLR_IIC_CNTLR_IIC2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_1_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_1_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_2_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_2_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_3_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_3_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_4_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_4_VEC_ID XPAR_INTERRUPT_CNTLR_SPI_5_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_GPIO_0_VEC_ID XPAR_INTERRUPT_CNTLR_GPIO_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x84400000
#define XPAR_MDM_0_HIGHADDR 0x8440FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral SERIAL_PORT */
#define XPAR_SERIAL_PORT_BASEADDR 0x80001000
#define XPAR_SERIAL_PORT_HIGHADDR 0x8000100F
#define XPAR_SERIAL_PORT_DEVICE_ID 1
#define XPAR_SERIAL_PORT_BAUDRATE 115200
#define XPAR_SERIAL_PORT_USE_PARITY 0
#define XPAR_SERIAL_PORT_ODD_PARITY 1
#define XPAR_SERIAL_PORT_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1

/* Canonical definitions for peripheral SERIAL_PORT */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_SERIAL_PORT_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x80001000
#define XPAR_UARTLITE_1_HIGHADDR 0x8000100F
#define XPAR_UARTLITE_1_BAUDRATE 115200
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 1
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN -1


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 5

/* Definitions for peripheral SPI_1 */
#define XPAR_SPI_1_DEVICE_ID 0
#define XPAR_SPI_1_BASEADDR 0x80003000
#define XPAR_SPI_1_HIGHADDR 0x8000307F
#define XPAR_SPI_1_FIFO_EXIST 1
#define XPAR_SPI_1_SPI_SLAVE_ONLY 0
#define XPAR_SPI_1_NUM_SS_BITS 1
#define XPAR_SPI_1_NUM_TRANSFER_BITS 8


/* Definitions for peripheral SPI_2 */
#define XPAR_SPI_2_DEVICE_ID 1
#define XPAR_SPI_2_BASEADDR 0x80003080
#define XPAR_SPI_2_HIGHADDR 0x800030FF
#define XPAR_SPI_2_FIFO_EXIST 1
#define XPAR_SPI_2_SPI_SLAVE_ONLY 0
#define XPAR_SPI_2_NUM_SS_BITS 1
#define XPAR_SPI_2_NUM_TRANSFER_BITS 8


/* Definitions for peripheral SPI_3 */
#define XPAR_SPI_3_DEVICE_ID 2
#define XPAR_SPI_3_BASEADDR 0x80003100
#define XPAR_SPI_3_HIGHADDR 0x8000317F
#define XPAR_SPI_3_FIFO_EXIST 1
#define XPAR_SPI_3_SPI_SLAVE_ONLY 0
#define XPAR_SPI_3_NUM_SS_BITS 1
#define XPAR_SPI_3_NUM_TRANSFER_BITS 8


/* Definitions for peripheral SPI_4 */
#define XPAR_SPI_4_DEVICE_ID 3
#define XPAR_SPI_4_BASEADDR 0x80003180
#define XPAR_SPI_4_HIGHADDR 0x800031FF
#define XPAR_SPI_4_FIFO_EXIST 1
#define XPAR_SPI_4_SPI_SLAVE_ONLY 0
#define XPAR_SPI_4_NUM_SS_BITS 1
#define XPAR_SPI_4_NUM_TRANSFER_BITS 8


/* Definitions for peripheral SPI_5 */
#define XPAR_SPI_5_DEVICE_ID 4
#define XPAR_SPI_5_BASEADDR 0x80003200
#define XPAR_SPI_5_HIGHADDR 0x8000327F
#define XPAR_SPI_5_FIFO_EXIST 1
#define XPAR_SPI_5_SPI_SLAVE_ONLY 0
#define XPAR_SPI_5_NUM_SS_BITS 1
#define XPAR_SPI_5_NUM_TRANSFER_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral SPI_5 */
#define XPAR_SPI_0_DEVICE_ID XPAR_SPI_5_DEVICE_ID
#define XPAR_SPI_0_BASEADDR 0x80003200
#define XPAR_SPI_0_HIGHADDR 0x8000327F
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral SYSTEM_TIMER */
#define XPAR_SYSTEM_TIMER_DEVICE_ID 0
#define XPAR_SYSTEM_TIMER_BASEADDR 0x83C00000
#define XPAR_SYSTEM_TIMER_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Canonical definitions for peripheral SYSTEM_TIMER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_SYSTEM_TIMER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 62500000
#define XPAR_CPU_IPLB_FREQ_HZ 62500000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 62500000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 62500000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 62500000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 62500000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_0_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_ENDIANNESS 0
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_D_AXI 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_AXI 0
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 1
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 62500000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_ENDIANNESS 0
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 1
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 14
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x88000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x8FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 14
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_HW_VER "8.00.a"

/******************************************************************/

