<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52101117</ID>
            <Severity>Warning</Severity>
            <Dynamic>OSCH</Dynamic>
            <Dynamic>internal_osc</Dynamic>
            <Dynamic>4.00</Dynamic>
            <Dynamic>2.08,2.15,2.22,2.29,2.38,2.46,2.56,2.66,2.77,2.89,3.02,3.17,3.33,3.50,3.69,3.91,4.16,4.29,4.43,4.59,4.75,4.93,5.12,5.32,5.54,5.78,6.05,6.33,6.65,7.00,7.39,7.82,8.31,8.58,8.87,9.17,9.50,9.85,10.23,10.64,11.08,11.57,12.09,12.67,13.30,14.00,14.78,15.65,16.63,17.73,19.00,20.46,22.17,24.18,26.60,29.56,33.25,38.00,44.33,53.20,66.50,88.67,133.00</Dynamic>
            <Dynamic>3.33</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>internal_osc_SEDSTDBY</Dynamic>
            <Navigation>internal_osc_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:237:20:237:28|Rounding real from 1333333.200000 to 1333333 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>237</Navigation>
            <Navigation>20</Navigation>
            <Navigation>237</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 1333333.200000 to 1333333 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:241:20:241:28|Rounding real from 1999999.800000 to 2000000 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>241</Navigation>
            <Navigation>20</Navigation>
            <Navigation>241</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 1999999.800000 to 2000000 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:245:20:245:28|Rounding real from 2666666.400000 to 2666666 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>245</Navigation>
            <Navigation>20</Navigation>
            <Navigation>245</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 2666666.400000 to 2666666 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:283:20:283:28|Rounding real from 1333333.200000 to 1333333 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>283</Navigation>
            <Navigation>20</Navigation>
            <Navigation>283</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 1333333.200000 to 1333333 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:287:20:287:28|Rounding real from 1999999.800000 to 2000000 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>287</Navigation>
            <Navigation>20</Navigation>
            <Navigation>287</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 1999999.800000 to 2000000 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:291:20:291:28|Rounding real from 2666666.400000 to 2666666 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>291</Navigation>
            <Navigation>20</Navigation>
            <Navigation>291</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Rounding real from 2666666.400000 to 2666666 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:105:5:105:11|Object r_led_g is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>105</Navigation>
            <Navigation>5</Navigation>
            <Navigation>105</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Object r_led_g is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:106:5:106:11|Object r_led_b is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>106</Navigation>
            <Navigation>5</Navigation>
            <Navigation>106</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Object r_led_b is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL207 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:392:1:392:6|All reachable assignments to r_curr_ena assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL207</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>392</Navigation>
            <Navigation>1</Navigation>
            <Navigation>392</Navigation>
            <Navigation>6</Navigation>
            <Navigation>All reachable assignments to r_curr_ena assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:392:1:392:6|Sharing sequential element r_cat_bot and merging r_cat_top. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>392</Navigation>
            <Navigation>1</Navigation>
            <Navigation>392</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Sharing sequential element r_cat_bot and merging r_cat_top. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:392:1:392:6|Sharing sequential element r_ano_bot and merging r_ano_top. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>392</Navigation>
            <Navigation>1</Navigation>
            <Navigation>392</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Sharing sequential element r_ano_bot and merging r_ano_top. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Feedback mux created for signal r_init_ok. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Feedback mux created for signal r_init_ok. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL251 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|All reachable assignments to r_init_ok assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>All reachable assignments to r_init_ok assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:211:1:211:6|Optimizing register bit r_idle_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>1</Navigation>
            <Navigation>211</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_idle_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:211:1:211:6|Optimizing register bit r_idle_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>1</Navigation>
            <Navigation>211</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_idle_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:257:1:257:6|Optimizing register bit r_duty_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>257</Navigation>
            <Navigation>1</Navigation>
            <Navigation>257</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_duty_val[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:257:1:257:6|Optimizing register bit r_duty_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>257</Navigation>
            <Navigation>1</Navigation>
            <Navigation>257</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_duty_val[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:211:1:211:6|Pruning register bits 23 to 22 of r_idle_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>1</Navigation>
            <Navigation>211</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 23 to 22 of r_idle_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:257:1:257:6|Pruning register bits 23 to 22 of r_duty_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>257</Navigation>
            <Navigation>1</Navigation>
            <Navigation>257</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 23 to 22 of r_duty_val[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Optimizing register bit r_duty[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_duty[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Optimizing register bit r_duty[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_duty[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Optimizing register bit r_idle[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_idle[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Optimizing register bit r_idle[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Optimizing register bit r_idle[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Pruning register bits 23 to 22 of r_idle[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 23 to 22 of r_idle[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Pruning register bits 23 to 22 of r_duty[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 23 to 22 of r_duty[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:257:1:257:6|Pruning register bits 4 to 2 of r_duty_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>257</Navigation>
            <Navigation>1</Navigation>
            <Navigation>257</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 4 to 2 of r_duty_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:211:1:211:6|Pruning register bits 4 to 2 of r_idle_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>1</Navigation>
            <Navigation>211</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 4 to 2 of r_idle_val[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Pruning register bits 4 to 2 of r_duty[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 4 to 2 of r_duty[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:304:1:304:6|Pruning register bits 4 to 2 of r_idle[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>304</Navigation>
            <Navigation>1</Navigation>
            <Navigation>304</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning register bits 4 to 2 of r_idle[21:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:3:0:3:0|Source for clock ck_sw1_a not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_sw1_a not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:4:0:4:0|Source for clock ck_sw2_a not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>4</Navigation>
            <Navigation>0</Navigation>
            <Navigation>4</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_sw2_a not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:6:0:6:0|Source for clock ck_cg_fsm not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_cg_fsm not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:12:0:12:0|Source for clock ck_div4 not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>12</Navigation>
            <Navigation>0</Navigation>
            <Navigation>12</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_div4 not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:18:0:18:0|Source for clock ck_div64 not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>18</Navigation>
            <Navigation>0</Navigation>
            <Navigation>18</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_div64 not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:24:0:24:0|Source for clock ck_div64x64 not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_div64x64 not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:30:0:30:0|Source for clock ck_db not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>30</Navigation>
            <Navigation>0</Navigation>
            <Navigation>30</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_db not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:36:0:36:0|Source for clock ck_div64x4 not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>36</Navigation>
            <Navigation>0</Navigation>
            <Navigation>36</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_div64x4 not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT548 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:42:0:42:0|Source for clock ck_slow not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock ck_slow not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\work\impl1\common_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v&quot;:411:1:411:6|Removing sequential instance r_led_r because it is equivalent to instance r_state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\eidos\github\current_wav_ctrl_fpga\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>411</Navigation>
            <Navigation>1</Navigation>
            <Navigation>411</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance r_led_r because it is equivalent to instance r_state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:51:0:51:0|Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:52:0:52:0|Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>52</Navigation>
            <Navigation>0</Navigation>
            <Navigation>52</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:53:0:53:0|Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>53</Navigation>
            <Navigation>0</Navigation>
            <Navigation>53</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks rootClk] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:54:0:54:0|Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>54</Navigation>
            <Navigation>0</Navigation>
            <Navigation>54</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks rootClk]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:55:0:55:0|Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>55</Navigation>
            <Navigation>0</Navigation>
            <Navigation>55</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_sw1_a] to [get_clocks ck_sw2_a]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:56:0:56:0|Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>56</Navigation>
            <Navigation>0</Navigation>
            <Navigation>56</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_sw2_a] to [get_clocks ck_sw1_a]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:57:0:57:0|Timing constraint (from [get_clocks ck_div4] to [get_clocks ck_cg_fsm]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>57</Navigation>
            <Navigation>0</Navigation>
            <Navigation>57</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_div4] to [get_clocks ck_cg_fsm]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc&quot;:58:0:58:0|Timing constraint (from [get_clocks ck_cg_fsm] to [get_clocks ck_div4]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/eidos/github/current_wav_ctrl_fpga/db/sdc/common.sdc</Navigation>
            <Navigation>58</Navigation>
            <Navigation>0</Navigation>
            <Navigation>58</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_clocks ck_cg_fsm] to [get_clocks ck_div4]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
    </Task>
</BaliMessageLog>