
Nucleo-F746ZG-Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000174  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800033c  08000344  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000340  08000340  00010340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20010000  20010000  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcmram      00000000  20000000  20000000  00010344  2**0
                  CONTENTS
  7 .sram2        00000000  2004c000  2004c000  00010344  2**0
                  CONTENTS
  8 .bss          0000001c  20010000  20010000  00020000  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  2001001c  2001001c  00020000  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00010344  2**0
                  CONTENTS, READONLY
 11 .debug_info   000008b0  00000000  00000000  00010374  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000001de  00000000  00000000  00010c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000070  00000000  00000000  00010e08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000048  00000000  00000000  00010e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000003e6  00000000  00000000  00010ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00000462  00000000  00000000  000112a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00011708  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000000b0  00000000  00000000  00011784  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  00011834  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20010000 	.word	0x20010000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000324 	.word	0x08000324

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20010004 	.word	0x20010004
 8000204:	08000324 	.word	0x08000324

08000208 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
  int i = 0;
 800020e:	2300      	movs	r3, #0
 8000210:	607b      	str	r3, [r7, #4]
  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
  {
	i++;
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	3301      	adds	r3, #1
 8000216:	607b      	str	r3, [r7, #4]
 8000218:	e7fb      	b.n	8000212 <main+0xa>
	...

0800021c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800021c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000254 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000220:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000222:	e003      	b.n	800022c <LoopCopyDataInit>

08000224 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000226:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000228:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800022a:	3104      	adds	r1, #4

0800022c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800022c:	480b      	ldr	r0, [pc, #44]	; (800025c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800022e:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000230:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000232:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000234:	d3f6      	bcc.n	8000224 <CopyDataInit>
  ldr  r2, =_sbss
 8000236:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000238:	e002      	b.n	8000240 <LoopFillZerobss>

0800023a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800023a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800023c:	f842 3b04 	str.w	r3, [r2], #4

08000240 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000242:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000244:	d3f9      	bcc.n	800023a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000246:	f000 f813 	bl	8000270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800024a:	f000 f847 	bl	80002dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800024e:	f7ff ffdb 	bl	8000208 <main>
  bx  lr    
 8000252:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000254:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8000258:	08000344 	.word	0x08000344
  ldr  r0, =_sdata
 800025c:	20010000 	.word	0x20010000
  ldr  r3, =_edata
 8000260:	20010000 	.word	0x20010000
  ldr  r2, =_sbss
 8000264:	20010000 	.word	0x20010000
  ldr  r3, = _ebss
 8000268:	2001001c 	.word	0x2001001c

0800026c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800026c:	e7fe      	b.n	800026c <ADC_IRQHandler>
	...

08000270 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000274:	4a15      	ldr	r2, [pc, #84]	; (80002cc <SystemInit+0x5c>)
 8000276:	4b15      	ldr	r3, [pc, #84]	; (80002cc <SystemInit+0x5c>)
 8000278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800027c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000284:	4a12      	ldr	r2, [pc, #72]	; (80002d0 <SystemInit+0x60>)
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <SystemInit+0x60>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000290:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <SystemInit+0x60>)
 8000292:	2200      	movs	r2, #0
 8000294:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000296:	490e      	ldr	r1, [pc, #56]	; (80002d0 <SystemInit+0x60>)
 8000298:	4b0d      	ldr	r3, [pc, #52]	; (80002d0 <SystemInit+0x60>)
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	4b0d      	ldr	r3, [pc, #52]	; (80002d4 <SystemInit+0x64>)
 800029e:	4013      	ands	r3, r2
 80002a0:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <SystemInit+0x60>)
 80002a4:	4a0c      	ldr	r2, [pc, #48]	; (80002d8 <SystemInit+0x68>)
 80002a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002a8:	4a09      	ldr	r2, [pc, #36]	; (80002d0 <SystemInit+0x60>)
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <SystemInit+0x60>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <SystemInit+0x60>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80002ba:	4b04      	ldr	r3, [pc, #16]	; (80002cc <SystemInit+0x5c>)
 80002bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80002c0:	609a      	str	r2, [r3, #8]
#endif
}
 80002c2:	bf00      	nop
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	e000ed00 	.word	0xe000ed00
 80002d0:	40023800 	.word	0x40023800
 80002d4:	fef6ffff 	.word	0xfef6ffff
 80002d8:	24003010 	.word	0x24003010

080002dc <__libc_init_array>:
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	4e0d      	ldr	r6, [pc, #52]	; (8000314 <__libc_init_array+0x38>)
 80002e0:	4c0d      	ldr	r4, [pc, #52]	; (8000318 <__libc_init_array+0x3c>)
 80002e2:	1ba4      	subs	r4, r4, r6
 80002e4:	10a4      	asrs	r4, r4, #2
 80002e6:	2500      	movs	r5, #0
 80002e8:	42a5      	cmp	r5, r4
 80002ea:	d109      	bne.n	8000300 <__libc_init_array+0x24>
 80002ec:	4e0b      	ldr	r6, [pc, #44]	; (800031c <__libc_init_array+0x40>)
 80002ee:	4c0c      	ldr	r4, [pc, #48]	; (8000320 <__libc_init_array+0x44>)
 80002f0:	f000 f818 	bl	8000324 <_init>
 80002f4:	1ba4      	subs	r4, r4, r6
 80002f6:	10a4      	asrs	r4, r4, #2
 80002f8:	2500      	movs	r5, #0
 80002fa:	42a5      	cmp	r5, r4
 80002fc:	d105      	bne.n	800030a <__libc_init_array+0x2e>
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000304:	4798      	blx	r3
 8000306:	3501      	adds	r5, #1
 8000308:	e7ee      	b.n	80002e8 <__libc_init_array+0xc>
 800030a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800030e:	4798      	blx	r3
 8000310:	3501      	adds	r5, #1
 8000312:	e7f2      	b.n	80002fa <__libc_init_array+0x1e>
 8000314:	0800033c 	.word	0x0800033c
 8000318:	0800033c 	.word	0x0800033c
 800031c:	0800033c 	.word	0x0800033c
 8000320:	08000340 	.word	0x08000340

08000324 <_init>:
 8000324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000326:	bf00      	nop
 8000328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032a:	bc08      	pop	{r3}
 800032c:	469e      	mov	lr, r3
 800032e:	4770      	bx	lr

08000330 <_fini>:
 8000330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000332:	bf00      	nop
 8000334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000336:	bc08      	pop	{r3}
 8000338:	469e      	mov	lr, r3
 800033a:	4770      	bx	lr
