{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607034928578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607034928578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 04:05:28 2020 " "Processing started: Fri Dec 04 04:05:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607034928578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034928578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034928578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607034928816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607034928816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structure " "Found design unit 1: ALU-structure" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_XOR.vhd " "Can't analyze file -- file MY_XOR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034936387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-struct " "Found design unit 1: XOR2-struct" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936388 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-plan " "Found design unit 1: XOR1-plan" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936389 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_cal-struct " "Found design unit 1: gp_cal-struct" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936390 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_cal " "Found entity 1: gp_cal" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GP_arr.vhd " "Can't analyze file -- file GP_arr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034936392 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OR2.vhd " "Can't analyze file -- file OR2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034936393 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AND2.vhd " "Can't analyze file -- file AND2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034936394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_op-struct " "Found design unit 1: node_op-struct" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936395 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_op " "Found entity 1: node_op" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-calc " "Found design unit 1: subtractor-calc" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936396 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twos_complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twos_complement-calc " "Found design unit 1: twos_complement-calc" {  } { { "twos_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/twos_complement.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936397 ""} { "Info" "ISGN_ENTITY_NAME" "1 twos_complement " "Found entity 1: twos_complement" {  } { { "twos_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/twos_complement.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-struct " "Found design unit 1: AND_2-struct" {  } { { "AND_2.vhd" "" { Text "S:/VHDL Projects/Project_A/AND_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936399 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "S:/VHDL Projects/Project_A/AND_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-struct " "Found design unit 1: OR_2-struct" {  } { { "OR_2.vhd" "" { Text "S:/VHDL Projects/Project_A/OR_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936399 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "S:/VHDL Projects/Project_A/OR_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND1-plan " "Found design unit 1: NAND1-plan" {  } { { "NAND1.vhd" "" { Text "S:/VHDL Projects/Project_A/NAND1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936400 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND1 " "Found entity 1: NAND1" {  } { { "NAND1.vhd" "" { Text "S:/VHDL Projects/Project_A/NAND1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034936400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607034936426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A ALU.vhd(7) " "VHDL Signal Declaration warning at ALU.vhd(7): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607034936426 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z ALU.vhd(8) " "VHDL Signal Declaration warning at ALU.vhd(8): used implicit default value for signal \"Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607034936426 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 ALU.vhd(41) " "Verilog HDL or VHDL warning at ALU.vhd(41): object \"temp1\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034936427 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ALU.vhd(41) " "Verilog HDL or VHDL warning at ALU.vhd(41): object \"temp2\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034936427 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 ALU.vhd(41) " "Verilog HDL or VHDL warning at ALU.vhd(41): object \"temp3\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034936427 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp4 ALU.vhd(41) " "Verilog HDL or VHDL warning at ALU.vhd(41): object \"temp4\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607034936427 "|ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "ks_adder.vhd 2 1 " "Using design file ks_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KS_ADDER-calc " "Found design unit 1: KS_ADDER-calc" {  } { { "ks_adder.vhd" "" { Text "S:/VHDL Projects/Project_A/ks_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936443 ""} { "Info" "ISGN_ENTITY_NAME" "1 KS_ADDER " "Found entity 1: KS_ADDER" {  } { { "ks_adder.vhd" "" { Text "S:/VHDL Projects/Project_A/ks_adder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034936443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607034936443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS_ADDER KS_ADDER:F1 " "Elaborating entity \"KS_ADDER\" for hierarchy \"KS_ADDER:F1\"" {  } { { "ALU.vhd" "F1" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp_cal KS_ADDER:F1\|gp_cal:\\pre_processing:0:pre " "Elaborating entity \"gp_cal\" for hierarchy \"KS_ADDER:F1\|gp_cal:\\pre_processing:0:pre\"" {  } { { "ks_adder.vhd" "\\pre_processing:0:pre" { Text "S:/VHDL Projects/Project_A/ks_adder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node_op KS_ADDER:F1\|node_op:\\stage1:0:U1 " "Elaborating entity \"node_op\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\"" {  } { { "ks_adder.vhd" "\\stage1:0:U1" { Text "S:/VHDL Projects/Project_A/ks_adder.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 KS_ADDER:F1\|node_op:\\stage1:0:U1\|AND_2:U0 " "Elaborating entity \"AND_2\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\|AND_2:U0\"" {  } { { "node_op.vhd" "U0" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 KS_ADDER:F1\|node_op:\\stage1:0:U1\|OR_2:U1 " "Elaborating entity \"OR_2\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\|OR_2:U1\"" {  } { { "node_op.vhd" "U1" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:F2 " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:F2\"" {  } { { "ALU.vhd" "F2" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twos_complement subtractor:F2\|twos_complement:F1 " "Elaborating entity \"twos_complement\" for hierarchy \"subtractor:F2\|twos_complement:F1\"" {  } { { "subtractor.vhd" "F1" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR1 XOR1:F3 " "Elaborating entity \"XOR1\" for hierarchy \"XOR1:F3\"" {  } { { "ALU.vhd" "F3" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR2 XOR1:F3\|XOR2:\\process1:0:U0 " "Elaborating entity \"XOR2\" for hierarchy \"XOR1:F3\|XOR2:\\process1:0:U0\"" {  } { { "XOR1.vhd" "\\process1:0:U0" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND1 NAND1:F4 " "Elaborating entity \"NAND1\" for hierarchy \"NAND1:F4\"" {  } { { "ALU.vhd" "F4" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607034936532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[15\] GND " "Pin \"A\[15\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[14\] GND " "Pin \"A\[14\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] GND " "Pin \"A\[13\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] GND " "Pin \"A\[12\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] GND " "Pin \"A\[10\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] GND " "Pin \"A\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] GND " "Pin \"A\[5\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] GND " "Pin \"A\[4\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] GND " "Pin \"A\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] GND " "Pin \"A\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607034937261 "|ALU|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607034937261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[15\] " "No output dependent on input pin \"D0\[15\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[14\] " "No output dependent on input pin \"D0\[14\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[13\] " "No output dependent on input pin \"D0\[13\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[12\] " "No output dependent on input pin \"D0\[12\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[11\] " "No output dependent on input pin \"D0\[11\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0\[10\] " "No output dependent on input pin \"D0\[10\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[15\] " "No output dependent on input pin \"D1\[15\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[14\] " "No output dependent on input pin \"D1\[14\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[13\] " "No output dependent on input pin \"D1\[13\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[12\] " "No output dependent on input pin \"D1\[12\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[11\] " "No output dependent on input pin \"D1\[11\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1\[10\] " "No output dependent on input pin \"D1\[10\]\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|D1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "No output dependent on input pin \"S0\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|S0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S1 " "No output dependent on input pin \"S1\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607034937316 "|ALU|S1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607034937316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607034937317 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607034937317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607034937317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607034937317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607034937373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 04:05:37 2020 " "Processing ended: Fri Dec 04 04:05:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607034937373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607034937373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607034937373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034937373 ""}
