-- VHDL for IBM SMS ALD page 11.10.07.1
-- Title: ADDRESS REG CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/9/2020 10:46:38 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		MS_LOGIC_GATE_H:	 in STD_LOGIC;
		MS_LOGIC_GATE_A_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_K:	 in STD_LOGIC;
		MS_LOGIC_GATE_J:	 in STD_LOGIC;
		MS_LOGIC_GATE_R:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_A_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_INDEX_GATE:	 out STD_LOGIC;
		PS_INSN_RO_GATE:	 out STD_LOGIC);
end ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC;

architecture behavioral of ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC is 

	signal OUT_2A_D: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_2B_B: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_4D_R: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2E_E: STD_LOGIC;
	signal OUT_1E_R: STD_LOGIC;
	signal OUT_4G_B: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_2A: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
begin
	OUT_2A_D <= NOT PS_X_CYCLE;
	OUT_1A_B <= NOT OUT_DOT_2A;
	OUT_4B_D <= NOT MS_LOGIC_GATE_H;
	OUT_2B_B <= NOT OUT_DOT_4B;
	OUT_4C_F <= NOT MS_LOGIC_GATE_J;
	OUT_4D_R <= NOT MS_LOGIC_GATE_K;
	OUT_4E_C <= NOT(MS_LOGIC_GATE_A_1 AND MS_LOGIC_GATE_K AND MS_LOGIC_GATE_R );
	OUT_2E_E <= NOT(OUT_DOT_4E AND PS_I_CYCLE AND PS_A_CH_NOT_WM_BIT );
	OUT_1E_R <= NOT OUT_2E_E;
	OUT_4G_B <= NOT MS_LOGIC_GATE_J;
	OUT_DOT_4B <= OUT_4B_D OR OUT_4C_F OR OUT_4D_R;
	OUT_DOT_2A <= OUT_2A_D OR OUT_2B_B;
	OUT_DOT_4E <= OUT_4E_C OR OUT_4G_B;

	PS_INDEX_GATE <= OUT_1A_B;
	PS_INSN_RO_GATE <= OUT_1E_R;


end;
