

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 19:10:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |       33|       33|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    230|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      16|      2|    0|
|Multiplexer      |        -|    -|       -|    372|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      65|    604|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                    |        0|  16|   2|    0|    16|    8|     1|          128|
    +-------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_804_p2   |         +|   0|  0|  13|           5|           5|
    |add_ln117_fu_814_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln246_fu_448_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln247_fu_458_p2   |         +|   0|  0|  13|           5|           2|
    |add_ln248_fu_493_p2   |         +|   0|  0|  13|           5|           2|
    |add_ln249_fu_503_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln250_fu_538_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln251_fu_548_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln252_fu_583_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln253_fu_593_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln255_fu_628_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln256_fu_638_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln257_fu_669_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln258_fu_683_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln259_fu_714_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln260_fu_728_p2   |         +|   0|  0|  13|           5|           4|
    |add_ln261_fu_759_p2   |         +|   0|  0|  13|           5|           4|
    |icmp_ln116_fu_819_p2  |      icmp|   0|  0|   9|           4|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 230|          88|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  65|         13|    1|         13|
    |idx_fu_94    |   9|          2|    4|          8|
    |lk_address0  |  53|         10|    5|         50|
    |lk_address1  |  48|          9|    5|         45|
    |t_address0   |  53|         10|    4|         40|
    |t_address1   |  48|          9|    4|         36|
    |t_d0         |  48|          9|    8|         72|
    |t_d1         |  48|          9|    8|         72|
    +-------------+----+-----------+-----+-----------+
    |Total        | 372|         71|   39|        336|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  12|   0|   12|          0|
    |idx_fu_94            |   4|   0|    4|          0|
    |tmp_166_reg_936      |   1|   0|    1|          0|
    |tmp_s_reg_876        |   7|   0|    7|          0|
    |trunc_ln246_reg_861  |   1|   0|    1|          0|
    |trunc_ln248_reg_881  |   1|   0|    1|          0|
    |trunc_ln250_reg_896  |   1|   0|    1|          0|
    |trunc_ln252_reg_911  |   1|   0|    1|          0|
    |trunc_ln257_reg_946  |   7|   0|    7|          0|
    |trunc_ln259_reg_961  |   7|   0|    7|          0|
    |trunc_ln261_reg_976  |   7|   0|    7|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  49|   0|   49|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|lk_address0  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                  lk|         array|
|lk_we0       |  out|    1|   ap_memory|                  lk|         array|
|lk_d0        |  out|    8|   ap_memory|                  lk|         array|
|lk_q0        |   in|    8|   ap_memory|                  lk|         array|
|lk_address1  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce1       |  out|    1|   ap_memory|                  lk|         array|
|lk_q1        |   in|    8|   ap_memory|                  lk|         array|
|lk_offset    |   in|    5|     ap_none|           lk_offset|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

