Verilator Tree Dump (format 0x3900) from <e551> to <e575>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7200 <e227> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff9d0 <e366> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff8d0 <e431> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7200]
    1:2:2:1: VARSCOPE 0xaaaaab5ffa90 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffb70 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffc50 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffd30 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab5f2590 <e436> {c2al}  combo => SENTREE 0xaaaaab5f4d40 <e434> {c2al}
    1:2:2:2:1: SENTREE 0xaaaaab5f4d40 <e434> {c2al}
    1:2:2:2:1:1: SENITEM 0xaaaaab5f4c80 <e433> {c2al} [COMBO]
    1:2:2:2: ACTIVE 0xaaaaab5f4f80 <e445> {c7af}  sequent => SENTREE 0xaaaaab5f4e00 <e116> {c7am}
    1:2:2:2:1: SENTREE 0xaaaaab5f4e00 <e116> {c7am}
    1:2:2:2:1:1: SENITEM 0xaaaaab5f4ec0 <e73> {c7ao} [POS]
    1:2:2:2:1:1:1: VARREF 0xaaaaab5f93d0 <e190> {c7aw} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa90 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0xaaaaab601090 <e451> {c7af}
    1:2:2:2:2:2: ASSIGN 0xaaaaab6013f0 <e272> {c10ap} @dt=0xaaaaab5ecb20@(G/w4)
    1:2:2:2:2:2:1: COND 0xaaaaab6014b0 <e263> {c10ar} @dt=0xaaaaab5ecb20@(G/w4)
    1:2:2:2:2:2:1:1: VARREF 0xaaaaab601570 <e259> {c9an} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb70 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0xaaaaab601690 <e260> {c10ar} @dt=0xaaaaab5ecb20@(G/w4)  4'h0
    1:2:2:2:2:2:1:3: SHIFTL 0xaaaaab6017d0 <e261> {c12at} @dt=0xaaaaab5ecb20@(G/w4)
    1:2:2:2:2:2:1:3:1: VARREF 0xaaaaab601890 <e212> {c12ar} @dt=0xaaaaab5ecb20@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab5ffd30 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:2: CONST 0xaaaaab6019b0 <e221> {c12aw} @dt=0xaaaaab5f2750@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: VARREF 0xaaaaab601af0 <e210> {c10an} @dt=0xaaaaab5ecb20@(G/w4)  Q [LV] => VARSCOPE 0xaaaaab5ffd30 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab5f9940 <e453> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab5f9c90 <e456> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9ad0 <e455> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab5f9ad0 <e455> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab5f9fe0 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab5f9ec0 <e458> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa90 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa330 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fa210 <e464> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb70 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa680 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D
    1:2:2:2:3:1: VARREF 0xaaaaab5fa560 <e471> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab5ffc50 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa9d0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab5fa8b0 <e478> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab5ffd30 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fad20 <e488> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_PosEdge_4Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab60bea0 <e513> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa90 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fb070 <e495> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_PosEdge_4Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab60c0d0 <e518> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb70 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609a40 <e502> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  LogicLeftShiftRegister_PosEdge_4Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab60c1f0 <e523> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab5ffc50 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609d90 <e509> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  LogicLeftShiftRegister_PosEdge_4Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab60c310 <e528> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab5ffd30 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e432> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
