{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 00:54:46 2022 " "Info: Processing started: Mon Jan 03 00:54:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register IR:inst\|ir\[4\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 28.6 MHz 34.968 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.6 MHz between source register \"IR:inst\|ir\[4\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 34.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.211 ns + Longest register memory " "Info: + Longest register to memory delay is 17.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[4\] 1 REG LCFF_X21_Y9_N27 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 17; REG Node = 'IR:inst\|ir\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[4] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.494 ns) 1.610 ns InstructionDecoder:inst10\|Decoder1~1 2 COMB LCCOMB_X21_Y9_N18 5 " "Info: 2: + IC(1.116 ns) + CELL(0.494 ns) = 1.610 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 5; COMB Node = 'InstructionDecoder:inst10\|Decoder1~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.623 ns) 2.947 ns con_signal:inst12\|always0~25 3 COMB LCCOMB_X21_Y9_N0 7 " "Info: 3: + IC(0.714 ns) + CELL(0.623 ns) = 2.947 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 7; COMB Node = 'con_signal:inst12\|always0~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.624 ns) 3.970 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB LCCOMB_X21_Y9_N24 16 " "Info: 4: + IC(0.399 ns) + CELL(0.624 ns) = 3.970 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.206 ns) 5.322 ns reg_group:inst4\|s\[1\]~36 5 COMB LCCOMB_X22_Y6_N28 1 " "Info: 5: + IC(1.146 ns) + CELL(0.206 ns) = 5.322 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[1\]~36'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.206 ns) 6.629 ns reg_group:inst4\|s\[1\]~37 6 COMB LCCOMB_X22_Y7_N18 7 " "Info: 6: + IC(1.101 ns) + CELL(0.206 ns) = 6.629 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[1\]~37'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.596 ns) 8.322 ns ALU:inst5\|Add1~3 7 COMB LCCOMB_X21_Y6_N8 2 " "Info: 7: + IC(1.097 ns) + CELL(0.596 ns) = 8.322 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.408 ns ALU:inst5\|Add1~5 8 COMB LCCOMB_X21_Y6_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.408 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~3 ALU:inst5|Add1~5 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.494 ns ALU:inst5\|Add1~7 9 COMB LCCOMB_X21_Y6_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 8.494 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~5 ALU:inst5|Add1~7 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.684 ns ALU:inst5\|Add1~9 10 COMB LCCOMB_X21_Y6_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 8.684 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst5|Add1~7 ALU:inst5|Add1~9 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.190 ns ALU:inst5\|Add1~10 11 COMB LCCOMB_X21_Y6_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 9.190 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~10'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~9 ALU:inst5|Add1~10 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.206 ns) 10.508 ns ALU:inst5\|Mux2~3 12 COMB LCCOMB_X22_Y8_N30 1 " "Info: 12: + IC(1.112 ns) + CELL(0.206 ns) = 10.508 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'ALU:inst5\|Mux2~3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ALU:inst5|Add1~10 ALU:inst5|Mux2~3 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 11.079 ns ALU:inst5\|Mux2~4 13 COMB LCCOMB_X22_Y8_N16 1 " "Info: 13: + IC(0.365 ns) + CELL(0.206 ns) = 11.079 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'ALU:inst5\|Mux2~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU:inst5|Mux2~3 ALU:inst5|Mux2~4 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 11.823 ns ALU:inst5\|Mux2~6 14 COMB LCCOMB_X22_Y8_N2 1 " "Info: 14: + IC(0.374 ns) + CELL(0.370 ns) = 11.823 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'ALU:inst5\|Mux2~6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU:inst5|Mux2~4 ALU:inst5|Mux2~6 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 12.401 ns ALU:inst5\|t\[5\]~52 15 COMB LCCOMB_X22_Y8_N28 3 " "Info: 15: + IC(0.372 ns) + CELL(0.206 ns) = 12.401 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 3; COMB Node = 'ALU:inst5\|t\[5\]~52'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:inst5|Mux2~6 ALU:inst5|t[5]~52 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.370 ns) 13.880 ns shift:inst6\|w\[6\]~20 16 COMB LCCOMB_X22_Y10_N2 2 " "Info: 16: + IC(1.109 ns) + CELL(0.370 ns) = 13.880 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'shift:inst6\|w\[6\]~20'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { ALU:inst5|t[5]~52 shift:inst6|w[6]~20 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 15.367 ns inst8\[6\]~30 17 COMB LCCOMB_X21_Y9_N30 6 " "Info: 17: + IC(1.117 ns) + CELL(0.370 ns) = 15.367 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 6; COMB Node = 'inst8\[6\]~30'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { shift:inst6|w[6]~20 inst8[6]~30 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.128 ns) 17.211 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 18 MEM M4K_X23_Y6 1 " "Info: 18: + IC(1.716 ns) + CELL(0.128 ns) = 17.211 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.473 ns ( 31.80 % ) " "Info: Total cell delay = 5.473 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.738 ns ( 68.20 % ) " "Info: Total interconnect delay = 11.738 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.211 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~10 ALU:inst5|Mux2~3 ALU:inst5|Mux2~4 ALU:inst5|Mux2~6 ALU:inst5|t[5]~52 shift:inst6|w[6]~20 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.211 ns" { IR:inst|ir[4] {} InstructionDecoder:inst10|Decoder1~1 {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[1]~36 {} reg_group:inst4|s[1]~37 {} ALU:inst5|Add1~3 {} ALU:inst5|Add1~5 {} ALU:inst5|Add1~7 {} ALU:inst5|Add1~9 {} ALU:inst5|Add1~10 {} ALU:inst5|Mux2~3 {} ALU:inst5|Mux2~4 {} ALU:inst5|Mux2~6 {} ALU:inst5|t[5]~52 {} shift:inst6|w[6]~20 {} inst8[6]~30 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.116ns 0.714ns 0.399ns 1.146ns 1.101ns 1.097ns 0.000ns 0.000ns 0.000ns 0.000ns 1.112ns 0.365ns 0.374ns 0.372ns 1.109ns 1.117ns 1.716ns } { 0.000ns 0.494ns 0.623ns 0.624ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.206ns 0.370ns 0.206ns 0.370ns 0.370ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.077 ns - Smallest " "Info: - Smallest clock skew is 0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.831 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.754 ns IR:inst\|ir\[4\] 3 REG LCFF_X21_Y9_N27 17 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 17; REG Node = 'IR:inst\|ir\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.12 % ) " "Info: Total cell delay = 1.766 ns ( 64.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.88 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.211 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~10 ALU:inst5|Mux2~3 ALU:inst5|Mux2~4 ALU:inst5|Mux2~6 ALU:inst5|t[5]~52 shift:inst6|w[6]~20 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.211 ns" { IR:inst|ir[4] {} InstructionDecoder:inst10|Decoder1~1 {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[1]~36 {} reg_group:inst4|s[1]~37 {} ALU:inst5|Add1~3 {} ALU:inst5|Add1~5 {} ALU:inst5|Add1~7 {} ALU:inst5|Add1~9 {} ALU:inst5|Add1~10 {} ALU:inst5|Mux2~3 {} ALU:inst5|Mux2~4 {} ALU:inst5|Mux2~6 {} ALU:inst5|t[5]~52 {} shift:inst6|w[6]~20 {} inst8[6]~30 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 1.116ns 0.714ns 0.399ns 1.146ns 1.101ns 1.097ns 0.000ns 0.000ns 0.000ns 0.000ns 1.112ns 0.365ns 0.374ns 0.372ns 1.109ns 1.117ns 1.716ns } { 0.000ns 0.494ns 0.623ns 0.624ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.206ns 0.206ns 0.370ns 0.206ns 0.370ns 0.370ns 0.128ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "IR:inst\|ir\[0\] data_in\[0\] clk 10.201 ns register " "Info: tsu for register \"IR:inst\|ir\[0\]\" (data pin = \"data_in\[0\]\", clock pin = \"clk\") is 10.201 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.994 ns + Longest pin register " "Info: + Longest pin to register delay is 12.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[0\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'data_in\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.019 ns) + CELL(0.366 ns) 8.329 ns inst8\[0\]~24 2 COMB LCCOMB_X22_Y10_N26 1 " "Info: 2: + IC(7.019 ns) + CELL(0.366 ns) = 8.329 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'inst8\[0\]~24'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.385 ns" { data_in[0] inst8[0]~24 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.624 ns) 10.446 ns inst8\[0\]~25 3 COMB LCCOMB_X24_Y6_N0 3 " "Info: 3: + IC(1.493 ns) + CELL(0.624 ns) = 10.446 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 3; COMB Node = 'inst8\[0\]~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { inst8[0]~24 inst8[0]~25 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 11.023 ns inst8\[0\]~32 4 COMB LCCOMB_X24_Y6_N18 6 " "Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 11.023 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 6; COMB Node = 'inst8\[0\]~32'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst8[0]~25 inst8[0]~32 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.460 ns) 12.994 ns IR:inst\|ir\[0\] 5 REG LCFF_X20_Y9_N27 9 " "Info: 5: + IC(1.511 ns) + CELL(0.460 ns) = 12.994 ns; Loc. = LCFF_X20_Y9_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 20.01 % ) " "Info: Total cell delay = 2.600 ns ( 20.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.394 ns ( 79.99 % ) " "Info: Total interconnect delay = 10.394 ns ( 79.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.994 ns" { data_in[0] inst8[0]~24 inst8[0]~25 inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.994 ns" { data_in[0] {} data_in[0]~combout {} inst8[0]~24 {} inst8[0]~25 {} inst8[0]~32 {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 7.019ns 1.493ns 0.371ns 1.511ns } { 0.000ns 0.944ns 0.366ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.753 ns IR:inst\|ir\[0\] 3 REG LCFF_X20_Y9_N27 9 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.753 ns; Loc. = LCFF_X20_Y9_N27; Fanout = 9; REG Node = 'IR:inst\|ir\[0\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.15 % ) " "Info: Total cell delay = 1.766 ns ( 64.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.85 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.994 ns" { data_in[0] inst8[0]~24 inst8[0]~25 inst8[0]~32 IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.994 ns" { data_in[0] {} data_in[0]~combout {} inst8[0]~24 {} inst8[0]~25 {} inst8[0]~32 {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 7.019ns 1.493ns 0.371ns 1.511ns } { 0.000ns 0.944ns 0.366ns 0.624ns 0.206ns 0.460ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { clk clk~clkctrl IR:inst|ir[0] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[3\] IR:inst\|ir\[4\] 23.614 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out\[3\]\" through register \"IR:inst\|ir\[4\]\" is 23.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.754 ns IR:inst\|ir\[4\] 3 REG LCFF_X21_Y9_N27 17 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 17; REG Node = 'IR:inst\|ir\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.12 % ) " "Info: Total cell delay = 1.766 ns ( 64.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.88 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.556 ns + Longest register pin " "Info: + Longest register to pin delay is 20.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[4\] 1 REG LCFF_X21_Y9_N27 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 17; REG Node = 'IR:inst\|ir\[4\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[4] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.494 ns) 1.610 ns InstructionDecoder:inst10\|Decoder1~1 2 COMB LCCOMB_X21_Y9_N18 5 " "Info: 2: + IC(1.116 ns) + CELL(0.494 ns) = 1.610 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 5; COMB Node = 'InstructionDecoder:inst10\|Decoder1~1'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.623 ns) 2.947 ns con_signal:inst12\|always0~25 3 COMB LCCOMB_X21_Y9_N0 7 " "Info: 3: + IC(0.714 ns) + CELL(0.623 ns) = 2.947 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 7; COMB Node = 'con_signal:inst12\|always0~25'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.624 ns) 3.970 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB LCCOMB_X21_Y9_N24 16 " "Info: 4: + IC(0.399 ns) + CELL(0.624 ns) = 3.970 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.206 ns) 5.322 ns reg_group:inst4\|s\[1\]~36 5 COMB LCCOMB_X22_Y6_N28 1 " "Info: 5: + IC(1.146 ns) + CELL(0.206 ns) = 5.322 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[1\]~36'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.206 ns) 6.629 ns reg_group:inst4\|s\[1\]~37 6 COMB LCCOMB_X22_Y7_N18 7 " "Info: 6: + IC(1.101 ns) + CELL(0.206 ns) = 6.629 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[1\]~37'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.596 ns) 8.322 ns ALU:inst5\|Add1~3 7 COMB LCCOMB_X21_Y6_N8 2 " "Info: 7: + IC(1.097 ns) + CELL(0.596 ns) = 8.322 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.828 ns ALU:inst5\|Add1~4 8 COMB LCCOMB_X21_Y6_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 8.828 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~3 ALU:inst5|Add1~4 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.370 ns) 9.890 ns ALU:inst5\|t\[2\]~69 9 COMB LCCOMB_X20_Y6_N20 1 " "Info: 9: + IC(0.692 ns) + CELL(0.370 ns) = 9.890 ns; Loc. = LCCOMB_X20_Y6_N20; Fanout = 1; COMB Node = 'ALU:inst5\|t\[2\]~69'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ALU:inst5|Add1~4 ALU:inst5|t[2]~69 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 10.634 ns ALU:inst5\|t\[2\]~70 10 COMB LCCOMB_X20_Y6_N22 1 " "Info: 10: + IC(0.374 ns) + CELL(0.370 ns) = 10.634 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 1; COMB Node = 'ALU:inst5\|t\[2\]~70'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU:inst5|t[2]~69 ALU:inst5|t[2]~70 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 11.207 ns ALU:inst5\|t\[2\]~71 11 COMB LCCOMB_X20_Y6_N0 1 " "Info: 11: + IC(0.367 ns) + CELL(0.206 ns) = 11.207 ns; Loc. = LCCOMB_X20_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst5\|t\[2\]~71'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst5|t[2]~70 ALU:inst5|t[2]~71 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 11.785 ns ALU:inst5\|t\[2\]~72 12 COMB LCCOMB_X20_Y6_N26 1 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 11.785 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 1; COMB Node = 'ALU:inst5\|t\[2\]~72'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU:inst5|t[2]~71 ALU:inst5|t[2]~72 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 12.344 ns ALU:inst5\|t\[2\]~73 13 COMB LCCOMB_X20_Y6_N12 3 " "Info: 13: + IC(0.353 ns) + CELL(0.206 ns) = 12.344 ns; Loc. = LCCOMB_X20_Y6_N12; Fanout = 3; COMB Node = 'ALU:inst5\|t\[2\]~73'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { ALU:inst5|t[2]~72 ALU:inst5|t[2]~73 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.370 ns) 14.196 ns shift:inst6\|w\[3\]~23 14 COMB LCCOMB_X22_Y8_N12 2 " "Info: 14: + IC(1.482 ns) + CELL(0.370 ns) = 14.196 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'shift:inst6\|w\[3\]~23'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { ALU:inst5|t[2]~73 shift:inst6|w[3]~23 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.366 ns) 15.663 ns inst8\[3\]~19 15 COMB LCCOMB_X21_Y10_N8 2 " "Info: 15: + IC(1.101 ns) + CELL(0.366 ns) = 15.663 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'inst8\[3\]~19'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { shift:inst6|w[3]~23 inst8[3]~19 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(3.236 ns) 20.556 ns data_out\[3\] 16 PIN PIN_112 0 " "Info: 16: + IC(1.657 ns) + CELL(3.236 ns) = 20.556 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { inst8[3]~19 data_out[3] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -624 160 336 -608 "data_out\[7..0\]" "" } { -112 184 292 -100 "data_out\[7..0\]" "" } { -624 72 160 -612 "data_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.585 ns ( 41.76 % ) " "Info: Total cell delay = 8.585 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.971 ns ( 58.24 % ) " "Info: Total interconnect delay = 11.971 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.556 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 ALU:inst5|Add1~4 ALU:inst5|t[2]~69 ALU:inst5|t[2]~70 ALU:inst5|t[2]~71 ALU:inst5|t[2]~72 ALU:inst5|t[2]~73 shift:inst6|w[3]~23 inst8[3]~19 data_out[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "20.556 ns" { IR:inst|ir[4] {} InstructionDecoder:inst10|Decoder1~1 {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[1]~36 {} reg_group:inst4|s[1]~37 {} ALU:inst5|Add1~3 {} ALU:inst5|Add1~4 {} ALU:inst5|t[2]~69 {} ALU:inst5|t[2]~70 {} ALU:inst5|t[2]~71 {} ALU:inst5|t[2]~72 {} ALU:inst5|t[2]~73 {} shift:inst6|w[3]~23 {} inst8[3]~19 {} data_out[3] {} } { 0.000ns 1.116ns 0.714ns 0.399ns 1.146ns 1.101ns 1.097ns 0.000ns 0.692ns 0.374ns 0.367ns 0.372ns 0.353ns 1.482ns 1.101ns 1.657ns } { 0.000ns 0.494ns 0.623ns 0.624ns 0.206ns 0.206ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl IR:inst|ir[4] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} IR:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.556 ns" { IR:inst|ir[4] InstructionDecoder:inst10|Decoder1~1 con_signal:inst12|always0~25 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[1]~36 reg_group:inst4|s[1]~37 ALU:inst5|Add1~3 ALU:inst5|Add1~4 ALU:inst5|t[2]~69 ALU:inst5|t[2]~70 ALU:inst5|t[2]~71 ALU:inst5|t[2]~72 ALU:inst5|t[2]~73 shift:inst6|w[3]~23 inst8[3]~19 data_out[3] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "20.556 ns" { IR:inst|ir[4] {} InstructionDecoder:inst10|Decoder1~1 {} con_signal:inst12|always0~25 {} con_signal:inst12|reg_ra[0]~4 {} reg_group:inst4|s[1]~36 {} reg_group:inst4|s[1]~37 {} ALU:inst5|Add1~3 {} ALU:inst5|Add1~4 {} ALU:inst5|t[2]~69 {} ALU:inst5|t[2]~70 {} ALU:inst5|t[2]~71 {} ALU:inst5|t[2]~72 {} ALU:inst5|t[2]~73 {} shift:inst6|w[3]~23 {} inst8[3]~19 {} data_out[3] {} } { 0.000ns 1.116ns 0.714ns 0.399ns 1.146ns 1.101ns 1.097ns 0.000ns 0.692ns 0.374ns 0.367ns 0.372ns 0.353ns 1.482ns 1.101ns 1.657ns } { 0.000ns 0.494ns 0.623ns 0.624ns 0.206ns 0.206ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_in\[5\] bus\[5\] 15.382 ns Longest " "Info: Longest tpd from source pin \"data_in\[5\]\" to destination pin \"bus\[5\]\" is 15.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in\[5\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'data_in\[5\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.679 ns) + CELL(0.651 ns) 8.274 ns inst8\[5\]~14 2 COMB LCCOMB_X22_Y10_N14 1 " "Info: 2: + IC(6.679 ns) + CELL(0.651 ns) = 8.274 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'inst8\[5\]~14'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { data_in[5] inst8[5]~14 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.651 ns) 10.092 ns inst8\[5\]~15 3 COMB LCCOMB_X21_Y9_N22 3 " "Info: 3: + IC(1.167 ns) + CELL(0.651 ns) = 10.092 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 3; COMB Node = 'inst8\[5\]~15'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { inst8[5]~14 inst8[5]~15 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(3.056 ns) 15.382 ns bus\[5\] 4 PIN PIN_94 0 " "Info: 4: + IC(2.234 ns) + CELL(3.056 ns) = 15.382 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'bus\[5\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.290 ns" { inst8[5]~15 bus[5] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -464 168 344 -448 "bus\[7..0\]" "" } { -160 344 419 -148 "bus\[7..0\]" "" } { -320 506 576 -308 "bus\[7..0\]" "" } { -216 560 637 -204 "bus\[7..0\]" "" } { -224 840 925 -212 "bus\[7..0\]" "" } { 80 642 720 92 "bus\[7..0\]" "" } { 64 362 432 76 "bus\[7..0\]" "" } { -112 64 136 -100 "bus\[7..0\]" "" } { -464 96 168 -452 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.302 ns ( 34.47 % ) " "Info: Total cell delay = 5.302 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.080 ns ( 65.53 % ) " "Info: Total interconnect delay = 10.080 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.382 ns" { data_in[5] inst8[5]~14 inst8[5]~15 bus[5] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.382 ns" { data_in[5] {} data_in[5]~combout {} inst8[5]~14 {} inst8[5]~15 {} bus[5] {} } { 0.000ns 0.000ns 6.679ns 1.167ns 2.234ns } { 0.000ns 0.944ns 0.651ns 0.651ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst4\|A\[7\] data_in\[7\] clk -6.473 ns register " "Info: th for register \"reg_group:inst4\|A\[7\]\" (data pin = \"data_in\[7\]\", clock pin = \"clk\") is -6.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns reg_group:inst4\|A\[7\] 3 REG LCFF_X24_Y6_N9 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst4\|A\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl reg_group:inst4|A[7] } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst4|A[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|A[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns data_in\[7\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'data_in\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -688 168 336 -672 "data_in\[7..0\]" "" } { -160 208 296 -148 "data_in\[7..0\]" "" } { -688 336 429 -676 "data_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.346 ns) + CELL(0.206 ns) 7.516 ns inst8\[7\]~8 2 COMB LCCOMB_X22_Y10_N8 2 " "Info: 2: + IC(6.346 ns) + CELL(0.206 ns) = 7.516 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'inst8\[7\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.552 ns" { data_in[7] inst8[7]~8 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.366 ns) 9.407 ns inst8\[7\]~27 3 COMB LCCOMB_X24_Y6_N8 6 " "Info: 3: + IC(1.525 ns) + CELL(0.366 ns) = 9.407 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 6; COMB Node = 'inst8\[7\]~27'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { inst8[7]~8 inst8[7]~27 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.515 ns reg_group:inst4\|A\[7\] 4 REG LCFF_X24_Y6_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.515 ns; Loc. = LCFF_X24_Y6_N9; Fanout = 2; REG Node = 'reg_group:inst4\|A\[7\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst8[7]~27 reg_group:inst4|A[7] } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.644 ns ( 17.28 % ) " "Info: Total cell delay = 1.644 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.871 ns ( 82.72 % ) " "Info: Total interconnect delay = 7.871 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.515 ns" { data_in[7] inst8[7]~8 inst8[7]~27 reg_group:inst4|A[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.515 ns" { data_in[7] {} data_in[7]~combout {} inst8[7]~8 {} inst8[7]~27 {} reg_group:inst4|A[7] {} } { 0.000ns 0.000ns 6.346ns 1.525ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl reg_group:inst4|A[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst4|A[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.515 ns" { data_in[7] inst8[7]~8 inst8[7]~27 reg_group:inst4|A[7] } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.515 ns" { data_in[7] {} data_in[7]~combout {} inst8[7]~8 {} inst8[7]~27 {} reg_group:inst4|A[7] {} } { 0.000ns 0.000ns 6.346ns 1.525ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 00:54:47 2022 " "Info: Processing ended: Mon Jan 03 00:54:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
