Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000124    0.536479 v _202_/A (sg13g2_xor2_1)
     2    0.009205    0.045694    0.100547    0.637026 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045694    0.000003    0.637029 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024378    0.057624    0.694653 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024378    0.000002    0.694655 v _297_/D (sg13g2_dfrbpq_1)
                                              0.694655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394458   clock uncertainty
                                  0.000000    0.394458   clock reconvergence pessimism
                                 -0.035259    0.359198   library hold time
                                              0.359198   data required time
---------------------------------------------------------------------------------------------
                                              0.359198   data required time
                                             -0.694655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335457   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000127    0.536482 v _201_/A (sg13g2_and2_1)
     1    0.003718    0.022894    0.085855    0.622336 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022894    0.000011    0.622347 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009764    0.074095    0.068861    0.691208 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074095    0.000019    0.691227 ^ _208_/B (sg13g2_xor2_1)
     1    0.002112    0.025297    0.065105    0.756331 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025297    0.000004    0.756336 v _298_/D (sg13g2_dfrbpq_1)
                                              0.756336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394446   clock uncertainty
                                  0.000000    0.394446   clock reconvergence pessimism
                                 -0.035551    0.358895   library hold time
                                              0.358895   data required time
---------------------------------------------------------------------------------------------
                                              0.358895   data required time
                                             -0.756336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397440   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002253    0.021649    0.162126    0.307105 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021649    0.000005    0.307111 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009418    0.057417    0.375902    0.683012 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057417    0.000024    0.683036 ^ fanout77/A (sg13g2_buf_8)
     7    0.041371    0.034224    0.090465    0.773501 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034234    0.000241    0.773742 ^ _128_/A (sg13g2_inv_2)
     5    0.019590    0.037555    0.045010    0.818752 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.037555    0.000004    0.818755 v _293_/D (sg13g2_dfrbpq_1)
                                              0.818755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.039302    0.355677   library hold time
                                              0.355677   data required time
---------------------------------------------------------------------------------------------
                                              0.355677   data required time
                                             -0.818755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463079   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002253    0.021649    0.162126    0.307105 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021649    0.000005    0.307111 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009418    0.057417    0.375902    0.683012 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057417    0.000024    0.683036 ^ fanout77/A (sg13g2_buf_8)
     7    0.041371    0.034224    0.090465    0.773501 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034235    0.000258    0.773759 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001948    0.028490    0.058300    0.832059 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028490    0.000003    0.832063 v _294_/D (sg13g2_dfrbpq_1)
                                              0.832063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.036429    0.358561   library hold time
                                              0.358561   data required time
---------------------------------------------------------------------------------------------
                                              0.358561   data required time
                                             -0.832063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473501   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001860    0.020459    0.160674    0.305134 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020459    0.000002    0.305137 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013638    0.073861    0.389947    0.695084 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.073861    0.000038    0.695122 ^ fanout55/A (sg13g2_buf_8)
     8    0.037802    0.033368    0.097094    0.792216 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.033369    0.000382    0.792598 ^ _195_/B (sg13g2_xor2_1)
     2    0.008902    0.044657    0.078996    0.871594 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044657    0.000012    0.871607 v _196_/B (sg13g2_xor2_1)
     1    0.001529    0.023999    0.051200    0.922807 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.023999    0.000000    0.922808 v _295_/D (sg13g2_dfrbpq_2)
                                              0.922808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.035033    0.359951   library hold time
                                              0.359951   data required time
---------------------------------------------------------------------------------------------
                                              0.359951   data required time
                                             -0.922808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562857   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011826    0.044627    0.182634    0.327081 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044627    0.000025    0.327106 v fanout61/A (sg13g2_buf_8)
     6    0.033198    0.027948    0.086664    0.413770 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.027954    0.000306    0.414075 v _182_/A (sg13g2_nand2_1)
     1    0.003383    0.025755    0.032336    0.446412 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.025755    0.000005    0.446416 ^ _217_/A (sg13g2_nor3_1)
     1    0.004854    0.030761    0.039666    0.486083 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030761    0.000024    0.486107 v _218_/A2 (sg13g2_o21ai_1)
     1    0.001787    0.039793    0.068652    0.554759 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.039793    0.000002    0.554761 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003405    0.036612    0.364454    0.919215 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.036612    0.000005    0.919220 ^ _219_/A (sg13g2_inv_1)
     1    0.002607    0.017979    0.028633    0.947853 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017979    0.000009    0.947862 v _301_/D (sg13g2_dfrbpq_1)
                                              0.947862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394461   clock uncertainty
                                  0.000000    0.394461   clock reconvergence pessimism
                                 -0.033232    0.361229   library hold time
                                              0.361229   data required time
---------------------------------------------------------------------------------------------
                                              0.361229   data required time
                                             -0.947862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586633   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001860    0.020459    0.160674    0.305134 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020459    0.000002    0.305137 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013638    0.073861    0.389947    0.695084 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.073861    0.000054    0.695138 ^ fanout56/A (sg13g2_buf_2)
     5    0.025758    0.062959    0.120884    0.816021 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.062959    0.000044    0.816066 ^ _199_/B (sg13g2_xnor2_1)
     2    0.008964    0.066747    0.092458    0.908523 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066747    0.000012    0.908535 v _200_/B (sg13g2_xor2_1)
     1    0.001904    0.024792    0.061327    0.969863 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024792    0.000003    0.969865 v _296_/D (sg13g2_dfrbpq_1)
                                              0.969865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.035257    0.359721   library hold time
                                              0.359721   data required time
---------------------------------------------------------------------------------------------
                                              0.359721   data required time
                                             -0.969865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610144   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030864    0.000401    0.422936 ^ _212_/A (sg13g2_nor2_1)
     2    0.009222    0.039576    0.049347    0.472282 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039576    0.000013    0.472296 v _213_/C (sg13g2_nand3_1)
     2    0.011624    0.059578    0.071819    0.544114 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.059578    0.000089    0.544204 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001634    0.027199    0.058135    0.602339 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027199    0.000000    0.602339 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002161    0.034636    0.367734    0.970073 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034636    0.000005    0.970078 v _300_/D (sg13g2_dfrbpq_2)
                                              0.970078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.038457    0.356523   library hold time
                                              0.356523   data required time
---------------------------------------------------------------------------------------------
                                              0.356523   data required time
                                             -0.970078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613555   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000127    0.536482 v _201_/A (sg13g2_and2_1)
     1    0.003718    0.022894    0.085855    0.622336 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022894    0.000011    0.622347 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009764    0.074095    0.068861    0.691208 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074095    0.000019    0.691227 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006886    0.053169    0.082850    0.774076 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.053169    0.000029    0.774105 v _211_/A (sg13g2_xnor2_1)
     1    0.002549    0.031154    0.068004    0.842109 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031154    0.000008    0.842117 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001886    0.034002    0.368962    1.211079 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.034002    0.000003    1.211082 v _299_/D (sg13g2_dfrbpq_2)
                                              1.211082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394452   clock uncertainty
                                  0.000000    0.394452   clock reconvergence pessimism
                                 -0.038386    0.356066   library hold time
                                              0.356066   data required time
---------------------------------------------------------------------------------------------
                                              0.356066   data required time
                                             -1.211082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855016   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000034    5.082586 v _292_/A (sg13g2_inv_1)
     1    0.005883    0.035895    0.043173    5.125759 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035895    0.000016    5.125774 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.125774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394461   clock uncertainty
                                  0.000000    0.394461   clock reconvergence pessimism
                                 -0.104946    0.289514   library removal time
                                              0.289514   data required time
---------------------------------------------------------------------------------------------
                                              0.289514   data required time
                                             -5.125774   data arrival time
---------------------------------------------------------------------------------------------
                                              4.836260   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000223    5.169390 v _129_/A (sg13g2_inv_1)
     1    0.005375    0.031541    0.035737    5.205128 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031541    0.000006    5.205133 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.103562    0.291417   library removal time
                                              0.291417   data required time
---------------------------------------------------------------------------------------------
                                              0.291417   data required time
                                             -5.205133   data arrival time
---------------------------------------------------------------------------------------------
                                              4.913717   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000224    5.169391 v _285_/A (sg13g2_inv_1)
     1    0.005565    0.032283    0.036305    5.205696 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032283    0.000009    5.205705 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.103784    0.291207   library removal time
                                              0.291207   data required time
---------------------------------------------------------------------------------------------
                                              0.291207   data required time
                                             -5.205705   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914498   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000183    5.169350 v _287_/A (sg13g2_inv_1)
     1    0.005592    0.032386    0.036382    5.205732 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032386    0.000010    5.205743 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.103815    0.291164   library removal time
                                              0.291164   data required time
---------------------------------------------------------------------------------------------
                                              0.291164   data required time
                                             -5.205743   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914579   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000215    5.169383 v _286_/A (sg13g2_inv_1)
     1    0.005781    0.031956    0.036942    5.206324 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031956    0.000013    5.206337 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.103620    0.291364   library removal time
                                              0.291364   data required time
---------------------------------------------------------------------------------------------
                                              0.291364   data required time
                                             -5.206337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914973   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000218    5.169385 v _288_/A (sg13g2_inv_1)
     1    0.005574    0.032316    0.036330    5.205715 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032316    0.000009    5.205724 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394458   clock uncertainty
                                  0.000000    0.394458   clock reconvergence pessimism
                                 -0.103875    0.290583   library removal time
                                              0.290583   data required time
---------------------------------------------------------------------------------------------
                                              0.290583   data required time
                                             -5.205724   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915141   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000074    5.169241 v _291_/A (sg13g2_inv_1)
     1    0.006137    0.033310    0.037999    5.207240 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033310    0.000020    5.207261 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.104019    0.290961   library removal time
                                              0.290961   data required time
---------------------------------------------------------------------------------------------
                                              0.290961   data required time
                                             -5.207261   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916299   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000163    5.169330 v _290_/A (sg13g2_inv_1)
     1    0.006502    0.034705    0.039084    5.208414 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.034705    0.000030    5.208444 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.208444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394452   clock uncertainty
                                  0.000000    0.394452   clock reconvergence pessimism
                                 -0.104510    0.289942   library removal time
                                              0.289942   data required time
---------------------------------------------------------------------------------------------
                                              0.289942   data required time
                                             -5.208444   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918501   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000195    5.169362 v _289_/A (sg13g2_inv_1)
     1    0.006484    0.034638    0.039031    5.208393 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.034638    0.000030    5.208423 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394446   clock uncertainty
                                  0.000000    0.394446   clock reconvergence pessimism
                                 -0.104570    0.289876   library removal time
                                              0.289876   data required time
---------------------------------------------------------------------------------------------
                                              0.289876   data required time
                                             -5.208423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918547   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009628    0.028597    0.180705    0.325684 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.028597    0.000029    0.325713 v output2/A (sg13g2_buf_1)
     1    0.007572    0.032661    0.073130    0.398843 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.032661    0.000039    0.398882 v sign (out)
                                              0.398882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.398882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.148882   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009753    0.034299    0.183352    0.328332 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.034299    0.000010    0.328342 ^ _127_/A (sg13g2_inv_1)
     1    0.004007    0.021242    0.031578    0.359920 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021242    0.000020    0.359940 v output3/A (sg13g2_buf_1)
     1    0.010906    0.042340    0.078165    0.438104 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.042340    0.000148    0.438252 v signB (out)
                                              0.438252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.438252   data arrival time
---------------------------------------------------------------------------------------------
                                              5.188252   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000227    0.438686 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002660    0.018805    0.029383    0.468070 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018805    0.000004    0.468073 v output18/A (sg13g2_buf_1)
     1    0.007837    0.033180    0.069609    0.537682 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033180    0.000045    0.537727 v sine_out[22] (out)
                                              0.537727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.537727   data arrival time
---------------------------------------------------------------------------------------------
                                              5.287727   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000248    0.436795 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003672    0.020698    0.031236    0.468030 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020698    0.000016    0.468046 v output11/A (sg13g2_buf_1)
     1    0.007923    0.033481    0.070627    0.538673 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033481    0.000048    0.538721 v sine_out[16] (out)
                                              0.538721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538721   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288721   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000224    0.438683 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003007    0.019336    0.030251    0.468934 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019336    0.000007    0.468941 v output16/A (sg13g2_buf_1)
     1    0.007837    0.033193    0.069835    0.538776 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.033193    0.000045    0.538821 v sine_out[20] (out)
                                              0.538821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538821   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288821   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031254    0.000244    0.438703 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003954    0.024955    0.036013    0.474716 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.024955    0.000020    0.474736 v output12/A (sg13g2_buf_1)
     1    0.007923    0.033589    0.072441    0.547177 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033589    0.000048    0.547225 v sine_out[17] (out)
                                              0.547225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.547225   data arrival time
---------------------------------------------------------------------------------------------
                                              5.297225   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031254    0.000264    0.438723 ^ _160_/A (sg13g2_nor2_1)
     1    0.004269    0.025061    0.037405    0.476128 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025061    0.000024    0.476152 v output14/A (sg13g2_buf_1)
     1    0.007837    0.033339    0.072274    0.548425 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033339    0.000045    0.548470 v sine_out[19] (out)
                                              0.548470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.548470   data arrival time
---------------------------------------------------------------------------------------------
                                              5.298470   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030864    0.000401    0.422936 ^ _212_/A (sg13g2_nor2_1)
     2    0.009222    0.039576    0.049347    0.472282 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039576    0.000043    0.472326 v output26/A (sg13g2_buf_1)
     1    0.010469    0.041435    0.084945    0.557271 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.041435    0.000130    0.557401 v sine_out[2] (out)
                                              0.557401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307401   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000178    0.438637 ^ _281_/A (sg13g2_nor2_1)
     1    0.006963    0.032324    0.043977    0.482614 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.032324    0.000083    0.482697 v output35/A (sg13g2_buf_1)
     1    0.008920    0.036693    0.078033    0.560730 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.036693    0.000079    0.560809 v sine_out[8] (out)
                                              0.560809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.560809   data arrival time
---------------------------------------------------------------------------------------------
                                              5.310809   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011702    0.037650    0.186397    0.331381 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037650    0.000041    0.331422 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029172    0.077110    0.408532 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029172    0.000226    0.408758 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006015    0.052975    0.071496    0.480254 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.052975    0.000059    0.480313 v output28/A (sg13g2_buf_1)
     1    0.010020    0.040410    0.089573    0.569886 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.040410    0.000115    0.570001 v sine_out[31] (out)
                                              0.570001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.570001   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320002   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000326    0.436872 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004429    0.041460    0.052221    0.489093 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.041460    0.000027    0.489120 v output15/A (sg13g2_buf_1)
     1    0.010469    0.041476    0.085752    0.574872 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.041476    0.000130    0.575002 v sine_out[1] (out)
                                              0.575002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.575002   data arrival time
---------------------------------------------------------------------------------------------
                                              5.325002   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000269    0.410859 v _283_/A1 (sg13g2_a21oi_1)
     1    0.004712    0.052036    0.089167    0.500026 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.052036    0.000032    0.500058 ^ output6/A (sg13g2_buf_1)
     1    0.008617    0.044503    0.086336    0.586395 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.044503    0.000069    0.586464 ^ sine_out[11] (out)
                                              0.586464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.586464   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336464   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000073    0.511635 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003131    0.018985    0.029471    0.541106 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.018985    0.000009    0.541115 v output17/A (sg13g2_buf_1)
     1    0.007837    0.033184    0.069685    0.610800 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.033184    0.000045    0.610845 v sine_out[21] (out)
                                              0.610845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.610845   data arrival time
---------------------------------------------------------------------------------------------
                                              5.360845   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030867    0.000685    0.423220 ^ fanout60/A (sg13g2_buf_8)
     8    0.029147    0.027717    0.072827    0.496047 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027718    0.000110    0.496156 ^ _275_/A (sg13g2_nor2_1)
     1    0.005172    0.027070    0.038245    0.534402 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027070    0.000040    0.534442 v output30/A (sg13g2_buf_1)
     1    0.010289    0.040622    0.079148    0.613590 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.040622    0.000124    0.613714 v sine_out[3] (out)
                                              0.613714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.613714   data arrival time
---------------------------------------------------------------------------------------------
                                              5.363715   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000018    0.511580 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004408    0.022410    0.032598    0.544179 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022410    0.000028    0.544206 v output13/A (sg13g2_buf_1)
     1    0.007923    0.033525    0.071357    0.615563 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033525    0.000048    0.615611 v sine_out[18] (out)
                                              0.615611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.615611   data arrival time
---------------------------------------------------------------------------------------------
                                              5.365611   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000058    0.509311 v _180_/A (sg13g2_nand2_1)
     1    0.002960    0.023097    0.030440    0.539751 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023097    0.000006    0.539757 ^ output24/A (sg13g2_buf_1)
     1    0.009370    0.046643    0.076107    0.615865 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046643    0.000092    0.615956 ^ sine_out[28] (out)
                                              0.615956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.615956   data arrival time
---------------------------------------------------------------------------------------------
                                              5.365956   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000148    0.511710 ^ _167_/A (sg13g2_nor2_1)
     1    0.004652    0.026254    0.036974    0.548684 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026254    0.000032    0.548716 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034763    0.073953    0.622668 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034763    0.000060    0.622728 v sine_out[23] (out)
                                              0.622728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.622728   data arrival time
---------------------------------------------------------------------------------------------
                                              5.372728   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000155    0.509407 v _170_/A (sg13g2_nand2_1)
     1    0.005357    0.031882    0.037505    0.546912 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031882    0.000044    0.546956 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042764    0.076797    0.623753 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042764    0.000060    0.623813 ^ sine_out[24] (out)
                                              0.623813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.623813   data arrival time
---------------------------------------------------------------------------------------------
                                              5.373813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000034    0.509287 v _175_/A (sg13g2_nand2_1)
     1    0.004604    0.029097    0.035285    0.544572 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029097    0.000029    0.544601 ^ output22/A (sg13g2_buf_1)
     1    0.010065    0.049518    0.080712    0.625313 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049518    0.000116    0.625429 ^ sine_out[26] (out)
                                              0.625429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625429   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000159    0.509412 v _172_/A (sg13g2_nand2_1)
     1    0.005842    0.033699    0.038933    0.548345 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033699    0.000054    0.548399 ^ output21/A (sg13g2_buf_1)
     1    0.009016    0.045545    0.079630    0.628029 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.045545    0.000080    0.628109 ^ sine_out[25] (out)
                                              0.628109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.628109   data arrival time
---------------------------------------------------------------------------------------------
                                              5.378109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000014    0.509267 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004256    0.032362    0.039945    0.549212 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032362    0.000023    0.549235 ^ output23/A (sg13g2_buf_1)
     1    0.009327    0.046718    0.079962    0.629197 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.046718    0.000090    0.629287 ^ sine_out[27] (out)
                                              0.629287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.629287   data arrival time
---------------------------------------------------------------------------------------------
                                              5.379287   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000040    0.328205 v fanout72/A (sg13g2_buf_8)
     7    0.030457    0.026612    0.079268    0.407473 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.026617    0.000126    0.407599 v _215_/C (sg13g2_nand3_1)
     2    0.007008    0.041364    0.052171    0.459770 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041364    0.000021    0.459790 ^ _284_/B (sg13g2_and2_1)
     1    0.006299    0.038217    0.096207    0.555998 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038217    0.000063    0.556060 ^ output7/A (sg13g2_buf_1)
     1    0.008444    0.043446    0.079896    0.635957 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.043446    0.000064    0.636020 ^ sine_out[12] (out)
                                              0.636020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.636020   data arrival time
---------------------------------------------------------------------------------------------
                                              5.386020   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029076    0.000334    0.436880 ^ _255_/A (sg13g2_nor4_1)
     1    0.003487    0.031874    0.040380    0.477260 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031874    0.000006    0.477266 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004312    0.061147    0.063956    0.541222 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061147    0.000024    0.541246 ^ output4/A (sg13g2_buf_1)
     1    0.011252    0.054919    0.097965    0.639212 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.054919    0.000160    0.639372 ^ sine_out[0] (out)
                                              0.639372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639372   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389372   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011702    0.037650    0.186397    0.331381 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037650    0.000041    0.331422 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029172    0.077110    0.408532 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029172    0.000267    0.408799 ^ _140_/B (sg13g2_nor2_2)
     5    0.020158    0.039139    0.048494    0.457293 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039139    0.000048    0.457341 v _144_/A (sg13g2_nand2_1)
     2    0.009086    0.048515    0.053445    0.510786 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048515    0.000006    0.510792 ^ _145_/B (sg13g2_nand2_1)
     1    0.002931    0.032338    0.052939    0.563731 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032338    0.000006    0.563738 v output9/A (sg13g2_buf_1)
     1    0.007923    0.033776    0.075587    0.639325 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033776    0.000048    0.639373 v sine_out[14] (out)
                                              0.639373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639373   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389373   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000020    0.529048 ^ _278_/A (sg13g2_nor2_1)
     1    0.003416    0.025183    0.038246    0.567295 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.025183    0.000012    0.567307 v output33/A (sg13g2_buf_1)
     1    0.010013    0.039760    0.077664    0.644971 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.039760    0.000116    0.645087 v sine_out[6] (out)
                                              0.645087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.645087   data arrival time
---------------------------------------------------------------------------------------------
                                              5.395087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000032    0.529061 ^ _279_/A (sg13g2_nor2_1)
     1    0.005446    0.030578    0.043393    0.572453 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030578    0.000047    0.572501 v output34/A (sg13g2_buf_1)
     1    0.009225    0.037548    0.078036    0.650537 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037548    0.000089    0.650626 v sine_out[7] (out)
                                              0.650626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650626   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400625   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011984    0.057607    0.190452    0.335430 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.057607    0.000067    0.335498 ^ fanout69/A (sg13g2_buf_8)
     8    0.032492    0.030358    0.087090    0.422587 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030359    0.000335    0.422922 ^ _125_/A (sg13g2_inv_2)
     3    0.018100    0.034568    0.041727    0.464649 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.034568    0.000056    0.464705 v _161_/A (sg13g2_nand2_2)
     3    0.015571    0.042517    0.046780    0.511485 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.042519    0.000186    0.511671 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.004480    0.033912    0.067642    0.579313 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033912    0.000029    0.579342 v output36/A (sg13g2_buf_1)
     1    0.008920    0.036731    0.078711    0.658053 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.036731    0.000079    0.658132 v sine_out[9] (out)
                                              0.658132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.658132   data arrival time
---------------------------------------------------------------------------------------------
                                              5.408133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000033    0.529061 ^ _277_/A (sg13g2_nor2_1)
     1    0.007009    0.034811    0.047349    0.576410 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034811    0.000082    0.576492 v output32/A (sg13g2_buf_1)
     1    0.010282    0.040774    0.082444    0.658936 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.040774    0.000124    0.659060 v sine_out[5] (out)
                                              0.659060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659060   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000318    0.436865 ^ _143_/A (sg13g2_nor2_1)
     2    0.007972    0.035670    0.045548    0.482412 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035670    0.000026    0.482438 v _147_/A (sg13g2_nand2_1)
     2    0.007668    0.042459    0.047806    0.530245 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042459    0.000012    0.530257 ^ _149_/B (sg13g2_nand2_1)
     1    0.003392    0.033064    0.052936    0.583193 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033064    0.000012    0.583205 v output10/A (sg13g2_buf_1)
     1    0.007923    0.033795    0.075897    0.659102 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033795    0.000048    0.659149 v sine_out[15] (out)
                                              0.659149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659149   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409149   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000033    0.529062 ^ _276_/A (sg13g2_nor2_1)
     1    0.007252    0.035499    0.047964    0.577025 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.035499    0.000088    0.577114 v output31/A (sg13g2_buf_1)
     1    0.010289    0.040810    0.082756    0.659870 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.040810    0.000124    0.659994 v sine_out[4] (out)
                                              0.659994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659994   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409995   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000180    0.432106 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.031475    0.080706    0.512811 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031475    0.000009    0.512820 v _186_/A1 (sg13g2_a21oi_1)
     1    0.003435    0.042254    0.065602    0.578423 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.042254    0.000012    0.578435 ^ output27/A (sg13g2_buf_1)
     1    0.009702    0.048436    0.085305    0.663740 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048436    0.000106    0.663846 ^ sine_out[30] (out)
                                              0.663846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.663846   data arrival time
---------------------------------------------------------------------------------------------
                                              5.413846   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077932    0.000347    0.410938 v fanout65/A (sg13g2_buf_8)
     8    0.035901    0.029885    0.103730    0.514669 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029892    0.000109    0.514778 v _139_/A1 (sg13g2_a21oi_1)
     1    0.003947    0.048096    0.068095    0.582873 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048096    0.000019    0.582892 ^ output8/A (sg13g2_buf_1)
     1    0.008270    0.043058    0.083630    0.666523 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.043058    0.000058    0.666581 ^ sine_out[13] (out)
                                              0.666581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666581   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416581   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000178    0.432105 v _181_/B (sg13g2_and2_1)
     4    0.015990    0.057967    0.103727    0.535832 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057967    0.000039    0.535871 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003294    0.034749    0.047176    0.583047 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.034749    0.000010    0.583057 ^ output29/A (sg13g2_buf_1)
     1    0.010367    0.050841    0.084023    0.667079 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050841    0.000129    0.667208 ^ sine_out[32] (out)
                                              0.667208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667208   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000180    0.432106 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.031475    0.080706    0.512811 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031475    0.000001    0.512812 v _184_/A2 (sg13g2_a21oi_1)
     1    0.003767    0.044007    0.075940    0.588753 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044007    0.000017    0.588770 ^ output25/A (sg13g2_buf_1)
     1    0.008227    0.042774    0.081748    0.670518 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042774    0.000057    0.670575 ^ sine_out[29] (out)
                                              0.670575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.670575   data arrival time
---------------------------------------------------------------------------------------------
                                              5.420575   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002491    0.022880    0.162512    0.306970 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022880    0.000002    0.306972 ^ fanout68/A (sg13g2_buf_1)
     4    0.023146    0.100646    0.116238    0.423209 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100678    0.000352    0.423561 ^ fanout65/A (sg13g2_buf_8)
     8    0.036685    0.034069    0.109146    0.532708 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034069    0.000118    0.532825 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004914    0.035002    0.062265    0.595090 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035002    0.000036    0.595126 v output5/A (sg13g2_buf_1)
     1    0.008920    0.036757    0.079176    0.674303 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.036757    0.000079    0.674382 v sine_out[10] (out)
                                              0.674382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.674382   data arrival time
---------------------------------------------------------------------------------------------
                                              5.424382   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000026    1.053753 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007294    0.084057    0.132213    1.185966 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084057    0.000006    1.185972 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004444    0.082910    0.115367    1.301339 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082910    0.000019    1.301358 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003922    0.054151    0.077268    1.378626 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.054151    0.000011    1.378637 v _273_/A (sg13g2_nor2_1)
     1    0.004582    0.062455    0.074214    1.452851 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.062455    0.000020    1.452871 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004429    0.058083    0.069040    1.521911 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058083    0.000027    1.521938 v output15/A (sg13g2_buf_1)
     1    0.010469    0.041844    0.092870    1.614808 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.041844    0.000130    1.614938 v sine_out[1] (out)
                                              1.614938   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.614938   data arrival time
---------------------------------------------------------------------------------------------
                                             18.135061   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000056    0.878714 ^ _140_/A (sg13g2_nor2_2)
     5    0.020158    0.053139    0.077548    0.956261 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.053139    0.000023    0.956284 v _224_/B (sg13g2_nand2_1)
     2    0.005966    0.043966    0.053735    1.010018 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.043966    0.000010    1.010029 ^ _243_/C (sg13g2_nand3_1)
     2    0.006852    0.084296    0.101351    1.111380 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.084296    0.000003    1.111382 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003518    0.080424    0.101594    1.212976 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.080424    0.000006    1.212982 ^ _248_/C (sg13g2_nor3_1)
     1    0.003176    0.037782    0.049080    1.262062 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.037782    0.000002    1.262064 v _255_/B (sg13g2_nor4_1)
     1    0.003614    0.124845    0.148311    1.410375 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.124845    0.000007    1.410382 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.004254    0.069861    0.082289    1.492671 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069861    0.000024    1.492695 v output4/A (sg13g2_buf_1)
     1    0.011252    0.044408    0.099862    1.592557 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.044408    0.000160    1.592717 v sine_out[0] (out)
                                              1.592717   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.592717   data arrival time
---------------------------------------------------------------------------------------------
                                             18.157282   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000024    0.878681 ^ _137_/B (sg13g2_nand3_1)
     5    0.020963    0.194787    0.200386    1.079067 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194787    0.000077    1.079145 v _138_/B (sg13g2_nor2_1)
     2    0.007365    0.106419    0.121611    1.200755 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106419    0.000011    1.200766 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003888    0.051349    0.088429    1.289195 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.051349    0.000019    1.289214 v output8/A (sg13g2_buf_1)
     1    0.008270    0.035260    0.084546    1.373760 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.035260    0.000058    1.373818 v sine_out[13] (out)
                                              1.373818   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.373818   data arrival time
---------------------------------------------------------------------------------------------
                                             18.376181   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000059    1.053786 ^ _185_/B (sg13g2_nor2_2)
     5    0.019294    0.078461    0.108783    1.162568 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078461    0.000107    1.162675 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003294    0.077569    0.097713    1.260388 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077569    0.000010    1.260398 ^ output29/A (sg13g2_buf_1)
     1    0.010367    0.051901    0.102437    1.362835 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.051901    0.000129    1.362964 ^ sine_out[32] (out)
                                              1.362964   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.362964   data arrival time
---------------------------------------------------------------------------------------------
                                             18.387037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000059    1.053786 ^ _185_/B (sg13g2_nor2_2)
     5    0.019294    0.078461    0.108783    1.162568 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078461    0.000109    1.162677 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003435    0.061894    0.091282    1.253959 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.061894    0.000012    1.253971 ^ output27/A (sg13g2_buf_1)
     1    0.009702    0.048944    0.093747    1.347718 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048944    0.000106    1.347824 ^ sine_out[30] (out)
                                              1.347824   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.347824   data arrival time
---------------------------------------------------------------------------------------------
                                             18.402174   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000071    1.053798 ^ _147_/B (sg13g2_nand2_1)
     2    0.007285    0.075628    0.114839    1.168638 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075628    0.000025    1.168663 v _275_/B (sg13g2_nor2_1)
     1    0.005231    0.069124    0.078887    1.247549 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.069124    0.000041    1.247590 ^ output30/A (sg13g2_buf_1)
     1    0.010289    0.051389    0.098577    1.346167 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.051389    0.000124    1.346291 ^ sine_out[3] (out)
                                              1.346291   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.346291   data arrival time
---------------------------------------------------------------------------------------------
                                             18.403709   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000024    0.878681 ^ _137_/B (sg13g2_nand3_1)
     5    0.020963    0.194787    0.200386    1.079067 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194787    0.000089    1.079156 v _156_/B (sg13g2_nand2b_1)
     2    0.007981    0.076035    0.102008    1.181164 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076035    0.000032    1.181195 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004408    0.050478    0.080263    1.261458 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050478    0.000028    1.261486 v output13/A (sg13g2_buf_1)
     1    0.007923    0.034236    0.083317    1.344803 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034236    0.000048    1.344850 v sine_out[18] (out)
                                              1.344850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.344850   data arrival time
---------------------------------------------------------------------------------------------
                                             18.405149   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000024    0.878681 ^ _137_/B (sg13g2_nand3_1)
     5    0.020963    0.194787    0.200386    1.079067 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194787    0.000077    1.079145 v _138_/B (sg13g2_nor2_1)
     2    0.007365    0.106419    0.121611    1.200755 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106419    0.000022    1.200777 ^ _279_/B (sg13g2_nor2_1)
     1    0.005446    0.039350    0.060404    1.261181 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.039350    0.000047    1.261228 v output34/A (sg13g2_buf_1)
     1    0.009225    0.037755    0.081783    1.343011 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037755    0.000089    1.343100 v sine_out[7] (out)
                                              1.343100   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.343100   data arrival time
---------------------------------------------------------------------------------------------
                                             18.406900   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000024    0.878681 ^ _137_/B (sg13g2_nand3_1)
     5    0.020963    0.194787    0.200386    1.079067 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194787    0.000089    1.079156 v _156_/B (sg13g2_nand2b_1)
     2    0.007981    0.076035    0.102008    1.181164 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.076035    0.000034    1.181198 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004197    0.044638    0.071138    1.252336 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.044638    0.000023    1.252359 v output23/A (sg13g2_buf_1)
     1    0.009327    0.038179    0.084295    1.336654 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.038179    0.000090    1.336744 v sine_out[27] (out)
                                              1.336744   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.336744   data arrival time
---------------------------------------------------------------------------------------------
                                             18.413256   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000062    0.864287 v _141_/A (sg13g2_or2_1)
     3    0.013453    0.057470    0.131712    0.995999 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.057470    0.000042    0.996041 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009022    0.123512    0.130771    1.126812 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.123512    0.000062    1.126874 ^ _174_/B (sg13g2_nand2_1)
     1    0.003487    0.044399    0.077016    1.203890 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044399    0.000007    1.203897 v _175_/B (sg13g2_nand2_1)
     1    0.004604    0.036109    0.046179    1.250076 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036109    0.000029    1.250105 ^ output22/A (sg13g2_buf_1)
     1    0.010065    0.049694    0.083726    1.333831 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049694    0.000116    1.333947 ^ sine_out[26] (out)
                                              1.333947   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.333947   data arrival time
---------------------------------------------------------------------------------------------
                                             18.416052   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000059    1.053786 ^ _185_/B (sg13g2_nor2_2)
     5    0.019294    0.078461    0.108783    1.162568 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078461    0.000047    1.162615 v _278_/B (sg13g2_nor2_1)
     1    0.003475    0.058816    0.068685    1.231300 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058816    0.000012    1.231313 ^ output33/A (sg13g2_buf_1)
     1    0.010013    0.050068    0.093337    1.324650 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.050068    0.000116    1.324765 ^ sine_out[6] (out)
                                              1.324765   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.324765   data arrival time
---------------------------------------------------------------------------------------------
                                             18.425234   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000049    0.999027 ^ _144_/A (sg13g2_nand2_1)
     2    0.008702    0.072044    0.093373    1.092400 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072044    0.000036    1.092436 v _212_/B (sg13g2_nor2_1)
     2    0.009523    0.100354    0.104734    1.197170 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100354    0.000044    1.197214 ^ output26/A (sg13g2_buf_1)
     1    0.010469    0.052864    0.111946    1.309159 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.052864    0.000130    1.309289 ^ sine_out[2] (out)
                                              1.309289   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.309289   data arrival time
---------------------------------------------------------------------------------------------
                                             18.440710   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000037    0.999014 ^ _152_/B (sg13g2_nor2_2)
     4    0.014115    0.045193    0.068534    1.067548 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045193    0.000066    1.067613 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004012    0.118536    0.131668    1.199281 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.118536    0.000020    1.199301 ^ output12/A (sg13g2_buf_1)
     1    0.007923    0.043866    0.109394    1.308696 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.043866    0.000048    1.308743 ^ sine_out[17] (out)
                                              1.308743   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.308743   data arrival time
---------------------------------------------------------------------------------------------
                                             18.441256   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000305    0.774440 ^ fanout74/A (sg13g2_buf_1)
     4    0.017843    0.080218    0.104217    0.878657 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080218    0.000024    0.878681 ^ _137_/B (sg13g2_nand3_1)
     5    0.020963    0.194787    0.200386    1.079067 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194787    0.000080    1.079148 v _166_/A (sg13g2_nor2_1)
     1    0.003744    0.069705    0.099805    1.178952 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.069705    0.000009    1.178961 ^ _167_/B (sg13g2_nor2_1)
     1    0.004652    0.030718    0.046949    1.225911 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.030718    0.000032    1.225942 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034874    0.075856    1.301798 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034874    0.000060    1.301858 v sine_out[23] (out)
                                              1.301858   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.301858   data arrival time
---------------------------------------------------------------------------------------------
                                             18.448141   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000071    1.053798 ^ _147_/B (sg13g2_nand2_1)
     2    0.007285    0.075628    0.114839    1.168638 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075628    0.000011    1.168649 v _149_/B (sg13g2_nand2_1)
     1    0.003451    0.038328    0.053683    1.222332 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.038328    0.000012    1.222344 ^ output10/A (sg13g2_buf_1)
     1    0.007923    0.041441    0.078424    1.300768 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041441    0.000048    1.300816 ^ sine_out[15] (out)
                                              1.300816   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.300816   data arrival time
---------------------------------------------------------------------------------------------
                                             18.449184   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000289    0.774425 ^ fanout73/A (sg13g2_buf_8)
     8    0.031676    0.028832    0.073715    0.848140 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028832    0.000090    0.848230 ^ _132_/A (sg13g2_nand2_2)
     4    0.016085    0.058929    0.064522    0.912753 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058930    0.000078    0.912830 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015259    0.180941    0.176177    1.089007 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180941    0.000074    1.089082 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004914    0.065865    0.113183    1.202264 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065865    0.000036    1.202301 v output5/A (sg13g2_buf_1)
     1    0.008920    0.037498    0.092353    1.294654 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.037498    0.000079    1.294733 v sine_out[10] (out)
                                              1.294733   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.294733   data arrival time
---------------------------------------------------------------------------------------------
                                             18.455267   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000289    0.774425 ^ fanout73/A (sg13g2_buf_8)
     8    0.031676    0.028832    0.073715    0.848140 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028832    0.000090    0.848230 ^ _132_/A (sg13g2_nand2_2)
     4    0.016085    0.058929    0.064522    0.912753 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058930    0.000078    0.912830 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015259    0.180941    0.176177    1.089007 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180941    0.000119    1.089126 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003709    0.068932    0.103451    1.192577 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.068932    0.000017    1.192594 v output25/A (sg13g2_buf_1)
     1    0.008227    0.035574    0.091936    1.284530 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.035574    0.000059    1.284588 v sine_out[29] (out)
                                              1.284588   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.284588   data arrival time
---------------------------------------------------------------------------------------------
                                             18.465410   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000021    0.328186 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008963    0.055685    0.393551    0.721737 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055685    0.000018    0.721755 v fanout71/A (sg13g2_buf_8)
     8    0.033353    0.028354    0.092176    0.813931 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028361    0.000068    0.813999 v _126_/A (sg13g2_inv_1)
     3    0.013997    0.064191    0.061956    0.875955 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064191    0.000043    0.875998 ^ _161_/B (sg13g2_nand2_2)
     3    0.015150    0.058747    0.080508    0.956506 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058749    0.000239    0.956745 v _177_/B (sg13g2_nand2_1)
     3    0.010221    0.061201    0.069688    1.026433 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061201    0.000003    1.026436 ^ _179_/A (sg13g2_nand2_1)
     2    0.007435    0.058812    0.072512    1.098948 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058812    0.000027    1.098975 v _281_/B (sg13g2_nor2_1)
     1    0.007022    0.079437    0.084536    1.183511 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.079437    0.000084    1.183595 ^ output35/A (sg13g2_buf_1)
     1    0.008920    0.046422    0.098993    1.282588 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.046422    0.000079    1.282667 ^ sine_out[8] (out)
                                              1.282667   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.282667   data arrival time
---------------------------------------------------------------------------------------------
                                             18.467331   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000289    0.774425 ^ fanout73/A (sg13g2_buf_8)
     8    0.031676    0.028832    0.073715    0.848140 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028832    0.000090    0.848230 ^ _132_/A (sg13g2_nand2_2)
     4    0.016085    0.058929    0.064522    0.912753 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058930    0.000078    0.912830 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015259    0.180941    0.176177    1.089007 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180941    0.000114    1.089122 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003131    0.058175    0.103827    1.192949 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058175    0.000009    1.192958 v output17/A (sg13g2_buf_1)
     1    0.007837    0.034183    0.086381    1.279339 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034183    0.000045    1.279384 v sine_out[21] (out)
                                              1.279384   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.279384   data arrival time
---------------------------------------------------------------------------------------------
                                             18.470615   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000069    1.053796 ^ _171_/A (sg13g2_nand2_1)
     1    0.003041    0.062264    0.083098    1.136894 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062264    0.000002    1.136896 v _172_/B (sg13g2_nand2_1)
     1    0.005842    0.043911    0.056782    1.193678 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043911    0.000054    1.193732 ^ output21/A (sg13g2_buf_1)
     1    0.009016    0.045821    0.084016    1.277748 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.045821    0.000080    1.277828 ^ sine_out[25] (out)
                                              1.277828   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.277828   data arrival time
---------------------------------------------------------------------------------------------
                                             18.472172   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002774    0.023510    0.163644    0.308635 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023510    0.000010    0.308645 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009667    0.058365    0.377735    0.686380 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058365    0.000033    0.686412 ^ fanout75/A (sg13g2_buf_8)
     6    0.033106    0.030665    0.087723    0.774136 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030666    0.000289    0.774425 ^ fanout73/A (sg13g2_buf_8)
     8    0.031676    0.028832    0.073715    0.848140 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028832    0.000090    0.848230 ^ _132_/A (sg13g2_nand2_2)
     4    0.016085    0.058929    0.064522    0.912753 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.058930    0.000078    0.912830 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015259    0.180941    0.176177    1.089007 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.180941    0.000097    1.089104 ^ _276_/B (sg13g2_nor2_1)
     1    0.007252    0.057214    0.083417    1.172521 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.057214    0.000088    1.172609 v output31/A (sg13g2_buf_1)
     1    0.010289    0.041294    0.092052    1.264662 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.041294    0.000124    1.264786 v sine_out[4] (out)
                                              1.264786   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.264786   data arrival time
---------------------------------------------------------------------------------------------
                                             18.485214   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000037    0.999014 ^ _152_/B (sg13g2_nor2_2)
     4    0.014115    0.045193    0.068534    1.067548 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045193    0.000048    1.067596 v _277_/B (sg13g2_nor2_1)
     1    0.007067    0.077669    0.080234    1.147830 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.077669    0.000083    1.147913 ^ output32/A (sg13g2_buf_1)
     1    0.010282    0.051576    0.102230    1.250143 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.051576    0.000124    1.250268 ^ sine_out[5] (out)
                                              1.250268   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.250268   data arrival time
---------------------------------------------------------------------------------------------
                                             18.499733   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000037    0.999014 ^ _152_/B (sg13g2_nor2_2)
     4    0.014115    0.045193    0.068534    1.067548 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045193    0.000047    1.067595 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004712    0.072325    0.086621    1.154216 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.072325    0.000032    1.154248 ^ output6/A (sg13g2_buf_1)
     1    0.008617    0.045070    0.095048    1.249296 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.045070    0.000069    1.249366 ^ sine_out[11] (out)
                                              1.249366   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.249366   data arrival time
---------------------------------------------------------------------------------------------
                                             18.500635   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000037    0.999014 ^ _152_/B (sg13g2_nor2_2)
     4    0.014115    0.045193    0.068534    1.067548 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.045193    0.000062    1.067610 v _165_/A2 (sg13g2_a21oi_1)
     1    0.002719    0.051909    0.074773    1.142383 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051909    0.000004    1.142387 ^ output18/A (sg13g2_buf_1)
     1    0.007837    0.041506    0.083998    1.226385 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.041506    0.000045    1.226430 ^ sine_out[22] (out)
                                              1.226430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.226430   data arrival time
---------------------------------------------------------------------------------------------
                                             18.523569   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000021    0.328186 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008963    0.055685    0.393551    0.721737 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055685    0.000018    0.721755 v fanout71/A (sg13g2_buf_8)
     8    0.033353    0.028354    0.092176    0.813931 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028361    0.000068    0.813999 v _126_/A (sg13g2_inv_1)
     3    0.013997    0.064191    0.061956    0.875955 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064191    0.000043    0.875998 ^ _161_/B (sg13g2_nand2_2)
     3    0.015150    0.058747    0.080508    0.956506 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058749    0.000239    0.956745 v _177_/B (sg13g2_nand2_1)
     3    0.010221    0.061201    0.069688    1.026433 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061201    0.000003    1.026436 ^ _179_/A (sg13g2_nand2_1)
     2    0.007435    0.058812    0.072512    1.098948 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058812    0.000010    1.098958 v _180_/B (sg13g2_nand2_1)
     1    0.002960    0.033198    0.046125    1.145083 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.033198    0.000006    1.145089 ^ output24/A (sg13g2_buf_1)
     1    0.009370    0.046909    0.080448    1.225537 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046909    0.000092    1.225628 ^ sine_out[28] (out)
                                              1.225628   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.225628   data arrival time
---------------------------------------------------------------------------------------------
                                             18.524372   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000049    0.999027 ^ _144_/A (sg13g2_nand2_1)
     2    0.008702    0.072044    0.093373    1.092400 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072044    0.000006    1.092405 v _145_/B (sg13g2_nand2_1)
     1    0.002989    0.036020    0.050852    1.143258 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036020    0.000007    1.143264 ^ output9/A (sg13g2_buf_1)
     1    0.007923    0.041373    0.077434    1.220698 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.041373    0.000048    1.220746 ^ sine_out[14] (out)
                                              1.220746   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.220746   data arrival time
---------------------------------------------------------------------------------------------
                                             18.529253   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000114    0.864339 v _158_/B (sg13g2_nor2_1)
     3    0.012731    0.122424    0.107846    0.972185 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.122424    0.000053    0.972238 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003320    0.055810    0.089981    1.062218 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055810    0.000006    1.062224 v _160_/B (sg13g2_nor2_1)
     1    0.004328    0.059124    0.066907    1.129131 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.059124    0.000024    1.129155 ^ output14/A (sg13g2_buf_1)
     1    0.007837    0.041718    0.087094    1.216249 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041718    0.000045    1.216294 ^ sine_out[19] (out)
                                              1.216294   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.216294   data arrival time
---------------------------------------------------------------------------------------------
                                             18.533705   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000009    0.334883 ^ hold13/A (sg13g2_dlygate4sd3_1)
     1    0.004755    0.040492    0.378595    0.713479 ^ hold13/X (sg13g2_dlygate4sd3_1)
                                                         net49 (net)
                      0.040492    0.000028    0.713506 ^ fanout63/A (sg13g2_buf_2)
     5    0.028767    0.068100    0.109218    0.822725 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.068100    0.000136    0.822861 ^ fanout62/A (sg13g2_buf_8)
     8    0.030717    0.030056    0.091565    0.914426 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.030061    0.000080    0.914505 ^ _181_/A (sg13g2_and2_1)
     4    0.016632    0.077820    0.119098    1.033603 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.077820    0.000085    1.033689 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006015    0.054779    0.070714    1.104403 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.054779    0.000059    1.104461 v output28/A (sg13g2_buf_1)
     1    0.010020    0.040450    0.090345    1.194806 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.040450    0.000115    1.194922 v sine_out[31] (out)
                                              1.194922   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.194922   data arrival time
---------------------------------------------------------------------------------------------
                                             18.555079   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000057    0.999035 ^ _169_/A (sg13g2_nand2_1)
     1    0.003231    0.046570    0.065404    1.064439 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046570    0.000004    1.064443 v _170_/B (sg13g2_nand2_1)
     1    0.005357    0.039220    0.049326    1.113768 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039220    0.000044    1.113813 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042972    0.079947    1.193759 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042972    0.000060    1.193819 ^ sine_out[24] (out)
                                              1.193819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.193819   data arrival time
---------------------------------------------------------------------------------------------
                                             18.556181   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000021    0.328186 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008963    0.055685    0.393551    0.721737 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055685    0.000018    0.721755 v fanout71/A (sg13g2_buf_8)
     8    0.033353    0.028354    0.092176    0.813931 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028361    0.000068    0.813999 v _126_/A (sg13g2_inv_1)
     3    0.013997    0.064191    0.061956    0.875955 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064191    0.000043    0.875998 ^ _161_/B (sg13g2_nand2_2)
     3    0.015150    0.058747    0.080508    0.956506 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058748    0.000181    0.956687 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004539    0.071085    0.090626    1.047312 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.071085    0.000029    1.047341 ^ output36/A (sg13g2_buf_1)
     1    0.008920    0.046192    0.095406    1.142747 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.046192    0.000079    1.142826 ^ sine_out[9] (out)
                                              1.142826   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.142826   data arrival time
---------------------------------------------------------------------------------------------
                                             18.607174   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000021    0.328186 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008963    0.055685    0.393551    0.721737 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.055685    0.000018    0.721755 v fanout71/A (sg13g2_buf_8)
     8    0.033353    0.028354    0.092176    0.813931 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.028361    0.000068    0.813999 v _126_/A (sg13g2_inv_1)
     3    0.013997    0.064191    0.061956    0.875955 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064191    0.000043    0.875998 ^ _161_/B (sg13g2_nand2_2)
     3    0.015150    0.058747    0.080508    0.956506 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.058748    0.000231    0.956737 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003066    0.055816    0.081815    1.038552 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.055816    0.000008    1.038560 ^ output16/A (sg13g2_buf_1)
     1    0.007837    0.041621    0.085675    1.124235 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041621    0.000045    1.124280 ^ sine_out[20] (out)
                                              1.124280   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.124280   data arrival time
---------------------------------------------------------------------------------------------
                                             18.625721   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077932    0.000347    0.410938 v fanout65/A (sg13g2_buf_8)
     8    0.035901    0.029885    0.103730    0.514669 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029892    0.000059    0.514728 v fanout64/A (sg13g2_buf_8)
     8    0.030867    0.026716    0.078924    0.593652 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.026716    0.000080    0.593732 v _142_/A (sg13g2_or2_1)
     7    0.022599    0.085379    0.158164    0.751897 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085379    0.000060    0.751956 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003730    0.061899    0.095619    0.847575 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.061899    0.000016    0.847591 ^ output11/A (sg13g2_buf_1)
     1    0.007923    0.042130    0.088539    0.936130 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.042130    0.000048    0.936178 ^ sine_out[16] (out)
                                              0.936178   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.936178   data arrival time
---------------------------------------------------------------------------------------------
                                             18.813822   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002491    0.022880    0.162512    0.306970 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022880    0.000002    0.306972 ^ fanout68/A (sg13g2_buf_1)
     4    0.023146    0.100646    0.116238    0.423209 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100678    0.000352    0.423561 ^ fanout65/A (sg13g2_buf_8)
     8    0.036685    0.034069    0.109146    0.532708 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034069    0.000060    0.532768 ^ fanout64/A (sg13g2_buf_8)
     8    0.031609    0.028950    0.075340    0.608108 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.028950    0.000142    0.608250 ^ _215_/A (sg13g2_nand3_1)
     2    0.006921    0.082202    0.083741    0.691991 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.082202    0.000020    0.692012 v _284_/B (sg13g2_and2_1)
     1    0.006240    0.030885    0.104153    0.796164 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030885    0.000062    0.796226 v output7/A (sg13g2_buf_1)
     1    0.008444    0.035258    0.076247    0.872473 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.035258    0.000064    0.872536 v sine_out[12] (out)
                                              0.872536   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.872536   data arrival time
---------------------------------------------------------------------------------------------
                                             18.877464   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009628    0.028597    0.180705    0.325684 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.028597    0.000010    0.325694 v _127_/A (sg13g2_inv_1)
     1    0.004066    0.025834    0.032239    0.357933 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.025834    0.000020    0.357953 ^ output3/A (sg13g2_buf_1)
     1    0.010906    0.052742    0.081762    0.439715 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.052742    0.000148    0.439863 ^ signB (out)
                                              0.439863   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.439863   data arrival time
---------------------------------------------------------------------------------------------
                                             19.310137   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009753    0.034299    0.183352    0.328332 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.034299    0.000029    0.328361 ^ output2/A (sg13g2_buf_1)
     1    0.007572    0.039969    0.075669    0.404030 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.039969    0.000039    0.404069 ^ sign (out)
                                              0.404069   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.404069   data arrival time
---------------------------------------------------------------------------------------------
                                             19.345930   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000195    5.169362 v _289_/A (sg13g2_inv_1)
     1    0.006484    0.034638    0.039031    5.208393 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.034638    0.000030    5.208423 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027   25.144445 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894445   clock uncertainty
                                  0.000000   24.894445   clock reconvergence pessimism
                                 -0.124169   24.770277   library recovery time
                                             24.770277   data required time
---------------------------------------------------------------------------------------------
                                             24.770277   data required time
                                             -5.208423   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561853   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000163    5.169330 v _290_/A (sg13g2_inv_1)
     1    0.006502    0.034705    0.039084    5.208414 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.034705    0.000030    5.208444 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.208444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032   25.144451 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894451   clock uncertainty
                                  0.000000   24.894451   clock reconvergence pessimism
                                 -0.124171   24.770281   library recovery time
                                             24.770281   data required time
---------------------------------------------------------------------------------------------
                                             24.770281   data required time
                                             -5.208444   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561836   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000074    5.169241 v _291_/A (sg13g2_inv_1)
     1    0.006137    0.033310    0.037999    5.207240 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033310    0.000020    5.207261 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207261   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.123652   24.771328   library recovery time
                                             24.771328   data required time
---------------------------------------------------------------------------------------------
                                             24.771328   data required time
                                             -5.207261   data arrival time
---------------------------------------------------------------------------------------------
                                             19.564066   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000218    5.169385 v _288_/A (sg13g2_inv_1)
     1    0.005574    0.032316    0.036330    5.205715 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032316    0.000009    5.205724 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000039   25.144459 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894459   clock uncertainty
                                  0.000000   24.894459   clock reconvergence pessimism
                                 -0.123460   24.770998   library recovery time
                                             24.770998   data required time
---------------------------------------------------------------------------------------------
                                             24.770998   data required time
                                             -5.205724   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565275   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000215    5.169383 v _286_/A (sg13g2_inv_1)
     1    0.005781    0.031956    0.036942    5.206324 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031956    0.000013    5.206337 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000023   25.144983 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894985   clock uncertainty
                                  0.000000   24.894985   clock reconvergence pessimism
                                 -0.123239   24.771746   library recovery time
                                             24.771746   data required time
---------------------------------------------------------------------------------------------
                                             24.771746   data required time
                                             -5.206337   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565409   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000183    5.169350 v _287_/A (sg13g2_inv_1)
     1    0.005592    0.032386    0.036382    5.205732 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032386    0.000010    5.205743 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205743   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.123392   24.771587   library recovery time
                                             24.771587   data required time
---------------------------------------------------------------------------------------------
                                             24.771587   data required time
                                             -5.205743   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565845   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000224    5.169391 v _285_/A (sg13g2_inv_1)
     1    0.005565    0.032283    0.036305    5.205696 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032283    0.000009    5.205705 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000030   25.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894991   clock uncertainty
                                  0.000000   24.894991   clock reconvergence pessimism
                                 -0.123360   24.771631   library recovery time
                                             24.771631   data required time
---------------------------------------------------------------------------------------------
                                             24.771631   data required time
                                             -5.205705   data arrival time
---------------------------------------------------------------------------------------------
                                             19.565926   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000223    5.169390 v _129_/A (sg13g2_inv_1)
     1    0.005375    0.031541    0.035737    5.205128 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031541    0.000006    5.205133 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205133   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.123134   24.771845   library recovery time
                                             24.771845   data required time
---------------------------------------------------------------------------------------------
                                             24.771845   data required time
                                             -5.205133   data arrival time
---------------------------------------------------------------------------------------------
                                             19.566713   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000034    5.082586 v _292_/A (sg13g2_inv_1)
     1    0.005883    0.035895    0.043173    5.125759 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035895    0.000016    5.125774 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.125774   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041   25.144459 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894461   clock uncertainty
                                  0.000000   24.894461   clock reconvergence pessimism
                                 -0.124553   24.769907   library recovery time
                                             24.769907   data required time
---------------------------------------------------------------------------------------------
                                             24.769907   data required time
                                             -5.125774   data arrival time
---------------------------------------------------------------------------------------------
                                             19.644135   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000008    0.899151 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009455    0.131843    0.132881    1.032033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.131843    0.000006    1.032038 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011833    0.100314    0.133066    1.165104 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100314    0.000101    1.165205 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009900    0.133151    0.160235    1.325440 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133151    0.000048    1.325488 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009228    0.085427    0.121647    1.447135 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085427    0.000017    1.447152 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006953    0.111977    0.127055    1.574208 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.111977    0.000029    1.574237 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002512    0.059827    0.112788    1.687025 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059827    0.000007    1.687033 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001866    0.030763    0.369531    2.056564 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.030763    0.000003    2.056566 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.056566   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032   25.144451 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894451   clock uncertainty
                                  0.000000   24.894451   clock reconvergence pessimism
                                 -0.115810   24.778643   library setup time
                                             24.778643   data required time
---------------------------------------------------------------------------------------------
                                             24.778643   data required time
                                             -2.056566   data arrival time
---------------------------------------------------------------------------------------------
                                             22.722076   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000049    0.999027 ^ _144_/A (sg13g2_nand2_1)
     2    0.008702    0.072044    0.093373    1.092400 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072044    0.000036    1.092436 v _212_/B (sg13g2_nor2_1)
     2    0.009523    0.100354    0.104734    1.197170 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100354    0.000014    1.197184 ^ _213_/C (sg13g2_nand3_1)
     2    0.011402    0.116598    0.149305    1.346489 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.116598    0.000088    1.346577 v _214_/B (sg13g2_xnor2_1)
     1    0.001634    0.033575    0.111987    1.458564 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033575    0.000000    1.458565 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002161    0.034637    0.371260    1.829825 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034637    0.000005    1.829830 v _300_/D (sg13g2_dfrbpq_2)
                                              1.829830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.117108   24.777870   library setup time
                                             24.777870   data required time
---------------------------------------------------------------------------------------------
                                             24.777870   data required time
                                             -1.829830   data arrival time
---------------------------------------------------------------------------------------------
                                             22.948040   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000295    0.786209 v fanout74/A (sg13g2_buf_1)
     4    0.017420    0.062097    0.097183    0.883392 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.062097    0.000055    0.883447 v _140_/A (sg13g2_nor2_2)
     5    0.020947    0.103013    0.115530    0.998977 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103013    0.000049    0.999027 ^ _144_/A (sg13g2_nand2_1)
     2    0.008702    0.072044    0.093373    1.092400 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.072044    0.000036    1.092436 v _212_/B (sg13g2_nor2_1)
     2    0.009523    0.100354    0.104734    1.197170 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.100354    0.000014    1.197184 ^ _213_/C (sg13g2_nand3_1)
     2    0.011402    0.116598    0.149305    1.346489 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.116598    0.000032    1.346521 v _218_/B1 (sg13g2_o21ai_1)
     1    0.001787    0.056971    0.056860    1.403381 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056971    0.000002    1.403383 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003405    0.036613    0.373400    1.776783 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.036613    0.000006    1.776788 ^ _219_/A (sg13g2_inv_1)
     1    0.002607    0.017979    0.028633    1.805421 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017979    0.000009    1.805430 v _301_/D (sg13g2_dfrbpq_1)
                                              1.805430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041   25.144459 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894461   clock uncertainty
                                  0.000000   24.894461   clock reconvergence pessimism
                                 -0.111270   24.783190   library setup time
                                             24.783190   data required time
---------------------------------------------------------------------------------------------
                                             24.783190   data required time
                                             -1.805430   data arrival time
---------------------------------------------------------------------------------------------
                                             22.977758   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000008    0.899151 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009455    0.131843    0.132881    1.032033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.131843    0.000006    1.032038 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011833    0.100314    0.133066    1.165104 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100314    0.000101    1.165205 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009900    0.133151    0.160235    1.325440 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133151    0.000048    1.325488 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009228    0.085427    0.121647    1.447135 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085427    0.000018    1.447152 v _208_/B (sg13g2_xor2_1)
     1    0.002112    0.050466    0.110791    1.557943 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050466    0.000004    1.557948 v _298_/D (sg13g2_dfrbpq_1)
                                              1.557948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027   25.144445 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894445   clock uncertainty
                                  0.000000   24.894445   clock reconvergence pessimism
                                 -0.122974   24.771473   library setup time
                                             24.771473   data required time
---------------------------------------------------------------------------------------------
                                             24.771473   data required time
                                             -1.557948   data arrival time
---------------------------------------------------------------------------------------------
                                             23.213524   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000008    0.899151 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009455    0.131843    0.132881    1.032033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.131843    0.000006    1.032038 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011833    0.100314    0.133066    1.165104 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100314    0.000101    1.165205 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009900    0.133151    0.160235    1.325440 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.133151    0.000046    1.325486 ^ _204_/B (sg13g2_xor2_1)
     1    0.001733    0.049510    0.120506    1.445992 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049510    0.000002    1.445994 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.445994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000039   25.144459 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894459   clock uncertainty
                                  0.000000   24.894459   clock reconvergence pessimism
                                 -0.121960   24.772499   library setup time
                                             24.772499   data required time
---------------------------------------------------------------------------------------------
                                             24.772499   data required time
                                             -1.445994   data arrival time
---------------------------------------------------------------------------------------------
                                             23.326506   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000003    0.899146 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005472    0.044992    0.394634    1.293779 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.044992    0.000008    1.293787 v _192_/B (sg13g2_xnor2_1)
     1    0.001948    0.034401    0.086670    1.380457 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034401    0.000003    1.380460 v _294_/D (sg13g2_dfrbpq_1)
                                              1.380460   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000030   25.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894991   clock uncertainty
                                  0.000000   24.894991   clock reconvergence pessimism
                                 -0.117023   24.777969   library setup time
                                             24.777969   data required time
---------------------------------------------------------------------------------------------
                                             24.777969   data required time
                                             -1.380460   data arrival time
---------------------------------------------------------------------------------------------
                                             23.397509   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000008    0.899151 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009455    0.131843    0.132881    1.032033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.131843    0.000006    1.032038 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011833    0.100314    0.133066    1.165104 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100314    0.000094    1.165198 v _200_/A (sg13g2_xor2_1)
     1    0.001904    0.049779    0.120044    1.285241 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049779    0.000003    1.285244 v _296_/D (sg13g2_dfrbpq_1)
                                              1.285244   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.122563   24.772415   library setup time
                                             24.772415   data required time
---------------------------------------------------------------------------------------------
                                             24.772415   data required time
                                             -1.285244   data arrival time
---------------------------------------------------------------------------------------------
                                             23.487171   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001897    0.017088    0.158339    0.302800 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.017088    0.000002    0.302802 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013265    0.068110    0.400839    0.703641 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068110    0.000037    0.703679 v fanout55/A (sg13g2_buf_8)
     8    0.036728    0.029846    0.099233    0.802912 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029848    0.000393    0.803305 v _191_/B (sg13g2_xnor2_1)
     2    0.005715    0.054956    0.095838    0.899143 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.054956    0.000008    0.899151 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009455    0.131843    0.132881    1.032033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.131843    0.000005    1.032038 ^ _196_/A (sg13g2_xor2_1)
     1    0.001509    0.050329    0.123063    1.155101 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.050329    0.000000    1.155102 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.155102   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000023   25.144983 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.894985   clock uncertainty
                                  0.000000   24.894985   clock reconvergence pessimism
                                 -0.121974   24.773010   library setup time
                                             24.773010   data required time
---------------------------------------------------------------------------------------------
                                             24.773010   data required time
                                             -1.155102   data arrival time
---------------------------------------------------------------------------------------------
                                             23.617910   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002290    0.017931    0.159609    0.304588 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017931    0.000006    0.304593 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009131    0.054358    0.386907    0.691500 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054358    0.000023    0.691523 v fanout77/A (sg13g2_buf_8)
     7    0.040198    0.030537    0.093856    0.785379 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030538    0.000235    0.785614 v _128_/A (sg13g2_inv_2)
     5    0.019826    0.047865    0.049202    0.834816 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047865    0.000004    0.834819 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.834819   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048   25.079281 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065679   25.144960 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018   25.144978 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894979   clock uncertainty
                                  0.000000   24.894979   clock reconvergence pessimism
                                 -0.121331   24.773647   library setup time
                                             24.773647   data required time
---------------------------------------------------------------------------------------------
                                             24.773647   data required time
                                             -0.834819   data arrival time
---------------------------------------------------------------------------------------------
                                             23.938829   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000195    5.169362 v _289_/A (sg13g2_inv_1)
     1    0.006484    0.034638    0.039031    5.208393 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.034638    0.000030    5.208423 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012840    0.029018    0.010568   25.010567 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000   25.010567 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667   25.079233 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000069   25.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116   25.144419 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027   25.144445 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.894445   clock uncertainty
                                  0.000000   24.894445   clock reconvergence pessimism
                                 -0.124169   24.770277   library recovery time
                                             24.770277   data required time
---------------------------------------------------------------------------------------------
                                             24.770277   data required time
                                             -5.208423   data arrival time
---------------------------------------------------------------------------------------------
                                             19.561853   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002811    0.019303    0.160884    0.305874 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019303    0.000010    0.305885 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009381    0.055151    0.388531    0.694415 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055151    0.000032    0.694447 v fanout75/A (sg13g2_buf_8)
     6    0.032238    0.027976    0.091466    0.785913 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027982    0.000280    0.786194 v fanout73/A (sg13g2_buf_8)
     8    0.030912    0.026669    0.078031    0.864225 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026669    0.000096    0.864321 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018046    0.210792    0.189406    1.053727 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210792    0.000026    1.053753 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007294    0.084057    0.132213    1.185966 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084057    0.000006    1.185972 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004444    0.082910    0.115367    1.301339 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082910    0.000019    1.301358 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003922    0.054151    0.077268    1.378626 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.054151    0.000011    1.378637 v _273_/A (sg13g2_nor2_1)
     1    0.004582    0.062455    0.074214    1.452851 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.062455    0.000020    1.452871 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004429    0.058083    0.069040    1.521911 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058083    0.000027    1.521938 v output15/A (sg13g2_buf_1)
     1    0.010469    0.041844    0.092870    1.614808 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.041844    0.000130    1.614938 v sine_out[1] (out)
                                              1.614938   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.614938   data arrival time
---------------------------------------------------------------------------------------------
                                             18.135061   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.887718e-05 0.000000e+00 4.615362e-09 1.888179e-05  59.6%
Combinational        2.278306e-07 2.789915e-07 4.208836e-08 5.489104e-07   1.7%
Clock                8.901629e-06 3.359024e-06 2.141074e-09 1.226279e-05  38.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.800664e-05 3.638015e-06 4.884479e-08 3.169350e-05 100.0%
                            88.4%        11.5%         0.2%
Writing metric power__internal__total: 2.8006641514366493e-5
Writing metric power__switching__total: 3.6380149595061084e-6
Writing metric power__leakage__total: 4.8844789546365064e-8
Writing metric power__total: 3.169350020471029e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.25053348993399616
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.144446 source latency _298_/CLK ^
-0.144980 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250533 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.2505445366534036
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.144991 source latency _294_/CLK ^
-0.144446 target latency _298_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250545 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.3354569494911792
nom_typ_1p20V_25C: 0.3354569494911792
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 18.135061965434538
nom_typ_1p20V_25C: 18.135061965434538
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.335457
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 22.722076
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.144446         network latency _298_/CLK
        0.144991 network latency _294_/CLK
---------------
0.144446 0.144991 latency
        0.000545 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.151590         network latency _298_/CLK
        0.151961 network latency _294_/CLK
---------------
0.151590 0.151961 latency
        0.000371 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.28 fmax = 439.00
%OL_END_REPORT
