#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jan 29 14:04:35 2020
# Process ID: 1316
# Log file: H:/FRACTALE/marche/Fractal_29-01-2020/vivado.log
# Journal file: H:/FRACTALE/marche/Fractal_29-01-2020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FRACTALE/marche/Fractal_29-01-2020/mandelbrot_nouveau.xpr
INFO: [Project 1-313] Project file moved from 'P:/mandelbrot_nouveau' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg', nor could it be found using path 'P:/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Flow_Quick (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_2. Strategy Performance_Retiming (Vivado Implementation 2018) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option CompiledLibDirXSim has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirIES
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirActivehdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ProjectType
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'H:/FRACTALE/marche/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip', nor could it be found using path 'P:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CreateRefXciForCoreContainers
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPUserFilesDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPStaticSourceDir
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableBDX
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSAVendor
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name GenerateIPUpgradeLog
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
WARNING: [Project 1-231] Project 'mandelbrot_nouveau.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'h:/FRACTALE/marche/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/net/e/floupias001/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/Mandelbrot.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 706.293 ; gain = 122.598
update_compile_order -fileset sources_1
save_project_as marche C:/Users/floupias001/Desktop/marche -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 758.125 ; gain = 40.438
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292ABF785A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292ABF785A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF785A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:06:28 . Memory (MB): peak = 853.832 ; gain = 674.523
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:06:29 . Memory (MB): peak = 877.895 ; gain = 698.586
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:07:11 . Memory (MB): peak = 877.895 ; gain = 698.586
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:07:11 . Memory (MB): peak = 880.082 ; gain = 700.773
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:07:56 . Memory (MB): peak = 881.984 ; gain = 702.676
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:07:57 . Memory (MB): peak = 882.895 ; gain = 703.586
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:09:03 . Memory (MB): peak = 893.457 ; gain = 714.148
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-944] 0 definitions of operator "*" match here [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:09:04 . Memory (MB): peak = 893.457 ; gain = 714.148
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:09:46 . Memory (MB): peak = 893.457 ; gain = 714.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-690] width mismatch in assignment; target has 24 bits, source has 48 bits [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-285] failed synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:09:47 . Memory (MB): peak = 893.457 ; gain = 714.148
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:10:30 . Memory (MB): peak = 893.457 ; gain = 714.148
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ( [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:100]
ERROR: [Synth 8-2715] syntax error near ( [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:101]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:10:31 . Memory (MB): peak = 903.059 ; gain = 723.750
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:12:10 . Memory (MB): peak = 903.059 ; gain = 723.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-690] width mismatch in assignment; target has 24 bits, source has 48 bits [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:94]
ERROR: [Synth 8-285] failed synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:12:11 . Memory (MB): peak = 904.148 ; gain = 724.840
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:15:05 . Memory (MB): peak = 907.289 ; gain = 727.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-690] width mismatch in assignment; target has 24 bits, source has 25 bits [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:105]
ERROR: [Synth 8-285] failed synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:03 ; elapsed = 00:15:06 . Memory (MB): peak = 907.289 ; gain = 727.980
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_Mandelbrot
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:15:43 . Memory (MB): peak = 907.289 ; gain = 727.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:08 ; elapsed = 00:15:47 . Memory (MB): peak = 943.637 ; gain = 764.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:09 ; elapsed = 00:15:50 . Memory (MB): peak = 943.637 ; gain = 764.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 33 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:25 ; elapsed = 00:16:15 . Memory (MB): peak = 1239.832 ; gain = 1060.523
70 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1239.832 ; gain = 332.543
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 14:21:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 14:21:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 14:41:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 14:41:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 14:41:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 14:41:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 14:47:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 14:47:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 14:54:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1413.523 ; gain = 159.617
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 14:58:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 14:59:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 15:00:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 15:01:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 15:01:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 15:03:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1835.391 ; gain = 32.660
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:1]
[Wed Jan 29 15:04:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 15:05:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1835.391 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Wed Jan 29 15:08:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1835.391 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1835.391 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:11 ; elapsed = 01:09:15 . Memory (MB): peak = 1835.391 ; gain = 1656.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 7 bits [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:147]
ERROR: [Synth 8-285] failed synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
ERROR: [Synth 8-285] failed synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:12 ; elapsed = 01:09:16 . Memory (MB): peak = 1835.391 ; gain = 1656.082
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:16 ; elapsed = 01:09:29 . Memory (MB): peak = 1835.391 ; gain = 1656.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zreal_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:73]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:18 ; elapsed = 01:09:32 . Memory (MB): peak = 1835.391 ; gain = 1656.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:18 ; elapsed = 01:09:35 . Memory (MB): peak = 1835.391 ; gain = 1656.082
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.383 ; gain = 22.992
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:43 ; elapsed = 01:12:41 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zreal_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:73]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:45 ; elapsed = 01:12:44 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:45 ; elapsed = 01:12:47 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.383 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:15 ; elapsed = 01:15:04 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zreal_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:73]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:17 ; elapsed = 01:15:07 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:17 ; elapsed = 01:15:10 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.383 ; gain = 0.000
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.383 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:37 ; elapsed = 01:17:27 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zreal_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:73]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:39 ; elapsed = 01:17:30 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:39 ; elapsed = 01:17:33 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.383 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:00 ; elapsed = 01:19:28 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:02 ; elapsed = 01:19:31 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:02 ; elapsed = 01:19:34 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:34 ; elapsed = 01:22:19 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
WARNING: [Synth 8-3848] Net r1_zimag_out in module/entity iteration does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:37 ; elapsed = 01:22:23 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:37 ; elapsed = 01:22:25 . Memory (MB): peak = 1858.383 ; gain = 1679.074
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.391 ; gain = 23.008
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:21 ; elapsed = 01:26:59 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:23 ; elapsed = 01:27:03 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:23 ; elapsed = 01:27:06 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1881.391 ; gain = 0.000
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r1_zimag_out was not found in the design.
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1881.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:01 ; elapsed = 01:31:54 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:03 ; elapsed = 01:31:57 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:03 ; elapsed = 01:32:00 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.391 ; gain = 0.000
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 15:40:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 15:40:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:08 ; elapsed = 01:42:13 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:10 ; elapsed = 01:42:16 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:10 ; elapsed = 01:42:19 . Memory (MB): peak = 1881.391 ; gain = 1702.082
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1883.469 ; gain = 2.078
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1883.469 ; gain = 0.000
add_bp {C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd} 126
remove_bps -file {C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd} -line 126
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:53 ; elapsed = 01:51:34 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] r1_startreal_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:111]
ERROR: [Synth 8-1031] r1_startimag_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:112]
ERROR: [Synth 8-1031] startimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:118]
ERROR: [Synth 8-1031] startreal is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:119]
ERROR: [Synth 8-1779] cannot read from 'out' object iteration_out ; use 'buffer' or 'inout' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:129]
ERROR: [Synth 8-1031] r1_iteration_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:133]
ERROR: [Synth 8-2389] near signed ; type conversion expression type cannot be determined uniquely [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:133]
ERROR: [Synth 8-1031] r1_addr_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:146]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:169]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:171]
ERROR: [Synth 8-1031] r2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:168]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:175]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:177]
ERROR: [Synth 8-1031] i2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:174]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:181]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:183]
ERROR: [Synth 8-1031] zreal_zimag_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:180]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:53 ; elapsed = 01:51:34 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:01 ; elapsed = 01:53:04 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] r1_startreal_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:111]
ERROR: [Synth 8-1031] r1_startimag_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:112]
ERROR: [Synth 8-1031] startimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:118]
ERROR: [Synth 8-1031] startreal is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:119]
ERROR: [Synth 8-1031] r1_addr_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:147]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:170]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:172]
ERROR: [Synth 8-1031] r2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:169]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:176]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:178]
ERROR: [Synth 8-1031] i2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:175]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:182]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:184]
ERROR: [Synth 8-1031] zreal_zimag_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:181]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:02 ; elapsed = 01:53:04 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:07 ; elapsed = 01:53:58 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] r1_addr_out is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:145]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:168]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:170]
ERROR: [Synth 8-1031] r2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:167]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:174]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:176]
ERROR: [Synth 8-1031] i2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:173]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:180]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:182]
ERROR: [Synth 8-1031] zreal_zimag_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:179]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:08 ; elapsed = 01:53:58 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:13 ; elapsed = 01:54:50 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:169]
ERROR: [Synth 8-1031] r2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:171]
ERROR: [Synth 8-1031] r2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:168]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:175]
ERROR: [Synth 8-1031] i2 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:177]
ERROR: [Synth 8-1031] i2_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:174]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:181]
ERROR: [Synth 8-1031] deux_zreal_zimag is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:183]
ERROR: [Synth 8-1031] zreal_zimag_64 is not declared [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:180]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:14 ; elapsed = 01:54:51 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:20 ; elapsed = 01:56:27 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-2837] use <= to assign to signal deux_zreal_zimag [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:104]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:128]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:21 ; elapsed = 01:56:27 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:26 ; elapsed = 01:56:54 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-2836] use := to assign to variable temp_iteration [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:103]
ERROR: [Synth 8-2836] use := to assign to variable temp_iteration [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:105]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:106]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:128]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:26 ; elapsed = 01:56:54 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:29 ; elapsed = 01:57:04 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-2836] use := to assign to variable temp_iteration [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:105]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:106]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:128]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:30 ; elapsed = 01:57:05 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:33 ; elapsed = 01:57:19 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:105]
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:127]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:33 ; elapsed = 01:57:19 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:36 ; elapsed = 01:57:28 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
ERROR: [Synth 8-2836] use := to assign to variable r2plusi2 [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:127]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:37 ; elapsed = 01:57:28 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:40 ; elapsed = 01:57:38 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:41 ; elapsed = 01:57:42 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:42 ; elapsed = 01:57:44 . Memory (MB): peak = 1883.469 ; gain = 1704.160
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.242 ; gain = 3.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_zreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_zimag_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_startreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r1_startreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_startimag_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r1_startimag_out was not found in the design.
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1887.242 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 16:02:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 16:02:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 16:07:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 16:07:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_zreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_zimag_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_startreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r1_startreal_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r2_startimag_out was not found in the design.
WARNING: Simulation object /top_Mandelbrot_tb/uut/inst_Convergence/\Gen_IT(0)\/ITX/r1_startimag_out was not found in the design.
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1887.242 ; gain = 0.000
run 10 us
run 10 us
run 10 us
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jan 29 16:16:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/synth_1/runme.log
[Wed Jan 29 16:16:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/floupias001/Desktop/marche/marche.runs/impl_1/top_Mandelbrot.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:31 ; elapsed = 02:18:37 . Memory (MB): peak = 1887.242 ; gain = 1707.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 50 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 500 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-3491] module 'spiCtrl' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:123]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ViewController' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd:30]
INFO: [Synth 8-638] synthesizing module 'convergence' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
	Parameter ITERATION_NUMBER bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'point' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'point' (8#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd:47]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-638] synthesizing module 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'iteration' (9#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:59]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-3491] module 'iteration' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd:34' bound to instance 'ITX' of component 'iteration' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'convergence' (10#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at 'C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (11#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (12#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (13#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (14#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd:42]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (15#1) [C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port led[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_17[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port rgb_16[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[15]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[14]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[13]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[12]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[11]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[10]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[9]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[8]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[7]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[6]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[5]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[4]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[3]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[2]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[1]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port switch[0]
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_gauche
WARNING: [Synth 8-3331] design top_Mandelbrot has unconnected port bouton_droite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:32 ; elapsed = 02:18:41 . Memory (MB): peak = 1887.242 ; gain = 1707.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:33 ; elapsed = 02:18:44 . Memory (MB): peak = 1887.242 ; gain = 1707.934
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/floupias001/Desktop/marche/marche.srcs/constrs_1/new/Nexys4DDR.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.242 ; gain = 0.000
save_wave_config {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_Mandelbrot_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_Mandelbrot_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/decodeur_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decodeur_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/vga_bitmap_640x480.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_bitmap_640x480
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/point.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity point
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/iteration.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity iteration
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiCtrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/spiMode0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spiMode0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Affichage_VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Affichage_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/Gestionnaire_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Gestionnaire_Horloge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JSTK
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/ViewController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ViewController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/convergence.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convergence
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/push_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity push_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sources_1/new/top_Mandelbrot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/floupias001/Desktop/marche/marche.srcs/sim_1/new/fullTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_Mandelbrot_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a5f5af7e9c4e465580aed43679261e4d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_Mandelbrot_tb_behav xil_defaultlib.top_Mandelbrot_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.char7seg
Compiling architecture behavioral of entity xil_defaultlib.Gestionnaire_Horloge [gestionnaire_horloge_default]
Compiling architecture logic of entity xil_defaultlib.debounce [\debounce(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,true,50...]
Compiling architecture behavioral of entity xil_defaultlib.push_detector [\push_detector(10000,100,false,1...]
Compiling architecture behavioral of entity xil_defaultlib.spiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.spiMode0 [spimode0_default]
Compiling architecture behavioral of entity xil_defaultlib.JSTK [jstk_default]
Compiling architecture behavioral of entity xil_defaultlib.ViewController [viewcontroller_default]
Compiling architecture behavioral of entity xil_defaultlib.iteration [iteration_default]
Compiling architecture behavioral of entity xil_defaultlib.point [point_default]
Compiling architecture behavioral of entity xil_defaultlib.convergence [\convergence(28)\]
Compiling architecture behavioral of entity xil_defaultlib.decodeur_7seg [decodeur_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_7seg [affichage_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_bitmap_640x480 [\VGA_bitmap_640x480(8,false)\]
Compiling architecture behavioral of entity xil_defaultlib.Affichage_VGA [affichage_vga_default]
Compiling architecture top_level of entity xil_defaultlib.top_Mandelbrot [top_mandelbrot_default]
Compiling architecture bench of entity xil_defaultlib.top_mandelbrot_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_Mandelbrot_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:H:/FRACTALE/marche/FRACTALE/fractale/Fractale-It/vivado/Mandelbrot/top_Mandelbrot_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/floupias001/Desktop/marche/marche.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_Mandelbrot_tb_behav -key {Behavioral:sim_1:Functional:top_Mandelbrot_tb} -tclbatch {top_Mandelbrot_tb.tcl} -view {H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config H:/FRACTALE/marche/Fractal_29-01-2020/top_Mandelbrot_tb_behav.wcfg
source top_Mandelbrot_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_Mandelbrot_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 16:37:59 2020...
