;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	ADD 10, @10
	MOV -7, <-10
	ADD 10, @10
	SLT 101, 20
	SLT 101, 20
	SPL <1, -408
	SUB 12, @10
	SLT 101, 20
	SLT 101, 20
	SUB @1, -1
	SLT 101, 20
	SUB -106, @4
	DAT #10, <10
	SUB #61, @-46
	SPL <1, #-463
	SLT 701, 29
	ADD @0, @2
	SUB <0, @2
	SUB -176, @3
	ADD 210, 60
	SUB 12, @10
	DAT #10, <10
	DAT #10, <10
	MOV 141, 10
	SUB #10, @2
	SPL <1, -401
	SUB @1, -1
	SUB @1, -1
	SUB -207, <-120
	SUB 12, @10
	SLT 101, 20
	DJN 791, 29
	DJN -1, @-20
	MOV -1, <-20
	JMP <-127, 100
	JMP <127, 100
	SLT 701, 29
	SLT 101, 20
	SLT 101, 20
	ADD 10, @10
	CMP -10, 299
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT 101, 20
	SUB #72, @200
	JMP @12, #200
	JMP @72, #200
