Analysis & Synthesis report for CAD_VGA_Quartus
Sun Jan 26 13:03:42 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|mapState
 10. State Machine - |CAD_VGA_Quartus|Maze_Game:VGA_MG|MyGameState
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Maze_Game:VGA_MG|MazeGen:UUT
 16. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod15
 17. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod18
 18. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod19
 19. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod21
 20. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod24
 21. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div19
 22. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod27
 23. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div24
 24. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod20
 25. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div17
 26. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod23
 27. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod26
 28. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div20
 29. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod9
 30. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod12
 31. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div10
 32. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod7
 33. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div6
 34. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod4
 35. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod5
 36. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod2
 37. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod11
 38. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod8
 39. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div7
 40. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod6
 41. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div9
 42. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod30
 43. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod29
 44. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div34
 45. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div30
 46. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div33
 47. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div31
 48. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div32
 49. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div29
 50. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div3
 51. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div11
 52. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div35
 53. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div2
 54. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div4
 55. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div12
 56. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div16
 57. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div21
 58. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div23
 59. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div15
 60. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod13
 61. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod0
 62. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod28
 63. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div27
 64. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div26
 65. Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div0
 66. Port Connectivity Checks: "Maze_Game:VGA_MG|MazeGen:UUT"
 67. Port Connectivity Checks: "Maze_Game:VGA_MG"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 26 13:03:42 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CAD_VGA_Quartus                             ;
; Top-level Entity Name           ; CAD_VGA_Quartus                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1966                                        ;
; Total pins                      ; 134                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 23                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; CAD_VGA_Quartus    ; CAD_VGA_Quartus    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.72        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.5%      ;
;     Processor 3            ;  35.5%      ;
;     Processor 4            ;  23.4%      ;
;     Processor 5            ;  23.4%      ;
;     Processor 6            ;  23.4%      ;
;     Processor 7            ;  15.4%      ;
;     Processor 8            ;  15.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; VGA/Types.vhd                    ; yes             ; User VHDL File               ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/Types.vhd                ;         ;
; VGA/Maze.vhd                     ; yes             ; User VHDL File               ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/Maze.vhd                 ;         ;
; VGA/VGA_Square.vhd               ; yes             ; User VHDL File               ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd           ;         ;
; VGA/VGA_controller.vhd           ; yes             ; User VHDL File               ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_controller.vhd       ;         ;
; CAD_VGA_Quartus.vhd              ; yes             ; User VHDL File               ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_qio.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_qio.tdf        ;         ;
; db/abs_divider_0dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_0dg.tdf       ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_g2f.tdf         ;         ;
; db/lpm_abs_2p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_2p9.tdf           ;         ;
; db/lpm_divide_oio.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_oio.tdf        ;         ;
; db/abs_divider_ucg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_ucg.tdf       ;         ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_c2f.tdf         ;         ;
; db/lpm_abs_1p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_1p9.tdf           ;         ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_uio.tdf        ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_4dg.tdf       ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_o2f.tdf         ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_4p9.tdf           ;         ;
; db/lpm_divide_dpo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_dpo.tdf        ;         ;
; db/abs_divider_mbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_mbg.tdf       ;         ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_sve.tdf         ;         ;
; db/lpm_abs_mn9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_mn9.tdf           ;         ;
; db/lpm_divide_bpo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_bpo.tdf        ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_kbg.tdf       ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_ove.tdf         ;         ;
; db/lpm_divide_sio.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_sio.tdf        ;         ;
; db/abs_divider_2dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_2dg.tdf       ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_k2f.tdf         ;         ;
; db/lpm_abs_3p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_3p9.tdf           ;         ;
; db/lpm_divide_cpo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_cpo.tdf        ;         ;
; db/abs_divider_lbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_lbg.tdf       ;         ;
; db/alt_u_div_qve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_qve.tdf         ;         ;
; db/lpm_divide_apo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_apo.tdf        ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_jbg.tdf       ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_mve.tdf         ;         ;
; db/lpm_divide_fpo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_fpo.tdf        ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_obg.tdf       ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_00f.tdf         ;         ;
; db/lpm_abs_6p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_6p9.tdf           ;         ;
; db/lpm_divide_22m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_22m.tdf        ;         ;
; db/sign_div_unsign_5kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/sign_div_unsign_5kh.tdf   ;         ;
; db/alt_u_div_gse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_gse.tdf         ;         ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_42m.tdf        ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/sign_div_unsign_7kh.tdf   ;         ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_kse.tdf         ;         ;
; db/lpm_divide_nqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_nqo.tdf        ;         ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_1dg.tdf       ;         ;
; db/alt_u_div_h2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_h2f.tdf         ;         ;
; db/lpm_abs_0p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_0p9.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 14610           ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 24623           ;
;     -- 7 input functions                    ; 1083            ;
;     -- 6 input functions                    ; 3507            ;
;     -- 5 input functions                    ; 3432            ;
;     -- 4 input functions                    ; 4287            ;
;     -- <=3 input functions                  ; 12314           ;
;                                             ;                 ;
; Dedicated logic registers                   ; 1966            ;
;                                             ;                 ;
; I/O pins                                    ; 134             ;
;                                             ;                 ;
; Total DSP Blocks                            ; 23              ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLOCK3_50~input ;
; Maximum fan-out                             ; 1593            ;
; Total fan-out                               ; 100211          ;
; Average fan-out                             ; 3.72            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CAD_VGA_Quartus                          ; 24623 (47)          ; 1966 (34)                 ; 0                 ; 23         ; 134  ; 0            ; |CAD_VGA_Quartus                                                                                                                   ; CAD_VGA_Quartus     ; work         ;
;    |Maze_Game:VGA_MG|                     ; 24429 (7489)        ; 1909 (565)                ; 0                 ; 23         ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG                                                                                                  ; Maze_Game           ; work         ;
;       |MazeGen:UUT|                       ; 4075 (4075)         ; 1344 (1344)               ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT                                                                                      ; MazeGen             ; work         ;
;       |lpm_divide:Div0|                   ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div0|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num     ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div10|                  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div10|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div11|                  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div11|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div12|                  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div12                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div12|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div15|                  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div15                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_apo:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div15|lpm_divide_apo:auto_generated                                                   ; lpm_divide_apo      ; work         ;
;             |abs_divider_jbg:divider|     ; 119 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div15|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                           ; abs_divider_jbg     ; work         ;
;                |alt_u_div_mve:divider|    ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div15|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider     ; alt_u_div_mve       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div15|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_1p9:my_abs_num    ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Div16|                  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div16                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div16|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 234 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div16|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 213 (213)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div16|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div16|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div17|                  ; 213 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div17                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 213 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div17|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 213 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div17|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 193 (193)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div17|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div17|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div19|                  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div19                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div19|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 234 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div19|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 213 (213)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div19|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div19|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div20|                  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div20                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div20|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 234 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div20|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 213 (213)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div20|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div20|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div21|                  ; 213 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div21                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 213 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div21|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 213 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div21|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 193 (193)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div21|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div21|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div23|                  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div23                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_apo:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div23|lpm_divide_apo:auto_generated                                                   ; lpm_divide_apo      ; work         ;
;             |abs_divider_jbg:divider|     ; 119 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div23|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                           ; abs_divider_jbg     ; work         ;
;                |alt_u_div_mve:divider|    ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div23|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider     ; alt_u_div_mve       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div23|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_1p9:my_abs_num    ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Div24|                  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div24                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div24|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div24|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div24|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div24|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div26|                  ; 708 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div26                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_nqo:auto_generated|  ; 708 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div26|lpm_divide_nqo:auto_generated                                                   ; lpm_divide_nqo      ; work         ;
;             |abs_divider_1dg:divider|     ; 708 (52)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div26|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider                           ; abs_divider_1dg     ; work         ;
;                |alt_u_div_h2f:divider|    ; 624 (624)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div26|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider|alt_u_div_h2f:divider     ; alt_u_div_h2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div26|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div27|                  ; 708 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div27                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_nqo:auto_generated|  ; 708 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div27|lpm_divide_nqo:auto_generated                                                   ; lpm_divide_nqo      ; work         ;
;             |abs_divider_1dg:divider|     ; 708 (52)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div27|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider                           ; abs_divider_1dg     ; work         ;
;                |alt_u_div_h2f:divider|    ; 624 (624)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div27|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider|alt_u_div_h2f:divider     ; alt_u_div_h2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div27|lpm_divide_nqo:auto_generated|abs_divider_1dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Div29|                  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div29                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fpo:auto_generated|  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div29|lpm_divide_fpo:auto_generated                                                   ; lpm_divide_fpo      ; work         ;
;             |abs_divider_obg:divider|     ; 217 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div29|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                           ; abs_divider_obg     ; work         ;
;                |alt_u_div_00f:divider|    ; 198 (198)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div29|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider     ; alt_u_div_00f       ; work         ;
;                |lpm_abs_6p9:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div29|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;       |lpm_divide:Div2|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_apo:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div2|lpm_divide_apo:auto_generated                                                    ; lpm_divide_apo      ; work         ;
;             |abs_divider_jbg:divider|     ; 119 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div2|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                            ; abs_divider_jbg     ; work         ;
;                |alt_u_div_mve:divider|    ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div2|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider      ; alt_u_div_mve       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div2|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_1p9:my_abs_num     ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Div30|                  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div30                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fpo:auto_generated|  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div30|lpm_divide_fpo:auto_generated                                                   ; lpm_divide_fpo      ; work         ;
;             |abs_divider_obg:divider|     ; 217 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div30|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                           ; abs_divider_obg     ; work         ;
;                |alt_u_div_00f:divider|    ; 198 (198)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div30|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider     ; alt_u_div_00f       ; work         ;
;                |lpm_abs_6p9:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div30|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;       |lpm_divide:Div31|                  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div31                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fpo:auto_generated|  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div31|lpm_divide_fpo:auto_generated                                                   ; lpm_divide_fpo      ; work         ;
;             |abs_divider_obg:divider|     ; 217 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div31|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                           ; abs_divider_obg     ; work         ;
;                |alt_u_div_00f:divider|    ; 198 (198)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div31|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider     ; alt_u_div_00f       ; work         ;
;                |lpm_abs_6p9:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div31|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;       |lpm_divide:Div32|                  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div32                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fpo:auto_generated|  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div32|lpm_divide_fpo:auto_generated                                                   ; lpm_divide_fpo      ; work         ;
;             |abs_divider_obg:divider|     ; 217 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div32|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                           ; abs_divider_obg     ; work         ;
;                |alt_u_div_00f:divider|    ; 198 (198)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div32|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider     ; alt_u_div_00f       ; work         ;
;                |lpm_abs_6p9:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div32|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;       |lpm_divide:Div33|                  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div33                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fpo:auto_generated|  ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div33|lpm_divide_fpo:auto_generated                                                   ; lpm_divide_fpo      ; work         ;
;             |abs_divider_obg:divider|     ; 217 (4)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div33|lpm_divide_fpo:auto_generated|abs_divider_obg:divider                           ; abs_divider_obg     ; work         ;
;                |alt_u_div_00f:divider|    ; 198 (198)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div33|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider     ; alt_u_div_00f       ; work         ;
;                |lpm_abs_6p9:my_abs_num|   ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div33|lpm_divide_fpo:auto_generated|abs_divider_obg:divider|lpm_abs_6p9:my_abs_num    ; lpm_abs_6p9         ; work         ;
;       |lpm_divide:Div34|                  ; 146 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div34                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 146 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div34|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 146 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div34|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 146 (146)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div34|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;       |lpm_divide:Div35|                  ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div35                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dpo:auto_generated|  ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div35|lpm_divide_dpo:auto_generated                                                   ; lpm_divide_dpo      ; work         ;
;             |abs_divider_mbg:divider|     ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div35|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg     ; work         ;
;                |alt_u_div_sve:divider|    ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div35|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider     ; alt_u_div_sve       ; work         ;
;       |lpm_divide:Div3|                   ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_cpo:auto_generated|  ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div3|lpm_divide_cpo:auto_generated                                                    ; lpm_divide_cpo      ; work         ;
;             |abs_divider_lbg:divider|     ; 161 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div3|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider                            ; abs_divider_lbg     ; work         ;
;                |alt_u_div_qve:divider|    ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div3|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider      ; alt_u_div_qve       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div3|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Div4|                   ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_bpo:auto_generated|  ; 140 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div4|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;             |abs_divider_kbg:divider|     ; 140 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;                |alt_u_div_ove:divider|    ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_2p9:my_abs_num     ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Div6|                   ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_cpo:auto_generated|  ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div6|lpm_divide_cpo:auto_generated                                                    ; lpm_divide_cpo      ; work         ;
;             |abs_divider_lbg:divider|     ; 161 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div6|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider                            ; abs_divider_lbg     ; work         ;
;                |alt_u_div_qve:divider|    ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div6|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider      ; alt_u_div_qve       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div6|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Div7|                   ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_cpo:auto_generated|  ; 161 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div7|lpm_divide_cpo:auto_generated                                                    ; lpm_divide_cpo      ; work         ;
;             |abs_divider_lbg:divider|     ; 161 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div7|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider                            ; abs_divider_lbg     ; work         ;
;                |alt_u_div_qve:divider|    ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div7|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|alt_u_div_qve:divider      ; alt_u_div_qve       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div7|lpm_divide_cpo:auto_generated|abs_divider_lbg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Div9|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_apo:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div9|lpm_divide_apo:auto_generated                                                    ; lpm_divide_apo      ; work         ;
;             |abs_divider_jbg:divider|     ; 119 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div9|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                            ; abs_divider_jbg     ; work         ;
;                |alt_u_div_mve:divider|    ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div9|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider      ; alt_u_div_mve       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Div9|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_1p9:my_abs_num     ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Mod0|                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_42m:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                    ; lpm_divide_42m      ; work         ;
;             |sign_div_unsign_7kh:divider| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                        ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_kse:divider|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider  ; alt_u_div_kse       ; work         ;
;       |lpm_divide:Mod11|                  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod11|lpm_divide_qio:auto_generated                                                   ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod11|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                           ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod11|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider     ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod11|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod12|                  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod12|lpm_divide_qio:auto_generated                                                   ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod12|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                           ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod12|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider     ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod12|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod13|                  ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_22m:auto_generated|  ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod13|lpm_divide_22m:auto_generated                                                   ; lpm_divide_22m      ; work         ;
;             |sign_div_unsign_5kh:divider| ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod13|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                       ; sign_div_unsign_5kh ; work         ;
;                |alt_u_div_gse:divider|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod13|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider ; alt_u_div_gse       ; work         ;
;       |lpm_divide:Mod15|                  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod15                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod15|lpm_divide_qio:auto_generated                                                   ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod15|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                           ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod15|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider     ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod15|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod18|                  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod18                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_oio:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod18|lpm_divide_oio:auto_generated                                                   ; lpm_divide_oio      ; work         ;
;             |abs_divider_ucg:divider|     ; 163 (22)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod18|lpm_divide_oio:auto_generated|abs_divider_ucg:divider                           ; abs_divider_ucg     ; work         ;
;                |alt_u_div_c2f:divider|    ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod18|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|alt_u_div_c2f:divider     ; alt_u_div_c2f       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod18|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|lpm_abs_1p9:my_abs_num    ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Mod19|                  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod19                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod19|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 597 (72)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod19|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod19|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod19|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod20|                  ; 510 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod20                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 510 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod20|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 510 (57)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod20|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 441 (441)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod20|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod20|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod21|                  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod21                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod21|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 597 (72)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod21|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod21|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod21|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod23|                  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod23                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 597 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod23|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 597 (72)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod23|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod23|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod23|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod24|                  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod24                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_oio:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod24|lpm_divide_oio:auto_generated                                                   ; lpm_divide_oio      ; work         ;
;             |abs_divider_ucg:divider|     ; 163 (22)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod24|lpm_divide_oio:auto_generated|abs_divider_ucg:divider                           ; abs_divider_ucg     ; work         ;
;                |alt_u_div_c2f:divider|    ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod24|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|alt_u_div_c2f:divider     ; alt_u_div_c2f       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod24|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|lpm_abs_1p9:my_abs_num    ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Mod26|                  ; 510 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod26                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 510 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod26|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 510 (57)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod26|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 441 (441)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod26|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod26|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod27|                  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod27                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod27|lpm_divide_qio:auto_generated                                                   ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod27|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                           ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod27|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider     ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod27|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num    ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod28|                  ; 1272 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod28                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 1272 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod28|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 1272 (20)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod28|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 1220 (1220)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod28|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod28|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod29|                  ; 237 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod29                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 237 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod29|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 237 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod29|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 237 (237)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod29|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;       |lpm_divide:Mod2|                   ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod2|lpm_divide_qio:auto_generated                                                    ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod2|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                            ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod2|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider      ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod2|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num     ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod30|                  ; 296 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod30                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 296 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod30|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 296 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod30|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 296 (296)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod30|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;       |lpm_divide:Mod4|                   ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_oio:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod4|lpm_divide_oio:auto_generated                                                    ; lpm_divide_oio      ; work         ;
;             |abs_divider_ucg:divider|     ; 163 (22)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod4|lpm_divide_oio:auto_generated|abs_divider_ucg:divider                            ; abs_divider_ucg     ; work         ;
;                |alt_u_div_c2f:divider|    ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod4|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|alt_u_div_c2f:divider      ; alt_u_div_c2f       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod4|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|lpm_abs_1p9:my_abs_num     ; lpm_abs_1p9         ; work         ;
;       |lpm_divide:Mod5|                   ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_sio:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod5|lpm_divide_sio:auto_generated                                                    ; lpm_divide_sio      ; work         ;
;             |abs_divider_2dg:divider|     ; 234 (26)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod5|lpm_divide_sio:auto_generated|abs_divider_2dg:divider                            ; abs_divider_2dg     ; work         ;
;                |alt_u_div_k2f:divider|    ; 195 (195)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod5|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|alt_u_div_k2f:divider      ; alt_u_div_k2f       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod5|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Mod6|                   ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_qio:auto_generated|  ; 197 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod6|lpm_divide_qio:auto_generated                                                    ; lpm_divide_qio      ; work         ;
;             |abs_divider_0dg:divider|     ; 197 (24)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod6|lpm_divide_qio:auto_generated|abs_divider_0dg:divider                            ; abs_divider_0dg     ; work         ;
;                |alt_u_div_g2f:divider|    ; 161 (161)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod6|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|alt_u_div_g2f:divider      ; alt_u_div_g2f       ; work         ;
;                |lpm_abs_2p9:my_abs_num|   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod6|lpm_divide_qio:auto_generated|abs_divider_0dg:divider|lpm_abs_2p9:my_abs_num     ; lpm_abs_2p9         ; work         ;
;       |lpm_divide:Mod7|                   ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_sio:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod7|lpm_divide_sio:auto_generated                                                    ; lpm_divide_sio      ; work         ;
;             |abs_divider_2dg:divider|     ; 234 (26)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod7|lpm_divide_sio:auto_generated|abs_divider_2dg:divider                            ; abs_divider_2dg     ; work         ;
;                |alt_u_div_k2f:divider|    ; 195 (195)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod7|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|alt_u_div_k2f:divider      ; alt_u_div_k2f       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod7|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Mod8|                   ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_sio:auto_generated|  ; 234 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod8|lpm_divide_sio:auto_generated                                                    ; lpm_divide_sio      ; work         ;
;             |abs_divider_2dg:divider|     ; 234 (26)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod8|lpm_divide_sio:auto_generated|abs_divider_2dg:divider                            ; abs_divider_2dg     ; work         ;
;                |alt_u_div_k2f:divider|    ; 195 (195)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod8|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|alt_u_div_k2f:divider      ; alt_u_div_k2f       ; work         ;
;                |lpm_abs_3p9:my_abs_num|   ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod8|lpm_divide_sio:auto_generated|abs_divider_2dg:divider|lpm_abs_3p9:my_abs_num     ; lpm_abs_3p9         ; work         ;
;       |lpm_divide:Mod9|                   ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_oio:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod9|lpm_divide_oio:auto_generated                                                    ; lpm_divide_oio      ; work         ;
;             |abs_divider_ucg:divider|     ; 163 (22)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod9|lpm_divide_oio:auto_generated|abs_divider_ucg:divider                            ; abs_divider_ucg     ; work         ;
;                |alt_u_div_c2f:divider|    ; 130 (130)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod9|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|alt_u_div_c2f:divider      ; alt_u_div_c2f       ; work         ;
;                |lpm_abs_1p9:my_abs_num|   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|lpm_divide:Mod9|lpm_divide_oio:auto_generated|abs_divider_ucg:divider|lpm_abs_1p9:my_abs_num     ; lpm_abs_1p9         ; work         ;
;    |VGA_controller:VGA_Control|           ; 147 (147)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |CAD_VGA_Quartus|VGA_controller:VGA_Control                                                                                        ; VGA_controller      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 12          ;
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 7           ;
; Total number of DSP blocks        ; 23          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 15          ;
; Fixed Point Mixed Sign Multiplier ; 15          ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|mapState                                   ;
+-----------------------+----------------+-----------------------+---------------------+-------------------+
; Name                  ; mapState.dummy ; mapState.END_GENERATE ; mapState.GENERATING ; mapState.NOT_INIT ;
+-----------------------+----------------+-----------------------+---------------------+-------------------+
; mapState.NOT_INIT     ; 0              ; 0                     ; 0                   ; 0                 ;
; mapState.GENERATING   ; 0              ; 0                     ; 1                   ; 1                 ;
; mapState.END_GENERATE ; 0              ; 1                     ; 0                   ; 1                 ;
; mapState.dummy        ; 1              ; 0                     ; 0                   ; 1                 ;
+-----------------------+----------------+-----------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CAD_VGA_Quartus|Maze_Game:VGA_MG|MyGameState                                                                                                                                                                        ;
+----------------------------+------------------------+----------------------------+----------------------------+-----------------+------------------------+----------------------------+---------------------+------------------------+
; Name                       ; MyGameState.OUTER_GAME ; MyGameState.LOSE_WITH_TIME ; MyGameState.LOSE_WITH_LIVE ; MyGameState.WIN ; MyGameState.REGENERATE ; MyGameState.WAIT_FOR_START ; MyGameState.PLAYING ; MyGameState.POTION_GEN ;
+----------------------------+------------------------+----------------------------+----------------------------+-----------------+------------------------+----------------------------+---------------------+------------------------+
; MyGameState.POTION_GEN     ; 0                      ; 0                          ; 0                          ; 0               ; 0                      ; 0                          ; 0                   ; 0                      ;
; MyGameState.PLAYING        ; 0                      ; 0                          ; 0                          ; 0               ; 0                      ; 0                          ; 1                   ; 1                      ;
; MyGameState.WAIT_FOR_START ; 0                      ; 0                          ; 0                          ; 0               ; 0                      ; 1                          ; 0                   ; 1                      ;
; MyGameState.REGENERATE     ; 0                      ; 0                          ; 0                          ; 0               ; 1                      ; 0                          ; 0                   ; 1                      ;
; MyGameState.WIN            ; 0                      ; 0                          ; 0                          ; 1               ; 0                      ; 0                          ; 0                   ; 1                      ;
; MyGameState.LOSE_WITH_LIVE ; 0                      ; 0                          ; 1                          ; 0               ; 0                      ; 0                          ; 0                   ; 1                      ;
; MyGameState.LOSE_WITH_TIME ; 0                      ; 1                          ; 0                          ; 0               ; 0                      ; 0                          ; 0                   ; 1                      ;
; MyGameState.OUTER_GAME     ; 1                      ; 0                          ; 0                          ; 0               ; 0                      ; 0                          ; 0                   ; 1                      ;
+----------------------------+------------------------+----------------------------+----------------------------+-----------------+------------------------+----------------------------+---------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                          ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Maze_Game:VGA_MG|entitycolor[4,7]                                        ; Stuck at VCC due to stuck port data_in                                      ;
; Maze_Game:VGA_MG|p_rand1[8,9]                                            ; Stuck at GND due to stuck port data_in                                      ;
; Maze_Game:VGA_MG|p_rand2[8,9]                                            ; Stuck at GND due to stuck port data_in                                      ;
; Maze_Game:VGA_MG|pseudoRand[1]                                           ; Merged with Maze_Game:VGA_MG|enemyNextDir[0]                                ;
; Maze_Game:VGA_MG|pseudoRand[2]                                           ; Merged with Maze_Game:VGA_MG|enemyNextDir[1]                                ;
; Maze_Game:VGA_MG|p_speed_x[11..29]                                       ; Merged with Maze_Game:VGA_MG|p_speed_x[30]                                  ;
; Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[1]                               ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|randomNum[0]                       ;
; Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[2]                               ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|randomNum[1]                       ;
; Maze_Game:VGA_MG|entitycolor[1..3]                                       ; Merged with Maze_Game:VGA_MG|entitycolor[0]                                 ;
; Maze_Game:VGA_MG|entitycolor[6]                                          ; Merged with Maze_Game:VGA_MG|entitycolor[5]                                 ;
; Maze_Game:VGA_MG|enemyNextDir[1]                                         ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|randomNum[1]                       ;
; Maze_Game:VGA_MG|enemyNextDir[0]                                         ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|randomNum[0]                       ;
; Maze_Game:VGA_MG|Counter25Mil[31]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[31]                               ;
; Maze_Game:VGA_MG|Counter25Mil[30]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[30]                               ;
; Maze_Game:VGA_MG|Counter25Mil[29]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[29]                               ;
; Maze_Game:VGA_MG|Counter25Mil[28]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[28]                               ;
; Maze_Game:VGA_MG|Counter25Mil[27]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[27]                               ;
; Maze_Game:VGA_MG|Counter25Mil[26]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[26]                               ;
; Maze_Game:VGA_MG|Counter25Mil[25]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[25]                               ;
; Maze_Game:VGA_MG|Counter25Mil[24]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[24]                               ;
; Maze_Game:VGA_MG|Counter25Mil[23]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[23]                               ;
; Maze_Game:VGA_MG|Counter25Mil[22]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[22]                               ;
; Maze_Game:VGA_MG|Counter25Mil[21]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[21]                               ;
; Maze_Game:VGA_MG|Counter25Mil[20]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[20]                               ;
; Maze_Game:VGA_MG|Counter25Mil[19]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[19]                               ;
; Maze_Game:VGA_MG|Counter25Mil[18]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[18]                               ;
; Maze_Game:VGA_MG|Counter25Mil[17]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[17]                               ;
; Maze_Game:VGA_MG|Counter25Mil[16]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[16]                               ;
; Maze_Game:VGA_MG|Counter25Mil[15]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[15]                               ;
; Maze_Game:VGA_MG|Counter25Mil[14]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[14]                               ;
; Maze_Game:VGA_MG|Counter25Mil[13]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[13]                               ;
; Maze_Game:VGA_MG|Counter25Mil[12]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[12]                               ;
; Maze_Game:VGA_MG|Counter25Mil[11]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[11]                               ;
; Maze_Game:VGA_MG|Counter25Mil[10]                                        ; Merged with Maze_Game:VGA_MG|Conuter50Mil[10]                               ;
; Maze_Game:VGA_MG|Counter25Mil[9]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[9]                                ;
; Maze_Game:VGA_MG|Counter25Mil[8]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[8]                                ;
; Maze_Game:VGA_MG|Counter25Mil[7]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[7]                                ;
; Maze_Game:VGA_MG|Counter25Mil[6]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[6]                                ;
; Maze_Game:VGA_MG|Counter25Mil[5]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[5]                                ;
; Maze_Game:VGA_MG|Counter25Mil[4]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[4]                                ;
; Maze_Game:VGA_MG|Counter25Mil[3]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[3]                                ;
; Maze_Game:VGA_MG|Counter25Mil[2]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[2]                                ;
; Maze_Game:VGA_MG|Counter25Mil[1]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[1]                                ;
; Maze_Game:VGA_MG|Counter25Mil[0]                                         ; Merged with Maze_Game:VGA_MG|Conuter50Mil[0]                                ;
; Maze_Game:VGA_MG|pseudoRand[0]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[0]                      ;
; Maze_Game:VGA_MG|pseudoRand[3]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[3]                      ;
; Maze_Game:VGA_MG|pseudoRand[21]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[21]                     ;
; Maze_Game:VGA_MG|pseudoRand[18]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[18]                     ;
; Maze_Game:VGA_MG|pseudoRand[17]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[17]                     ;
; Maze_Game:VGA_MG|pseudoRand[16]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[16]                     ;
; Maze_Game:VGA_MG|pseudoRand[15]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[15]                     ;
; Maze_Game:VGA_MG|pseudoRand[14]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[14]                     ;
; Maze_Game:VGA_MG|pseudoRand[13]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[13]                     ;
; Maze_Game:VGA_MG|pseudoRand[12]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[12]                     ;
; Maze_Game:VGA_MG|pseudoRand[11]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[11]                     ;
; Maze_Game:VGA_MG|pseudoRand[10]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[10]                     ;
; Maze_Game:VGA_MG|pseudoRand[9]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[9]                      ;
; Maze_Game:VGA_MG|pseudoRand[8]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[8]                      ;
; Maze_Game:VGA_MG|pseudoRand[7]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[7]                      ;
; Maze_Game:VGA_MG|pseudoRand[6]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[6]                      ;
; Maze_Game:VGA_MG|pseudoRand[5]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[5]                      ;
; Maze_Game:VGA_MG|pseudoRand[4]                                           ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[4]                      ;
; Maze_Game:VGA_MG|p_speed_y[12..30]                                       ; Merged with Maze_Game:VGA_MG|p_speed_y[11]                                  ;
; Maze_Game:VGA_MG|p_ghost_x[12..30]                                       ; Merged with Maze_Game:VGA_MG|p_ghost_x[11]                                  ;
; Maze_Game:VGA_MG|p_ghost_y[12..30]                                       ; Merged with Maze_Game:VGA_MG|p_ghost_y[11]                                  ;
; Maze_Game:VGA_MG|p_map_x[12..30]                                         ; Merged with Maze_Game:VGA_MG|p_map_x[11]                                    ;
; Maze_Game:VGA_MG|p_map_y[12..30]                                         ; Merged with Maze_Game:VGA_MG|p_map_y[11]                                    ;
; Maze_Game:VGA_MG|p_size_x[12..30]                                        ; Merged with Maze_Game:VGA_MG|p_size_x[11]                                   ;
; Maze_Game:VGA_MG|p_size_y[12..30]                                        ; Merged with Maze_Game:VGA_MG|p_size_y[11]                                   ;
; Maze_Game:VGA_MG|entitycolor[8,9,11]                                     ; Merged with Maze_Game:VGA_MG|entitycolor[10]                                ;
; Maze_Game:VGA_MG|MazeGen:UUT|\Genrate_Map_Process:direction[2..9,11..30] ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|\Genrate_Map_Process:direction[10] ;
; Maze_Game:VGA_MG|p_rand_x[12..30]                                        ; Merged with Maze_Game:VGA_MG|p_rand_x[11]                                   ;
; Maze_Game:VGA_MG|p_rand_y[12..30]                                        ; Merged with Maze_Game:VGA_MG|p_rand_y[11]                                   ;
; Maze_Game:VGA_MG|pseudoRand[19]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[19]                     ;
; Maze_Game:VGA_MG|pseudoRand[20]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[20]                     ;
; Maze_Game:VGA_MG|pseudoRand[31]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[31]                     ;
; Maze_Game:VGA_MG|pseudoRand[22]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[22]                     ;
; Maze_Game:VGA_MG|pseudoRand[23]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[23]                     ;
; Maze_Game:VGA_MG|pseudoRand[24]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[24]                     ;
; Maze_Game:VGA_MG|pseudoRand[25]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[25]                     ;
; Maze_Game:VGA_MG|pseudoRand[26]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[26]                     ;
; Maze_Game:VGA_MG|pseudoRand[27]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[27]                     ;
; Maze_Game:VGA_MG|pseudoRand[28]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[28]                     ;
; Maze_Game:VGA_MG|pseudoRand[29]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[29]                     ;
; Maze_Game:VGA_MG|pseudoRand[30]                                          ; Merged with Maze_Game:VGA_MG|MazeGen:UUT|pseudoRand[30]                     ;
; Maze_Game:VGA_MG|MyGameState.REGENERATE                                  ; Lost fanout                                                                 ;
; Maze_Game:VGA_MG|MazeGen:UUT|mapState.dummy                              ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 301                                  ;                                                                             ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1966  ;
; Number of registers using Synchronous Clear  ; 558   ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 894   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 706   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; Maze_Game:VGA_MG|lives[0]                 ; 6       ;
; Maze_Game:VGA_MG|lives[2]                 ; 5       ;
; Maze_Game:VGA_MG|SquareY[7]               ; 12      ;
; Maze_Game:VGA_MG|SquareY[6]               ; 12      ;
; Maze_Game:VGA_MG|SquareY[5]               ; 11      ;
; Maze_Game:VGA_MG|wallX2[9]                ; 5       ;
; Maze_Game:VGA_MG|wallX2[8]                ; 5       ;
; Maze_Game:VGA_MG|wallX2[7]                ; 5       ;
; Maze_Game:VGA_MG|wallX2[6]                ; 5       ;
; Maze_Game:VGA_MG|wallX2[5]                ; 5       ;
; Maze_Game:VGA_MG|wallX1[8]                ; 4       ;
; Maze_Game:VGA_MG|wallX1[7]                ; 4       ;
; Maze_Game:VGA_MG|wallX1[6]                ; 4       ;
; Maze_Game:VGA_MG|wallX1[5]                ; 4       ;
; Maze_Game:VGA_MG|wallX1[4]                ; 5       ;
; Maze_Game:VGA_MG|wallX1[3]                ; 5       ;
; Maze_Game:VGA_MG|ex[2]                    ; 21      ;
; Maze_Game:VGA_MG|ex[0]                    ; 21      ;
; Maze_Game:VGA_MG|ex[3]                    ; 24      ;
; Maze_Game:VGA_MG|ey[3]                    ; 26      ;
; Maze_Game:VGA_MG|ey[2]                    ; 22      ;
; Maze_Game:VGA_MG|ey[0]                    ; 22      ;
; Maze_Game:VGA_MG|enemyY[8]                ; 28      ;
; Maze_Game:VGA_MG|enemyY[7]                ; 27      ;
; Maze_Game:VGA_MG|enemyY[5]                ; 27      ;
; Maze_Game:VGA_MG|enemyY[2]                ; 22      ;
; Maze_Game:VGA_MG|enemyY[0]                ; 22      ;
; Maze_Game:VGA_MG|enemyX[2]                ; 22      ;
; Maze_Game:VGA_MG|enemyX[0]                ; 22      ;
; Maze_Game:VGA_MG|enemyX[5]                ; 29      ;
; Maze_Game:VGA_MG|enemyX[7]                ; 29      ;
; Maze_Game:VGA_MG|enemyX[8]                ; 29      ;
; Maze_Game:VGA_MG|p_speed_y[31]            ; 13      ;
; Maze_Game:VGA_MG|p_speed_y[7]             ; 12      ;
; Maze_Game:VGA_MG|p_speed_y[8]             ; 13      ;
; Maze_Game:VGA_MG|p_speed_y[6]             ; 12      ;
; Maze_Game:VGA_MG|p_speed_y[5]             ; 12      ;
; Maze_Game:VGA_MG|p_speed_y[3]             ; 14      ;
; Maze_Game:VGA_MG|p_speed_y[2]             ; 11      ;
; Maze_Game:VGA_MG|p_speed_y[4]             ; 13      ;
; Maze_Game:VGA_MG|p_speed_y[1]             ; 10      ;
; Maze_Game:VGA_MG|p_speed_y[0]             ; 10      ;
; Maze_Game:VGA_MG|p_speed_y[11]            ; 32      ;
; Maze_Game:VGA_MG|p_speed_y[10]            ; 13      ;
; Maze_Game:VGA_MG|p_speed_y[9]             ; 12      ;
; Maze_Game:VGA_MG|p_speed_x[3]             ; 18      ;
; Maze_Game:VGA_MG|p_speed_x[2]             ; 14      ;
; Maze_Game:VGA_MG|p_speed_x[1]             ; 14      ;
; Maze_Game:VGA_MG|p_speed_x[0]             ; 14      ;
; Maze_Game:VGA_MG|p_speed_x[31]            ; 19      ;
; Maze_Game:VGA_MG|p_speed_x[5]             ; 19      ;
; Maze_Game:VGA_MG|p_speed_x[4]             ; 19      ;
; Maze_Game:VGA_MG|p_speed_x[7]             ; 20      ;
; Maze_Game:VGA_MG|p_speed_x[6]             ; 19      ;
; Maze_Game:VGA_MG|p_speed_x[9]             ; 18      ;
; Maze_Game:VGA_MG|p_speed_x[8]             ; 18      ;
; Maze_Game:VGA_MG|p_speed_x[30]            ; 37      ;
; Maze_Game:VGA_MG|p_speed_x[10]            ; 17      ;
; Maze_Game:VGA_MG|p_ghost_y[31]            ; 13      ;
; Maze_Game:VGA_MG|p_ghost_y[7]             ; 12      ;
; Maze_Game:VGA_MG|p_ghost_y[8]             ; 13      ;
; Maze_Game:VGA_MG|p_ghost_y[6]             ; 12      ;
; Maze_Game:VGA_MG|p_ghost_y[5]             ; 12      ;
; Maze_Game:VGA_MG|p_ghost_y[4]             ; 22      ;
; Maze_Game:VGA_MG|p_ghost_y[3]             ; 13      ;
; Maze_Game:VGA_MG|p_ghost_y[2]             ; 11      ;
; Maze_Game:VGA_MG|p_ghost_y[1]             ; 10      ;
; Maze_Game:VGA_MG|p_ghost_y[0]             ; 10      ;
; Maze_Game:VGA_MG|p_ghost_y[11]            ; 32      ;
; Maze_Game:VGA_MG|p_ghost_y[10]            ; 12      ;
; Maze_Game:VGA_MG|p_ghost_y[9]             ; 12      ;
; Maze_Game:VGA_MG|p_ghost_x[4]             ; 29      ;
; Maze_Game:VGA_MG|p_ghost_x[3]             ; 18      ;
; Maze_Game:VGA_MG|p_ghost_x[2]             ; 14      ;
; Maze_Game:VGA_MG|p_ghost_x[1]             ; 14      ;
; Maze_Game:VGA_MG|p_ghost_x[0]             ; 14      ;
; Maze_Game:VGA_MG|p_ghost_x[31]            ; 20      ;
; Maze_Game:VGA_MG|p_ghost_x[5]             ; 20      ;
; Maze_Game:VGA_MG|p_ghost_x[7]             ; 21      ;
; Maze_Game:VGA_MG|p_ghost_x[6]             ; 20      ;
; Maze_Game:VGA_MG|p_ghost_x[9]             ; 19      ;
; Maze_Game:VGA_MG|p_ghost_x[8]             ; 19      ;
; Maze_Game:VGA_MG|p_ghost_x[11]            ; 37      ;
; Maze_Game:VGA_MG|p_ghost_x[10]            ; 18      ;
; Maze_Game:VGA_MG|p_map_y[31]              ; 14      ;
; Maze_Game:VGA_MG|p_map_y[7]               ; 12      ;
; Maze_Game:VGA_MG|p_map_y[8]               ; 13      ;
; Maze_Game:VGA_MG|p_map_y[6]               ; 12      ;
; Maze_Game:VGA_MG|p_map_y[5]               ; 12      ;
; Maze_Game:VGA_MG|p_map_y[4]               ; 21      ;
; Maze_Game:VGA_MG|p_map_y[3]               ; 14      ;
; Maze_Game:VGA_MG|p_map_y[2]               ; 10      ;
; Maze_Game:VGA_MG|p_map_y[1]               ; 10      ;
; Maze_Game:VGA_MG|p_map_y[0]               ; 10      ;
; Maze_Game:VGA_MG|p_map_y[11]              ; 32      ;
; Maze_Game:VGA_MG|p_map_y[10]              ; 13      ;
; Maze_Game:VGA_MG|p_map_y[9]               ; 12      ;
; Maze_Game:VGA_MG|p_map_x[4]               ; 26      ;
; Maze_Game:VGA_MG|p_map_x[3]               ; 18      ;
; Maze_Game:VGA_MG|p_map_x[2]               ; 14      ;
; Total number of inverted registers = 178* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[80].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[80].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[79].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[79].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[78].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[78].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[77].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[77].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[76].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[76].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[75].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[75].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[74].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[74].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[73].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[73].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[72].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[72].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[71].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[71].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[70].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[70].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[69].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[69].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[68].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[68].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[67].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[67].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[66].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[66].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[65].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[65].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[64].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[64].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[63].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[63].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[62].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[62].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[61].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[61].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[60].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[60].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[59].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[59].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[58].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[58].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[57].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[57].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[56].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[56].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[55].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[55].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[54].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[54].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[53].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[53].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[52].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[52].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[51].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[51].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[50].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[50].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[49].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[49].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[48].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[48].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[47].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[47].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[46].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[46].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[45].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[45].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[44].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[44].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[43].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[43].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[42].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[42].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[41].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[41].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[40].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[40].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[39].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[39].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[38].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[38].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[37].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[37].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[36].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[36].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[35].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[35].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[34].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[34].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[33].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[33].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[32].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[32].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[31].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[31].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[30].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[30].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[29].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[29].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[28].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[28].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[27].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[27].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[26].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[26].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[25].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[25].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[24].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[24].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[23].i[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[23].j[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[22].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[22].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[21].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[21].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[20].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[20].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[19].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[19].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[18].i[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[18].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[17].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[17].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[16].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[16].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[15].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[15].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[14].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[14].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[13].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[13].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[12].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[12].j[0]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[11].i[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[11].j[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[10].i[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[10].j[3]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[9].i[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[9].j[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[8].i[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[8].j[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[7].i[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[7].j[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[6].i[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[6].j[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[5].i[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[5].j[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[4].i[2]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[4].j[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[3].i[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[3].j[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[2].i[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[2].j[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[1].i[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[1].j[0]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[0].i[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack[0].j[1]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stackPointer[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|mapState        ;
; 4:1                ; 162 bits  ; 324 LEs       ; 324 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|stack           ;
; 9:1                ; 36 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux424          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux456          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux415          ;
; 81:1               ; 4 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux0            ;
; 81:1               ; 4 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux537          ;
; 81:1               ; 4 bits    ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux494          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Is_Next_Move_Wall           ;
; 9:1                ; 36 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Mux463                      ;
; 36:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|nextY                       ;
; 36:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|nextX                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|unitCounter[1]              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|enemyY[9]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|enemyDir[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|unitCounter[0]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|enemyY[8]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|LEDR[0]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Is_Next_Move_Wall           ;
; 9:1                ; 36 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Mux212                      ;
; 9:1                ; 36 bits   ; 216 LEs       ; 216 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Mux185                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MyGameState                 ;
; 36:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|nextY                       ;
; 36:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|nextX                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|direction       ;
; 81:1               ; 8 bits    ; 432 LEs       ; 432 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux545          ;
; 324:1              ; 2 bits    ; 432 LEs       ; 432 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux249          ;
; 324:1              ; 2 bits    ; 432 LEs       ; 432 LEs              ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|MazeGen:UUT|Mux331          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|gen_map                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|enemyX[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|flag_plus1[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|flag_plus2[0]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|SquareY[9]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|enemyX[2]                   ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|ColorOutput2[6]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|ey[4]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|ex[4]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|ey[0]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|ex[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|HEX0                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|HEX0                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|HEX5                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|HEX3                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|HEX3                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Add155                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CAD_VGA_Quartus|Maze_Game:VGA_MG|Add155                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Maze_Game:VGA_MG|MazeGen:UUT ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; block_size     ; 50    ; Signed Integer                                   ;
; wall_size      ; 8     ; Signed Integer                                   ;
; map_size       ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod15 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 12             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod18 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                  ;
; LPM_WIDTHD             ; 11             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_oio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod19 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod21 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod24 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                  ;
; LPM_WIDTHD             ; 11             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_oio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div19 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod27 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 12             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div24 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod20 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div17 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod23 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod26 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div20 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod9 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                 ;
; LPM_WIDTHD             ; 11             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_oio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod12 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 12             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 13             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_sio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_cpo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                 ;
; LPM_WIDTHD             ; 11             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_oio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 13             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_sio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 12             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod11 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 12             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 13             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_sio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_cpo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 12             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_qio ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod30 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod29 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div34 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div30 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div33 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div31 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div32 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div29 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_fpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_cpo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div35 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div16 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div21 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div23 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div15 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod13 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                  ;
; LPM_WIDTHD             ; 3              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Mod28 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div27 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_nqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div26 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_nqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Maze_Game:VGA_MG|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Maze_Game:VGA_MG|MazeGen:UUT"                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; mazestate.NOT_INIT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mazestate.GENERATING ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mazestate.dummy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Maze_Game:VGA_MG"        ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; squarewidth[4..3] ; Input ; Info     ; Stuck at VCC ;
; squarewidth[7..5] ; Input ; Info     ; Stuck at GND ;
; squarewidth[2..1] ; Input ; Info     ; Stuck at GND ;
; squarewidth[0]    ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1966                        ;
;     CLR               ; 80                          ;
;     CLR SCLR          ; 423                         ;
;     ENA               ; 307                         ;
;     ENA CLR           ; 264                         ;
;     ENA CLR SCLR      ; 125                         ;
;     ENA CLR SCLR SLD  ; 2                           ;
;     ENA SCLR          ; 8                           ;
;     SLD               ; 4                           ;
;     plain             ; 753                         ;
; arriav_io_obuf        ; 68                          ;
; arriav_lcell_comb     ; 24629                       ;
;     arith             ; 8083                        ;
;         0 data inputs ; 986                         ;
;         1 data inputs ; 2296                        ;
;         2 data inputs ; 1226                        ;
;         3 data inputs ; 1423                        ;
;         4 data inputs ; 2107                        ;
;         5 data inputs ; 45                          ;
;     extend            ; 1083                        ;
;         7 data inputs ; 1083                        ;
;     normal            ; 14872                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 149                         ;
;         2 data inputs ; 4112                        ;
;         3 data inputs ; 1554                        ;
;         4 data inputs ; 2162                        ;
;         5 data inputs ; 3387                        ;
;         6 data inputs ; 3507                        ;
;     shared            ; 591                         ;
;         0 data inputs ; 136                         ;
;         1 data inputs ; 258                         ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 18                          ;
; arriav_mac            ; 23                          ;
; boundary_port         ; 134                         ;
;                       ;                             ;
; Max LUT depth         ; 165.30                      ;
; Average LUT depth     ; 49.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:40     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jan 26 13:02:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file vga/types.vhd
    Info (12022): Found design unit 1: MazeTypes File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/Types.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vga/maze.vhd
    Info (12022): Found design unit 1: MazeGen-MazeBehv File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/Maze.vhd Line: 21
    Info (12023): Found entity 1: MazeGen File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/Maze.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga_square.vhd
    Info (12022): Found design unit 1: Maze_Game-Behavioral File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 32
    Info (12023): Found entity 1: Maze_Game File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd
    Info (12022): Found design unit 1: VGA_controller-Behavioral File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_controller.vhd Line: 40
    Info (12023): Found entity 1: VGA_controller File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cad_vga_quartus.vhd
    Info (12022): Found design unit 1: CAD_VGA_Quartus-CAD_VGA_Quartus File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 73
    Info (12023): Found entity 1: CAD_VGA_Quartus File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 12
Info (12127): Elaborating entity "CAD_VGA_Quartus" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(39): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(40): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 40
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(41): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(42): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(43): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(44): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(46): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(47): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(48): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(49): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(52): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 52
Warning (10631): VHDL Process Statement warning at CAD_VGA_Quartus.vhd(179): inferring latch(es) for signal or variable "flag_rst", which holds its previous value in one or more paths through the process File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 179
Warning (10492): VHDL Process Statement warning at CAD_VGA_Quartus.vhd(210): signal "score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 210
Warning (10492): VHDL Process Statement warning at CAD_VGA_Quartus.vhd(210): signal "lose" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 210
Info (10041): Inferred latch for "flag_rst" at CAD_VGA_Quartus.vhd(184) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 184
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGA_Control" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 142
Info (12128): Elaborating entity "Maze_Game" for hierarchy "Maze_Game:VGA_MG" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at VGA_Square.vhd(97): object "SquareXmax" assigned a value but never read File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at VGA_Square.vhd(104): object "wallY1" assigned a value but never read File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at VGA_Square.vhd(107): object "wallY2" assigned a value but never read File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 107
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(795): signal "entitySize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 795
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(796): signal "entitySize" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 796
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(810): signal "ghostEn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 810
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(810): signal "gcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 810
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(867): signal "ghostEn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 867
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(867): signal "gcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 867
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(868): signal "gcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 868
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(876): signal "unitCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 876
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(877): signal "tensCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 877
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(929): signal "ghostEn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1031): signal "pseudo_rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1031
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1032): signal "pseudo_rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1032
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1033): signal "pseudo_rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1033
Warning (10631): VHDL Process Statement warning at VGA_Square.vhd(1020): inferring latch(es) for signal or variable "flag_rst", which holds its previous value in one or more paths through the process File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1020
Warning (10631): VHDL Process Statement warning at VGA_Square.vhd(1061): inferring latch(es) for signal or variable "SquareX", which holds its previous value in one or more paths through the process File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Warning (10631): VHDL Process Statement warning at VGA_Square.vhd(1172): inferring latch(es) for signal or variable "flag_rst", which holds its previous value in one or more paths through the process File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1172
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1267): signal "scaled_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1267
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1267): signal "scaled_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1267
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1269): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1269
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1271): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1271
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1273): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1273
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1274): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1274
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1277): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1277
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1280): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1280
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1281): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1281
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1283): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1283
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1285): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1285
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1286): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1286
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1292): signal "hue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1292
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1298): signal "reachEnd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1298
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1340): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1340
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1340): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1340
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1340): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1340
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1342): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1342
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1342): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1342
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1342): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1342
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1344): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1344
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1344): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1344
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1344): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1344
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1346): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1346
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1346): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1346
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1346): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1346
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1348): signal "red" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1348
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1348): signal "green" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1348
Warning (10492): VHDL Process Statement warning at VGA_Square.vhd(1348): signal "blue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1348
Warning (10873): Using initial value X (don't care) for net "LEDR[9..5]" at VGA_Square.vhd(28) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 28
Info (10041): Inferred latch for "process_20:flag_rst" at VGA_Square.vhd(1177) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1177
Info (10041): Inferred latch for "SquareX[0]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[1]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[2]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[3]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[4]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[5]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[6]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[7]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[8]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "SquareX[9]" at VGA_Square.vhd(1061) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1061
Info (10041): Inferred latch for "flag_rst" at VGA_Square.vhd(1030) File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mazeOut" into its bus
Info (12128): Elaborating entity "MazeGen" for hierarchy "Maze_Game:VGA_MG|MazeGen:UUT" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 564
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mazeOut" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mazeArray" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mazeOut" into its bus
Info (278001): Inferred 50 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod15" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod18" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod19" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod21" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod24" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div19" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod27" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div24" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod20" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div17" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod23" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod26" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div20" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod9" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod12" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div10" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod7" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div6" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod4" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod5" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod2" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod11" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod8" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div7" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod6" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div9" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod30" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod29" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div34" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div30" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1280
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div33" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1292
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div31" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1283
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div32" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1286
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div29" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1274
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div3" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div11" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div35" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div2" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div4" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div12" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div16" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div21" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div23" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div15" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod13" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 691
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod0" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 586
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Mod28" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1267
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div27" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div26" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1264
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Maze_Game:VGA_MG|Div0" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod15" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod15" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qio.tdf
    Info (12023): Found entity 1: lpm_divide_qio File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_qio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info (12023): Found entity 1: abs_divider_0dg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_0dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_g2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf
    Info (12023): Found entity 1: lpm_abs_2p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_2p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod18" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod18" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oio.tdf
    Info (12023): Found entity 1: lpm_divide_oio File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_oio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ucg.tdf
    Info (12023): Found entity 1: abs_divider_ucg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_ucg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_c2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf
    Info (12023): Found entity 1: lpm_abs_1p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_1p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod19" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod19" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_uio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div19" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div19" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dpo.tdf
    Info (12023): Found entity 1: lpm_divide_dpo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_dpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_mbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_sve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_mn9.tdf
    Info (12023): Found entity 1: lpm_abs_mn9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_mn9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div24" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div24" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod7" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod7" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sio.tdf
    Info (12023): Found entity 1: lpm_divide_sio File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_sio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_2dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_k2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_3p9.tdf
    Info (12023): Found entity 1: lpm_abs_3p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_3p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div6" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div6" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cpo.tdf
    Info (12023): Found entity 1: lpm_divide_cpo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_cpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_lbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_qve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div9" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div9" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf
    Info (12023): Found entity 1: lpm_divide_apo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_apo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_jbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod30" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod30" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 164
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod29" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod29" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 154
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div34" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div34" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 131
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div30" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1280
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div30" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1280
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fpo.tdf
    Info (12023): Found entity 1: lpm_divide_fpo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_fpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_obg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_00f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf
    Info (12023): Found entity 1: lpm_abs_6p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_6p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div35" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div35" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 132
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod13" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 691
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod13" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 691
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_22m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/sign_div_unsign_5kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_gse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod0" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 586
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod0" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 586
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_42m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/sign_div_unsign_7kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_kse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Mod28" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1267
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Mod28" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1267
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "Maze_Game:VGA_MG|lpm_divide:Div27" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1265
Info (12133): Instantiated megafunction "Maze_Game:VGA_MG|lpm_divide:Div27" with the following parameter: File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1265
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nqo.tdf
    Info (12023): Found entity 1: lpm_divide_nqo File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_divide_nqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/abs_divider_1dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h2f.tdf
    Info (12023): Found entity 1: alt_u_div_h2f File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/alt_u_div_h2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf
    Info (12023): Found entity 1: lpm_abs_0p9 File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/db/lpm_abs_0p9.tdf Line: 22
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Maze_Game:VGA_MG|entitycolor[0]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|entitycolor[0]~synth" and latch "Maze_Game:VGA_MG|entitycolor[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 808
    Warning (13310): Register "Maze_Game:VGA_MG|entitycolor[5]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|entitycolor[5]~synth" and latch "Maze_Game:VGA_MG|entitycolor[5]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 808
    Warning (13310): Register "Maze_Game:VGA_MG|entitycolor[10]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|entitycolor[10]~synth" and latch "Maze_Game:VGA_MG|entitycolor[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 808
    Warning (13310): Register "Maze_Game:VGA_MG|LIFE_EN" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|LIFE_EN~synth" and latch "Maze_Game:VGA_MG|LIFE_EN~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 55
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[7]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[7]~synth" and latch "Maze_Game:VGA_MG|p_rand2[7]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[6]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[6]~synth" and latch "Maze_Game:VGA_MG|p_rand2[6]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[5]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[5]~synth" and latch "Maze_Game:VGA_MG|p_rand2[5]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[4]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[4]~synth" and latch "Maze_Game:VGA_MG|p_rand2[4]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[3]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[3]~synth" and latch "Maze_Game:VGA_MG|p_rand2[3]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[2]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[2]~synth" and latch "Maze_Game:VGA_MG|p_rand2[2]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[1]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[1]~synth" and latch "Maze_Game:VGA_MG|p_rand2[1]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand2[0]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand2[0]~synth" and latch "Maze_Game:VGA_MG|p_rand2[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[7]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[7]~synth" and latch "Maze_Game:VGA_MG|p_rand1[7]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[6]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[6]~synth" and latch "Maze_Game:VGA_MG|p_rand1[6]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[5]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[5]~synth" and latch "Maze_Game:VGA_MG|p_rand1[5]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[4]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[4]~synth" and latch "Maze_Game:VGA_MG|p_rand1[4]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[3]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[3]~synth" and latch "Maze_Game:VGA_MG|p_rand1[3]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[2]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[2]~synth" and latch "Maze_Game:VGA_MG|p_rand1[2]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[1]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[1]~synth" and latch "Maze_Game:VGA_MG|p_rand1[1]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|p_rand1[0]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|p_rand1[0]~synth" and latch "Maze_Game:VGA_MG|p_rand1[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[31]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[31]~synth" and latch "Maze_Game:VGA_MG|p_rand2[6]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[30]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[30]~synth" and latch "Maze_Game:VGA_MG|p_rand2[5]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[29]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[29]~synth" and latch "Maze_Game:VGA_MG|p_rand2[4]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[28]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[28]~synth" and latch "Maze_Game:VGA_MG|p_rand2[3]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[27]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[27]~synth" and latch "Maze_Game:VGA_MG|p_rand2[2]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[26]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[26]~synth" and latch "Maze_Game:VGA_MG|p_rand2[1]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[25]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[25]~synth" and latch "Maze_Game:VGA_MG|p_rand2[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[24]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[24]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[24]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[7]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[7]~synth" and latch "Maze_Game:VGA_MG|p_rand1[6]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[6]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[6]~synth" and latch "Maze_Game:VGA_MG|p_rand1[5]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[5]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[5]~synth" and latch "Maze_Game:VGA_MG|p_rand1[4]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[4]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[4]~synth" and latch "Maze_Game:VGA_MG|p_rand1[3]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[3]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[3]~synth" and latch "Maze_Game:VGA_MG|p_rand1[2]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[2]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[2]~synth" and latch "Maze_Game:VGA_MG|p_rand1[1]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[1]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[1]~synth" and latch "Maze_Game:VGA_MG|p_rand1[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[0]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[0]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[0]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[23]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[23]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[23]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[21]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[21]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[21]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[22]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[22]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[22]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[20]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[20]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[20]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[19]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[19]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[19]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[18]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[18]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[18]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[17]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[17]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[17]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[16]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[16]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[16]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[15]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[15]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[15]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[14]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[14]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[14]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[13]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[13]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[13]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[12]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[12]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[12]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[11]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[11]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[11]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[10]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[10]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[10]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[9]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[9]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[9]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
    Warning (13310): Register "Maze_Game:VGA_MG|pseudo_rand[8]" is converted into an equivalent circuit using register "Maze_Game:VGA_MG|pseudo_rand[8]~synth" and latch "Maze_Game:VGA_MG|pseudo_rand[8]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 18
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 45
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 53
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 54
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 54
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 54
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 54
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 57
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 58
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 59
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 60
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Maze_Game:VGA_MG|pseudo_rand[8]~synth" merged with LATCH primitive "Maze_Game:VGA_MG|p_rand1[7]~synth" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1030
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 33
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 33
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 33
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 33
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 33
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 39
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 40
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 40
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 41
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 42
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 43
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 44
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 46
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 47
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 48
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 49
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 52
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Maze_Game:VGA_MG|unitCounter[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 830
    Critical Warning (18010): Register Maze_Game:VGA_MG|unitCounter[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 830
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[10] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyY[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_y[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[30] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_speed_x[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[1] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[9] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[8] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[4] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[3] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|SquareY[2] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1067
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX2[4] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX2[3] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX2[2] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX2[1] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX2[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX1[9] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX1[2] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX1[1] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|wallX1[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 1120
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[10] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|enemyX[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_x[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_ghost_y[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_x[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_map_y[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_x[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[11] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[10] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[9] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[8] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[7] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[6] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[5] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[4] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|p_size_y[1] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 594
    Critical Warning (18010): Register Maze_Game:VGA_MG|randCounter[31] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|randCounter[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 677
    Critical Warning (18010): Register Maze_Game:VGA_MG|tensCounter[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 830
    Critical Warning (18010): Register Maze_Game:VGA_MG|tensCounter[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 830
    Critical Warning (18010): Register Maze_Game:VGA_MG|gcount[4] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
    Critical Warning (18010): Register Maze_Game:VGA_MG|gcount[1] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
    Critical Warning (18010): Register Maze_Game:VGA_MG|gcount[2] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
    Critical Warning (18010): Register Maze_Game:VGA_MG|lives[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|lives[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ey[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ey[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ex[2] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ex[0] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ex[10] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ex[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ey[10] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|ey[3] will power up to High File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 738
    Critical Warning (18010): Register Maze_Game:VGA_MG|Conuter50Mil[31] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 948
    Critical Warning (18010): Register Maze_Game:VGA_MG|gClkCounter[31] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
    Critical Warning (18010): Register Maze_Game:VGA_MG|COUNTER[31] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 978
    Critical Warning (18010): Register Maze_Game:VGA_MG|COUNTER[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 978
    Critical Warning (18010): Register Maze_Game:VGA_MG|Conuter50Mil[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 948
    Critical Warning (18010): Register Maze_Game:VGA_MG|gClkCounter[0] will power up to Low File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd Line: 929
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 15
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd Line: 36
Info (21057): Implemented 24935 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 26 bidirectional pins
    Info (21061): Implemented 24778 logic cells
    Info (21062): Implemented 23 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 330 warnings
    Info: Peak virtual memory: 5153 megabytes
    Info: Processing ended: Sun Jan 26 13:03:42 2025
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:43


