{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762296286322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762296286322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 19:44:45 2025 " "Processing started: Tue Nov 04 19:44:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762296286322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762296286322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cronometro_final -c cronometro_final " "Command: quartus_sta cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762296286322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762296286487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762296286661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762296286661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762296286740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762296286807 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cronometro_final.sdc " "Synopsys Design Constraints File file not found: 'cronometro_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762296286838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286838 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz " "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:U_Divisor_Encadeado\|temp_2 divider:U_Divisor_Encadeado\|temp_2 " "create_clock -period 1.000 -name divider:U_Divisor_Encadeado\|temp_2 divider:U_Divisor_Encadeado\|temp_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:U_Divisor_Encadeado\|temp_1 divider:U_Divisor_Encadeado\|temp_1 " "create_clock -period 1.000 -name divider:U_Divisor_Encadeado\|temp_1 divider:U_Divisor_Encadeado\|temp_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " "create_clock -period 1.000 -name cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762296286840 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762296286840 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762296286842 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1762296286852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762296286861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.063 " "Worst-case setup slack is -11.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.063            -215.888 CLK_50MHz  " "  -11.063            -215.888 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.092              -6.683 divider:U_Divisor_Encadeado\|temp_1  " "   -2.092              -6.683 divider:U_Divisor_Encadeado\|temp_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate  " "   -1.194              -1.194 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate  " "    0.611               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate  " "    0.930               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.588               0.000 divider:U_Divisor_Encadeado\|temp_2  " "    1.588               0.000 divider:U_Divisor_Encadeado\|temp_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.703 " "Worst-case hold slack is -5.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.703             -11.073 CLK_50MHz  " "   -5.703             -11.073 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642              -1.642 divider:U_Divisor_Encadeado\|temp_2  " "   -1.642              -1.642 divider:U_Divisor_Encadeado\|temp_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984              -0.984 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate  " "   -0.984              -0.984 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -0.665 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate  " "   -0.665              -0.665 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 divider:U_Divisor_Encadeado\|temp_1  " "    1.435               0.000 divider:U_Divisor_Encadeado\|temp_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate  " "    1.640               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.736 " "Worst-case recovery slack is -7.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.736              -7.736 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate  " "   -7.736              -7.736 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.478              -7.478 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate  " "   -7.478              -7.478 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.255              -7.255 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate  " "   -7.255              -7.255 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.836              -6.836 divider:U_Divisor_Encadeado\|temp_2  " "   -6.836              -6.836 divider:U_Divisor_Encadeado\|temp_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 7.282 " "Worst-case removal slack is 7.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.282               0.000 divider:U_Divisor_Encadeado\|temp_2  " "    7.282               0.000 divider:U_Divisor_Encadeado\|temp_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.701               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate  " "    7.701               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.924               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate  " "    7.924               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.182               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate  " "    8.182               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLK_50MHz  " "   -3.000              -3.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate  " "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d0\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate  " "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d1\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate  " "    0.234               0.000 cnt_up_mod16_vhdl:U_Contador_P0\|dff_vhdl:ff_d2\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divider:U_Divisor_Encadeado\|temp_1  " "    0.234               0.000 divider:U_Divisor_Encadeado\|temp_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divider:U_Divisor_Encadeado\|temp_2  " "    0.234               0.000 divider:U_Divisor_Encadeado\|temp_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762296286902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762296286902 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1762296287009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762296287025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762296287025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762296287070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 19:44:47 2025 " "Processing ended: Tue Nov 04 19:44:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762296287070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762296287070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762296287070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762296287070 ""}
