library ieee;
use ieee.std_logic_1164.all;

entity t8421_gley is
  port
  (
    i1,i2,i3,i4:in std_logic;
    o1,o2,o3,o4:out std_logic
  );
end t8421_gley;

architecture t8421_gley_arc of t8421_gley is
begin 
   process (i1,i2,i3,i4)
    variable input:std_logic_vector (3 downto 0);
  begin
    input:=i1&i2&i3&i4;
    case input is
      when "0000" =>o1<='0';o2<='0';o3<='0';o4<='0';
      when others =>o1<='1';o2<='0';o3<='0';o4<='0';
    end case;
  end process;  
  end;