{
  "Top": "QAM",
  "RtlTop": "QAM",
  "RtlPrefix": "",
  "RtlSubPrefix": "QAM_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=2.0.1"
    ],
    "DirectiveTcl": ["set_directive_top QAM -name QAM"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "QAM"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "QAM",
    "Version": "2.0",
    "DisplayName": "Qam",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_QAM_2_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/deQAM.cpp",
      "..\/..\/..\/QAM.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/deQAM.vhd",
      "impl\/vhdl\/deQAM_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/deQAM_deQAM_Pipeline_VITIS_LOOP_32_1.vhd",
      "impl\/vhdl\/deQAM_deQAM_Pipeline_VITIS_LOOP_74_3.vhd",
      "impl\/vhdl\/deQAM_deQAM_Pipeline_VITIS_LOOP_92_4.vhd",
      "impl\/vhdl\/deQAM_deQAM_Pipeline_VITIS_LOOP_102_5.vhd",
      "impl\/vhdl\/deQAM_deQAM_Pipeline_VITIS_LOOP_126_6.vhd",
      "impl\/vhdl\/deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1.vhd",
      "impl\/vhdl\/deQAM_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/deQAM_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/deQAM_regslice_both.vhd",
      "impl\/vhdl\/deQAM_sitodp_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/deQAM_uitodp_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/QAM_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/QAM_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/QAM_QAM_Pipeline_VITIS_LOOP_43_1.vhd",
      "impl\/vhdl\/QAM_QAM_Pipeline_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/QAM_QAM_Pipeline_VITIS_LOOP_69_2.vhd",
      "impl\/vhdl\/QAM_QAM_Pipeline_VITIS_LOOP_70_2.vhd",
      "impl\/vhdl\/QAM_QAM_Pipeline_VITIS_LOOP_71_2.vhd",
      "impl\/vhdl\/QAM_regslice_both.vhd",
      "impl\/vhdl\/QAM.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/deQAM.v",
      "impl\/verilog\/deQAM_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/deQAM_deQAM_Pipeline_VITIS_LOOP_32_1.v",
      "impl\/verilog\/deQAM_deQAM_Pipeline_VITIS_LOOP_74_3.v",
      "impl\/verilog\/deQAM_deQAM_Pipeline_VITIS_LOOP_92_4.v",
      "impl\/verilog\/deQAM_deQAM_Pipeline_VITIS_LOOP_102_5.v",
      "impl\/verilog\/deQAM_deQAM_Pipeline_VITIS_LOOP_126_6.v",
      "impl\/verilog\/deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1.v",
      "impl\/verilog\/deQAM_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/deQAM_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/deQAM_regslice_both.v",
      "impl\/verilog\/deQAM_sitodp_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/deQAM_uitodp_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/QAM_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/QAM_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/QAM_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/QAM_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/QAM_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/QAM_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/QAM_QAM_Pipeline_VITIS_LOOP_43_1.v",
      "impl\/verilog\/QAM_QAM_Pipeline_VITIS_LOOP_44_1.v",
      "impl\/verilog\/QAM_QAM_Pipeline_VITIS_LOOP_69_2.v",
      "impl\/verilog\/QAM_QAM_Pipeline_VITIS_LOOP_70_2.v",
      "impl\/verilog\/QAM_QAM_Pipeline_VITIS_LOOP_71_2.v",
      "impl\/verilog\/QAM_regslice_both.v",
      "impl\/verilog\/QAM.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/deQAM_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1_ip.tcl",
      "impl\/misc\/deQAM_sitodp_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/deQAM_uitodp_32ns_64_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/deQAM.protoinst",
      ".debug\/QAM.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "deQAM_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name deQAM_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name deQAM_dsqrt_64ns_64ns_64_14_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "deQAM_sitodp_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name deQAM_sitodp_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "deQAM_uitodp_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name deQAM_uitodp_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_in:data_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "data_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "data_in_",
      "ports": [
        "data_in_TDATA",
        "data_in_TDEST",
        "data_in_TID",
        "data_in_TKEEP",
        "data_in_TLAST",
        "data_in_TREADY",
        "data_in_TSTRB",
        "data_in_TUSER",
        "data_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_out_",
      "ports": [
        "data_out_TDATA",
        "data_out_TDEST",
        "data_out_TID",
        "data_out_TKEEP",
        "data_out_TLAST",
        "data_out_TREADY",
        "data_out_TSTRB",
        "data_out_TUSER",
        "data_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "data_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "QAM",
      "Instances": [
        {
          "ModuleName": "QAM_Pipeline_VITIS_LOOP_44_1",
          "InstanceName": "grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70"
        },
        {
          "ModuleName": "QAM_Pipeline_VITIS_LOOP_71_2",
          "InstanceName": "grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105"
        }
      ]
    },
    "Info": {
      "QAM_Pipeline_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QAM_Pipeline_VITIS_LOOP_71_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QAM": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "QAM_Pipeline_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "QAM_Pipeline_VITIS_LOOP_71_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "2.017"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "319",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "QAM": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "7.444"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "405",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "621",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-05 17:17:05 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
