
<html><head><title>portmap</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668883" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="portmap" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="amsd Block,amsd Block," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668883" />
<meta name="NextFile" content="Implicit_and_Explicit_Port_Mapping.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="amsd_Block_Statements_and_Syntax.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- portmap" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="amsd_Block_Statements_and_Syntax.html" title="amsd_Block_Statements_and_Syntax">amsd_Block_Statements_and_Synt ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Implicit_and_Explicit_Port_Mapping.html" title="Implicit_and_Explicit_Port_Mapping">Implicit_and_Explicit_Port_Map ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>portmap</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The<span>&#160;</span><code>portmap</code>&#160;statement tells the AMS Designer simulator how a SPICE subcircuit interface should appear to the elaborator.</p>

<p><code><span>portmap subckt= name [ parameter = value ]<br /></span><span>portmap module= name [ parameter = value ]<br /></span><span>portmap entity= name [ parameter = value ]</span></code></p>

<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">The<span>&#160;</span><code>portmap</code><span>&#160;</span>statement must always be placed before the<span>&#160;</span><code>config</code><span>&#160;</span>statement in an<span>&#160;</span><code>amsd</code><span>&#160;</span>block.</div>
</div>

<p>Valid<em><code><span>&#160;</span>parameter</code><code>=</code><code>value<span>&#160;</span></code></em>assignments for the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement are as follows:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper"><code><span>subckt</span></code>
<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the SPICE subcircuit or Verilog-A module to which to apply these<code><span>&#160;</span>portmap<span>&#160;</span></code>settings. Use this form (typically, together with<span>&#160;</span><code>config use=spice</code>) when your design contains SPICE-on-leaf constructs.</p>

<p>Valid Values: Any valid subcircuit name or a Verilog-A module.</p>

<p>Here is an example on specifying a Verilog-A module using the<code><span>&#160;</span>subckt<span>&#160;</span></code>parameter.</p>

<p><code>include &quot;basicMos.scs&quot;<br />include &quot;acf.scs&quot;<br />ahdl_include &quot;inv.va&quot;</code></p>

<p>amsd{</p>

<p><code>&#160;&#160;&#160;portmap subckt=inv autobus=no<br />&#160;&#160;&#160;&#160;config inst=top.DUT0.I0 use=spice<br />&#160;&#160;&#160;&#160;ie vsup=1.8 rhi=5 rlo=5 tr=100p</code></p>

<p><code><span style="">}</span></code></p>

<p><span style=""><strong>Note</strong>:<span>&#160;</span><span>The asterisk wildcard (*) is supported at the end of the string while specifying the subcircuit name.</span></span></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>module</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the Verilog module to which to apply these<code><span>&#160;</span>portmap<span>&#160;</span></code>settings. Use this specifier (typically, together with<span>&#160;</span><code>config use=hdl</code>) when your design contains hdl components instantiated in SPICE blocks.</p>

<p>Valid Values: Any valid module name.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>entity</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the VHDL entity to which to apply these<code><span>&#160;</span>portmap<span>&#160;</span></code>settings. Use this specifier (typically, together with<span>&#160;</span><code>config use=hdl</code>) when your design contains hdl components instantiated in SPICE blocks.</p>

<p>Valid Values: Any valid entity name.</p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="4" style="text-align: left;"><div class="content-wrapper">
<p><code>autobus<span class="confluence-anchor-link" id="portmap-autobus"></span></code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Indicates whether to bind Verilog buses to SPICE ports. Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>yes</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Bind Verilog buses to SPICE ports.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>no</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Do not bind Verilog buses to SPICE ports.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>yes</code></p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1" style="text-align: left;"><div class="content-wrapper">
<p><code><span>excludebus</span></code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;"><span>List of entities not to map because they are not buses. No default.</span></td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>reversebus</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies the<span>&#160;</span><code>reversebus</code><span>&#160;</span>name. No default.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>busdelim<span class="confluence-anchor-link" id="portmap-busdelim"></span></code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>List of bus delimiters.Valid Values:<code><span>&#160;</span>[]</code>,<code><span>&#160;</span>_</code>,<code><span>&#160;</span>&lt;&gt;</code>,<code><span>&#160;</span>none</code>, or any single character Default:<code><span>&#160;</span>[] &lt;&gt;</code></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="5" style="text-align: left;"><div class="content-wrapper">
<p><code>casemap<span class="confluence-anchor-link" id="portmap-casemap"></span></code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies casing for name mapping.Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>upper</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Map all names to uppercase.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>lower</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Map all names to lowercase.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>keep</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Maintain name casing as it is.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>lower</code></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="5" style="text-align: left;"><div class="content-wrapper">
<p><code>portcase</code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies casing for port names. Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>upper</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Map all port names to uppercase.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>lower</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Map all port names to lowercase.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>keep</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Maintain port casing as it is.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>keep</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>file<span class="confluence-anchor-link" id="portmap-file"></span></code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the port-bind file containing customized port bindings.&#160;</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>reflib</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the library of precompiled cell containing custom port bindings. If the<code><span>&#160;</span>reflib<span>&#160;</span></code>parameter is provided with the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement, the<code><span>&#160;</span>reffile<span>&#160;</span></code>parameter is not compiled even if it is specified with the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement. The library of precompiled cell provided through the<code><span>&#160;</span>reflib<span>&#160;</span></code>parameter will be used instead of the<code><span>&#160;</span>worklib<span>&#160;</span></code>library.</p>

<p>The use of<code><span>&#160;</span>reflib<span>&#160;</span></code>parameter eliminates the need for special compile from AMSCB. It also limits the precompiled cell search to a specific library, thereby improving performance.</p>

<p><strong>Note</strong>:<span>&#160;</span><span>The&#160;</span><code>reflib</code><span>&#160;parameter works only for VHDL-SPICE, and not for Verilog-SPICE.</span></p>

<p>In the example given below, the software will search for the precompiled cell<code><span>&#160;</span>sl1<span>&#160;</span></code>in the library<code><span>&#160;</span>mylib.</code><span>&#160;</span>Notice that the<code><span>&#160;</span>reffile<span>&#160;</span></code>parameter is not specified with the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement.</p>

<p><code>portmap subckt=sl1 refformat=vhdl reflib=mylib</code><br /><code>config cell=sl1 use=spice</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>reffile<span class="confluence-anchor-link" id="portmap-reffile"></span></code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the<span>&#160;</span>HDL<span>&#160;</span>reference file containing custom port bindings. If the reference file is not in the current working directory, include the path to its name, such as</p>

<p><code>portmap ... reffile=/user/project/myfile.v ...</code></p>

<p>The<span>&#160;</span><code>reffile</code><span>&#160;</span>parameter also supports UNIX environment variables. You can specify the file path using the UNIX environment variable<code><span>&#160;</span>$WDIR</code>, as follows:</p>

<p><code>portmap ... reffile=&quot;$WDIR/source/analog/PLL.v&quot;</code></p>

<p><strong>Note</strong>:<span>&#160;</span><span>The path specified using the UNIX environment variable must be enclosed within double quotation marks.</span></p>
<ul><li>Use<span>&#160;</span><code>refformat</code><span>&#160;</span>to specify the format of this file. (The default format is<code><span>&#160;</span>verilog.</code>)</li></ul><ul><li>Use<span>&#160;</span><code>porttype</code><span>&#160;</span>to specify how to match the ports. (The default is by order.)</li></ul>
<p>The software uses this parameter as the<span>&#160;</span>HDL<span>&#160;</span>reference when automatically generating a port-bind file containing port bindings at SPICE-to-HDL boundaries.</p>

<p>The reference file must satisfy the following requirements:</p>
<ul><li>The reference file must compile standalone.</li></ul><ul><li>If the reference file contains any library declarations or package references, they must be available and compile successfully.</li></ul><ul><li>The reference file must not contain any external language constructs.</li></ul>
<p><strong>Note</strong>:<span>&#160;</span><span>You do not need to specify the&#160;</span><code>reffile</code><span>&#160;parameter with the&#160;</span><code>portmap</code><span>&#160;card if you have specified it with the&#160;</span><code>xrun</code><span>&#160;command, unless you want to use a different&#160;</span><code>reffile</code><span>&#160;than what you specified to&#160;</span><code>xrun</code><span>.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="4" style="text-align: left;"><div class="content-wrapper">
<p><code>porttype<span class="confluence-anchor-link" id="portmap-porttype"></span></code></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies how to match ports. You must also specify a<span>&#160;</span>reference file.</p>

<p><strong>Note</strong>:<span>&#160;</span><span>The software uses this parameter when automatically generating a port-bind file. The port-bind file specifies custom bindings for the interface between SPICE and Verilog.</span></p>

<p>Valid values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>name</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Match ports by name.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>order</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Match ports by order.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>order</code></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="4" style="text-align: left;"><div class="content-wrapper">
<p><code>refformat</code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies the format of the<span>&#160;</span><code>reffile</code>. Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>verilog</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Verilog format</p>

<p>See also &quot;Binding Ports using a Verilog File&quot;.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>vhdl</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>VHDL format</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>verilog</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>stub</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Name of the cell for which you want to use the stub version; you must also specify a<span>&#160;</span><code>match</code><span>&#160;</span>assignment.</p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="4" style="text-align: left;"><div class="content-wrapper">
<p><code>match</code></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies which definition to use when matching the interface. The<code><span>&#160;</span>match<span>&#160;</span></code>assignment applies only when you also specify<span>&#160;</span><code>stub</code><span>&#160;</span>on the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement and<span>&#160;</span><code>use=stub&#160;</code>on the<span>&#160;</span><code>config</code><span>&#160;</span>statement.</p>

<p>Valid values:</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>verilog</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Use the Verilog interface</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>spice</code></p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>Use the SPICE interface</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Default:<code><span>&#160;</span>verilog</code></p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>input</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies a net as an input port. No default.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>output</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies a net as an output port. No default.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;"><div class="content-wrapper">
<p><code>inout</code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Specifies a net as an input and output port. No default.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p><code>ignore</code></p>
</td>
<td class="confluenceTd" colspan="2" style="text-align: left;">
<p>Ignores the specified ports. For example:</p>

<p><code>amsd{</code></p>

<p><code>ie vsup=1</code><br /><code>portmap subckt=invx2 porttype=name ignore=&quot;vdd vss&quot;</code><br /><code>config cell=invx2 use=spice</code></p>

<p><code>}</code></p>
</td>
</tr>
</tbody></table></div>
<h5 id="portmap-RelatedTopics"><strong>Related Topics</strong></h5><ul><li><a href="Implicit_and_Explicit_Port_Mapping.html">Implicit and Explicit Port Mapping</a></li><li><a href="Spice-to-Verilog_Port_Mapping.html">Spice-to-Verilog Port Mapping</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="amsd_Block_Statements_and_Syntax.html" id="prev" title="amsd_Block_Statements_and_Syntax">amsd_Block_Statements_and_Synt ...</a></em></b><b><em><a href="Implicit_and_Explicit_Port_Mapping.html" id="nex" title="Implicit_and_Explicit_Port_Mapping">Implicit_and_Explicit_Port_Map ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>