
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017af0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b14  08017cb0  08017cb0  00027cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080187c4  080187c4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080187c4  080187c4  000287c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080187cc  080187cc  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080187cc  080187cc  000287cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080187d4  080187d4  000287d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080187d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003fca8  200001e0  080189b4  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2003fe88  080189b4  0003fe88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038790  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007935  00000000  00000000  0006899c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002250  00000000  00000000  000702d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f90  00000000  00000000  00072528  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036f3e  00000000  00000000  000744b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000258f1  00000000  00000000  000ab3f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011073c  00000000  00000000  000d0ce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e1423  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a324  00000000  00000000  001e14a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08017c98 	.word	0x08017c98

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08017c98 	.word	0x08017c98

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 fb02 	bl	80095e0 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2003d97c 	.word	0x2003d97c

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 faea 	bl	80095e0 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2003d97c 	.word	0x2003d97c

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f008 f98b 	bl	800933c <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 fef2 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 feec 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 fee6 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 fee0 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 feda 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 fed4 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 fece 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 fec8 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 fec2 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 febc 	bl	8007e10 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 feb0 	bl	8007e10 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 feaa 	bl	8007e10 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f014 f989 	bl	8015440 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4809      	ldr	r0, [pc, #36]	; (80011dc <_ZN7Encoder4initEv+0x30>)
 80011b8:	f00c f8aa 	bl	800d310 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011bc:	213c      	movs	r1, #60	; 0x3c
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <_ZN7Encoder4initEv+0x34>)
 80011c0:	f00c f8a6 	bl	800d310 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder4initEv+0x38>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder4initEv+0x3c>)
 80011ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2003dbd0 	.word	0x2003dbd0
 80011e0:	2003d8b4 	.word	0x2003d8b4
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400
 80011ec:	00000000 	.word	0x00000000

080011f0 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <_ZN7Encoder6updateEv+0x1b0>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001218:	4b64      	ldr	r3, [pc, #400]	; (80013ac <_ZN7Encoder6updateEv+0x1bc>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001224:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800122c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001234:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a5d      	ldr	r2, [pc, #372]	; (80013b0 <_ZN7Encoder6updateEv+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f999 	bl	8000578 <__aeabi_f2d>
 8001246:	a350      	add	r3, pc, #320	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f9ec 	bl	8000628 <__aeabi_dmul>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4625      	mov	r5, r4
 8001256:	461c      	mov	r4, r3
 8001258:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f98b 	bl	8000578 <__aeabi_f2d>
 8001262:	a34b      	add	r3, pc, #300	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 8001264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001268:	f7ff f9de 	bl	8000628 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f822 	bl	80002bc <__adddf3>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f7ff fcca 	bl	8000c18 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f973 	bl	8000578 <__aeabi_f2d>
 8001292:	a33d      	add	r3, pc, #244	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7ff f9c6 	bl	8000628 <__aeabi_dmul>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	4625      	mov	r5, r4
 80012a2:	461c      	mov	r4, r3
 80012a4:	4b44      	ldr	r3, [pc, #272]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f965 	bl	8000578 <__aeabi_f2d>
 80012ae:	a338      	add	r3, pc, #224	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b8 	bl	8000628 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4620      	mov	r0, r4
 80012be:	4629      	mov	r1, r5
 80012c0:	f7fe fffc 	bl	80002bc <__adddf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	4618      	mov	r0, r3
 80012ca:	4621      	mov	r1, r4
 80012cc:	f7ff fca4 	bl	8000c18 <__aeabi_d2f>
 80012d0:	4602      	mov	r2, r0
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a38      	ldr	r2, [pc, #224]	; (80013bc <_ZN7Encoder6updateEv+0x1cc>)
 80012dc:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 80012e4:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4a33      	ldr	r2, [pc, #204]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012ec:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ee17 0a90 	vmov	r0, s15
 8001302:	f7ff f939 	bl	8000578 <__aeabi_f2d>
 8001306:	a324      	add	r3, pc, #144	; (adr r3, 8001398 <_ZN7Encoder6updateEv+0x1a8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f98c 	bl	8000628 <__aeabi_dmul>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	4618      	mov	r0, r3
 8001316:	4621      	mov	r1, r4
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001320:	f7ff faac 	bl	800087c <__aeabi_ddiv>
 8001324:	4603      	mov	r3, r0
 8001326:	460c      	mov	r4, r1
 8001328:	4618      	mov	r0, r3
 800132a:	4621      	mov	r1, r4
 800132c:	f7ff fc74 	bl	8000c18 <__aeabi_d2f>
 8001330:	4602      	mov	r2, r0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	ed93 7a05 	vldr	s14, [r3, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edd3 7a02 	vldr	s15, [r3, #8]
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	ed93 7a07 	vldr	s14, [r3, #28]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	edd3 7a02 	vldr	s15, [r3, #8]
 800136e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <_ZN7Encoder6updateEv+0x1d0>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	9999999a 	.word	0x9999999a
 800138c:	3fa99999 	.word	0x3fa99999
 8001390:	66666666 	.word	0x66666666
 8001394:	3fee6666 	.word	0x3fee6666
 8001398:	ce73a049 	.word	0xce73a049
 800139c:	3f77a3f6 	.word	0x3f77a3f6
 80013a0:	40010000 	.word	0x40010000
 80013a4:	47000000 	.word	0x47000000
 80013a8:	3f912547 	.word	0x3f912547
 80013ac:	40010400 	.word	0x40010400
 80013b0:	20000200 	.word	0x20000200
 80013b4:	20000208 	.word	0x20000208
 80013b8:	2000020c 	.word	0x2000020c
 80013bc:	20000204 	.word	0x20000204
 80013c0:	200001fc 	.word	0x200001fc

080013c4 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_ZN7Encoder5clearEv+0x3c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b07      	ldr	r3, [pc, #28]	; (8001404 <_ZN7Encoder5clearEv+0x40>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40010000 	.word	0x40010000
 8001404:	40010400 	.word	0x40010400

08001408 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	601a      	str	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	return distance_;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
}
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	ee07 3a90 	vmov	s15, r3
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	ee07 3a90 	vmov	s15, r3
}
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	619a      	str	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	ee07 3a90 	vmov	s15, r3
}
 80014f0:	eeb0 0a67 	vmov.f32	s0, s15
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <user_fopen>:
//* 役割　：　fopenする
//* 引数　：　char, float *: short　: フォルダ名、ファイル名
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001528:	6839      	ldr	r1, [r7, #0]
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f978 	bl	8001820 <create_path>

	fopen_folder_and_file();	//書き込むファイルを選択
 8001530:	f000 f98c 	bl	800184c <fopen_folder_and_file>

	return ret;
 8001534:	7bfb      	ldrb	r3, [r7, #15]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <user_fclose>:
//* 役割　：　fcloseする
//* 引数　：　void
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fclose(){
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//ファイル閉じる
 800154a:	4804      	ldr	r0, [pc, #16]	; (800155c <user_fclose+0x1c>)
 800154c:	f010 fc3a 	bl	8011dc4 <f_close>

	return ret;
 8001550:	79fb      	ldrb	r3, [r7, #7]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2003c7c0 	.word	0x2003c7c0

08001560 <sd_write_float>:
//* 役割　：　SDに書き込む
//* 引数　：　short, float *, char : 変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b087      	sub	sp, #28
 8001564:	af02      	add	r7, sp, #8
 8001566:	4603      	mov	r3, r0
 8001568:	6039      	str	r1, [r7, #0]
 800156a:	80fb      	strh	r3, [r7, #6]
 800156c:	4613      	mov	r3, r2
 800156e:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001574:	2300      	movs	r3, #0
 8001576:	81fb      	strh	r3, [r7, #14]
 8001578:	e030      	b.n	80015dc <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 800157a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	683a      	ldr	r2, [r7, #0]
 8001582:	4413      	add	r3, r2
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f7fe fff6 	bl	8000578 <__aeabi_f2d>
 800158c:	4603      	mov	r3, r0
 800158e:	460c      	mov	r4, r1
 8001590:	e9cd 3400 	strd	r3, r4, [sp]
 8001594:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <sd_write_float+0x94>)
 8001596:	2180      	movs	r1, #128	; 0x80
 8001598:	4817      	ldr	r0, [pc, #92]	; (80015f8 <sd_write_float+0x98>)
 800159a:	f013 f805 	bl	80145a8 <sniprintf>

		if(state == ADD_WRITE){
 800159e:	797b      	ldrb	r3, [r7, #5]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d106      	bne.n	80015b2 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 80015a4:	4b15      	ldr	r3, [pc, #84]	; (80015fc <sd_write_float+0x9c>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4814      	ldr	r0, [pc, #80]	; (80015fc <sd_write_float+0x9c>)
 80015ac:	f010 fc7e 	bl	8011eac <f_lseek>
 80015b0:	e003      	b.n	80015ba <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
 80015b2:	2100      	movs	r1, #0
 80015b4:	4811      	ldr	r0, [pc, #68]	; (80015fc <sd_write_float+0x9c>)
 80015b6:	f010 fc79 	bl	8011eac <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 80015ba:	480f      	ldr	r0, [pc, #60]	; (80015f8 <sd_write_float+0x98>)
 80015bc:	f7fe fe20 	bl	8000200 <strlen>
 80015c0:	4602      	mov	r2, r0
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <sd_write_float+0xa0>)
 80015c4:	490c      	ldr	r1, [pc, #48]	; (80015f8 <sd_write_float+0x98>)
 80015c6:	480d      	ldr	r0, [pc, #52]	; (80015fc <sd_write_float+0x9c>)
 80015c8:	f010 f9e7 	bl	801199a <f_write>

		bufclear();	//書き込み用のバッファをクリア
 80015cc:	f000 f958 	bl	8001880 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	3301      	adds	r3, #1
 80015d8:	b29b      	uxth	r3, r3
 80015da:	81fb      	strh	r3, [r7, #14]
 80015dc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	dbc8      	blt.n	800157a <sd_write_float+0x1a>
	}
	return ret;
 80015e8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd90      	pop	{r4, r7, pc}
 80015f2:	bf00      	nop
 80015f4:	08017cb0 	.word	0x08017cb0
 80015f8:	2003c730 	.word	0x2003c730
 80015fc:	2003c7c0 	.word	0x2003c7c0
 8001600:	2003c7b0 	.word	0x2003c7b0

08001604 <sd_write_array_float>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af02      	add	r7, sp, #8
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	4613      	mov	r3, r2
 8001612:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f000 f900 	bl	8001820 <create_path>

	if(state == OVER_WRITE){
 8001620:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001624:	2b00      	cmp	r3, #0
 8001626:	d108      	bne.n	800163a <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001628:	4822      	ldr	r0, [pc, #136]	; (80016b4 <sd_write_array_float+0xb0>)
 800162a:	f010 fbf5 	bl	8011e18 <f_chdir>
		f_unlink(filepath);	//	一回消す
 800162e:	4822      	ldr	r0, [pc, #136]	; (80016b8 <sd_write_array_float+0xb4>)
 8001630:	f010 fe60 	bl	80122f4 <f_unlink>
		f_chdir("..");
 8001634:	4821      	ldr	r0, [pc, #132]	; (80016bc <sd_write_array_float+0xb8>)
 8001636:	f010 fbef 	bl	8011e18 <f_chdir>
	}

	fopen_folder_and_file();	//	書き込むファイルを選択
 800163a:	f000 f907 	bl	800184c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800163e:	2300      	movs	r3, #0
 8001640:	82fb      	strh	r3, [r7, #22]
 8001642:	e028      	b.n	8001696 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 8001644:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	4413      	add	r3, r2
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff91 	bl	8000578 <__aeabi_f2d>
 8001656:	4603      	mov	r3, r0
 8001658:	460c      	mov	r4, r1
 800165a:	e9cd 3400 	strd	r3, r4, [sp]
 800165e:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <sd_write_array_float+0xbc>)
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	4818      	ldr	r0, [pc, #96]	; (80016c4 <sd_write_array_float+0xc0>)
 8001664:	f012 ffa0 	bl	80145a8 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	ファイルの最後に移動
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <sd_write_array_float+0xc4>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	4619      	mov	r1, r3
 800166e:	4816      	ldr	r0, [pc, #88]	; (80016c8 <sd_write_array_float+0xc4>)
 8001670:	f010 fc1c 	bl	8011eac <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	書き込む
 8001674:	4813      	ldr	r0, [pc, #76]	; (80016c4 <sd_write_array_float+0xc0>)
 8001676:	f7fe fdc3 	bl	8000200 <strlen>
 800167a:	4602      	mov	r2, r0
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <sd_write_array_float+0xc8>)
 800167e:	4911      	ldr	r1, [pc, #68]	; (80016c4 <sd_write_array_float+0xc0>)
 8001680:	4811      	ldr	r0, [pc, #68]	; (80016c8 <sd_write_array_float+0xc4>)
 8001682:	f010 f98a 	bl	801199a <f_write>

		bufclear();	//	書き込み用のバッファをクリア
 8001686:	f000 f8fb 	bl	8001880 <bufclear>
	for(short i = 0 ; i < size; i++){
 800168a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800168e:	b29b      	uxth	r3, r3
 8001690:	3301      	adds	r3, #1
 8001692:	b29b      	uxth	r3, r3
 8001694:	82fb      	strh	r3, [r7, #22]
 8001696:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800169a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800169e:	429a      	cmp	r2, r3
 80016a0:	dbd0      	blt.n	8001644 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	ファイル閉じる
 80016a2:	4809      	ldr	r0, [pc, #36]	; (80016c8 <sd_write_array_float+0xc4>)
 80016a4:	f010 fb8e 	bl	8011dc4 <f_close>

	return ret;
 80016a8:	7d7b      	ldrb	r3, [r7, #21]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	371c      	adds	r7, #28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd90      	pop	{r4, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	2003c630 	.word	0x2003c630
 80016b8:	2003b4f0 	.word	0x2003b4f0
 80016bc:	08017ccc 	.word	0x08017ccc
 80016c0:	08017cb0 	.word	0x08017cb0
 80016c4:	2003c730 	.word	0x2003c730
 80016c8:	2003c7c0 	.word	0x2003c7c0
 80016cc:	2003c7b0 	.word	0x2003c7b0

080016d0 <sd_read_array_float>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 f898 	bl	8001820 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 80016f0:	f000 f8ac 	bl	800184c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016f4:	e019      	b.n	800172a <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	461a      	mov	r2, r3
 8001702:	4913      	ldr	r1, [pc, #76]	; (8001750 <sd_read_array_float+0x80>)
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <sd_read_array_float+0x84>)
 8001706:	f012 ffa3 	bl	8014650 <siscanf>
		i++;
 800170a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800170e:	b29b      	uxth	r3, r3
 8001710:	3301      	adds	r3, #1
 8001712:	b29b      	uxth	r3, r3
 8001714:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001716:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800171a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800171e:	429a      	cmp	r2, r3
 8001720:	db03      	blt.n	800172a <sd_read_array_float+0x5a>
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	3b01      	subs	r3, #1
 8001726:	b29b      	uxth	r3, r3
 8001728:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <sd_read_array_float+0x88>)
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	4809      	ldr	r0, [pc, #36]	; (8001754 <sd_read_array_float+0x84>)
 8001730:	f010 ffbe 	bl	80126b0 <f_gets>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1dd      	bne.n	80016f6 <sd_read_array_float+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 800173a:	f000 f8a1 	bl	8001880 <bufclear>

	f_close(&fil);	//ファイル閉じる
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <sd_read_array_float+0x88>)
 8001740:	f010 fb40 	bl	8011dc4 <f_close>

	return ret;
 8001744:	7d7b      	ldrb	r3, [r7, #21]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	08017cbc 	.word	0x08017cbc
 8001754:	2003c730 	.word	0x2003c730
 8001758:	2003c7c0 	.word	0x2003c7c0

0800175c <sd_read_array_double>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, double *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	4613      	mov	r3, r2
 800176a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001774:	68b9      	ldr	r1, [r7, #8]
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f000 f852 	bl	8001820 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 800177c:	f000 f866 	bl	800184c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001780:	e019      	b.n	80017b6 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001782:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	461a      	mov	r2, r3
 800178e:	4913      	ldr	r1, [pc, #76]	; (80017dc <sd_read_array_double+0x80>)
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <sd_read_array_double+0x84>)
 8001792:	f012 ff5d 	bl	8014650 <siscanf>
		i++;
 8001796:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800179a:	b29b      	uxth	r3, r3
 800179c:	3301      	adds	r3, #1
 800179e:	b29b      	uxth	r3, r3
 80017a0:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80017a2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	db03      	blt.n	80017b6 <sd_read_array_double+0x5a>
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80017b6:	4a0b      	ldr	r2, [pc, #44]	; (80017e4 <sd_read_array_double+0x88>)
 80017b8:	2180      	movs	r1, #128	; 0x80
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <sd_read_array_double+0x84>)
 80017bc:	f010 ff78 	bl	80126b0 <f_gets>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1dd      	bne.n	8001782 <sd_read_array_double+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 80017c6:	f000 f85b 	bl	8001880 <bufclear>

	f_close(&fil);	//ファイル閉じる
 80017ca:	4806      	ldr	r0, [pc, #24]	; (80017e4 <sd_read_array_double+0x88>)
 80017cc:	f010 fafa 	bl	8011dc4 <f_close>

	return ret;
 80017d0:	7d7b      	ldrb	r3, [r7, #21]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	08017cc8 	.word	0x08017cc8
 80017e0:	2003c730 	.word	0x2003c730
 80017e4:	2003c7c0 	.word	0x2003c7c0

080017e8 <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017f2:	2201      	movs	r2, #1
 80017f4:	4908      	ldr	r1, [pc, #32]	; (8001818 <sd_mount+0x30>)
 80017f6:	4809      	ldr	r0, [pc, #36]	; (800181c <sd_mount+0x34>)
 80017f8:	f00f fd5c 	bl	80112b4 <f_mount>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d102      	bne.n	8001808 <sd_mount+0x20>
 8001802:	2301      	movs	r3, #1
 8001804:	71fb      	strb	r3, [r7, #7]
 8001806:	e001      	b.n	800180c <sd_mount+0x24>
	else ret = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	71fb      	strb	r3, [r7, #7]

	return ret;
 800180c:	79fb      	ldrb	r3, [r7, #7]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	08017cd8 	.word	0x08017cd8
 800181c:	2003b5f0 	.word	0x2003b5f0

08001820 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	4805      	ldr	r0, [pc, #20]	; (8001844 <create_path+0x24>)
 800182e:	f012 ff3b 	bl	80146a8 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001832:	6839      	ldr	r1, [r7, #0]
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <create_path+0x28>)
 8001836:	f012 ff37 	bl	80146a8 <strcpy>

}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2003c630 	.word	0x2003c630
 8001848:	2003b4f0 	.word	0x2003b4f0

0800184c <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <fopen_folder_and_file+0x24>)
 8001852:	f010 fe11 	bl	8012478 <f_mkdir>

	f_chdir(dirpath);
 8001856:	4806      	ldr	r0, [pc, #24]	; (8001870 <fopen_folder_and_file+0x24>)
 8001858:	f010 fade 	bl	8011e18 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800185c:	2213      	movs	r2, #19
 800185e:	4905      	ldr	r1, [pc, #20]	; (8001874 <fopen_folder_and_file+0x28>)
 8001860:	4805      	ldr	r0, [pc, #20]	; (8001878 <fopen_folder_and_file+0x2c>)
 8001862:	f00f fd6d 	bl	8011340 <f_open>

	f_chdir("..");
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <fopen_folder_and_file+0x30>)
 8001868:	f010 fad6 	bl	8011e18 <f_chdir>


}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	2003c630 	.word	0x2003c630
 8001874:	2003b4f0 	.word	0x2003b4f0
 8001878:	2003c7c0 	.word	0x2003c7c0
 800187c:	08017ccc 	.word	0x08017ccc

08001880 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	e007      	b.n	800189c <bufclear+0x1c>
		buffer[i] = '\0';
 800188c:	4a08      	ldr	r2, [pc, #32]	; (80018b0 <bufclear+0x30>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3301      	adds	r3, #1
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b7f      	cmp	r3, #127	; 0x7f
 80018a0:	ddf4      	ble.n	800188c <bufclear+0xc>
	}
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	2003c730 	.word	0x2003c730

080018b4 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ce:	480e      	ldr	r0, [pc, #56]	; (8001908 <read_byte+0x54>)
 80018d0:	f007 fd34 	bl	800933c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018d4:	f107 010f 	add.w	r1, r7, #15
 80018d8:	2364      	movs	r3, #100	; 0x64
 80018da:	2201      	movs	r2, #1
 80018dc:	480b      	ldr	r0, [pc, #44]	; (800190c <read_byte+0x58>)
 80018de:	f00a fedd 	bl	800c69c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018e2:	f107 010e 	add.w	r1, r7, #14
 80018e6:	2364      	movs	r3, #100	; 0x64
 80018e8:	2201      	movs	r2, #1
 80018ea:	4808      	ldr	r0, [pc, #32]	; (800190c <read_byte+0x58>)
 80018ec:	f00b f80a 	bl	800c904 <HAL_SPI_Receive>
	CS_SET;
 80018f0:	2201      	movs	r2, #1
 80018f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018f6:	4804      	ldr	r0, [pc, #16]	; (8001908 <read_byte+0x54>)
 80018f8:	f007 fd20 	bl	800933c <HAL_GPIO_WritePin>

	return val;
 80018fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40020400 	.word	0x40020400
 800190c:	2003d85c 	.word	0x2003d85c

08001910 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	460a      	mov	r2, r1
 800191a:	71fb      	strb	r3, [r7, #7]
 800191c:	4613      	mov	r3, r2
 800191e:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001926:	b2db      	uxtb	r3, r3
 8001928:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800192a:	2200      	movs	r2, #0
 800192c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001930:	480c      	ldr	r0, [pc, #48]	; (8001964 <write_byte+0x54>)
 8001932:	f007 fd03 	bl	800933c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001936:	f107 010f 	add.w	r1, r7, #15
 800193a:	2364      	movs	r3, #100	; 0x64
 800193c:	2201      	movs	r2, #1
 800193e:	480a      	ldr	r0, [pc, #40]	; (8001968 <write_byte+0x58>)
 8001940:	f00a feac 	bl	800c69c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001944:	1db9      	adds	r1, r7, #6
 8001946:	2364      	movs	r3, #100	; 0x64
 8001948:	2201      	movs	r2, #1
 800194a:	4807      	ldr	r0, [pc, #28]	; (8001968 <write_byte+0x58>)
 800194c:	f00a fea6 	bl	800c69c <HAL_SPI_Transmit>
	CS_SET;
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001956:	4803      	ldr	r0, [pc, #12]	; (8001964 <write_byte+0x54>)
 8001958:	f007 fcf0 	bl	800933c <HAL_GPIO_WritePin>
}
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40020400 	.word	0x40020400
 8001968:	2003d85c 	.word	0x2003d85c

0800196c <IMU_init>:

uint16_t IMU_init() {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 8001976:	2000      	movs	r0, #0
 8001978:	f7ff ff9c 	bl	80018b4 <read_byte>
 800197c:	4603      	mov	r3, r0
 800197e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001980:	797b      	ldrb	r3, [r7, #5]
 8001982:	2be0      	cmp	r3, #224	; 0xe0
 8001984:	d119      	bne.n	80019ba <IMU_init+0x4e>
		ret = 1;
 8001986:	2301      	movs	r3, #1
 8001988:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 800198a:	2101      	movs	r1, #1
 800198c:	2006      	movs	r0, #6
 800198e:	f7ff ffbf 	bl	8001910 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001992:	2110      	movs	r1, #16
 8001994:	2003      	movs	r0, #3
 8001996:	f7ff ffbb 	bl	8001910 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800199a:	2120      	movs	r1, #32
 800199c:	207f      	movs	r0, #127	; 0x7f
 800199e:	f7ff ffb7 	bl	8001910 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 80019a2:	2106      	movs	r1, #6
 80019a4:	2001      	movs	r0, #1
 80019a6:	f7ff ffb3 	bl	8001910 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 80019aa:	2106      	movs	r1, #6
 80019ac:	2014      	movs	r0, #20
 80019ae:	f7ff ffaf 	bl	8001910 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 80019b2:	2100      	movs	r1, #0
 80019b4:	207f      	movs	r0, #127	; 0x7f
 80019b6:	f7ff ffab 	bl	8001910 <write_byte>
	}
	return ret;
 80019ba:	88fb      	ldrh	r3, [r7, #6]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <read_gyro_data>:

void read_gyro_data() {
 80019c4:	b598      	push	{r3, r4, r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019c8:	2033      	movs	r0, #51	; 0x33
 80019ca:	f7ff ff73 	bl	80018b4 <read_byte>
 80019ce:	4603      	mov	r3, r0
 80019d0:	021b      	lsls	r3, r3, #8
 80019d2:	b21c      	sxth	r4, r3
 80019d4:	2034      	movs	r0, #52	; 0x34
 80019d6:	f7ff ff6d 	bl	80018b4 <read_byte>
 80019da:	4603      	mov	r3, r0
 80019dc:	b21b      	sxth	r3, r3
 80019de:	4323      	orrs	r3, r4
 80019e0:	b21a      	sxth	r2, r3
 80019e2:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <read_gyro_data+0x64>)
 80019e4:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019e6:	2035      	movs	r0, #53	; 0x35
 80019e8:	f7ff ff64 	bl	80018b4 <read_byte>
 80019ec:	4603      	mov	r3, r0
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	b21c      	sxth	r4, r3
 80019f2:	2036      	movs	r0, #54	; 0x36
 80019f4:	f7ff ff5e 	bl	80018b4 <read_byte>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	4323      	orrs	r3, r4
 80019fe:	b21a      	sxth	r2, r3
 8001a00:	4b0a      	ldr	r3, [pc, #40]	; (8001a2c <read_gyro_data+0x68>)
 8001a02:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001a04:	2037      	movs	r0, #55	; 0x37
 8001a06:	f7ff ff55 	bl	80018b4 <read_byte>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	b21c      	sxth	r4, r3
 8001a10:	2038      	movs	r0, #56	; 0x38
 8001a12:	f7ff ff4f 	bl	80018b4 <read_byte>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b21b      	sxth	r3, r3
 8001a1a:	4323      	orrs	r3, r4
 8001a1c:	b21a      	sxth	r2, r3
 8001a1e:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <read_gyro_data+0x6c>)
 8001a20:	801a      	strh	r2, [r3, #0]
}
 8001a22:	bf00      	nop
 8001a24:	bd98      	pop	{r3, r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2003d7f8 	.word	0x2003d7f8
 8001a2c:	2003d7f6 	.word	0x2003d7f6
 8001a30:	2003d7f0 	.word	0x2003d7f0

08001a34 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	801a      	strh	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	805a      	strh	r2, [r3, #2]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	809a      	strh	r2, [r3, #4]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	80da      	strh	r2, [r3, #6]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	811a      	strh	r2, [r3, #8]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	815a      	strh	r2, [r3, #10]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	60da      	str	r2, [r3, #12]
{

}
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a80:	f7ff ff74 	bl	800196c <IMU_init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001a88:	f7ff fb0a 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff fb16 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001a94:	4809      	ldr	r0, [pc, #36]	; (8001abc <_ZN3IMU4initEv+0x44>)
 8001a96:	f7ff fb3d 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f7ff fb0f 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001aa2:	89fb      	ldrh	r3, [r7, #14]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <_ZN3IMU4initEv+0x48>)
 8001aa8:	f7ff fb34 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001aac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ab0:	f006 f9ae 	bl	8007e10 <HAL_Delay>

}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	08017cdc 	.word	0x08017cdc
 8001ac0:	08017ce8 	.word	0x08017ce8
 8001ac4:	00000000 	.word	0x00000000

08001ac8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ad0:	f7ff ff78 	bl	80019c4 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ad6:	881b      	ldrh	r3, [r3, #0]
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001ade:	4b23      	ldr	r3, [pc, #140]	; (8001b6c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	b21a      	sxth	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <_ZN3IMU12updateValuesEv+0xa8>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	b21a      	sxth	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd2b 	bl	8000554 <__aeabi_i2d>
 8001afe:	a316      	add	r3, pc, #88	; (adr r3, 8001b58 <_ZN3IMU12updateValuesEv+0x90>)
 8001b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b04:	f7fe fd90 	bl	8000628 <__aeabi_dmul>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4625      	mov	r5, r4
 8001b0e:	461c      	mov	r4, r3
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <_ZN3IMU12updateValuesEv+0xac>)
 8001b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd1c 	bl	8000554 <__aeabi_i2d>
 8001b1c:	a310      	add	r3, pc, #64	; (adr r3, 8001b60 <_ZN3IMU12updateValuesEv+0x98>)
 8001b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b22:	f7fe fd81 	bl	8000628 <__aeabi_dmul>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	f7fe fbc5 	bl	80002bc <__adddf3>
 8001b32:	4603      	mov	r3, r0
 8001b34:	460c      	mov	r4, r1
 8001b36:	4618      	mov	r0, r3
 8001b38:	4621      	mov	r1, r4
 8001b3a:	f7ff f825 	bl	8000b88 <__aeabi_d2iz>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	b21a      	sxth	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b4c:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <_ZN3IMU12updateValuesEv+0xac>)
 8001b4e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b50:	bf00      	nop
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bdb0      	pop	{r4, r5, r7, pc}
 8001b58:	eb851eb8 	.word	0xeb851eb8
 8001b5c:	3f9eb851 	.word	0x3f9eb851
 8001b60:	70a3d70a 	.word	0x70a3d70a
 8001b64:	3fef0a3d 	.word	0x3fef0a3d
 8001b68:	2003d7f8 	.word	0x2003d7f8
 8001b6c:	2003d7f6 	.word	0x2003d7f6
 8001b70:	2003d7f0 	.word	0x2003d7f0
 8001b74:	20000210 	.word	0x20000210

08001b78 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b98:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f7fe fceb 	bl	8000578 <__aeabi_f2d>
 8001ba2:	a316      	add	r3, pc, #88	; (adr r3, 8001bfc <_ZN3IMU8getOmegaEv+0x84>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	f7fe fe68 	bl	800087c <__aeabi_ddiv>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4614      	mov	r4, r2
 8001bb2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001bb6:	a313      	add	r3, pc, #76	; (adr r3, 8001c04 <_ZN3IMU8getOmegaEv+0x8c>)
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	f7fe fd32 	bl	8000628 <__aeabi_dmul>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	4621      	mov	r1, r4
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bd2:	f7fe fe53 	bl	800087c <__aeabi_ddiv>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	460c      	mov	r4, r1
 8001bda:	4618      	mov	r0, r3
 8001bdc:	4621      	mov	r1, r4
 8001bde:	f7ff f81b 	bl	8000c18 <__aeabi_d2f>
 8001be2:	4603      	mov	r3, r0
 8001be4:	ee07 3a90 	vmov	s15, r3
}
 8001be8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	f3af 8000 	nop.w
 8001bf8:	40668000 	.word	0x40668000
 8001bfc:	66666666 	.word	0x66666666
 8001c00:	40306666 	.word	0x40306666
 8001c04:	54411744 	.word	0x54411744
 8001c08:	400921fb 	.word	0x400921fb

08001c0c <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0e:	b08b      	sub	sp, #44	; 0x2c
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001c14:	466b      	mov	r3, sp
 8001c16:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001c18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c1c:	f006 f8f8 	bl	8007e10 <HAL_Delay>
	lcd_clear();
 8001c20:	f7ff fa3e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c24:	2100      	movs	r1, #0
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7ff fa4a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c2c:	4840      	ldr	r0, [pc, #256]	; (8001d30 <_ZN3IMU11calibrationEv+0x124>)
 8001c2e:	f7ff fa71 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c32:	2101      	movs	r1, #1
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff fa43 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c3a:	483e      	ldr	r0, [pc, #248]	; (8001d34 <_ZN3IMU11calibrationEv+0x128>)
 8001c3c:	f7ff fa6a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c40:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c44:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c46:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c4a:	1e5d      	subs	r5, r3, #1
 8001c4c:	61bd      	str	r5, [r7, #24]
 8001c4e:	462b      	mov	r3, r5
 8001c50:	3301      	adds	r3, #1
 8001c52:	4619      	mov	r1, r3
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	f04f 0400 	mov.w	r4, #0
 8001c60:	0154      	lsls	r4, r2, #5
 8001c62:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c66:	014b      	lsls	r3, r1, #5
 8001c68:	462b      	mov	r3, r5
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	f04f 0400 	mov.w	r4, #0
 8001c7a:	0154      	lsls	r4, r2, #5
 8001c7c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c80:	014b      	lsls	r3, r1, #5
 8001c82:	462b      	mov	r3, r5
 8001c84:	3301      	adds	r3, #1
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	3303      	adds	r3, #3
 8001c8a:	3307      	adds	r3, #7
 8001c8c:	08db      	lsrs	r3, r3, #3
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	ebad 0d03 	sub.w	sp, sp, r3
 8001c94:	466b      	mov	r3, sp
 8001c96:	3303      	adds	r3, #3
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	83fb      	strh	r3, [r7, #30]
 8001ca2:	8bfa      	ldrh	r2, [r7, #30]
 8001ca4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	da13      	bge.n	8001cd4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001cb2:	8bfb      	ldrh	r3, [r7, #30]
 8001cb4:	ee07 2a90 	vmov	s15, r2
 8001cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f006 f8a2 	bl	8007e10 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001ccc:	8bfb      	ldrh	r3, [r7, #30]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	83fb      	strh	r3, [r7, #30]
 8001cd2:	e7e6      	b.n	8001ca2 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	462b      	mov	r3, r5
 8001cdc:	3301      	adds	r3, #1
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d00e      	beq.n	8001d0a <_ZN3IMU11calibrationEv+0xfe>
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	edd3 7a00 	vldr	s15, [r3]
 8001cf6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	3304      	adds	r3, #4
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
 8001d08:	e7ec      	b.n	8001ce4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001d0a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d16:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d24:	46b5      	mov	sp, r6
}
 8001d26:	bf00      	nop
 8001d28:	372c      	adds	r7, #44	; 0x2c
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	08017cec 	.word	0x08017cec
 8001d34:	08017cf8 	.word	0x08017cf8

08001d38 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af02      	add	r7, sp, #8
 8001d3e:	4603      	mov	r3, r0
 8001d40:	460a      	mov	r2, r1
 8001d42:	71fb      	strb	r3, [r7, #7]
 8001d44:	4613      	mov	r3, r2
 8001d46:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d48:	79bb      	ldrb	r3, [r7, #6]
 8001d4a:	b299      	uxth	r1, r3
 8001d4c:	1dfa      	adds	r2, r7, #7
 8001d4e:	2364      	movs	r3, #100	; 0x64
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	480c      	ldr	r0, [pc, #48]	; (8001d88 <INA260_read+0x50>)
 8001d56:	f007 fc43 	bl	80095e0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d5a:	79bb      	ldrb	r3, [r7, #6]
 8001d5c:	b299      	uxth	r1, r3
 8001d5e:	f107 020c 	add.w	r2, r7, #12
 8001d62:	2364      	movs	r3, #100	; 0x64
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	2302      	movs	r3, #2
 8001d68:	4807      	ldr	r0, [pc, #28]	; (8001d88 <INA260_read+0x50>)
 8001d6a:	f007 fd37 	bl	80097dc <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d6e:	7b3b      	ldrb	r3, [r7, #12]
 8001d70:	021b      	lsls	r3, r3, #8
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	7b7b      	ldrb	r3, [r7, #13]
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d7e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	2003da10 	.word	0x2003da10

08001d8c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af02      	add	r7, sp, #8
 8001d92:	4604      	mov	r4, r0
 8001d94:	4608      	mov	r0, r1
 8001d96:	4611      	mov	r1, r2
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4623      	mov	r3, r4
 8001d9c:	71fb      	strb	r3, [r7, #7]
 8001d9e:	4603      	mov	r3, r0
 8001da0:	71bb      	strb	r3, [r7, #6]
 8001da2:	460b      	mov	r3, r1
 8001da4:	717b      	strb	r3, [r7, #5]
 8001da6:	4613      	mov	r3, r2
 8001da8:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	733b      	strb	r3, [r7, #12]
 8001dae:	79bb      	ldrb	r3, [r7, #6]
 8001db0:	737b      	strb	r3, [r7, #13]
 8001db2:	797b      	ldrb	r3, [r7, #5]
 8001db4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001db6:	793b      	ldrb	r3, [r7, #4]
 8001db8:	b299      	uxth	r1, r3
 8001dba:	f107 020c 	add.w	r2, r7, #12
 8001dbe:	2364      	movs	r3, #100	; 0x64
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	4803      	ldr	r0, [pc, #12]	; (8001dd4 <INA260_write+0x48>)
 8001dc6:	f007 fc0b 	bl	80095e0 <HAL_I2C_Master_Transmit>
}
 8001dca:	bf00      	nop
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2003da10 	.word	0x2003da10

08001dd8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
 8001de2:	460b      	mov	r3, r1
 8001de4:	71bb      	strb	r3, [r7, #6]
 8001de6:	4613      	mov	r3, r2
 8001de8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dea:	797b      	ldrb	r3, [r7, #5]
 8001dec:	79ba      	ldrb	r2, [r7, #6]
 8001dee:	79f9      	ldrb	r1, [r7, #7]
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff ffcb 	bl	8001d8c <INA260_write>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	4603      	mov	r3, r0
 8001e06:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	21df      	movs	r1, #223	; 0xdf
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f7ff ffe2 	bl	8001dd8 <setConfig>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
{

}
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4618      	mov	r0, r3
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e44:	482a      	ldr	r0, [pc, #168]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e46:	f007 fa61 	bl	800930c <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <_ZN8JoyStick8getValueEv+0x2e>
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e62:	2101      	movs	r1, #1
 8001e64:	4823      	ldr	r0, [pc, #140]	; (8001ef4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e66:	f007 fa51 	bl	800930c <HAL_GPIO_ReadPin>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	bf0c      	ite	eq
 8001e70:	2301      	moveq	r3, #1
 8001e72:	2300      	movne	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <_ZN8JoyStick8getValueEv+0x4e>
 8001e7a:	89fb      	ldrh	r3, [r7, #14]
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e86:	481a      	ldr	r0, [pc, #104]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e88:	f007 fa40 	bl	800930c <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN8JoyStick8getValueEv+0x70>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001ea4:	2104      	movs	r1, #4
 8001ea6:	4814      	ldr	r0, [pc, #80]	; (8001ef8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001ea8:	f007 fa30 	bl	800930c <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN8JoyStick8getValueEv+0x90>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0308 	orr.w	r3, r3, #8
 8001ec2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ec4:	2180      	movs	r1, #128	; 0x80
 8001ec6:	480a      	ldr	r0, [pc, #40]	; (8001ef0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001ec8:	f007 fa20 	bl	800930c <HAL_GPIO_ReadPin>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	bf0c      	ite	eq
 8001ed2:	2301      	moveq	r3, #1
 8001ed4:	2300      	movne	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <_ZN8JoyStick8getValueEv+0xb0>
 8001edc:	89fb      	ldrh	r3, [r7, #14]
 8001ede:	f043 0310 	orr.w	r3, r3, #16
 8001ee2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ee4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40020c00 	.word	0x40020c00
 8001ef8:	40020400 	.word	0x40020400

08001efc <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	2b52      	cmp	r3, #82	; 0x52
 8001f0c:	d112      	bne.n	8001f34 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	4856      	ldr	r0, [pc, #344]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f16:	f007 fa11 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f20:	4853      	ldr	r0, [pc, #332]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f22:	f007 fa0b 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f2c:	4850      	ldr	r0, [pc, #320]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f2e:	f007 fa05 	bl	800933c <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f32:	e098      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	2b47      	cmp	r3, #71	; 0x47
 8001f38:	d112      	bne.n	8001f60 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f40:	484b      	ldr	r0, [pc, #300]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f42:	f007 f9fb 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f46:	2200      	movs	r2, #0
 8001f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f4c:	4848      	ldr	r0, [pc, #288]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f4e:	f007 f9f5 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f58:	4845      	ldr	r0, [pc, #276]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f5a:	f007 f9ef 	bl	800933c <HAL_GPIO_WritePin>
}
 8001f5e:	e082      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f60:	78fb      	ldrb	r3, [r7, #3]
 8001f62:	2b42      	cmp	r3, #66	; 0x42
 8001f64:	d112      	bne.n	8001f8c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f66:	2201      	movs	r2, #1
 8001f68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f6c:	4840      	ldr	r0, [pc, #256]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f6e:	f007 f9e5 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f78:	483d      	ldr	r0, [pc, #244]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f7a:	f007 f9df 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f84:	483a      	ldr	r0, [pc, #232]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f86:	f007 f9d9 	bl	800933c <HAL_GPIO_WritePin>
}
 8001f8a:	e06c      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	2b43      	cmp	r3, #67	; 0x43
 8001f90:	d112      	bne.n	8001fb8 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f98:	4835      	ldr	r0, [pc, #212]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001f9a:	f007 f9cf 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fa4:	4832      	ldr	r0, [pc, #200]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fa6:	f007 f9c9 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fb0:	482f      	ldr	r0, [pc, #188]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fb2:	f007 f9c3 	bl	800933c <HAL_GPIO_WritePin>
}
 8001fb6:	e056      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	2b4d      	cmp	r3, #77	; 0x4d
 8001fbc:	d112      	bne.n	8001fe4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc4:	482a      	ldr	r0, [pc, #168]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fc6:	f007 f9b9 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fd0:	4827      	ldr	r0, [pc, #156]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fd2:	f007 f9b3 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fdc:	4824      	ldr	r0, [pc, #144]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001fde:	f007 f9ad 	bl	800933c <HAL_GPIO_WritePin>
}
 8001fe2:	e040      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fe4:	78fb      	ldrb	r3, [r7, #3]
 8001fe6:	2b59      	cmp	r3, #89	; 0x59
 8001fe8:	d112      	bne.n	8002010 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fea:	2200      	movs	r2, #0
 8001fec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ff0:	481f      	ldr	r0, [pc, #124]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001ff2:	f007 f9a3 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ffc:	481c      	ldr	r0, [pc, #112]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8001ffe:	f007 f99d 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002002:	2201      	movs	r2, #1
 8002004:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002008:	4819      	ldr	r0, [pc, #100]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800200a:	f007 f997 	bl	800933c <HAL_GPIO_WritePin>
}
 800200e:	e02a      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	2b57      	cmp	r3, #87	; 0x57
 8002014:	d112      	bne.n	800203c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800201c:	4814      	ldr	r0, [pc, #80]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800201e:	f007 f98d 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002028:	4811      	ldr	r0, [pc, #68]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800202a:	f007 f987 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800202e:	2200      	movs	r2, #0
 8002030:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002034:	480e      	ldr	r0, [pc, #56]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002036:	f007 f981 	bl	800933c <HAL_GPIO_WritePin>
}
 800203a:	e014      	b.n	8002066 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	2b7e      	cmp	r3, #126	; 0x7e
 8002040:	d111      	bne.n	8002066 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002042:	2201      	movs	r2, #1
 8002044:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002048:	4809      	ldr	r0, [pc, #36]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 800204a:	f007 f977 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800204e:	2201      	movs	r2, #1
 8002050:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002054:	4806      	ldr	r0, [pc, #24]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002056:	f007 f971 	bl	800933c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800205a:	2201      	movs	r2, #1
 800205c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002060:	4803      	ldr	r0, [pc, #12]	; (8002070 <_ZN3LED9fullColorEc+0x174>)
 8002062:	f007 f96b 	bl	800933c <HAL_GPIO_WritePin>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40020000 	.word	0x40020000

08002074 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
 8002080:	4613      	mov	r3, r2
 8002082:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d106      	bne.n	800209a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800208c:	2201      	movs	r2, #1
 800208e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002092:	4813      	ldr	r0, [pc, #76]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 8002094:	f007 f952 	bl	800933c <HAL_GPIO_WritePin>
 8002098:	e009      	b.n	80020ae <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800209a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d105      	bne.n	80020ae <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020aa:	f007 f947 	bl	800933c <HAL_GPIO_WritePin>

	if(r_status == 1)
 80020ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d106      	bne.n	80020c4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80020b6:	2201      	movs	r2, #1
 80020b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020bc:	4808      	ldr	r0, [pc, #32]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020be:	f007 f93d 	bl	800933c <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020c2:	e009      	b.n	80020d8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d105      	bne.n	80020d8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020cc:	2200      	movs	r2, #0
 80020ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020d2:	4803      	ldr	r0, [pc, #12]	; (80020e0 <_ZN3LED2LREaa+0x6c>)
 80020d4:	f007 f932 	bl	800933c <HAL_GPIO_WritePin>
}
 80020d8:	bf00      	nop
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40020000 	.word	0x40020000

080020e4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b092      	sub	sp, #72	; 0x48
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fe92 	bl	8001e1c <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	637b      	str	r3, [r7, #52]	; 0x34
 80020fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fe:	647b      	str	r3, [r7, #68]	; 0x44
 8002100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002102:	331c      	adds	r3, #28
 8002104:	633b      	str	r3, [r7, #48]	; 0x30
 8002106:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210a:	429a      	cmp	r2, r3
 800210c:	d008      	beq.n	8002120 <_ZN10LineSensorC1Ev+0x3c>
 800210e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002110:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 8002112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002114:	2200      	movs	r2, #0
 8002116:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800211a:	3302      	adds	r3, #2
 800211c:	647b      	str	r3, [r7, #68]	; 0x44
 800211e:	e7f2      	b.n	8002106 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
 8002128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
 800212c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212e:	3338      	adds	r3, #56	; 0x38
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
 8002132:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	429a      	cmp	r2, r3
 8002138:	d009      	beq.n	800214e <_ZN10LineSensorC1Ev+0x6a>
 800213a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213c:	623b      	str	r3, [r7, #32]
		s = 0;
 800213e:	6a3b      	ldr	r3, [r7, #32]
 8002140:	f04f 0200 	mov.w	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002148:	3304      	adds	r3, #4
 800214a:	643b      	str	r3, [r7, #64]	; 0x40
 800214c:	e7f1      	b.n	8002132 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002154:	61fb      	str	r3, [r7, #28]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3338      	adds	r3, #56	; 0x38
 800215e:	61bb      	str	r3, [r7, #24]
 8002160:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	429a      	cmp	r2, r3
 8002166:	d009      	beq.n	800217c <_ZN10LineSensorC1Ev+0x98>
 8002168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800216a:	617b      	str	r3, [r7, #20]
		m = 0;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002176:	3304      	adds	r3, #4
 8002178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800217a:	e7f1      	b.n	8002160 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	3338      	adds	r3, #56	; 0x38
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	429a      	cmp	r2, r3
 8002194:	d009      	beq.n	80021aa <_ZN10LineSensorC1Ev+0xc6>
 8002196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002198:	60bb      	str	r3, [r7, #8]
		s = 1;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021a0:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80021a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a4:	3304      	adds	r3, #4
 80021a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80021a8:	e7f1      	b.n	800218e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4618      	mov	r0, r3
 80021ae:	3748      	adds	r7, #72	; 0x48
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	220e      	movs	r2, #14
 80021c0:	4619      	mov	r1, r3
 80021c2:	4803      	ldr	r0, [pc, #12]	; (80021d0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021c4:	f005 fe8a 	bl	8007edc <HAL_ADC_Start_DMA>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2003d934 	.word	0x2003d934

080021d4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b0d      	cmp	r3, #13
 80021e4:	dc2f      	bgt.n	8002246 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3392      	adds	r3, #146	; 0x92
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3304      	adds	r3, #4
 80021f2:	ed93 7a00 	vldr	s14, [r3]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	33a0      	adds	r3, #160	; 0xa0
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	edd3 7a00 	vldr	s15, [r3]
 8002216:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800221a:	4b14      	ldr	r3, [pc, #80]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	4619      	mov	r1, r3
 8002220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	460b      	mov	r3, r1
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	1a5b      	subs	r3, r3, r1
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	68f9      	ldr	r1, [r7, #12]
 8002230:	440b      	add	r3, r1
 8002232:	3306      	adds	r3, #6
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	3304      	adds	r3, #4
 800223a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	3301      	adds	r3, #1
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	e7cc      	b.n	80021e0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002250:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b09      	cmp	r3, #9
 8002258:	d902      	bls.n	8002260 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]


}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	2000021c 	.word	0x2000021c

08002270 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002270:	b5b0      	push	{r4, r5, r7, lr}
 8002272:	b08e      	sub	sp, #56	; 0x38
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002278:	2300      	movs	r3, #0
 800227a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800227e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002282:	2b0d      	cmp	r3, #13
 8002284:	f200 80b8 	bhi.w	80023f8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002288:	2300      	movs	r3, #0
 800228a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800228e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002292:	2b09      	cmp	r3, #9
 8002294:	d81c      	bhi.n	80022d0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002296:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800229a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800229e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4423      	add	r3, r4
 80022ae:	3306      	adds	r3, #6
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4403      	add	r3, r0
 80022b4:	3304      	adds	r3, #4
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	008b      	lsls	r3, r1, #2
 80022ba:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022be:	440b      	add	r3, r1
 80022c0:	3b30      	subs	r3, #48	; 0x30
 80022c2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022c4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022c8:	3301      	adds	r3, #1
 80022ca:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ce:	e7de      	b.n	800228e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022d0:	2300      	movs	r3, #0
 80022d2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022d6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022da:	2b09      	cmp	r3, #9
 80022dc:	d84d      	bhi.n	800237a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022de:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022e2:	3301      	adds	r3, #1
 80022e4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022ec:	2b09      	cmp	r3, #9
 80022ee:	d83e      	bhi.n	800236e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022f0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022fa:	4413      	add	r3, r2
 80022fc:	3b30      	subs	r3, #48	; 0x30
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800230c:	4413      	add	r3, r2
 800230e:	3b30      	subs	r3, #48	; 0x30
 8002310:	edd3 7a00 	vldr	s15, [r3]
 8002314:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231c:	d521      	bpl.n	8002362 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 800231e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002328:	4413      	add	r3, r2
 800232a:	3b30      	subs	r3, #48	; 0x30
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002330:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002334:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800233e:	440a      	add	r2, r1
 8002340:	3a30      	subs	r2, #48	; 0x30
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800234a:	440b      	add	r3, r1
 800234c:	3b30      	subs	r3, #48	; 0x30
 800234e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002350:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800235a:	4413      	add	r3, r2
 800235c:	3b30      	subs	r3, #48	; 0x30
 800235e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002360:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002362:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002366:	3301      	adds	r3, #1
 8002368:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800236c:	e7bc      	b.n	80022e8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800236e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002372:	3301      	adds	r3, #1
 8002374:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002378:	e7ad      	b.n	80022d6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe f8fb 	bl	8000578 <__aeabi_f2d>
 8002382:	a32a      	add	r3, pc, #168	; (adr r3, 800242c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002388:	f7fe f94e 	bl	8000628 <__aeabi_dmul>
 800238c:	4603      	mov	r3, r0
 800238e:	460c      	mov	r4, r1
 8002390:	4625      	mov	r5, r4
 8002392:	461c      	mov	r4, r3
 8002394:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002398:	4a21      	ldr	r2, [pc, #132]	; (8002420 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe f8e9 	bl	8000578 <__aeabi_f2d>
 80023a6:	a31c      	add	r3, pc, #112	; (adr r3, 8002418 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 80023a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ac:	f7fe f93c 	bl	8000628 <__aeabi_dmul>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fd ff80 	bl	80002bc <__adddf3>
 80023bc:	4603      	mov	r3, r0
 80023be:	460c      	mov	r4, r1
 80023c0:	461a      	mov	r2, r3
 80023c2:	4623      	mov	r3, r4
 80023c4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023c8:	4610      	mov	r0, r2
 80023ca:	4619      	mov	r1, r3
 80023cc:	f7fe fc24 	bl	8000c18 <__aeabi_d2f>
 80023d0:	4601      	mov	r1, r0
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023e2:	69fa      	ldr	r2, [r7, #28]
 80023e4:	490e      	ldr	r1, [pc, #56]	; (8002420 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023f0:	3301      	adds	r3, #1
 80023f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023f6:	e742      	b.n	800227e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023fe:	4a09      	ldr	r2, [pc, #36]	; (8002424 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 8002400:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8002408:	4a07      	ldr	r2, [pc, #28]	; (8002428 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 800240a:	6013      	str	r3, [r2, #0]
}
 800240c:	bf00      	nop
 800240e:	3738      	adds	r7, #56	; 0x38
 8002410:	46bd      	mov	sp, r7
 8002412:	bdb0      	pop	{r4, r5, r7, pc}
 8002414:	f3af 8000 	nop.w
 8002418:	66666666 	.word	0x66666666
 800241c:	3fee6666 	.word	0x3fee6666
 8002420:	20000220 	.word	0x20000220
 8002424:	20000214 	.word	0x20000214
 8002428:	20000218 	.word	0x20000218
 800242c:	9999999a 	.word	0x9999999a
 8002430:	3fa99999 	.word	0x3fa99999

08002434 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b0a0      	sub	sp, #128	; 0x80
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800243c:	2064      	movs	r0, #100	; 0x64
 800243e:	f005 fce7 	bl	8007e10 <HAL_Delay>

	lcd_clear();
 8002442:	f7fe fe2d 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002446:	2100      	movs	r1, #0
 8002448:	2000      	movs	r0, #0
 800244a:	f7fe fe39 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800244e:	4886      	ldr	r0, [pc, #536]	; (8002668 <_ZN10LineSensor11calibrationEv+0x234>)
 8002450:	f7fe fe60 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002454:	2101      	movs	r1, #1
 8002456:	2000      	movs	r0, #0
 8002458:	f7fe fe32 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800245c:	4883      	ldr	r0, [pc, #524]	; (800266c <_ZN10LineSensor11calibrationEv+0x238>)
 800245e:	f7fe fe59 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002462:	2300      	movs	r3, #0
 8002464:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002468:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800246c:	2b0d      	cmp	r3, #13
 800246e:	d823      	bhi.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002470:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002474:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	32b0      	adds	r2, #176	; 0xb0
 800247c:	0092      	lsls	r2, r2, #2
 800247e:	440a      	add	r2, r1
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002488:	440b      	add	r3, r1
 800248a:	3b40      	subs	r3, #64	; 0x40
 800248c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800248e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002492:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	32b0      	adds	r2, #176	; 0xb0
 800249a:	0092      	lsls	r2, r2, #2
 800249c:	440a      	add	r2, r1
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80024a6:	440b      	add	r3, r1
 80024a8:	3b78      	subs	r3, #120	; 0x78
 80024aa:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024ac:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80024b0:	3301      	adds	r3, #1
 80024b2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80024b6:	e7d7      	b.n	8002468 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff fcb8 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	bf14      	ite	ne
 80024ca:	2301      	movne	r3, #1
 80024cc:	2300      	moveq	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d079      	beq.n	80025c8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80024da:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024de:	2b0d      	cmp	r3, #13
 80024e0:	d850      	bhi.n	8002584 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024e2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80024ec:	4413      	add	r3, r2
 80024ee:	3b40      	subs	r3, #64	; 0x40
 80024f0:	ed93 7a00 	vldr	s14, [r3]
 80024f4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	33b0      	adds	r3, #176	; 0xb0
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250c:	d50f      	bpl.n	800252e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 800250e:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002512:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	32b0      	adds	r2, #176	; 0xb0
 800251a:	0092      	lsls	r2, r2, #2
 800251c:	440a      	add	r2, r1
 800251e:	6812      	ldr	r2, [r2, #0]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002526:	440b      	add	r3, r1
 8002528:	3b40      	subs	r3, #64	; 0x40
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	e024      	b.n	8002578 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800252e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002538:	4413      	add	r3, r2
 800253a:	3b78      	subs	r3, #120	; 0x78
 800253c:	ed93 7a00 	vldr	s14, [r3]
 8002540:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	33b0      	adds	r3, #176	; 0xb0
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002558:	dd0e      	ble.n	8002578 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800255a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800255e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	32b0      	adds	r2, #176	; 0xb0
 8002566:	0092      	lsls	r2, r2, #2
 8002568:	440a      	add	r2, r1
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002572:	440b      	add	r3, r1
 8002574:	3b78      	subs	r3, #120	; 0x78
 8002576:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002578:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800257c:	3301      	adds	r3, #1
 800257e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002582:	e7aa      	b.n	80024da <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800258a:	4618      	mov	r0, r3
 800258c:	f001 ff72 	bl	8004474 <_ZN12RotarySwitch8getValueEv>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	bf0c      	ite	eq
 8002596:	2301      	moveq	r3, #1
 8002598:	2300      	movne	r3, #0
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d009      	beq.n	80025b4 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025a6:	2201      	movs	r2, #1
 80025a8:	f04f 31ff 	mov.w	r1, #4294967295
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fd61 	bl	8002074 <_ZN3LED2LREaa>
 80025b2:	e781      	b.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025ba:	2200      	movs	r2, #0
 80025bc:	f04f 31ff 	mov.w	r1, #4294967295
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fd57 	bl	8002074 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025c6:	e777      	b.n	80024b8 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025c8:	2300      	movs	r3, #0
 80025ca:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80025ce:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025d2:	2b0d      	cmp	r3, #13
 80025d4:	d826      	bhi.n	8002624 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025d6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025e0:	4413      	add	r3, r2
 80025e2:	3b40      	subs	r3, #64	; 0x40
 80025e4:	ed93 7a00 	vldr	s14, [r3]
 80025e8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025f2:	4413      	add	r3, r2
 80025f4:	3b78      	subs	r3, #120	; 0x78
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025fe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002602:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002670 <_ZN10LineSensor11calibrationEv+0x23c>
 8002606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	3392      	adds	r3, #146	; 0x92
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	3304      	adds	r3, #4
 8002614:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002618:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800261c:	3301      	adds	r3, #1
 800261e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002622:	e7d4      	b.n	80025ce <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002624:	2300      	movs	r3, #0
 8002626:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800262a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800262e:	2b0d      	cmp	r3, #13
 8002630:	d815      	bhi.n	800265e <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002632:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002636:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800263a:	0092      	lsls	r2, r2, #2
 800263c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002640:	440a      	add	r2, r1
 8002642:	3a78      	subs	r2, #120	; 0x78
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	33a0      	adds	r3, #160	; 0xa0
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3304      	adds	r3, #4
 8002650:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002652:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002656:	3301      	adds	r3, #1
 8002658:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800265c:	e7e5      	b.n	800262a <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800265e:	bf00      	nop
 8002660:	3780      	adds	r7, #128	; 0x80
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	08017d04 	.word	0x08017d04
 800266c:	08017d10 	.word	0x08017d10
 8002670:	447a0000 	.word	0x447a0000

08002674 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002674:	b480      	push	{r7}
 8002676:	b089      	sub	sp, #36	; 0x24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	83fb      	strh	r3, [r7, #30]
	static uint16_t cnt = 0;
	static bool flag = false;

	for(const auto & s : sensor){
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	61bb      	str	r3, [r7, #24]
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3338      	adds	r3, #56	; 0x38
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	429a      	cmp	r2, r3
 8002698:	d012      	beq.n	80026c0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	60fb      	str	r3, [r7, #12]
		if(s >= 700) out_cnt++;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	edd3 7a00 	vldr	s15, [r3]
 80026a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002714 <_ZN10LineSensor13emergencyStopEv+0xa0>
 80026a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b0:	db02      	blt.n	80026b8 <_ZN10LineSensor13emergencyStopEv+0x44>
 80026b2:	8bfb      	ldrh	r3, [r7, #30]
 80026b4:	3301      	adds	r3, #1
 80026b6:	83fb      	strh	r3, [r7, #30]
	for(const auto & s : sensor){
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	3304      	adds	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
 80026be:	e7e8      	b.n	8002692 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	if(out_cnt >= AD_DATA_SIZE){
 80026c0:	8bfb      	ldrh	r3, [r7, #30]
 80026c2:	2b0d      	cmp	r3, #13
 80026c4:	d906      	bls.n	80026d4 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 80026c6:	4b14      	ldr	r3, [pc, #80]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	3301      	adds	r3, #1
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	4b12      	ldr	r3, [pc, #72]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d0:	801a      	strh	r2, [r3, #0]
 80026d2:	e002      	b.n	80026da <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 80026d4:	4b10      	ldr	r3, [pc, #64]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 50){
 80026da:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	2b31      	cmp	r3, #49	; 0x31
 80026e0:	d903      	bls.n	80026ea <_ZN10LineSensor13emergencyStopEv+0x76>
		flag = true;
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026e4:	2201      	movs	r2, #1
 80026e6:	701a      	strb	r2, [r3, #0]
 80026e8:	e002      	b.n	80026f0 <_ZN10LineSensor13emergencyStopEv+0x7c>
	}
	else flag = false;
 80026ea:	4b0c      	ldr	r3, [pc, #48]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80026f0:	4b09      	ldr	r3, [pc, #36]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d903      	bls.n	8002704 <_ZN10LineSensor13emergencyStopEv+0x90>
 80026fc:	4b06      	ldr	r3, [pc, #24]	; (8002718 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8002702:	801a      	strh	r2, [r3, #0]

	return flag;
 8002704:	4b05      	ldr	r3, [pc, #20]	; (800271c <_ZN10LineSensor13emergencyStopEv+0xa8>)
 8002706:	781b      	ldrb	r3, [r3, #0]

}
 8002708:	4618      	mov	r0, r3
 800270a:	3724      	adds	r7, #36	; 0x24
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	442f0000 	.word	0x442f0000
 8002718:	20000258 	.word	0x20000258
 800271c:	2000025a 	.word	0x2000025a

08002720 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	ed87 0a01 	vstr	s0, [r7, #4]
 800272a:	edd7 7a01 	vldr	s15, [r7, #4]
 800272e:	eef0 7ae7 	vabs.f32	s15, s15
 8002732:	eeb0 0a67 	vmov.f32	s0, s15
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>:
float mon_ave_l, mon_ave_r;
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger) :
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0),
				ignore_crossline_flag_(false)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	621a      	str	r2, [r3, #32]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	625a      	str	r2, [r3, #36]	; 0x24
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	629a      	str	r2, [r3, #40]	; 0x28
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	62da      	str	r2, [r3, #44]	; 0x2c
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	631a      	str	r2, [r3, #48]	; 0x30
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	635a      	str	r2, [r3, #52]	; 0x34
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f04f 0200 	mov.w	r2, #0
 8002794:	63da      	str	r2, [r3, #60]	; 0x3c
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	675a      	str	r2, [r3, #116]	; 0x74
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	679a      	str	r2, [r3, #120]	; 0x78
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	67da      	str	r2, [r3, #124]	; 0x7c
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80027bc:	3344      	adds	r3, #68	; 0x44
 80027be:	f04f 0200 	mov.w	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027ca:	3308      	adds	r3, #8
 80027cc:	2200      	movs	r2, #0
 80027ce:	701a      	strb	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027d6:	330a      	adds	r3, #10
 80027d8:	2200      	movs	r2, #0
 80027da:	801a      	strh	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027e2:	330c      	adds	r3, #12
 80027e4:	2200      	movs	r2, #0
 80027e6:	801a      	strh	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80027ee:	33a0      	adds	r3, #160	; 0xa0
 80027f0:	2200      	movs	r2, #0
 80027f2:	801a      	strh	r2, [r3, #0]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80027fa:	33a2      	adds	r3, #162	; 0xa2
 80027fc:	2200      	movs	r2, #0
 80027fe:	701a      	strb	r2, [r3, #0]
{
	motor_ = motor;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6a3a      	ldr	r2, [r7, #32]
 8002816:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800281c:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002822:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002828:	61da      	str	r2, [r3, #28]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800282a:	2300      	movs	r3, #0
 800282c:	82fb      	strh	r3, [r7, #22]
 800282e:	8afb      	ldrh	r3, [r7, #22]
 8002830:	f241 726f 	movw	r2, #5999	; 0x176f
 8002834:	4293      	cmp	r3, r2
 8002836:	d80d      	bhi.n	8002854 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0x114>
		velocity_table_[i] = 0;
 8002838:	8afb      	ldrh	r3, [r7, #22]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8002840:	3312      	adds	r3, #18
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800284c:	8afb      	ldrh	r3, [r7, #22]
 800284e:	3301      	adds	r3, #1
 8002850:	82fb      	strh	r3, [r7, #22]
 8002852:	e7ec      	b.n	800282e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xee>
	}
	for(uint16_t i = 0; i < 100; i++){
 8002854:	2300      	movs	r3, #0
 8002856:	82bb      	strh	r3, [r7, #20]
 8002858:	8abb      	ldrh	r3, [r7, #20]
 800285a:	2b63      	cmp	r3, #99	; 0x63
 800285c:	d80d      	bhi.n	800287a <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0x13a>
		crossline_distance_[i] = 0;
 800285e:	8abb      	ldrh	r3, [r7, #20]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002866:	3304      	adds	r3, #4
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < 100; i++){
 8002872:	8abb      	ldrh	r3, [r7, #20]
 8002874:	3301      	adds	r3, #1
 8002876:	82bb      	strh	r3, [r7, #20]
 8002878:	e7ee      	b.n	8002858 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0x118>
	}
}
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4618      	mov	r0, r3
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002888:	b5b0      	push	{r4, r5, r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 80028a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 80028ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 80028b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 80028c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 80028d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 80028dc:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 80028f0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 80028fc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002908:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 8002914:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002920:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 800292c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002930:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002934:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4a1f      	ldr	r2, [pc, #124]	; (80029b8 <_ZN9LineTrace9calcErrorEv+0x130>)
 800293c:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4618      	mov	r0, r3
 8002942:	f7fd fe19 	bl	8000578 <__aeabi_f2d>
 8002946:	a318      	add	r3, pc, #96	; (adr r3, 80029a8 <_ZN9LineTrace9calcErrorEv+0x120>)
 8002948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294c:	f7fd fe6c 	bl	8000628 <__aeabi_dmul>
 8002950:	4603      	mov	r3, r0
 8002952:	460c      	mov	r4, r1
 8002954:	4625      	mov	r5, r4
 8002956:	461c      	mov	r4, r3
 8002958:	4b18      	ldr	r3, [pc, #96]	; (80029bc <_ZN9LineTrace9calcErrorEv+0x134>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7fd fe0b 	bl	8000578 <__aeabi_f2d>
 8002962:	a313      	add	r3, pc, #76	; (adr r3, 80029b0 <_ZN9LineTrace9calcErrorEv+0x128>)
 8002964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002968:	f7fd fe5e 	bl	8000628 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4620      	mov	r0, r4
 8002972:	4629      	mov	r1, r5
 8002974:	f7fd fca2 	bl	80002bc <__adddf3>
 8002978:	4603      	mov	r3, r0
 800297a:	460c      	mov	r4, r1
 800297c:	4618      	mov	r0, r3
 800297e:	4621      	mov	r1, r4
 8002980:	f7fe f94a 	bl	8000c18 <__aeabi_d2f>
 8002984:	4603      	mov	r3, r0
 8002986:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4a0d      	ldr	r2, [pc, #52]	; (80029c0 <_ZN9LineTrace9calcErrorEv+0x138>)
 800298c:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <_ZN9LineTrace9calcErrorEv+0x134>)
 8002992:	6013      	str	r3, [r2, #0]

	return diff;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	ee07 3a90 	vmov	s15, r3

}
 800299a:	eeb0 0a67 	vmov.f32	s0, s15
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bdb0      	pop	{r4, r5, r7, pc}
 80029a4:	f3af 8000 	nop.w
 80029a8:	47ae147b 	.word	0x47ae147b
 80029ac:	3fb47ae1 	.word	0x3fb47ae1
 80029b0:	d70a3d71 	.word	0xd70a3d71
 80029b4:	3fed70a3 	.word	0x3fed70a3
 80029b8:	2000025c 	.word	0x2000025c
 80029bc:	20000280 	.word	0x20000280
 80029c0:	20000260 	.word	0x20000260
 80029c4:	00000000 	.word	0x00000000

080029c8 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 80029c8:	b5b0      	push	{r4, r5, r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff59 	bl	8002888 <_ZN9LineTrace9calcErrorEv>
 80029d6:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d007      	beq.n	80029f4 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 80029e4:	4b3c      	ldr	r3, [pc, #240]	; (8002ad8 <_ZN9LineTrace8pidTraceEv+0x110>)
 80029e6:	f04f 0200 	mov.w	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	p = kp_ * diff;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80029fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80029fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a02:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002a0c:	4b33      	ldr	r3, [pc, #204]	; (8002adc <_ZN9LineTrace8pidTraceEv+0x114>)
 8002a0e:	edd3 7a00 	vldr	s15, [r3]
 8002a12:	edd7 6a05 	vldr	s13, [r7, #20]
 8002a16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1e:	ee17 0a90 	vmov	r0, s15
 8002a22:	f7fd fda9 	bl	8000578 <__aeabi_f2d>
 8002a26:	a32a      	add	r3, pc, #168	; (adr r3, 8002ad0 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2c:	f7fd ff26 	bl	800087c <__aeabi_ddiv>
 8002a30:	4603      	mov	r3, r0
 8002a32:	460c      	mov	r4, r1
 8002a34:	4618      	mov	r0, r3
 8002a36:	4621      	mov	r1, r4
 8002a38:	f7fe f8ee 	bl	8000c18 <__aeabi_d2f>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 8002a40:	4b25      	ldr	r3, [pc, #148]	; (8002ad8 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fd fd97 	bl	8000578 <__aeabi_f2d>
 8002a4a:	4604      	mov	r4, r0
 8002a4c:	460d      	mov	r5, r1
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002a54:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5c:	ee17 0a90 	vmov	r0, s15
 8002a60:	f7fd fd8a 	bl	8000578 <__aeabi_f2d>
 8002a64:	a31a      	add	r3, pc, #104	; (adr r3, 8002ad0 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6a:	f7fd fddd 	bl	8000628 <__aeabi_dmul>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4620      	mov	r0, r4
 8002a74:	4629      	mov	r1, r5
 8002a76:	f7fd fc21 	bl	80002bc <__adddf3>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	4618      	mov	r0, r3
 8002a80:	4621      	mov	r1, r4
 8002a82:	f7fe f8c9 	bl	8000c18 <__aeabi_d2f>
 8002a86:	4602      	mov	r2, r0
 8002a88:	4b13      	ldr	r3, [pc, #76]	; (8002ad8 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a8a:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002a8c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a90:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a98:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a9a:	edd3 7a00 	vldr	s15, [r3]
 8002a9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa2:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002ab0:	edd7 0a02 	vldr	s1, [r7, #8]
 8002ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ab8:	4610      	mov	r0, r2
 8002aba:	f002 f8b1 	bl	8004c20 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002abe:	4a07      	ldr	r2, [pc, #28]	; (8002adc <_ZN9LineTrace8pidTraceEv+0x114>)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	6013      	str	r3, [r2, #0]

}
 8002ac4:	bf00      	nop
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bdb0      	pop	{r4, r5, r7, pc}
 8002acc:	f3af 8000 	nop.w
 8002ad0:	d2f1a9fc 	.word	0xd2f1a9fc
 8002ad4:	3f50624d 	.word	0x3f50624d
 8002ad8:	20000288 	.word	0x20000288
 8002adc:	20000284 	.word	0x20000284

08002ae0 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fe fcdb 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f001 fb7e 	bl	80041f8 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f001 f8a9 	bl	8003c58 <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f001 f90e 	bl	8003d44 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002b50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b60:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b68:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002b7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002b88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b8c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b94:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 8002b98:	4a42      	ldr	r2, [pc, #264]	; (8002ca4 <_ZN9LineTrace11isCrossLineEv+0x16c>)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8002b9e:	4a42      	ldr	r2, [pc, #264]	; (8002ca8 <_ZN9LineTrace11isCrossLineEv+0x170>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8002ba4:	4b41      	ldr	r3, [pc, #260]	; (8002cac <_ZN9LineTrace11isCrossLineEv+0x174>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	f083 0301 	eor.w	r3, r3, #1
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d040      	beq.n	8002c34 <_ZN9LineTrace11isCrossLineEv+0xfc>
		if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8002bb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bb6:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002cb0 <_ZN9LineTrace11isCrossLineEv+0x178>
 8002bba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc2:	d50f      	bpl.n	8002be4 <_ZN9LineTrace11isCrossLineEv+0xac>
 8002bc4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bc8:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002cb0 <_ZN9LineTrace11isCrossLineEv+0x178>
 8002bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	d506      	bpl.n	8002be4 <_ZN9LineTrace11isCrossLineEv+0xac>
			cnt++;
 8002bd6:	4b37      	ldr	r3, [pc, #220]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	4b35      	ldr	r3, [pc, #212]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002be0:	801a      	strh	r2, [r3, #0]
 8002be2:	e002      	b.n	8002bea <_ZN9LineTrace11isCrossLineEv+0xb2>
		}
		else{
			cnt = 0;
 8002be4:	4b33      	ldr	r3, [pc, #204]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 3){
 8002bea:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d951      	bls.n	8002c96 <_ZN9LineTrace11isCrossLineEv+0x15e>
			flag = true;
 8002bf2:	4b31      	ldr	r3, [pc, #196]	; (8002cb8 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 8002bf8:	4b2c      	ldr	r3, [pc, #176]	; (8002cac <_ZN9LineTrace11isCrossLineEv+0x174>)
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8002bfe:	4b2d      	ldr	r3, [pc, #180]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	801a      	strh	r2, [r3, #0]


			//storeCrossLineDistance();

			if(mode_selector_ == FIRST_RUNNING){
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002c0a:	330c      	adds	r3, #12
 8002c0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d103      	bne.n	8002c1c <_ZN9LineTrace11isCrossLineEv+0xe4>
				storeCrossLineDistance();
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 fd97 	bl	8003748 <_ZN9LineTrace22storeCrossLineDistanceEv>
 8002c1a:	e002      	b.n	8002c22 <_ZN9LineTrace11isCrossLineEv+0xea>
			}
			else{
				correctionTotalDistance();
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fdc9 	bl	80037b4 <_ZN9LineTrace23correctionTotalDistanceEv>
			}



			led_.LR(-1, 1);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	330c      	adds	r3, #12
 8002c26:	2201      	movs	r2, #1
 8002c28:	f04f 31ff 	mov.w	r1, #4294967295
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fa21 	bl	8002074 <_ZN3LED2LREaa>
 8002c32:	e030      	b.n	8002c96 <_ZN9LineTrace11isCrossLineEv+0x15e>
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 8002c34:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c38:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002cbc <_ZN9LineTrace11isCrossLineEv+0x184>
 8002c3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c44:	dd0f      	ble.n	8002c66 <_ZN9LineTrace11isCrossLineEv+0x12e>
 8002c46:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c4a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002cbc <_ZN9LineTrace11isCrossLineEv+0x184>
 8002c4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c56:	dd06      	ble.n	8002c66 <_ZN9LineTrace11isCrossLineEv+0x12e>
			cnt++;
 8002c58:	4b16      	ldr	r3, [pc, #88]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c5a:	881b      	ldrh	r3, [r3, #0]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	4b14      	ldr	r3, [pc, #80]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c62:	801a      	strh	r2, [r3, #0]
 8002c64:	e002      	b.n	8002c6c <_ZN9LineTrace11isCrossLineEv+0x134>
		}
		else{
			cnt = 0;
 8002c66:	4b13      	ldr	r3, [pc, #76]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 10){
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	2b09      	cmp	r3, #9
 8002c72:	d910      	bls.n	8002c96 <_ZN9LineTrace11isCrossLineEv+0x15e>
			flag = false;
 8002c74:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <_ZN9LineTrace11isCrossLineEv+0x174>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8002c80:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <_ZN9LineTrace11isCrossLineEv+0x17c>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	801a      	strh	r2, [r3, #0]
			}
			else{
				correctionTotalDistance();
			}
			*/
			led_.LR(-1, 0);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	330c      	adds	r3, #12
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff f9ef 	bl	8002074 <_ZN3LED2LREaa>
		}

	}

	return flag;
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000268 	.word	0x20000268
 8002ca8:	2000026c 	.word	0x2000026c
 8002cac:	2000028f 	.word	0x2000028f
 8002cb0:	44160000 	.word	0x44160000
 8002cb4:	2000028c 	.word	0x2000028c
 8002cb8:	2000028e 	.word	0x2000028e
 8002cbc:	43fa0000 	.word	0x43fa0000

08002cc0 <_ZN9LineTrace15radius2VelocityEf>:
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}

float LineTrace::radius2Velocity(float radius)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002cd2:	330c      	adds	r3, #12
 8002cd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d11d      	bne.n	8002d18 <_ZN9LineTrace15radius2VelocityEf+0x58>
		if(radius < 130) velocity = 1.0;
 8002cdc:	edd7 7a00 	vldr	s15, [r7]
 8002ce0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002d78 <_ZN9LineTrace15radius2VelocityEf+0xb8>
 8002ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cec:	d503      	bpl.n	8002cf6 <_ZN9LineTrace15radius2VelocityEf+0x36>
 8002cee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	e036      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		else if(radius < 500) velocity = 1.0;
 8002cf6:	edd7 7a00 	vldr	s15, [r7]
 8002cfa:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002d7c <_ZN9LineTrace15radius2VelocityEf+0xbc>
 8002cfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d06:	d503      	bpl.n	8002d10 <_ZN9LineTrace15radius2VelocityEf+0x50>
 8002d08:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	e029      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		else velocity = max_velocity_;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	e025      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d1e:	330c      	adds	r3, #12
 8002d20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d11b      	bne.n	8002d60 <_ZN9LineTrace15radius2VelocityEf+0xa0>
		if(radius < 130) velocity = 1.3;
 8002d28:	edd7 7a00 	vldr	s15, [r7]
 8002d2c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002d78 <_ZN9LineTrace15radius2VelocityEf+0xb8>
 8002d30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d38:	d502      	bpl.n	8002d40 <_ZN9LineTrace15radius2VelocityEf+0x80>
 8002d3a:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <_ZN9LineTrace15radius2VelocityEf+0xc0>)
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	e011      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		else if(radius < 500) velocity = 1.3;
 8002d40:	edd7 7a00 	vldr	s15, [r7]
 8002d44:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002d7c <_ZN9LineTrace15radius2VelocityEf+0xbc>
 8002d48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d50:	d502      	bpl.n	8002d58 <_ZN9LineTrace15radius2VelocityEf+0x98>
 8002d52:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <_ZN9LineTrace15radius2VelocityEf+0xc0>)
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	e005      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
		else velocity = max_velocity2_;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	e001      	b.n	8002d64 <_ZN9LineTrace15radius2VelocityEf+0xa4>
	}
	else velocity = 1.3;
 8002d60:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <_ZN9LineTrace15radius2VelocityEf+0xc0>)
 8002d62:	60fb      	str	r3, [r7, #12]

	return velocity;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	ee07 3a90 	vmov	s15, r3
}
 8002d6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	43020000 	.word	0x43020000
 8002d7c:	43fa0000 	.word	0x43fa0000
 8002d80:	3fa66666 	.word	0x3fa66666

08002d84 <_ZN9LineTrace20createVelocityTabeleEv>:

void LineTrace::createVelocityTabele()
{
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b08b      	sub	sp, #44	; 0x2c
 8002d88:	af02      	add	r7, sp, #8
 8002d8a:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 febc 	bl	8003b0e <_ZN6Logger23getDistanceArrayPointerEv>
 8002d96:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fec2 	bl	8003b26 <_ZN6Logger20getThetaArrayPointerEv>
 8002da2:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002da4:	2300      	movs	r3, #0
 8002da6:	837b      	strh	r3, [r7, #26]
 8002da8:	8b7b      	ldrh	r3, [r7, #26]
 8002daa:	f241 726f 	movw	r2, #5999	; 0x176f
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d84b      	bhi.n	8002e4a <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 8002db2:	8b7b      	ldrh	r3, [r7, #26]
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4413      	add	r3, r2
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002dbe:	8b7b      	ldrh	r3, [r7, #26]
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002dca:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dce:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd6:	d101      	bne.n	8002ddc <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8002dd8:	4b24      	ldr	r3, [pc, #144]	; (8002e6c <_ZN9LineTrace20createVelocityTabeleEv+0xe8>)
 8002dda:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002ddc:	ed97 7a02 	vldr	s14, [r7, #8]
 8002de0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002de4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002de8:	eeb0 0a66 	vmov.f32	s0, s13
 8002dec:	f7ff fc98 	bl	8002720 <_ZSt3absf>
 8002df0:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002df4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002df8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002e70 <_ZN9LineTrace20createVelocityTabeleEv+0xec>
 8002dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e04:	db01      	blt.n	8002e0a <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8002e06:	4b1b      	ldr	r3, [pc, #108]	; (8002e74 <_ZN9LineTrace20createVelocityTabeleEv+0xf0>)
 8002e08:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002e0a:	8b7c      	ldrh	r4, [r7, #26]
 8002e0c:	ed97 0a05 	vldr	s0, [r7, #20]
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7ff ff55 	bl	8002cc0 <_ZN9LineTrace15radius2VelocityEf>
 8002e16:	eef0 7a40 	vmov.f32	s15, s0
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002e20:	3312      	adds	r3, #18
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002e2a:	8b7b      	ldrh	r3, [r7, #26]
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	441a      	add	r2, r3
 8002e32:	8b7b      	ldrh	r3, [r7, #26]
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	3320      	adds	r3, #32
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	3304      	adds	r3, #4
 8002e40:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002e42:	8b7b      	ldrh	r3, [r7, #26]
 8002e44:	3301      	adds	r3, #1
 8002e46:	837b      	strh	r3, [r7, #26]
 8002e48:	e7ae      	b.n	8002da8 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002e50:	3348      	adds	r3, #72	; 0x48
 8002e52:	2200      	movs	r2, #0
 8002e54:	9200      	str	r2, [sp, #0]
 8002e56:	f241 7270 	movw	r2, #6000	; 0x1770
 8002e5a:	4907      	ldr	r1, [pc, #28]	; (8002e78 <_ZN9LineTrace20createVelocityTabeleEv+0xf4>)
 8002e5c:	4807      	ldr	r0, [pc, #28]	; (8002e7c <_ZN9LineTrace20createVelocityTabeleEv+0xf8>)
 8002e5e:	f7fe fbd1 	bl	8001604 <sd_write_array_float>

}
 8002e62:	bf00      	nop
 8002e64:	3724      	adds	r7, #36	; 0x24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd90      	pop	{r4, r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	3727c5ac 	.word	0x3727c5ac
 8002e70:	459c4000 	.word	0x459c4000
 8002e74:	459c4000 	.word	0x459c4000
 8002e78:	08017d54 	.word	0x08017d54
 8002e7c:	08017d64 	.word	0x08017d64

08002e80 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:
void LineTrace::createVelocityTabeleFromSD()
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b08b      	sub	sp, #44	; 0x2c
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69d8      	ldr	r0, [r3, #28]
 8002e8c:	4b39      	ldr	r3, [pc, #228]	; (8002f74 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf4>)
 8002e8e:	4a3a      	ldr	r2, [pc, #232]	; (8002f78 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf8>)
 8002e90:	493a      	ldr	r1, [pc, #232]	; (8002f7c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002e92:	f000 fec4 	bl	8003c1e <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 fe37 	bl	8003b0e <_ZN6Logger23getDistanceArrayPointerEv>
 8002ea0:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fe3d 	bl	8003b26 <_ZN6Logger20getThetaArrayPointerEv>
 8002eac:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002eae:	2300      	movs	r3, #0
 8002eb0:	837b      	strh	r3, [r7, #26]
 8002eb2:	8b7b      	ldrh	r3, [r7, #26]
 8002eb4:	f241 726f 	movw	r2, #5999	; 0x176f
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d84b      	bhi.n	8002f54 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xd4>
		temp_distance = p_distance[i];
 8002ebc:	8b7b      	ldrh	r3, [r7, #26]
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002ec8:	8b7b      	ldrh	r3, [r7, #26]
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4413      	add	r3, r2
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002ed4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ed8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee0:	d101      	bne.n	8002ee6 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x66>
 8002ee2:	4b27      	ldr	r3, [pc, #156]	; (8002f80 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x100>)
 8002ee4:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002ee6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002eea:	edd7 7a07 	vldr	s15, [r7, #28]
 8002eee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ef2:	eeb0 0a66 	vmov.f32	s0, s13
 8002ef6:	f7ff fc13 	bl	8002720 <_ZSt3absf>
 8002efa:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002efe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f02:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002f84 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x104>
 8002f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0e:	db01      	blt.n	8002f14 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x94>
 8002f10:	4b1d      	ldr	r3, [pc, #116]	; (8002f88 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x108>)
 8002f12:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002f14:	8b7c      	ldrh	r4, [r7, #26]
 8002f16:	ed97 0a05 	vldr	s0, [r7, #20]
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff fed0 	bl	8002cc0 <_ZN9LineTrace15radius2VelocityEf>
 8002f20:	eef0 7a40 	vmov.f32	s15, s0
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002f2a:	3312      	adds	r3, #18
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002f34:	8b7b      	ldrh	r3, [r7, #26]
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	441a      	add	r2, r3
 8002f3c:	8b7b      	ldrh	r3, [r7, #26]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	3320      	adds	r3, #32
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	3304      	adds	r3, #4
 8002f4a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002f4c:	8b7b      	ldrh	r3, [r7, #26]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	837b      	strh	r3, [r7, #26]
 8002f52:	e7ae      	b.n	8002eb2 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x32>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002f5a:	3348      	adds	r3, #72	; 0x48
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	9200      	str	r2, [sp, #0]
 8002f60:	f241 7270 	movw	r2, #6000	; 0x1770
 8002f64:	4909      	ldr	r1, [pc, #36]	; (8002f8c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x10c>)
 8002f66:	4805      	ldr	r0, [pc, #20]	; (8002f7c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002f68:	f7fe fb4c 	bl	8001604 <sd_write_array_float>

}
 8002f6c:	bf00      	nop
 8002f6e:	3724      	adds	r7, #36	; 0x24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd90      	pop	{r4, r7, pc}
 8002f74:	08017d70 	.word	0x08017d70
 8002f78:	08017d7c 	.word	0x08017d7c
 8002f7c:	08017d64 	.word	0x08017d64
 8002f80:	3727c5ac 	.word	0x3727c5ac
 8002f84:	459c4000 	.word	0x459c4000
 8002f88:	459c4000 	.word	0x459c4000
 8002f8c:	08017d54 	.word	0x08017d54

08002f90 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f9e:	3308      	adds	r3, #8
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 8086 	beq.w	80030b4 <_ZN9LineTrace20updateTargetVelocityEv+0x124>
		//if(encoder_->getTotalDistance() >= ref_distance_){
			while(encoder_->getTotalDistance() >= ref_distance_){
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe fa5d 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002fb2:	eeb0 7a40 	vmov.f32	s14, s0
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002fbc:	3344      	adds	r3, #68	; 0x44
 8002fbe:	edd3 7a00 	vldr	s15, [r3]
 8002fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fca:	bfac      	ite	ge
 8002fcc:	2301      	movge	r3, #1
 8002fce:	2300      	movlt	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d026      	beq.n	8003024 <_ZN9LineTrace20updateTargetVelocityEv+0x94>
				ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002fdc:	3344      	adds	r3, #68	; 0x44
 8002fde:	ed93 7a00 	vldr	s14, [r3]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002fe8:	330a      	adds	r3, #10
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	3320      	adds	r3, #32
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4413      	add	r3, r2
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	edd3 7a00 	vldr	s15, [r3]
 8002ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8003004:	3344      	adds	r3, #68	; 0x44
 8003006:	edc3 7a00 	vstr	s15, [r3]
				velocity_table_idx_++;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003010:	330a      	adds	r3, #10
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	3301      	adds	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800301e:	330a      	adds	r3, #10
 8003020:	801a      	strh	r2, [r3, #0]
			while(encoder_->getTotalDistance() >= ref_distance_){
 8003022:	e7c1      	b.n	8002fa8 <_ZN9LineTrace20updateTargetVelocityEv+0x18>
			}
		//}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800302a:	330a      	adds	r3, #10
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	f241 726f 	movw	r2, #5999	; 0x176f
 8003032:	4293      	cmp	r3, r2
 8003034:	d906      	bls.n	8003044 <_ZN9LineTrace20updateTargetVelocityEv+0xb4>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800303c:	330a      	adds	r3, #10
 800303e:	f241 726f 	movw	r2, #5999	; 0x176f
 8003042:	801a      	strh	r2, [r3, #0]

		mon_ref_dis = ref_distance_;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800304a:	3344      	adds	r3, #68	; 0x44
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a1b      	ldr	r2, [pc, #108]	; (80030bc <_ZN9LineTrace20updateTargetVelocityEv+0x12c>)
 8003050:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fa08 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 800305c:	eef0 7a40 	vmov.f32	s15, s0
 8003060:	4b17      	ldr	r3, [pc, #92]	; (80030c0 <_ZN9LineTrace20updateTargetVelocityEv+0x130>)
 8003062:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800306c:	330a      	adds	r3, #10
 800306e:	881a      	ldrh	r2, [r3, #0]
 8003070:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <_ZN9LineTrace20updateTargetVelocityEv+0x134>)
 8003072:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800307a:	330a      	adds	r3, #10
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8003084:	3312      	adds	r3, #18
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	edd3 7a00 	vldr	s15, [r3]
 800308e:	eeb0 0a67 	vmov.f32	s0, s15
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f8d3 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800309e:	330a      	adds	r3, #10
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 80030a8:	3312      	adds	r3, #18
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a05      	ldr	r2, [pc, #20]	; (80030c8 <_ZN9LineTrace20updateTargetVelocityEv+0x138>)
 80030b2:	6013      	str	r3, [r2, #0]

	}
}
 80030b4:	bf00      	nop
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000270 	.word	0x20000270
 80030c0:	20000274 	.word	0x20000274
 80030c4:	20000278 	.word	0x20000278
 80030c8:	2000027c 	.word	0x2000027c

080030cc <_ZN9LineTrace4initEv>:

// -------public---------- //
void LineTrace::init()
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b088      	sub	sp, #32
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 80030d4:	f107 031c 	add.w	r3, r7, #28
 80030d8:	2201      	movs	r2, #1
 80030da:	4927      	ldr	r1, [pc, #156]	; (8003178 <_ZN9LineTrace4initEv+0xac>)
 80030dc:	4827      	ldr	r0, [pc, #156]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 80030de:	f7fe faf7 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 80030e2:	f107 0318 	add.w	r3, r7, #24
 80030e6:	2201      	movs	r2, #1
 80030e8:	4925      	ldr	r1, [pc, #148]	; (8003180 <_ZN9LineTrace4initEv+0xb4>)
 80030ea:	4824      	ldr	r0, [pc, #144]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 80030ec:	f7fe faf0 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 80030f0:	f107 0314 	add.w	r3, r7, #20
 80030f4:	2201      	movs	r2, #1
 80030f6:	4923      	ldr	r1, [pc, #140]	; (8003184 <_ZN9LineTrace4initEv+0xb8>)
 80030f8:	4820      	ldr	r0, [pc, #128]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 80030fa:	f7fe fae9 	bl	80016d0 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 80030fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8003102:	ed97 7a06 	vldr	s14, [r7, #24]
 8003106:	edd7 6a05 	vldr	s13, [r7, #20]
 800310a:	eeb0 1a66 	vmov.f32	s2, s13
 800310e:	eef0 0a47 	vmov.f32	s1, s14
 8003112:	eeb0 0a67 	vmov.f32	s0, s15
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f83c 	bl	8003194 <_ZN9LineTrace7setGainEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 800311c:	f107 0310 	add.w	r3, r7, #16
 8003120:	2201      	movs	r2, #1
 8003122:	4919      	ldr	r1, [pc, #100]	; (8003188 <_ZN9LineTrace4initEv+0xbc>)
 8003124:	4815      	ldr	r0, [pc, #84]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 8003126:	f7fe fad3 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 800312a:	f107 030c 	add.w	r3, r7, #12
 800312e:	2201      	movs	r2, #1
 8003130:	4916      	ldr	r1, [pc, #88]	; (800318c <_ZN9LineTrace4initEv+0xc0>)
 8003132:	4812      	ldr	r0, [pc, #72]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 8003134:	f7fe facc 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003138:	f107 0308 	add.w	r3, r7, #8
 800313c:	2201      	movs	r2, #1
 800313e:	4914      	ldr	r1, [pc, #80]	; (8003190 <_ZN9LineTrace4initEv+0xc4>)
 8003140:	480e      	ldr	r0, [pc, #56]	; (800317c <_ZN9LineTrace4initEv+0xb0>)
 8003142:	f7fe fac5 	bl	80016d0 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003146:	edd7 7a04 	vldr	s15, [r7, #16]
 800314a:	eeb0 0a67 	vmov.f32	s0, s15
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f875 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003154:	edd7 7a03 	vldr	s15, [r7, #12]
 8003158:	eeb0 0a67 	vmov.f32	s0, s15
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f87d 	bl	800325c <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003162:	edd7 7a02 	vldr	s15, [r7, #8]
 8003166:	eeb0 0a67 	vmov.f32	s0, s15
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f885 	bl	800327a <_ZN9LineTrace15setMaxVelocity2Ef>
}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	08017d8c 	.word	0x08017d8c
 800317c:	08017d94 	.word	0x08017d94
 8003180:	08017d9c 	.word	0x08017d9c
 8003184:	08017da4 	.word	0x08017da4
 8003188:	08017dac 	.word	0x08017dac
 800318c:	08017db8 	.word	0x08017db8
 8003190:	08017dc4 	.word	0x08017dc4

08003194 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8003194:	b480      	push	{r7}
 8003196:	b085      	sub	sp, #20
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	ed87 0a02 	vstr	s0, [r7, #8]
 80031a0:	edc7 0a01 	vstr	s1, [r7, #4]
 80031a4:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	621a      	str	r2, [r3, #32]
	ki_ = ki;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	629a      	str	r2, [r3, #40]	; 0x28
	kd_ = kd;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80031ba:	bf00      	nop
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
	return kp_;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	ee07 3a90 	vmov	s15, r3
}
 80031d6:	eeb0 0a67 	vmov.f32	s0, s15
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
	return ki_;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	ee07 3a90 	vmov	s15, r3
}
 80031f4:	eeb0 0a67 	vmov.f32	s0, s15
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
	return kd_;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320e:	ee07 3a90 	vmov	s15, r3
}
 8003212:	eeb0 0a67 	vmov.f32	s0, s15
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	679a      	str	r2, [r3, #120]	; 0x78
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
 8003282:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032a4:	ee07 3a90 	vmov	s15, r3
}
 80032a8:	eeb0 0a67 	vmov.f32	s0, s15
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032c2:	ee07 3a90 	vmov	s15, r3
}
 80032c6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032e0:	ee07 3a90 	vmov	s15, r3
}
 80032e4:	eeb0 0a67 	vmov.f32	s0, s15
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003302:	2b00      	cmp	r3, #0
 8003304:	d06b      	beq.n	80033de <_ZN9LineTrace4flipEv+0xea>
		// ---- line following processing -----//
		pidTrace();
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff fb5e 	bl	80029c8 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();


		if(isTargetDistance(10) == true){
 800330c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f9f7 	bl	8003704 <_ZN9LineTrace16isTargetDistanceEf>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00c      	beq.n	8003336 <_ZN9LineTrace4flipEv+0x42>
			// ---- Store Logs ------//
			storeLogs();
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f955 	bl	80035cc <_ZN9LineTrace9storeLogsEv>

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	4618      	mov	r0, r3
 8003328:	f7fe f8be 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	4618      	mov	r0, r3
 8003332:	f000 ff61 	bl	80041f8 <_ZN8Odometry13clearPotitionEv>
		}

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff fe2a 	bl	8002f90 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f7ff fbfb 	bl	8002b38 <_ZN9LineTrace11isCrossLineEv>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d011      	beq.n	800336c <_ZN9LineTrace4flipEv+0x78>
			led_.LR(1, -1);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	330c      	adds	r3, #12
 800334c:	f04f 32ff 	mov.w	r2, #4294967295
 8003350:	2101      	movs	r1, #1
 8003352:	4618      	mov	r0, r3
 8003354:	f7fe fe8e 	bl	8002074 <_ZN3LED2LREaa>
			side_sensor_->enableIgnore();
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	4618      	mov	r0, r3
 800335e:	f001 f9f5 	bl	800474c <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	4618      	mov	r0, r3
 8003368:	f7fe f8c9 	bl	80014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	4618      	mov	r0, r3
 8003372:	f001 fa05 	bl	8004780 <_ZN10SideSensor13getIgnoreFlagEv>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00f      	beq.n	800339c <_ZN9LineTrace4flipEv+0xa8>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	4618      	mov	r0, r3
 8003382:	f7fe f8ad 	bl	80014e0 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003386:	eeb0 7a40 	vmov.f32	s14, s0
 800338a:	eddf 7a17 	vldr	s15, [pc, #92]	; 80033e8 <_ZN9LineTrace4flipEv+0xf4>
 800338e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003396:	db01      	blt.n	800339c <_ZN9LineTrace4flipEv+0xa8>
 8003398:	2301      	movs	r3, #1
 800339a:	e000      	b.n	800339e <_ZN9LineTrace4flipEv+0xaa>
 800339c:	2300      	movs	r3, #0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00c      	beq.n	80033bc <_ZN9LineTrace4flipEv+0xc8>
			side_sensor_->disableIgnore();
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f001 f9dd 	bl	8004766 <_ZN10SideSensor13disableIgnoreEv>
				correctionTotalDistance();
			}
			*/


			led_.LR(0, -1);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	330c      	adds	r3, #12
 80033b0:	f04f 32ff 	mov.w	r2, #4294967295
 80033b4:	2100      	movs	r1, #0
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fe fe5c 	bl	8002074 <_ZN3LED2LREaa>
		}

		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff f957 	bl	8002674 <_ZN10LineSensor13emergencyStopEv>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <_ZN9LineTrace4flipEv+0xea>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	eddf 0a06 	vldr	s1, [pc, #24]	; 80033ec <_ZN9LineTrace4flipEv+0xf8>
 80033d4:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80033ec <_ZN9LineTrace4flipEv+0xf8>
 80033d8:	4618      	mov	r0, r3
 80033da:	f001 fc21 	bl	8004c20 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	43480000 	.word	0x43480000
 80033ec:	00000000 	.word	0x00000000

080033f0 <_ZN9LineTrace5startEv>:
		odometry_->clearPotition();
	}
}

void LineTrace::start()
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	i_reset_flag_ = true;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	velocity_ctrl_->start();
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	4618      	mov	r0, r3
 800340e:	f001 fc60 	bl	8004cd2 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	4618      	mov	r0, r3
 8003418:	f001 f988 	bl	800472c <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003422:	33a0      	adds	r3, #160	; 0xa0
 8003424:	2200      	movs	r2, #0
 8003426:	801a      	strh	r2, [r3, #0]
}
 8003428:	bf00      	nop
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af02      	add	r7, sp, #8
 8003436:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	velocity_ctrl_->stop();
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	4618      	mov	r0, r3
 8003446:	f001 fc57 	bl	8004cf8 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	330c      	adds	r3, #12
 800344e:	2201      	movs	r2, #1
 8003450:	f04f 31ff 	mov.w	r1, #4294967295
 8003454:	4618      	mov	r0, r3
 8003456:	f7fe fe0d 	bl	8002074 <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003460:	330c      	adds	r3, #12
 8003462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d107      	bne.n	800347a <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69d8      	ldr	r0, [r3, #28]
 800346e:	4b17      	ldr	r3, [pc, #92]	; (80034cc <_ZN9LineTrace4stopEv+0x9c>)
 8003470:	4a17      	ldr	r2, [pc, #92]	; (80034d0 <_ZN9LineTrace4stopEv+0xa0>)
 8003472:	4918      	ldr	r1, [pc, #96]	; (80034d4 <_ZN9LineTrace4stopEv+0xa4>)
 8003474:	f000 fb8c 	bl	8003b90 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 8003478:	e006      	b.n	8003488 <_ZN9LineTrace4stopEv+0x58>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69d8      	ldr	r0, [r3, #28]
 800347e:	4b16      	ldr	r3, [pc, #88]	; (80034d8 <_ZN9LineTrace4stopEv+0xa8>)
 8003480:	4a16      	ldr	r2, [pc, #88]	; (80034dc <_ZN9LineTrace4stopEv+0xac>)
 8003482:	4914      	ldr	r1, [pc, #80]	; (80034d4 <_ZN9LineTrace4stopEv+0xa4>)
 8003484:	f000 fba7 	bl	8003bd6 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
	}
	sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800348e:	3310      	adds	r3, #16
 8003490:	2200      	movs	r2, #0
 8003492:	9200      	str	r2, [sp, #0]
 8003494:	2264      	movs	r2, #100	; 0x64
 8003496:	4912      	ldr	r1, [pc, #72]	; (80034e0 <_ZN9LineTrace4stopEv+0xb0>)
 8003498:	480e      	ldr	r0, [pc, #56]	; (80034d4 <_ZN9LineTrace4stopEv+0xa4>)
 800349a:	f7fe f8b3 	bl	8001604 <sd_write_array_float>

	led_.LR(-1, 0);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	330c      	adds	r3, #12
 80034a2:	2200      	movs	r2, #0
 80034a4:	f04f 31ff 	mov.w	r1, #4294967295
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe fde3 	bl	8002074 <_ZN3LED2LREaa>

	logger_->resetIdx();
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fc1d 	bl	8003cf2 <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69db      	ldr	r3, [r3, #28]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 fbcb 	bl	8003c58 <_ZN6Logger10resetLogs2Ev>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	08017d70 	.word	0x08017d70
 80034d0:	08017d7c 	.word	0x08017d7c
 80034d4:	08017d64 	.word	0x08017d64
 80034d8:	08017dd0 	.word	0x08017dd0
 80034dc:	08017ddc 	.word	0x08017ddc
 80034e0:	08017dec 	.word	0x08017dec

080034e4 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 80034ec:	2300      	movs	r3, #0
 80034ee:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 80034f0:	2300      	movs	r3, #0
 80034f2:	737b      	strb	r3, [r7, #13]
	start();
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7ff ff7b 	bl	80033f0 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 80034fa:	7b7b      	ldrb	r3, [r7, #13]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d15b      	bne.n	80035b8 <_ZN9LineTrace7runningEv+0xd4>
		switch(stage){
 8003500:	89fb      	ldrh	r3, [r7, #14]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d002      	beq.n	800350c <_ZN9LineTrace7runningEv+0x28>
 8003506:	2b0a      	cmp	r3, #10
 8003508:	d030      	beq.n	800356c <_ZN9LineTrace7runningEv+0x88>
 800350a:	e054      	b.n	80035b6 <_ZN9LineTrace7runningEv+0xd2>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	4618      	mov	r0, r3
 8003512:	f001 f8ff 	bl	8004714 <_ZN10SideSensor16getWhiteLineCntREv>
 8003516:	4603      	mov	r3, r0
 8003518:	2b01      	cmp	r3, #1
 800351a:	bf0c      	ite	eq
 800351c:	2301      	moveq	r3, #1
 800351e:	2300      	movne	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d044      	beq.n	80035b0 <_ZN9LineTrace7runningEv+0xcc>
				}
				else{ // Other than first running
					startVelocityPlay();
				}
				*/
				loggerStart();
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7ff fada 	bl	8002ae0 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003532:	330c      	adds	r3, #12
 8003534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 f89f 	bl	8003680 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd ffd9 	bl	80014fe <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	4618      	mov	r0, r3
 8003552:	f7fd ffb7 	bl	80014c4 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(1, -1);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	330c      	adds	r3, #12
 800355a:	f04f 32ff 	mov.w	r2, #4294967295
 800355e:	2101      	movs	r1, #1
 8003560:	4618      	mov	r0, r3
 8003562:	f7fe fd87 	bl	8002074 <_ZN3LED2LREaa>
				stage = 10;
 8003566:	230a      	movs	r3, #10
 8003568:	81fb      	strh	r3, [r7, #14]
			}

			break;
 800356a:	e021      	b.n	80035b0 <_ZN9LineTrace7runningEv+0xcc>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	4618      	mov	r0, r3
 8003572:	f001 f8cf 	bl	8004714 <_ZN10SideSensor16getWhiteLineCntREv>
 8003576:	4603      	mov	r3, r0
 8003578:	2b02      	cmp	r3, #2
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d016      	beq.n	80035b4 <_ZN9LineTrace7runningEv+0xd0>
				loggerStop();
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7ff fac5 	bl	8002b16 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 f88a 	bl	80036a6 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 8003592:	2064      	movs	r0, #100	; 0x64
 8003594:	f004 fc3c 	bl	8007e10 <HAL_Delay>

				setTargetVelocity(0);
 8003598:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80035c8 <_ZN9LineTrace7runningEv+0xe4>
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff fe4e 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80035a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80035a6:	f004 fc33 	bl	8007e10 <HAL_Delay>

				goal_flag = true;
 80035aa:	2301      	movs	r3, #1
 80035ac:	737b      	strb	r3, [r7, #13]

			}

			break;
 80035ae:	e001      	b.n	80035b4 <_ZN9LineTrace7runningEv+0xd0>
			break;
 80035b0:	bf00      	nop
 80035b2:	e7a2      	b.n	80034fa <_ZN9LineTrace7runningEv+0x16>
			break;
 80035b4:	bf00      	nop
	while(goal_flag == false){
 80035b6:	e7a0      	b.n	80034fa <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ff39 	bl	8003430 <_ZN9LineTrace4stopEv>
}
 80035be:	bf00      	nop
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	00000000 	.word	0x00000000

080035cc <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 80035cc:	b590      	push	{r4, r7, lr}
 80035ce:	ed2d 8b02 	vpush	{d8}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d046      	beq.n	8003670 <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035e8:	330c      	adds	r3, #12
 80035ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d11c      	bne.n	800362c <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	69dc      	ldr	r4, [r3, #28]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fd ff27 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 8003600:	eeb0 8a40 	vmov.f32	s16, s0
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fde4 	bl	80041d6 <_ZN8Odometry8getThetaEv>
 800360e:	ec53 2b10 	vmov	r2, r3, d0
 8003612:	4610      	mov	r0, r2
 8003614:	4619      	mov	r1, r3
 8003616:	f7fd faff 	bl	8000c18 <__aeabi_d2f>
 800361a:	4603      	mov	r3, r0
 800361c:	ee00 3a90 	vmov	s1, r3
 8003620:	eeb0 0a48 	vmov.f32	s0, s16
 8003624:	4620      	mov	r0, r4
 8003626:	f000 f9e2 	bl	80039ee <_ZN6Logger21storeDistanceAndThetaEff>
 800362a:	e01b      	b.n	8003664 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69dc      	ldr	r4, [r3, #28]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd ff19 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 800363a:	eeb0 8a40 	vmov.f32	s16, s0
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fdc7 	bl	80041d6 <_ZN8Odometry8getThetaEv>
 8003648:	ec53 2b10 	vmov	r2, r3, d0
 800364c:	4610      	mov	r0, r2
 800364e:	4619      	mov	r1, r3
 8003650:	f7fd fae2 	bl	8000c18 <__aeabi_d2f>
 8003654:	4603      	mov	r3, r0
 8003656:	ee00 3a90 	vmov	s1, r3
 800365a:	eeb0 0a48 	vmov.f32	s0, s16
 800365e:	4620      	mov	r0, r4
 8003660:	f000 fa0c 	bl	8003a7c <_ZN6Logger22storeDistanceAndTheta2Eff>
			//logger_->storeDistanceAndTheta2(getTargetVelocity(), odometry_->getTheta());

		mon_store_cnt++;
 8003664:	4b05      	ldr	r3, [pc, #20]	; (800367c <_ZN9LineTrace9storeLogsEv+0xb0>)
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	3301      	adds	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	4b03      	ldr	r3, [pc, #12]	; (800367c <_ZN9LineTrace9storeLogsEv+0xb0>)
 800366e:	801a      	strh	r2, [r3, #0]
	}
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	ecbd 8b02 	vpop	{d8}
 800367a:	bd90      	pop	{r4, r7, pc}
 800367c:	20000264 	.word	0x20000264

08003680 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	4618      	mov	r0, r3
 800368e:	f7fd ff19 	bl	80014c4 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003698:	3308      	adds	r3, #8
 800369a:	2201      	movs	r2, #1
 800369c:	701a      	strb	r2, [r3, #0]
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036b4:	3308      	adds	r3, #8
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036c0:	330a      	adds	r3, #10
 80036c2:	2200      	movs	r2, #0
 80036c4:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80036cc:	3344      	adds	r3, #68	; 0x44
 80036ce:	f04f 0200 	mov.w	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <_ZN9LineTrace7setModeEs>:

void LineTrace::setMode(int16_t mode)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036f2:	330c      	adds	r3, #12
 80036f4:	887a      	ldrh	r2, [r7, #2]
 80036f6:	801a      	strh	r2, [r3, #0]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003710:	2300      	movs	r3, #0
 8003712:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	4618      	mov	r0, r3
 800371a:	f7fd fe98 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 800371e:	eeb0 7a40 	vmov.f32	s14, s0
 8003722:	edd7 7a00 	vldr	s15, [r7]
 8003726:	eef4 7ac7 	vcmpe.f32	s15, s14
 800372a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800372e:	bf94      	ite	ls
 8003730:	2301      	movls	r3, #1
 8003732:	2300      	movhi	r3, #0
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 800373a:	2301      	movs	r3, #1
 800373c:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800373e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8003748:	b590      	push	{r4, r7, lr}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695a      	ldr	r2, [r3, #20]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 800375a:	33a0      	adds	r3, #160	; 0xa0
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	461c      	mov	r4, r3
 8003760:	4610      	mov	r0, r2
 8003762:	f7fd fe83 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8003766:	eef0 7a40 	vmov.f32	s15, s0
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8003770:	3304      	adds	r3, #4
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003780:	33a0      	adds	r3, #160	; 0xa0
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	3301      	adds	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 800378e:	33a0      	adds	r3, #160	; 0xa0
 8003790:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003798:	33a0      	adds	r3, #160	; 0xa0
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	2b63      	cmp	r3, #99	; 0x63
 800379e:	d905      	bls.n	80037ac <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80037a6:	33a0      	adds	r3, #160	; 0xa0
 80037a8:	2263      	movs	r2, #99	; 0x63
 80037aa:	801a      	strh	r2, [r3, #0]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd90      	pop	{r4, r7, pc}

080037b4 <_ZN9LineTrace23correctionTotalDistanceEv>:

void LineTrace::correctionTotalDistance()
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	encoder_->setTotalDistance(crossline_distance_[crossline_idx_]);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6959      	ldr	r1, [r3, #20]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80037c6:	33a0      	adds	r3, #160	; 0xa0
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80037d0:	3304      	adds	r3, #4
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	edd3 7a00 	vldr	s15, [r3]
 80037da:	eeb0 0a67 	vmov.f32	s0, s15
 80037de:	4608      	mov	r0, r1
 80037e0:	f7fd fe53 	bl	800148a <_ZN7Encoder16setTotalDistanceEf>
	crossline_idx_++;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80037ea:	33a0      	adds	r3, #160	; 0xa0
 80037ec:	881b      	ldrh	r3, [r3, #0]
 80037ee:	3301      	adds	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80037f8:	33a0      	adds	r3, #160	; 0xa0
 80037fa:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003802:	33a0      	adds	r3, #160	; 0xa0
 8003804:	881b      	ldrh	r3, [r3, #0]
 8003806:	2b63      	cmp	r3, #99	; 0x63
 8003808:	d905      	bls.n	8003816 <_ZN9LineTrace23correctionTotalDistanceEv+0x62>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8003810:	33a0      	adds	r3, #160	; 0xa0
 8003812:	2263      	movs	r2, #99	; 0x63
 8003814:	801a      	strh	r2, [r3, #0]

}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 800381e:	b480      	push	{r7}
 8003820:	b083      	sub	sp, #12
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800382c:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800383a:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 800383e:	2200      	movs	r2, #0
 8003840:	801a      	strh	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003848:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800384c:	2200      	movs	r2, #0
 800384e:	801a      	strh	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003856:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 800385a:	2200      	movs	r2, #0
 800385c:	801a      	strh	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4618      	mov	r0, r3
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003874:	2300      	movs	r3, #0
 8003876:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8003878:	f7fd ffb6 	bl	80017e8 <sd_mount>
 800387c:	4603      	mov	r3, r0
 800387e:	2b01      	cmp	r3, #1
 8003880:	bf0c      	ite	eq
 8003882:	2301      	moveq	r3, #1
 8003884:	2300      	movne	r3, #0
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d016      	beq.n	80038ba <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 800388c:	f7fd fc08 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8003890:	2100      	movs	r1, #0
 8003892:	2000      	movs	r0, #0
 8003894:	f7fd fc14 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003898:	4815      	ldr	r0, [pc, #84]	; (80038f0 <_ZN6Logger10sdCardInitEv+0x84>)
 800389a:	f7fd fc3b 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800389e:	2101      	movs	r1, #1
 80038a0:	2000      	movs	r0, #0
 80038a2:	f7fd fc0d 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 80038a6:	4813      	ldr	r0, [pc, #76]	; (80038f4 <_ZN6Logger10sdCardInitEv+0x88>)
 80038a8:	f7fd fc34 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 80038ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038b0:	f004 faae 	bl	8007e10 <HAL_Delay>

	  ret = true;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
 80038b8:	e015      	b.n	80038e6 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80038ba:	f7fd fbf1 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80038be:	2100      	movs	r1, #0
 80038c0:	2000      	movs	r0, #0
 80038c2:	f7fd fbfd 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80038c6:	480a      	ldr	r0, [pc, #40]	; (80038f0 <_ZN6Logger10sdCardInitEv+0x84>)
 80038c8:	f7fd fc24 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80038cc:	2101      	movs	r1, #1
 80038ce:	2000      	movs	r0, #0
 80038d0:	f7fd fbf6 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 80038d4:	4808      	ldr	r0, [pc, #32]	; (80038f8 <_ZN6Logger10sdCardInitEv+0x8c>)
 80038d6:	f7fd fc1d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80038da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038de:	f004 fa97 	bl	8007e10 <HAL_Delay>

	  ret = false;
 80038e2:	2300      	movs	r3, #0
 80038e4:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	08017dfc 	.word	0x08017dfc
 80038f4:	08017e08 	.word	0x08017e08
 80038f8:	08017e10 	.word	0x08017e10

080038fc <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800390e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d027      	beq.n	8003968 <_ZN6Logger8storeLogEf+0x6c>
		store_data_float_[log_index_tim_] = data;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800391e:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003934:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	3301      	adds	r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003944:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003948:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003950:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d006      	beq.n	8003968 <_ZN6Logger8storeLogEf+0x6c>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003960:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003964:	2200      	movs	r2, #0
 8003966:	801a      	strh	r2, [r3, #0]
	}
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003986:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d028      	beq.n	80039e2 <_ZN6Logger9storeLog2Ef+0x6e>
		store_data_float2_[log_index_tim2_] = data;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003996:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	3304      	adds	r3, #4
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80039ae:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	3301      	adds	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80039be:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80039c2:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80039ca:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80039ce:	881b      	ldrh	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d006      	beq.n	80039e2 <_ZN6Logger9storeLog2Ef+0x6e>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80039da:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80039de:	2200      	movs	r2, #0
 80039e0:	801a      	strh	r2, [r3, #0]
	}
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b085      	sub	sp, #20
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	ed87 0a02 	vstr	s0, [r7, #8]
 80039fa:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a04:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a1c:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a20:	881b      	ldrh	r3, [r3, #0]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8003a28:	3312      	adds	r3, #18
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a38:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a48:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a4c:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a54:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a58:	881b      	ldrh	r3, [r3, #0]
 8003a5a:	f241 726f 	movw	r2, #5999	; 0x176f
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d906      	bls.n	8003a70 <_ZN6Logger21storeDistanceAndThetaEff+0x82>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a68:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
	//}
}
 8003a70:	bf00      	nop
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a88:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a92:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8003a9e:	3322      	adds	r3, #34	; 0x22
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003aae:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003ab2:	881b      	ldrh	r3, [r3, #0]
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 8003aba:	3352      	adds	r3, #82	; 0x52
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	4413      	add	r3, r2
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003aca:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003ace:	881b      	ldrh	r3, [r3, #0]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003ada:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003ade:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003ae6:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	f241 726f 	movw	r2, #5999	; 0x176f
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d906      	bls.n	8003b02 <_ZN6Logger22storeDistanceAndTheta2Eff+0x86>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003afa:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003afe:	2200      	movs	r2, #0
 8003b00:	801a      	strh	r2, [r3, #0]
	//}
}
 8003b02:	bf00      	nop
 8003b04:	3714      	adds	r7, #20
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b083      	sub	sp, #12
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	3308      	adds	r3, #8
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003b34:	3348      	adds	r3, #72	; 0x48
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b086      	sub	sp, #24
 8003b46:	af02      	add	r7, sp, #8
 8003b48:	60f8      	str	r0, [r7, #12]
 8003b4a:	60b9      	str	r1, [r7, #8]
 8003b4c:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	2300      	movs	r3, #0
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	4613      	mov	r3, r2
 8003b56:	2201      	movs	r2, #1
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	68b8      	ldr	r0, [r7, #8]
 8003b5c:	f7fd fd52 	bl	8001604 <sd_write_array_float>
}
 8003b60:	bf00      	nop
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af02      	add	r7, sp, #8
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	1d1a      	adds	r2, r3, #4
 8003b78:	2300      	movs	r3, #0
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	2201      	movs	r2, #1
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	68b8      	ldr	r0, [r7, #8]
 8003b84:	f7fd fd3e 	bl	8001604 <sd_write_array_float>
}
 8003b88:	bf00      	nop
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af02      	add	r7, sp, #8
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f103 0208 	add.w	r2, r3, #8
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	f241 7270 	movw	r2, #6000	; 0x1770
 8003bae:	6879      	ldr	r1, [r7, #4]
 8003bb0:	68b8      	ldr	r0, [r7, #8]
 8003bb2:	f7fd fd27 	bl	8001604 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003bbc:	3348      	adds	r3, #72	; 0x48
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	9200      	str	r2, [sp, #0]
 8003bc2:	f241 7270 	movw	r2, #6000	; 0x1770
 8003bc6:	6839      	ldr	r1, [r7, #0]
 8003bc8:	68b8      	ldr	r0, [r7, #8]
 8003bca:	f7fd fd1b 	bl	8001604 <sd_write_array_float>
}
 8003bce:	bf00      	nop
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b086      	sub	sp, #24
 8003bda:	af02      	add	r7, sp, #8
 8003bdc:	60f8      	str	r0, [r7, #12]
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	607a      	str	r2, [r7, #4]
 8003be2:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003bea:	3388      	adds	r3, #136	; 0x88
 8003bec:	2200      	movs	r2, #0
 8003bee:	9200      	str	r2, [sp, #0]
 8003bf0:	f241 7270 	movw	r2, #6000	; 0x1770
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	68b8      	ldr	r0, [r7, #8]
 8003bf8:	f7fd fd04 	bl	8001604 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003c02:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8003c06:	2200      	movs	r2, #0
 8003c08:	9200      	str	r2, [sp, #0]
 8003c0a:	f241 7270 	movw	r2, #6000	; 0x1770
 8003c0e:	6839      	ldr	r1, [r7, #0]
 8003c10:	68b8      	ldr	r0, [r7, #8]
 8003c12:	f7fd fcf7 	bl	8001604 <sd_write_array_float>
}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b084      	sub	sp, #16
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	60f8      	str	r0, [r7, #12]
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	607a      	str	r2, [r7, #4]
 8003c2a:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	3308      	adds	r3, #8
 8003c30:	f241 7270 	movw	r2, #6000	; 0x1770
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	68b8      	ldr	r0, [r7, #8]
 8003c38:	f7fd fd4a 	bl	80016d0 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003c42:	3348      	adds	r3, #72	; 0x48
 8003c44:	f241 7270 	movw	r2, #6000	; 0x1770
 8003c48:	6839      	ldr	r1, [r7, #0]
 8003c4a:	68b8      	ldr	r0, [r7, #8]
 8003c4c:	f7fd fd40 	bl	80016d0 <sd_read_array_float>
}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <_ZN6Logger10resetLogs2Ev>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b08b      	sub	sp, #44	; 0x2c
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8003c66:	3388      	adds	r3, #136	; 0x88
 8003c68:	61fb      	str	r3, [r7, #28]
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003c74:	3340      	adds	r3, #64	; 0x40
 8003c76:	61bb      	str	r3, [r7, #24]
 8003c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d009      	beq.n	8003c94 <_ZN6Logger10resetLogs2Ev+0x3c>
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	617b      	str	r3, [r7, #20]
		log = 0;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f04f 0200 	mov.w	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	3304      	adds	r3, #4
 8003c90:	627b      	str	r3, [r7, #36]	; 0x24
 8003c92:	e7f1      	b.n	8003c78 <_ZN6Logger10resetLogs2Ev+0x20>
	}
	for(auto &log : store_theta2_){
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003c9a:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	623b      	str	r3, [r7, #32]
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003caa:	3340      	adds	r3, #64	; 0x40
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	6a3a      	ldr	r2, [r7, #32]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d009      	beq.n	8003cca <_ZN6Logger10resetLogs2Ev+0x72>
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	60bb      	str	r3, [r7, #8]
		log = 0;
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	f04f 0200 	mov.w	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	623b      	str	r3, [r7, #32]
 8003cc8:	e7f1      	b.n	8003cae <_ZN6Logger10resetLogs2Ev+0x56>
	}

	log_index_tim_ = 0;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003cd0:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003cde:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	801a      	strh	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	372c      	adds	r7, #44	; 0x2c
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d00:	f503 7385 	add.w	r3, r3, #266	; 0x10a
 8003d04:	2200      	movs	r2, #0
 8003d06:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d0e:	f503 7387 	add.w	r3, r3, #270	; 0x10e
 8003d12:	2200      	movs	r2, #0
 8003d14:	801a      	strh	r2, [r3, #0]
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr

08003d22 <_ZN6Logger5startEv>:

void Logger::start()
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d30:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003d52:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	801a      	strh	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	805a      	strh	r2, [r3, #2]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <_ZN5Motor4initEv>:

void Motor::init()
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003d90:	2108      	movs	r1, #8
 8003d92:	4805      	ldr	r0, [pc, #20]	; (8003da8 <_ZN5Motor4initEv+0x20>)
 8003d94:	f009 f9ec 	bl	800d170 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003d98:	210c      	movs	r1, #12
 8003d9a:	4803      	ldr	r0, [pc, #12]	; (8003da8 <_ZN5Motor4initEv+0x20>)
 8003d9c:	f009 f9e8 	bl	800d170 <HAL_TIM_PWM_Start>

}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	2003d8f4 	.word	0x2003d8f4

08003dac <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	da0d      	bge.n	8003dda <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003dc4:	481f      	ldr	r0, [pc, #124]	; (8003e44 <_ZN5Motor9motorCtrlEv+0x98>)
 8003dc6:	f005 fab9 	bl	800933c <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	425b      	negs	r3, r3
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	81fb      	strh	r3, [r7, #14]
 8003dd8:	e00a      	b.n	8003df0 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003de0:	4818      	ldr	r0, [pc, #96]	; (8003e44 <_ZN5Motor9motorCtrlEv+0x98>)
 8003de2:	f005 faab 	bl	800933c <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	da0d      	bge.n	8003e16 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e00:	4810      	ldr	r0, [pc, #64]	; (8003e44 <_ZN5Motor9motorCtrlEv+0x98>)
 8003e02:	f005 fa9b 	bl	800933c <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	425b      	negs	r3, r3
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	81bb      	strh	r3, [r7, #12]
 8003e14:	e00a      	b.n	8003e2c <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8003e16:	2200      	movs	r2, #0
 8003e18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e1c:	4809      	ldr	r0, [pc, #36]	; (8003e44 <_ZN5Motor9motorCtrlEv+0x98>)
 8003e1e:	f005 fa8d 	bl	800933c <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8003e2c:	89fa      	ldrh	r2, [r7, #14]
 8003e2e:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <_ZN5Motor9motorCtrlEv+0x9c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8003e34:	89ba      	ldrh	r2, [r7, #12]
 8003e36:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <_ZN5Motor9motorCtrlEv+0x9c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003e3c:	bf00      	nop
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40020c00 	.word	0x40020c00
 8003e48:	2003d8f4 	.word	0x2003d8f4

08003e4c <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8003e4c:	b590      	push	{r4, r7, lr}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6178      	str	r0, [r7, #20]
 8003e54:	ed87 0b02 	vstr	d0, [r7, #8]
 8003e58:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8003e5c:	f04f 0200 	mov.w	r2, #0
 8003e60:	4b30      	ldr	r3, [pc, #192]	; (8003f24 <_ZN5Motor8setRatioEdd+0xd8>)
 8003e62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003e66:	f7fc fe6f 	bl	8000b48 <__aeabi_dcmpgt>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <_ZN5Motor8setRatioEdd+0x30>
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	4c2b      	ldr	r4, [pc, #172]	; (8003f24 <_ZN5Motor8setRatioEdd+0xd8>)
 8003e76:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8003e7a:	e00e      	b.n	8003e9a <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	4b29      	ldr	r3, [pc, #164]	; (8003f28 <_ZN5Motor8setRatioEdd+0xdc>)
 8003e82:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003e86:	f7fc fe41 	bl	8000b0c <__aeabi_dcmplt>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d004      	beq.n	8003e9a <_ZN5Motor8setRatioEdd+0x4e>
 8003e90:	f04f 0300 	mov.w	r3, #0
 8003e94:	4c24      	ldr	r4, [pc, #144]	; (8003f28 <_ZN5Motor8setRatioEdd+0xdc>)
 8003e96:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	4b21      	ldr	r3, [pc, #132]	; (8003f24 <_ZN5Motor8setRatioEdd+0xd8>)
 8003ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ea4:	f7fc fe50 	bl	8000b48 <__aeabi_dcmpgt>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d005      	beq.n	8003eba <_ZN5Motor8setRatioEdd+0x6e>
 8003eae:	f04f 0300 	mov.w	r3, #0
 8003eb2:	4c1c      	ldr	r4, [pc, #112]	; (8003f24 <_ZN5Motor8setRatioEdd+0xd8>)
 8003eb4:	e9c7 3400 	strd	r3, r4, [r7]
 8003eb8:	e00e      	b.n	8003ed8 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8003eba:	f04f 0200 	mov.w	r2, #0
 8003ebe:	4b1a      	ldr	r3, [pc, #104]	; (8003f28 <_ZN5Motor8setRatioEdd+0xdc>)
 8003ec0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ec4:	f7fc fe22 	bl	8000b0c <__aeabi_dcmplt>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d004      	beq.n	8003ed8 <_ZN5Motor8setRatioEdd+0x8c>
 8003ece:	f04f 0300 	mov.w	r3, #0
 8003ed2:	4c15      	ldr	r4, [pc, #84]	; (8003f28 <_ZN5Motor8setRatioEdd+0xdc>)
 8003ed4:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	4b13      	ldr	r3, [pc, #76]	; (8003f2c <_ZN5Motor8setRatioEdd+0xe0>)
 8003ede:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003ee2:	f7fc fba1 	bl	8000628 <__aeabi_dmul>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	460c      	mov	r4, r1
 8003eea:	4618      	mov	r0, r3
 8003eec:	4621      	mov	r1, r4
 8003eee:	f7fc fe4b 	bl	8000b88 <__aeabi_d2iz>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	b21a      	sxth	r2, r3
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <_ZN5Motor8setRatioEdd+0xe0>)
 8003f00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f04:	f7fc fb90 	bl	8000628 <__aeabi_dmul>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	4621      	mov	r1, r4
 8003f10:	f7fc fe3a 	bl	8000b88 <__aeabi_d2iz>
 8003f14:	4603      	mov	r3, r0
 8003f16:	b21a      	sxth	r2, r3
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	805a      	strh	r2, [r3, #2]

}
 8003f1c:	bf00      	nop
 8003f1e:	371c      	adds	r7, #28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd90      	pop	{r4, r7, pc}
 8003f24:	3ff00000 	.word	0x3ff00000
 8003f28:	bff00000 	.word	0xbff00000
 8003f2c:	409c2000 	.word	0x409c2000

08003f30 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8003f30:	b490      	push	{r4, r7}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
 8003f3c:	603b      	str	r3, [r7, #0]
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	f04f 0300 	mov.w	r3, #0
 8003f44:	f04f 0400 	mov.w	r4, #0
 8003f48:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	f04f 0400 	mov.w	r4, #0
 8003f56:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	f04f 0300 	mov.w	r3, #0
 8003f60:	f04f 0400 	mov.w	r4, #0
 8003f64:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	f04f 0300 	mov.w	r3, #0
 8003f6e:	f04f 0400 	mov.w	r4, #0
 8003f72:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	f04f 0300 	mov.w	r3, #0
 8003f7c:	f04f 0400 	mov.w	r4, #0
 8003f80:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	609a      	str	r2, [r3, #8]
}
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc90      	pop	{r4, r7}
 8003fa0:	4770      	bx	lr
 8003fa2:	0000      	movs	r0, r0
 8003fa4:	0000      	movs	r0, r0
	...

08003fa8 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fd fdde 	bl	8001b78 <_ZN3IMU8getOmegaEv>
 8003fbc:	ee10 3a10 	vmov	r3, s0
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fc fad9 	bl	8000578 <__aeabi_f2d>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	460c      	mov	r4, r1
 8003fca:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fd fa2c 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 8003fd8:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003fdc:	a376      	add	r3, pc, #472	; (adr r3, 80041b8 <_ZN8Odometry12calcPotitionEv+0x210>)
 8003fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fe6:	f7fc fb1f 	bl	8000628 <__aeabi_dmul>
 8003fea:	4603      	mov	r3, r0
 8003fec:	460c      	mov	r4, r1
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f7fc fabc 	bl	8000578 <__aeabi_f2d>
 8004000:	4682      	mov	sl, r0
 8004002:	468b      	mov	fp, r1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004010:	f04f 0200 	mov.w	r2, #0
 8004014:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004018:	f7fc fc30 	bl	800087c <__aeabi_ddiv>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4640      	mov	r0, r8
 8004022:	4649      	mov	r1, r9
 8004024:	f7fc f94a 	bl	80002bc <__adddf3>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	ec43 2b17 	vmov	d7, r2, r3
 8004030:	eeb0 0a47 	vmov.f32	s0, s14
 8004034:	eef0 0a67 	vmov.f32	s1, s15
 8004038:	f00e fbde 	bl	80127f8 <cos>
 800403c:	ec53 2b10 	vmov	r2, r3, d0
 8004040:	4650      	mov	r0, sl
 8004042:	4659      	mov	r1, fp
 8004044:	f7fc faf0 	bl	8000628 <__aeabi_dmul>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4620      	mov	r0, r4
 800404e:	4629      	mov	r1, r5
 8004050:	f7fc f934 	bl	80002bc <__adddf3>
 8004054:	4603      	mov	r3, r0
 8004056:	460c      	mov	r4, r1
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f7fc fa87 	bl	8000578 <__aeabi_f2d>
 800406a:	4682      	mov	sl, r0
 800406c:	468b      	mov	fp, r1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004082:	f7fc fbfb 	bl	800087c <__aeabi_ddiv>
 8004086:	4602      	mov	r2, r0
 8004088:	460b      	mov	r3, r1
 800408a:	4640      	mov	r0, r8
 800408c:	4649      	mov	r1, r9
 800408e:	f7fc f915 	bl	80002bc <__adddf3>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	ec43 2b17 	vmov	d7, r2, r3
 800409a:	eeb0 0a47 	vmov.f32	s0, s14
 800409e:	eef0 0a67 	vmov.f32	s1, s15
 80040a2:	f00e fbed 	bl	8012880 <sin>
 80040a6:	ec53 2b10 	vmov	r2, r3, d0
 80040aa:	4650      	mov	r0, sl
 80040ac:	4659      	mov	r1, fp
 80040ae:	f7fc fabb 	bl	8000628 <__aeabi_dmul>
 80040b2:	4602      	mov	r2, r0
 80040b4:	460b      	mov	r3, r1
 80040b6:	4620      	mov	r0, r4
 80040b8:	4629      	mov	r1, r5
 80040ba:	f7fc f8ff 	bl	80002bc <__adddf3>
 80040be:	4603      	mov	r3, r0
 80040c0:	460c      	mov	r4, r1
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80040d4:	461a      	mov	r2, r3
 80040d6:	4623      	mov	r3, r4
 80040d8:	f7fc f8f0 	bl	80002bc <__adddf3>
 80040dc:	4603      	mov	r3, r0
 80040de:	460c      	mov	r4, r1
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	ed93 7b08 	vldr	d7, [r3, #32]
 80040f2:	eeb0 0a47 	vmov.f32	s0, s14
 80040f6:	eef0 0a67 	vmov.f32	s1, s15
 80040fa:	f00e fb7d 	bl	80127f8 <cos>
 80040fe:	ec51 0b10 	vmov	r0, r1, d0
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	4b28      	ldr	r3, [pc, #160]	; (80041a8 <_ZN8Odometry12calcPotitionEv+0x200>)
 8004108:	f7fc fa8e 	bl	8000628 <__aeabi_dmul>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4620      	mov	r0, r4
 8004112:	4629      	mov	r1, r5
 8004114:	f7fc f8d2 	bl	80002bc <__adddf3>
 8004118:	4603      	mov	r3, r0
 800411a:	460c      	mov	r4, r1
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	ed93 7b08 	vldr	d7, [r3, #32]
 800412e:	eeb0 0a47 	vmov.f32	s0, s14
 8004132:	eef0 0a67 	vmov.f32	s1, s15
 8004136:	f00e fba3 	bl	8012880 <sin>
 800413a:	ec51 0b10 	vmov	r0, r1, d0
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	4b19      	ldr	r3, [pc, #100]	; (80041a8 <_ZN8Odometry12calcPotitionEv+0x200>)
 8004144:	f7fc fa70 	bl	8000628 <__aeabi_dmul>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4620      	mov	r0, r4
 800414e:	4629      	mov	r1, r5
 8004150:	f7fc f8b4 	bl	80002bc <__adddf3>
 8004154:	4603      	mov	r3, r0
 8004156:	460c      	mov	r4, r1
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8004164:	4618      	mov	r0, r3
 8004166:	4621      	mov	r1, r4
 8004168:	f7fc fd56 	bl	8000c18 <__aeabi_d2f>
 800416c:	4602      	mov	r2, r0
 800416e:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <_ZN8Odometry12calcPotitionEv+0x204>)
 8004170:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8004178:	4618      	mov	r0, r3
 800417a:	4621      	mov	r1, r4
 800417c:	f7fc fd4c 	bl	8000c18 <__aeabi_d2f>
 8004180:	4602      	mov	r2, r0
 8004182:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <_ZN8Odometry12calcPotitionEv+0x208>)
 8004184:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800418c:	4618      	mov	r0, r3
 800418e:	4621      	mov	r1, r4
 8004190:	f7fc fd42 	bl	8000c18 <__aeabi_d2f>
 8004194:	4602      	mov	r2, r0
 8004196:	4b07      	ldr	r3, [pc, #28]	; (80041b4 <_ZN8Odometry12calcPotitionEv+0x20c>)
 8004198:	601a      	str	r2, [r3, #0]
}
 800419a:	bf00      	nop
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041a4:	f3af 8000 	nop.w
 80041a8:	405b8000 	.word	0x405b8000
 80041ac:	20000290 	.word	0x20000290
 80041b0:	20000294 	.word	0x20000294
 80041b4:	20000298 	.word	0x20000298
 80041b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80041bc:	3f50624d 	.word	0x3f50624d

080041c0 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
	calcPotition();
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff feed 	bl	8003fa8 <_ZN8Odometry12calcPotitionEv>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 80041d6:	b490      	push	{r4, r7}
 80041d8:	b082      	sub	sp, #8
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
	return theta_;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80041e4:	ec44 3b17 	vmov	d7, r3, r4
}
 80041e8:	eeb0 0a47 	vmov.f32	s0, s14
 80041ec:	eef0 0a67 	vmov.f32	s1, s15
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bc90      	pop	{r4, r7}
 80041f6:	4770      	bx	lr

080041f8 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80041f8:	b490      	push	{r4, r7}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	f04f 0400 	mov.w	r4, #0
 800420a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	f04f 0400 	mov.w	r4, #0
 8004218:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	f04f 0400 	mov.w	r4, #0
 8004226:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bc90      	pop	{r4, r7}
 8004232:	4770      	bx	lr

08004234 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8004234:	b490      	push	{r4, r7}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	f04f 0300 	mov.w	r3, #0
 8004248:	f04f 0400 	mov.w	r4, #0
 800424c:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	f04f 0400 	mov.w	r4, #0
 800425a:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	f04f 0400 	mov.w	r4, #0
 8004268:	e9c2 3406 	strd	r3, r4, [r2, #24]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004272:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8004276:	2200      	movs	r2, #0
 8004278:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 800427a:	4a29      	ldr	r2, [pc, #164]	; (8004320 <_ZN13PathFollowingC1Ev+0xec>)
 800427c:	f04f 0300 	mov.w	r3, #0
 8004280:	f04f 0400 	mov.w	r4, #0
 8004284:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8004288:	4a25      	ldr	r2, [pc, #148]	; (8004320 <_ZN13PathFollowingC1Ev+0xec>)
 800428a:	f04f 0300 	mov.w	r3, #0
 800428e:	f04f 0400 	mov.w	r4, #0
 8004292:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8004296:	4a22      	ldr	r2, [pc, #136]	; (8004320 <_ZN13PathFollowingC1Ev+0xec>)
 8004298:	f04f 0300 	mov.w	r3, #0
 800429c:	f04f 0400 	mov.w	r4, #0
 80042a0:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 80042a4:	4a1f      	ldr	r2, [pc, #124]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	f04f 0400 	mov.w	r4, #0
 80042ae:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 80042b2:	4a1c      	ldr	r2, [pc, #112]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	f04f 0400 	mov.w	r4, #0
 80042bc:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 80042c0:	4a18      	ldr	r2, [pc, #96]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	f04f 0400 	mov.w	r4, #0
 80042ca:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 80042ce:	4a15      	ldr	r2, [pc, #84]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042d0:	f04f 0300 	mov.w	r3, #0
 80042d4:	f04f 0400 	mov.w	r4, #0
 80042d8:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80042dc:	4a11      	ldr	r2, [pc, #68]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042de:	f04f 0300 	mov.w	r3, #0
 80042e2:	f04f 0400 	mov.w	r4, #0
 80042e6:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80042ea:	4a0e      	ldr	r2, [pc, #56]	; (8004324 <_ZN13PathFollowingC1Ev+0xf0>)
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	f04f 0400 	mov.w	r4, #0
 80042f4:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80042f8:	4a0b      	ldr	r2, [pc, #44]	; (8004328 <_ZN13PathFollowingC1Ev+0xf4>)
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	f04f 0400 	mov.w	r4, #0
 8004302:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8004306:	4a08      	ldr	r2, [pc, #32]	; (8004328 <_ZN13PathFollowingC1Ev+0xf4>)
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	f04f 0400 	mov.w	r4, #0
 8004310:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4618      	mov	r0, r3
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bc90      	pop	{r4, r7}
 800431e:	4770      	bx	lr
 8004320:	2003ddf8 	.word	0x2003ddf8
 8004324:	2003dd88 	.word	0x2003dd88
 8004328:	2003dde8 	.word	0x2003dde8

0800432c <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b088      	sub	sp, #32
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8004334:	f001 fc76 	bl	8005c24 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8004338:	f107 0318 	add.w	r3, r7, #24
 800433c:	2201      	movs	r2, #1
 800433e:	4915      	ldr	r1, [pc, #84]	; (8004394 <_ZN13PathFollowing4initEv+0x68>)
 8004340:	4815      	ldr	r0, [pc, #84]	; (8004398 <_ZN13PathFollowing4initEv+0x6c>)
 8004342:	f7fd fa0b 	bl	800175c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8004346:	f107 0310 	add.w	r3, r7, #16
 800434a:	2201      	movs	r2, #1
 800434c:	4913      	ldr	r1, [pc, #76]	; (800439c <_ZN13PathFollowing4initEv+0x70>)
 800434e:	4812      	ldr	r0, [pc, #72]	; (8004398 <_ZN13PathFollowing4initEv+0x6c>)
 8004350:	f7fd fa04 	bl	800175c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8004354:	f107 0308 	add.w	r3, r7, #8
 8004358:	2201      	movs	r2, #1
 800435a:	4911      	ldr	r1, [pc, #68]	; (80043a0 <_ZN13PathFollowing4initEv+0x74>)
 800435c:	480e      	ldr	r0, [pc, #56]	; (8004398 <_ZN13PathFollowing4initEv+0x6c>)
 800435e:	f7fd f9fd 	bl	800175c <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8004362:	ed97 7b06 	vldr	d7, [r7, #24]
 8004366:	ed97 6b04 	vldr	d6, [r7, #16]
 800436a:	ed97 5b02 	vldr	d5, [r7, #8]
 800436e:	eeb0 2a45 	vmov.f32	s4, s10
 8004372:	eef0 2a65 	vmov.f32	s5, s11
 8004376:	eeb0 1a46 	vmov.f32	s2, s12
 800437a:	eef0 1a66 	vmov.f32	s3, s13
 800437e:	eeb0 0a47 	vmov.f32	s0, s14
 8004382:	eef0 0a67 	vmov.f32	s1, s15
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f80c 	bl	80043a4 <_ZN13PathFollowing7setGainEddd>
}
 800438c:	bf00      	nop
 800438e:	3720      	adds	r7, #32
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	08017e18 	.word	0x08017e18
 8004398:	08017e20 	.word	0x08017e20
 800439c:	08017e28 	.word	0x08017e28
 80043a0:	08017e30 	.word	0x08017e30

080043a4 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80043a4:	b490      	push	{r4, r7}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	61f8      	str	r0, [r7, #28]
 80043ac:	ed87 0b04 	vstr	d0, [r7, #16]
 80043b0:	ed87 1b02 	vstr	d1, [r7, #8]
 80043b4:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80043b8:	4a09      	ldr	r2, [pc, #36]	; (80043e0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80043ba:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80043be:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80043c2:	4a07      	ldr	r2, [pc, #28]	; (80043e0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80043c4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80043c8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 80043cc:	4a04      	ldr	r2, [pc, #16]	; (80043e0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80043ce:	e9d7 3400 	ldrd	r3, r4, [r7]
 80043d2:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80043d6:	bf00      	nop
 80043d8:	3720      	adds	r7, #32
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc90      	pop	{r4, r7}
 80043de:	4770      	bx	lr
 80043e0:	2003ddf8 	.word	0x2003ddf8

080043e4 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80043ec:	2088      	movs	r0, #136	; 0x88
 80043ee:	f7fd fd06 	bl	8001dfe <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80043f2:	2080      	movs	r0, #128	; 0x80
 80043f4:	f7fd fd03 	bl	8001dfe <INA260_init>
}
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8004400:	b590      	push	{r4, r7, lr}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8004408:	2188      	movs	r1, #136	; 0x88
 800440a:	2002      	movs	r0, #2
 800440c:	f7fd fc94 	bl	8001d38 <INA260_read>
 8004410:	4603      	mov	r3, r0
 8004412:	4618      	mov	r0, r3
 8004414:	f7fc f89e 	bl	8000554 <__aeabi_i2d>
 8004418:	a30c      	add	r3, pc, #48	; (adr r3, 800444c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f7fc f903 	bl	8000628 <__aeabi_dmul>
 8004422:	4603      	mov	r3, r0
 8004424:	460c      	mov	r4, r1
 8004426:	4618      	mov	r0, r3
 8004428:	4621      	mov	r1, r4
 800442a:	f7fc fbf5 	bl	8000c18 <__aeabi_d2f>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	4a03      	ldr	r2, [pc, #12]	; (8004448 <_ZN11PowerSensor12updateValuesEv+0x48>)
 800443a:	6013      	str	r3, [r2, #0]
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	bd90      	pop	{r4, r7, pc}
 8004444:	f3af 8000 	nop.w
 8004448:	2000029c 	.word	0x2000029c
 800444c:	47ae147b 	.word	0x47ae147b
 8004450:	3f547ae1 	.word	0x3f547ae1

08004454 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	ee07 3a90 	vmov	s15, r3

}
 8004464:	eeb0 0a67 	vmov.f32	s0, s15
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800447c:	2300      	movs	r3, #0
 800447e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8004480:	2102      	movs	r1, #2
 8004482:	4822      	ldr	r0, [pc, #136]	; (800450c <_ZN12RotarySwitch8getValueEv+0x98>)
 8004484:	f004 ff42 	bl	800930c <HAL_GPIO_ReadPin>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	bf0c      	ite	eq
 800448e:	2301      	moveq	r3, #1
 8004490:	2300      	movne	r3, #0
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <_ZN12RotarySwitch8getValueEv+0x2c>
 8004498:	89fb      	ldrh	r3, [r7, #14]
 800449a:	f043 0301 	orr.w	r3, r3, #1
 800449e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80044a0:	2108      	movs	r1, #8
 80044a2:	481a      	ldr	r0, [pc, #104]	; (800450c <_ZN12RotarySwitch8getValueEv+0x98>)
 80044a4:	f004 ff32 	bl	800930c <HAL_GPIO_ReadPin>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	bf0c      	ite	eq
 80044ae:	2301      	moveq	r3, #1
 80044b0:	2300      	movne	r3, #0
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <_ZN12RotarySwitch8getValueEv+0x4c>
 80044b8:	89fb      	ldrh	r3, [r7, #14]
 80044ba:	f043 0302 	orr.w	r3, r3, #2
 80044be:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80044c0:	2110      	movs	r1, #16
 80044c2:	4812      	ldr	r0, [pc, #72]	; (800450c <_ZN12RotarySwitch8getValueEv+0x98>)
 80044c4:	f004 ff22 	bl	800930c <HAL_GPIO_ReadPin>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	bf0c      	ite	eq
 80044ce:	2301      	moveq	r3, #1
 80044d0:	2300      	movne	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <_ZN12RotarySwitch8getValueEv+0x6c>
 80044d8:	89fb      	ldrh	r3, [r7, #14]
 80044da:	f043 0304 	orr.w	r3, r3, #4
 80044de:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80044e0:	2180      	movs	r1, #128	; 0x80
 80044e2:	480a      	ldr	r0, [pc, #40]	; (800450c <_ZN12RotarySwitch8getValueEv+0x98>)
 80044e4:	f004 ff12 	bl	800930c <HAL_GPIO_ReadPin>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d003      	beq.n	8004500 <_ZN12RotarySwitch8getValueEv+0x8c>
 80044f8:	89fb      	ldrh	r3, [r7, #14]
 80044fa:	f043 0308 	orr.w	r3, r3, #8
 80044fe:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8004500:	89fb      	ldrh	r3, [r7, #14]

}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	40020c00 	.word	0x40020c00

08004510 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	801a      	strh	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	805a      	strh	r2, [r3, #2]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	809a      	strh	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	719a      	strb	r2, [r3, #6]
{

}
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4618      	mov	r0, r3
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
	...

08004540 <_ZN10SideSensor12updateStatusEv>:
	}

}

void SideSensor::updateStatus()
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	799b      	ldrb	r3, [r3, #6]
 800454c:	f083 0301 	eor.w	r3, r3, #1
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 80c7 	beq.w	80046e6 <_ZN10SideSensor12updateStatusEv+0x1a6>

		if(white_flag1 == false){
 8004558:	4b65      	ldr	r3, [pc, #404]	; (80046f0 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	f083 0301 	eor.w	r3, r3, #1
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d027      	beq.n	80045b6 <_ZN10SideSensor12updateStatusEv+0x76>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 8004566:	2104      	movs	r1, #4
 8004568:	4862      	ldr	r0, [pc, #392]	; (80046f4 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 800456a:	f004 fecf 	bl	800930c <HAL_GPIO_ReadPin>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b00      	cmp	r3, #0
 800457c:	d006      	beq.n	800458c <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 800457e:	4b5e      	ldr	r3, [pc, #376]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004580:	881b      	ldrh	r3, [r3, #0]
 8004582:	3301      	adds	r3, #1
 8004584:	b29a      	uxth	r2, r3
 8004586:	4b5c      	ldr	r3, [pc, #368]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004588:	801a      	strh	r2, [r3, #0]
 800458a:	e002      	b.n	8004592 <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 800458c:	4b5a      	ldr	r3, [pc, #360]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800458e:	2200      	movs	r2, #0
 8004590:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8004592:	4b59      	ldr	r3, [pc, #356]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004594:	881b      	ldrh	r3, [r3, #0]
 8004596:	2b04      	cmp	r3, #4
 8004598:	d93f      	bls.n	800461a <_ZN10SideSensor12updateStatusEv+0xda>
				status_ |= 0x01;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	881b      	ldrh	r3, [r3, #0]
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	801a      	strh	r2, [r3, #0]
				white_flag1 = true;
 80045a8:	4b51      	ldr	r3, [pc, #324]	; (80046f0 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 80045ae:	4b52      	ldr	r3, [pc, #328]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	801a      	strh	r2, [r3, #0]
 80045b4:	e031      	b.n	800461a <_ZN10SideSensor12updateStatusEv+0xda>
			}

		}
		else if(white_flag1 == true){
 80045b6:	4b4e      	ldr	r3, [pc, #312]	; (80046f0 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d02d      	beq.n	800461a <_ZN10SideSensor12updateStatusEv+0xda>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 80045be:	2104      	movs	r1, #4
 80045c0:	484c      	ldr	r0, [pc, #304]	; (80046f4 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80045c2:	f004 fea3 	bl	800930c <HAL_GPIO_ReadPin>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf14      	ite	ne
 80045cc:	2301      	movne	r3, #1
 80045ce:	2300      	moveq	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d006      	beq.n	80045e4 <_ZN10SideSensor12updateStatusEv+0xa4>
				cnt_r++;
 80045d6:	4b48      	ldr	r3, [pc, #288]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80045d8:	881b      	ldrh	r3, [r3, #0]
 80045da:	3301      	adds	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	4b46      	ldr	r3, [pc, #280]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80045e0:	801a      	strh	r2, [r3, #0]
 80045e2:	e002      	b.n	80045ea <_ZN10SideSensor12updateStatusEv+0xaa>
			}
			else{
				cnt_r = 0;
 80045e4:	4b44      	ldr	r3, [pc, #272]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80045ea:	4b43      	ldr	r3, [pc, #268]	; (80046f8 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80045ec:	881b      	ldrh	r3, [r3, #0]
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d913      	bls.n	800461a <_ZN10SideSensor12updateStatusEv+0xda>
				status_ ^= 0x01;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	f083 0301 	eor.w	r3, r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	801a      	strh	r2, [r3, #0]
				white_flag1 = false;
 8004600:	4b3b      	ldr	r3, [pc, #236]	; (80046f0 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 8004602:	2200      	movs	r2, #0
 8004604:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	889b      	ldrh	r3, [r3, #4]
 800460a:	3301      	adds	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	809a      	strh	r2, [r3, #4]
				mon_cnt_r = white_line_cnt_r_;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	889a      	ldrh	r2, [r3, #4]
 8004616:	4b39      	ldr	r3, [pc, #228]	; (80046fc <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8004618:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 800461a:	4b39      	ldr	r3, [pc, #228]	; (8004700 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	f083 0301 	eor.w	r3, r3, #1
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d027      	beq.n	8004678 <_ZN10SideSensor12updateStatusEv+0x138>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8004628:	f44f 7180 	mov.w	r1, #256	; 0x100
 800462c:	4835      	ldr	r0, [pc, #212]	; (8004704 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 800462e:	f004 fe6d 	bl	800930c <HAL_GPIO_ReadPin>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	bf0c      	ite	eq
 8004638:	2301      	moveq	r3, #1
 800463a:	2300      	movne	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d006      	beq.n	8004650 <_ZN10SideSensor12updateStatusEv+0x110>
				cnt_l++;
 8004642:	4b31      	ldr	r3, [pc, #196]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004644:	881b      	ldrh	r3, [r3, #0]
 8004646:	3301      	adds	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	4b2f      	ldr	r3, [pc, #188]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800464c:	801a      	strh	r2, [r3, #0]
 800464e:	e002      	b.n	8004656 <_ZN10SideSensor12updateStatusEv+0x116>
			}
			else{
				cnt_l = 0;
 8004650:	4b2d      	ldr	r3, [pc, #180]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004652:	2200      	movs	r2, #0
 8004654:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8004656:	4b2c      	ldr	r3, [pc, #176]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	2b04      	cmp	r3, #4
 800465c:	d90c      	bls.n	8004678 <_ZN10SideSensor12updateStatusEv+0x138>
				status_ |= 0x02;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	f043 0302 	orr.w	r3, r3, #2
 8004666:	b29a      	uxth	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	801a      	strh	r2, [r3, #0]
				white_flag2 = true;
 800466c:	4b24      	ldr	r3, [pc, #144]	; (8004700 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800466e:	2201      	movs	r2, #1
 8004670:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 8004672:	4b25      	ldr	r3, [pc, #148]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004674:	2200      	movs	r2, #0
 8004676:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 8004678:	4b21      	ldr	r3, [pc, #132]	; (8004700 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d02e      	beq.n	80046de <_ZN10SideSensor12updateStatusEv+0x19e>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8004680:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004684:	481f      	ldr	r0, [pc, #124]	; (8004704 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 8004686:	f004 fe41 	bl	800930c <HAL_GPIO_ReadPin>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	bf14      	ite	ne
 8004690:	2301      	movne	r3, #1
 8004692:	2300      	moveq	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d006      	beq.n	80046a8 <_ZN10SideSensor12updateStatusEv+0x168>
				cnt_l++;
 800469a:	4b1b      	ldr	r3, [pc, #108]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800469c:	881b      	ldrh	r3, [r3, #0]
 800469e:	3301      	adds	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	4b19      	ldr	r3, [pc, #100]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80046a4:	801a      	strh	r2, [r3, #0]
 80046a6:	e002      	b.n	80046ae <_ZN10SideSensor12updateStatusEv+0x16e>
			}
			else{
				cnt_l = 0;
 80046a8:	4b17      	ldr	r3, [pc, #92]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80046ae:	4b16      	ldr	r3, [pc, #88]	; (8004708 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d913      	bls.n	80046de <_ZN10SideSensor12updateStatusEv+0x19e>
				status_ ^= 0x02;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	f083 0302 	eor.w	r3, r3, #2
 80046be:	b29a      	uxth	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	801a      	strh	r2, [r3, #0]
				white_flag2 = false;
 80046c4:	4b0e      	ldr	r3, [pc, #56]	; (8004700 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	885b      	ldrh	r3, [r3, #2]
 80046ce:	3301      	adds	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	805a      	strh	r2, [r3, #2]
				mon_cnt_l = white_line_cnt_l_;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	885a      	ldrh	r2, [r3, #2]
 80046da:	4b0c      	ldr	r3, [pc, #48]	; (800470c <_ZN10SideSensor12updateStatusEv+0x1cc>)
 80046dc:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	881a      	ldrh	r2, [r3, #0]
 80046e2:	4b0b      	ldr	r3, [pc, #44]	; (8004710 <_ZN10SideSensor12updateStatusEv+0x1d0>)
 80046e4:	801a      	strh	r2, [r3, #0]
	}

}
 80046e6:	bf00      	nop
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	200002a6 	.word	0x200002a6
 80046f4:	40021000 	.word	0x40021000
 80046f8:	200002aa 	.word	0x200002aa
 80046fc:	200002a4 	.word	0x200002a4
 8004700:	200002a7 	.word	0x200002a7
 8004704:	40020c00 	.word	0x40020c00
 8004708:	200002a8 	.word	0x200002a8
 800470c:	200002a2 	.word	0x200002a2
 8004710:	200002a0 	.word	0x200002a0

08004714 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	889b      	ldrh	r3, [r3, #4]
}
 8004720:	4618      	mov	r0, r3
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	809a      	strh	r2, [r3, #4]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	719a      	strb	r2, [r3, #6]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	719a      	strb	r2, [r3, #6]
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	799b      	ldrb	r3, [r3, #6]
}
 800478c:	4618      	mov	r0, r3
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4a10      	ldr	r2, [pc, #64]	; (80047e8 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 80047a8:	3308      	adds	r3, #8
 80047aa:	4611      	mov	r1, r2
 80047ac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80047b0:	4618      	mov	r0, r3
 80047b2:	f00f f8a1 	bl	80138f8 <memcpy>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4618      	mov	r0, r3
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	08017e54 	.word	0x08017e54

080047ec <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d010      	beq.n	8004824 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	ed97 0a00 	vldr	s0, [r7]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff f876 	bl	80038fc <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 800481a:	eeb0 0a67 	vmov.f32	s0, s15
 800481e:	4610      	mov	r0, r2
 8004820:	f7ff f8a8 	bl	8003974 <_ZN6Logger9storeLog2Ef>
	}

}
 8004824:	bf00      	nop
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a07      	ldr	r2, [pc, #28]	; (8004858 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 800483a:	4908      	ldr	r1, [pc, #32]	; (800485c <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff f980 	bl	8003b42 <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a06      	ldr	r2, [pc, #24]	; (8004860 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 8004848:	4904      	ldr	r1, [pc, #16]	; (800485c <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 800484a:	4618      	mov	r0, r3
 800484c:	f7ff f98c 	bl	8003b68 <_ZN6Logger9saveLogs2EPKcS1_>
}
 8004850:	bf00      	nop
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	08018048 	.word	0x08018048
 800485c:	08018054 	.word	0x08018054
 8004860:	08018060 	.word	0x08018060

08004864 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8004864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004872:	2b00      	cmp	r3, #0
 8004874:	d046      	beq.n	8004904 <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004882:	461a      	mov	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	3204      	adds	r2, #4
 8004888:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800488c:	ee07 3a90 	vmov	s15, r3
 8004890:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004894:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80048a4:	3301      	adds	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048b4:	4a15      	ldr	r2, [pc, #84]	; (800490c <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 80048b6:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80048be:	2bf9      	cmp	r3, #249	; 0xf9
 80048c0:	d903      	bls.n	80048ca <_ZN20SystemIdentification10updateMsigEv+0x66>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	22fa      	movs	r2, #250	; 0xfa
 80048c6:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685c      	ldr	r4, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fb fe4f 	bl	8000578 <__aeabi_f2d>
 80048da:	4605      	mov	r5, r0
 80048dc:	460e      	mov	r6, r1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 80048e4:	eef1 7a67 	vneg.f32	s15, s15
 80048e8:	ee17 3a90 	vmov	r3, s15
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fb fe43 	bl	8000578 <__aeabi_f2d>
 80048f2:	4602      	mov	r2, r0
 80048f4:	460b      	mov	r3, r1
 80048f6:	ec43 2b11 	vmov	d1, r2, r3
 80048fa:	ec46 5b10 	vmov	d0, r5, r6
 80048fe:	4620      	mov	r0, r4
 8004900:	f7ff faa4 	bl	8003e4c <_ZN5Motor8setRatioEdd>

	}

}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800490c:	200002ac 	.word	0x200002ac

08004910 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8004924:	bf00      	nop
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b082      	sub	sp, #8
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff f9f0 	bl	8003d22 <_ZN6Logger5startEv>
	processing_flag_ = true;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	0000      	movs	r0, r0
 8004954:	0000      	movs	r0, r0
	...

08004958 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff f9ed 	bl	8003d44 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004998 <_ZN20SystemIdentification4stopEv+0x40>
 8004982:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004998 <_ZN20SystemIdentification4stopEv+0x40>
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff fa60 	bl	8003e4c <_ZN5Motor8setRatioEdd>
}
 800498c:	bf00      	nop
 800498e:	3708      	adds	r7, #8
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	f3af 8000 	nop.w
	...

080049a0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
 80049ac:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f04f 0200 	mov.w	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	605a      	str	r2, [r3, #4]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	609a      	str	r2, [r3, #8]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	611a      	str	r2, [r3, #16]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f04f 0200 	mov.w	r2, #0
 80049dc:	615a      	str	r2, [r3, #20]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f04f 0200 	mov.w	r2, #0
 80049e4:	619a      	str	r2, [r3, #24]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	61da      	str	r2, [r3, #28]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f04f 0200 	mov.w	r2, #0
 80049f4:	621a      	str	r2, [r3, #32]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f04f 0200 	mov.w	r2, #0
 80049fc:	625a      	str	r2, [r3, #36]	; 0x24
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	639a      	str	r2, [r3, #56]	; 0x38

}
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
	...

08004a38 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8004a38:	b590      	push	{r4, r7, lr}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a44:	f107 020c 	add.w	r2, r7, #12
 8004a48:	f107 0110 	add.w	r1, r7, #16
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fc fcdb 	bl	8001408 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8004a52:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a56:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a5e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004a62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a66:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8004a6a:	6978      	ldr	r0, [r7, #20]
 8004a6c:	f7fb fd84 	bl	8000578 <__aeabi_f2d>
 8004a70:	a30b      	add	r3, pc, #44	; (adr r3, 8004aa0 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	f7fb fdd7 	bl	8000628 <__aeabi_dmul>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	4618      	mov	r0, r3
 8004a80:	4621      	mov	r1, r4
 8004a82:	f7fc f8c9 	bl	8000c18 <__aeabi_d2f>
 8004a86:	4602      	mov	r2, r0
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	ee07 3a90 	vmov	s15, r3
}
 8004a94:	eeb0 0a67 	vmov.f32	s0, s15
 8004a98:	371c      	adds	r7, #28
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd90      	pop	{r4, r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	1ab1d998 	.word	0x1ab1d998
 8004aa4:	3f7830b5 	.word	0x3f7830b5

08004aa8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8004aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	ed93 7a00 	vldr	s14, [r3]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	edd3 7a02 	vldr	s15, [r3, #8]
 8004abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ac0:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d007      	beq.n	8004ade <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8004ace:	4b48      	ldr	r3, [pc, #288]	; (8004bf0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	edd3 7a04 	vldr	s15, [r3, #16]
 8004ae4:	ed97 7a05 	vldr	s14, [r7, #20]
 8004ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aec:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8004af0:	4b3f      	ldr	r3, [pc, #252]	; (8004bf0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7fb fd3f 	bl	8000578 <__aeabi_f2d>
 8004afa:	4604      	mov	r4, r0
 8004afc:	460d      	mov	r5, r1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	ed93 7a06 	vldr	s14, [r3, #24]
 8004b04:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0c:	ee17 0a90 	vmov	r0, s15
 8004b10:	f7fb fd32 	bl	8000578 <__aeabi_f2d>
 8004b14:	a334      	add	r3, pc, #208	; (adr r3, 8004be8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	f7fb fd85 	bl	8000628 <__aeabi_dmul>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	460b      	mov	r3, r1
 8004b22:	4620      	mov	r0, r4
 8004b24:	4629      	mov	r1, r5
 8004b26:	f7fb fbc9 	bl	80002bc <__adddf3>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	4618      	mov	r0, r3
 8004b30:	4621      	mov	r1, r4
 8004b32:	f7fc f871 	bl	8000c18 <__aeabi_d2f>
 8004b36:	4602      	mov	r2, r0
 8004b38:	4b2d      	ldr	r3, [pc, #180]	; (8004bf0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004b3a:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	ed93 7a05 	vldr	s14, [r3, #20]
 8004b42:	4b2c      	ldr	r3, [pc, #176]	; (8004bf4 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004b44:	edd3 7a00 	vldr	s15, [r3]
 8004b48:	edd7 6a05 	vldr	s13, [r7, #20]
 8004b4c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004b50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b54:	ee17 0a90 	vmov	r0, s15
 8004b58:	f7fb fd0e 	bl	8000578 <__aeabi_f2d>
 8004b5c:	a322      	add	r3, pc, #136	; (adr r3, 8004be8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b62:	f7fb fe8b 	bl	800087c <__aeabi_ddiv>
 8004b66:	4603      	mov	r3, r0
 8004b68:	460c      	mov	r4, r1
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	f7fc f853 	bl	8000c18 <__aeabi_d2f>
 8004b72:	4603      	mov	r3, r0
 8004b74:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8004b76:	ed97 7a04 	vldr	s14, [r7, #16]
 8004b7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b82:	4b1b      	ldr	r3, [pc, #108]	; (8004bf0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004b84:	edd3 7a00 	vldr	s15, [r3]
 8004b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b8c:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ba2:	ee17 0a90 	vmov	r0, s15
 8004ba6:	f7fb fce7 	bl	8000578 <__aeabi_f2d>
 8004baa:	4605      	mov	r5, r0
 8004bac:	460e      	mov	r6, r1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004bb4:	ed97 7a02 	vldr	s14, [r7, #8]
 8004bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bbc:	ee17 0a90 	vmov	r0, s15
 8004bc0:	f7fb fcda 	bl	8000578 <__aeabi_f2d>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	ec43 2b11 	vmov	d1, r2, r3
 8004bcc:	ec46 5b10 	vmov	d0, r5, r6
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	f7ff f93b 	bl	8003e4c <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8004bd6:	4a07      	ldr	r2, [pc, #28]	; (8004bf4 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	6013      	str	r3, [r2, #0]
}
 8004bdc:	bf00      	nop
 8004bde:	371c      	adds	r7, #28
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004be4:	f3af 8000 	nop.w
 8004be8:	d2f1a9fc 	.word	0xd2f1a9fc
 8004bec:	3f50624d 	.word	0x3f50624d
 8004bf0:	200002b4 	.word	0x200002b4
 8004bf4:	200002b0 	.word	0x200002b0

08004bf8 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	ed87 0a02 	vstr	s0, [r7, #8]
 8004c04:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	605a      	str	r2, [r3, #4]
}
 8004c14:	bf00      	nop
 8004c16:	3714      	adds	r7, #20
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	ed87 0a02 	vstr	s0, [r7, #8]
 8004c2c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004c3c:	bf00      	nop
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	ed87 0a02 	vstr	s0, [r7, #8]
 8004c54:	edc7 0a01 	vstr	s1, [r7, #4]
 8004c58:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	615a      	str	r2, [r3, #20]
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	60f8      	str	r0, [r7, #12]
 8004c82:	ed87 0a02 	vstr	s0, [r7, #8]
 8004c86:	edc7 0a01 	vstr	s1, [r7, #4]
 8004c8a:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	621a      	str	r2, [r3, #32]
}
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7ff febf 	bl	8004a38 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f7ff feef 	bl	8004aa8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8004cca:	bf00      	nop
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
	...

08004cf8 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004d28 <_ZN12VelocityCtrl4stopEv+0x30>
 8004d10:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004d28 <_ZN12VelocityCtrl4stopEv+0x30>
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7ff f899 	bl	8003e4c <_ZN5Motor8setRatioEdd>

}
 8004d1a:	bf00      	nop
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	f3af 8000 	nop.w
	...

08004d30 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1e      	ldr	r2, [pc, #120]	; (8004db8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d10e      	bne.n	8004d60 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8004d42:	f001 fe27 	bl	8006994 <cppFlip100ns>

		tim7_timer++;
 8004d46:	4b1d      	ldr	r3, [pc, #116]	; (8004dbc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	4a1b      	ldr	r2, [pc, #108]	; (8004dbc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004d4e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8004d50:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a1a      	ldr	r2, [pc, #104]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d902      	bls.n	8004d60 <HAL_TIM_PeriodElapsedCallback+0x30>
 8004d5a:	4b18      	ldr	r3, [pc, #96]	; (8004dbc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a17      	ldr	r2, [pc, #92]	; (8004dc4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d10e      	bne.n	8004d88 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8004d6a:	f001 fdc9 	bl	8006900 <cppFlip1ms>

		tim6_timer++;
 8004d6e:	4b16      	ldr	r3, [pc, #88]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	4a14      	ldr	r2, [pc, #80]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004d76:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8004d78:	4b13      	ldr	r3, [pc, #76]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a10      	ldr	r2, [pc, #64]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d902      	bls.n	8004d88 <HAL_TIM_PeriodElapsedCallback+0x58>
 8004d82:	4b11      	ldr	r3, [pc, #68]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a0f      	ldr	r2, [pc, #60]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d10e      	bne.n	8004db0 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8004d92:	f001 fe09 	bl	80069a8 <cppFlip10ms>

		tim13_timer++;
 8004d96:	4b0e      	ldr	r3, [pc, #56]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	4a0c      	ldr	r2, [pc, #48]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004d9e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8004da0:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a06      	ldr	r2, [pc, #24]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d902      	bls.n	8004db0 <HAL_TIM_PeriodElapsedCallback+0x80>
 8004daa:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]
	}

}
 8004db0:	bf00      	nop
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40001400 	.word	0x40001400
 8004dbc:	2003daa8 	.word	0x2003daa8
 8004dc0:	0001869f 	.word	0x0001869f
 8004dc4:	40001000 	.word	0x40001000
 8004dc8:	2003da64 	.word	0x2003da64
 8004dcc:	40001c00 	.word	0x40001c00
 8004dd0:	2003daac 	.word	0x2003daac

08004dd4 <init>:

void init()
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004dde:	4808      	ldr	r0, [pc, #32]	; (8004e00 <init+0x2c>)
 8004de0:	f004 faac 	bl	800933c <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8004de4:	4807      	ldr	r0, [pc, #28]	; (8004e04 <init+0x30>)
 8004de6:	f008 f974 	bl	800d0d2 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004dea:	4807      	ldr	r0, [pc, #28]	; (8004e08 <init+0x34>)
 8004dec:	f008 f971 	bl	800d0d2 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8004df0:	4806      	ldr	r0, [pc, #24]	; (8004e0c <init+0x38>)
 8004df2:	f008 f96e 	bl	800d0d2 <HAL_TIM_Base_Start_IT>

	cppInit();
 8004df6:	f001 fce3 	bl	80067c0 <cppInit>

	//path_following_initialize();

}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	40021000 	.word	0x40021000
 8004e04:	2003db90 	.word	0x2003db90
 8004e08:	2003dd34 	.word	0x2003dd34
 8004e0c:	2003dab0 	.word	0x2003dab0

08004e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004e14:	f002 ff8a 	bl	8007d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004e18:	f000 f82a 	bl	8004e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004e1c:	f000 fdbc 	bl	8005998 <MX_GPIO_Init>
  MX_DMA_Init();
 8004e20:	f000 fd8a 	bl	8005938 <MX_DMA_Init>
  MX_I2C2_Init();
 8004e24:	f000 f9e8 	bl	80051f8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8004e28:	f000 fa14 	bl	8005254 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8004e2c:	f000 fa32 	bl	8005294 <MX_SPI2_Init>
  MX_TIM1_Init();
 8004e30:	f000 fa66 	bl	8005300 <MX_TIM1_Init>
  MX_TIM4_Init();
 8004e34:	f000 fb70 	bl	8005518 <MX_TIM4_Init>
  MX_TIM8_Init();
 8004e38:	f000 fc3c 	bl	80056b4 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8004e3c:	f000 fd52 	bl	80058e4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8004e40:	f00a f91a 	bl	800f078 <MX_FATFS_Init>
  MX_TIM6_Init();
 8004e44:	f000 fbcc 	bl	80055e0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8004e48:	f000 f9a8 	bl	800519c <MX_I2C1_Init>
  MX_TIM3_Init();
 8004e4c:	f000 fb00 	bl	8005450 <MX_TIM3_Init>
  MX_TIM10_Init();
 8004e50:	f000 fc88 	bl	8005764 <MX_TIM10_Init>
  MX_TIM11_Init();
 8004e54:	f000 fcd4 	bl	8005800 <MX_TIM11_Init>
  MX_ADC2_Init();
 8004e58:	f000 f898 	bl	8004f8c <MX_ADC2_Init>
  MX_TIM7_Init();
 8004e5c:	f000 fbf6 	bl	800564c <MX_TIM7_Init>
  MX_TIM13_Init();
 8004e60:	f000 fd1c 	bl	800589c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8004e64:	f7ff ffb6 	bl	8004dd4 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8004e68:	f001 fdbe 	bl	80069e8 <cppLoop>
 8004e6c:	e7fc      	b.n	8004e68 <main+0x58>
	...

08004e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b0a4      	sub	sp, #144	; 0x90
 8004e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004e76:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004e7a:	2234      	movs	r2, #52	; 0x34
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f00e fd45 	bl	801390e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004e84:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	605a      	str	r2, [r3, #4]
 8004e8e:	609a      	str	r2, [r3, #8]
 8004e90:	60da      	str	r2, [r3, #12]
 8004e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e94:	f107 030c 	add.w	r3, r7, #12
 8004e98:	223c      	movs	r2, #60	; 0x3c
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f00e fd36 	bl	801390e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60bb      	str	r3, [r7, #8]
 8004ea6:	4b37      	ldr	r3, [pc, #220]	; (8004f84 <SystemClock_Config+0x114>)
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	4a36      	ldr	r2, [pc, #216]	; (8004f84 <SystemClock_Config+0x114>)
 8004eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8004eb2:	4b34      	ldr	r3, [pc, #208]	; (8004f84 <SystemClock_Config+0x114>)
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eba:	60bb      	str	r3, [r7, #8]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	607b      	str	r3, [r7, #4]
 8004ec2:	4b31      	ldr	r3, [pc, #196]	; (8004f88 <SystemClock_Config+0x118>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a30      	ldr	r2, [pc, #192]	; (8004f88 <SystemClock_Config+0x118>)
 8004ec8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	4b2e      	ldr	r3, [pc, #184]	; (8004f88 <SystemClock_Config+0x118>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004ed6:	607b      	str	r3, [r7, #4]
 8004ed8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004eda:	2301      	movs	r3, #1
 8004edc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ede:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ee2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ee8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004eec:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004eee:	2308      	movs	r3, #8
 8004ef0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004ef2:	23b4      	movs	r3, #180	; 0xb4
 8004ef4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ef8:	2302      	movs	r3, #2
 8004efa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004efe:	2308      	movs	r3, #8
 8004f00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004f04:	2302      	movs	r3, #2
 8004f06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f0a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f005 fe36 	bl	800ab80 <HAL_RCC_OscConfig>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004f1a:	f000 fe7f 	bl	8005c1c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004f1e:	f005 f9b1 	bl	800a284 <HAL_PWREx_EnableOverDrive>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004f28:	f000 fe78 	bl	8005c1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f2c:	230f      	movs	r3, #15
 8004f2e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f30:	2302      	movs	r3, #2
 8004f32:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f34:	2300      	movs	r3, #0
 8004f36:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004f38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004f3c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f42:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004f44:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004f48:	2105      	movs	r1, #5
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f005 f9ea 	bl	800a324 <HAL_RCC_ClockConfig>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8004f56:	f000 fe61 	bl	8005c1c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8004f5a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004f5e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8004f60:	2300      	movs	r3, #0
 8004f62:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8004f64:	2300      	movs	r3, #0
 8004f66:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f68:	f107 030c 	add.w	r3, r7, #12
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f005 fbc9 	bl	800a704 <HAL_RCCEx_PeriphCLKConfig>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8004f78:	f000 fe50 	bl	8005c1c <Error_Handler>
  }
}
 8004f7c:	bf00      	nop
 8004f7e:	3790      	adds	r7, #144	; 0x90
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	40023800 	.word	0x40023800
 8004f88:	40007000 	.word	0x40007000

08004f8c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004f92:	463b      	mov	r3, r7
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	605a      	str	r2, [r3, #4]
 8004f9a:	609a      	str	r2, [r3, #8]
 8004f9c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004f9e:	4b7c      	ldr	r3, [pc, #496]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fa0:	4a7c      	ldr	r2, [pc, #496]	; (8005194 <MX_ADC2_Init+0x208>)
 8004fa2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004fa4:	4b7a      	ldr	r3, [pc, #488]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004faa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004fac:	4b78      	ldr	r3, [pc, #480]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004fb2:	4b77      	ldr	r3, [pc, #476]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004fb8:	4b75      	ldr	r3, [pc, #468]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004fbe:	4b74      	ldr	r3, [pc, #464]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004fc6:	4b72      	ldr	r3, [pc, #456]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004fcc:	4b70      	ldr	r3, [pc, #448]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fce:	4a72      	ldr	r2, [pc, #456]	; (8005198 <MX_ADC2_Init+0x20c>)
 8004fd0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004fd2:	4b6f      	ldr	r3, [pc, #444]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8004fd8:	4b6d      	ldr	r3, [pc, #436]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fda:	220e      	movs	r2, #14
 8004fdc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004fde:	4b6c      	ldr	r3, [pc, #432]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004fe6:	4b6a      	ldr	r3, [pc, #424]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fe8:	2201      	movs	r2, #1
 8004fea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004fec:	4868      	ldr	r0, [pc, #416]	; (8005190 <MX_ADC2_Init+0x204>)
 8004fee:	f002 ff31 	bl	8007e54 <HAL_ADC_Init>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d001      	beq.n	8004ffc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004ff8:	f000 fe10 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004ffc:	230a      	movs	r3, #10
 8004ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005000:	2301      	movs	r3, #1
 8005002:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8005004:	2306      	movs	r3, #6
 8005006:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005008:	463b      	mov	r3, r7
 800500a:	4619      	mov	r1, r3
 800500c:	4860      	ldr	r0, [pc, #384]	; (8005190 <MX_ADC2_Init+0x204>)
 800500e:	f003 f875 	bl	80080fc <HAL_ADC_ConfigChannel>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d001      	beq.n	800501c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005018:	f000 fe00 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800501c:	230b      	movs	r3, #11
 800501e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005020:	2302      	movs	r3, #2
 8005022:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005024:	463b      	mov	r3, r7
 8005026:	4619      	mov	r1, r3
 8005028:	4859      	ldr	r0, [pc, #356]	; (8005190 <MX_ADC2_Init+0x204>)
 800502a:	f003 f867 	bl	80080fc <HAL_ADC_ConfigChannel>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005034:	f000 fdf2 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005038:	230c      	movs	r3, #12
 800503a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800503c:	2303      	movs	r3, #3
 800503e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005040:	463b      	mov	r3, r7
 8005042:	4619      	mov	r1, r3
 8005044:	4852      	ldr	r0, [pc, #328]	; (8005190 <MX_ADC2_Init+0x204>)
 8005046:	f003 f859 	bl	80080fc <HAL_ADC_ConfigChannel>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005050:	f000 fde4 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005054:	230d      	movs	r3, #13
 8005056:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005058:	2304      	movs	r3, #4
 800505a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800505c:	463b      	mov	r3, r7
 800505e:	4619      	mov	r1, r3
 8005060:	484b      	ldr	r0, [pc, #300]	; (8005190 <MX_ADC2_Init+0x204>)
 8005062:	f003 f84b 	bl	80080fc <HAL_ADC_ConfigChannel>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800506c:	f000 fdd6 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005070:	2300      	movs	r3, #0
 8005072:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005074:	2305      	movs	r3, #5
 8005076:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005078:	463b      	mov	r3, r7
 800507a:	4619      	mov	r1, r3
 800507c:	4844      	ldr	r0, [pc, #272]	; (8005190 <MX_ADC2_Init+0x204>)
 800507e:	f003 f83d 	bl	80080fc <HAL_ADC_ConfigChannel>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8005088:	f000 fdc8 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800508c:	2301      	movs	r3, #1
 800508e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8005090:	2306      	movs	r3, #6
 8005092:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005094:	463b      	mov	r3, r7
 8005096:	4619      	mov	r1, r3
 8005098:	483d      	ldr	r0, [pc, #244]	; (8005190 <MX_ADC2_Init+0x204>)
 800509a:	f003 f82f 	bl	80080fc <HAL_ADC_ConfigChannel>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 80050a4:	f000 fdba 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80050a8:	2302      	movs	r3, #2
 80050aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80050ac:	2307      	movs	r3, #7
 80050ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80050b0:	463b      	mov	r3, r7
 80050b2:	4619      	mov	r1, r3
 80050b4:	4836      	ldr	r0, [pc, #216]	; (8005190 <MX_ADC2_Init+0x204>)
 80050b6:	f003 f821 	bl	80080fc <HAL_ADC_ConfigChannel>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80050c0:	f000 fdac 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80050c4:	2303      	movs	r3, #3
 80050c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80050c8:	2308      	movs	r3, #8
 80050ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80050cc:	463b      	mov	r3, r7
 80050ce:	4619      	mov	r1, r3
 80050d0:	482f      	ldr	r0, [pc, #188]	; (8005190 <MX_ADC2_Init+0x204>)
 80050d2:	f003 f813 	bl	80080fc <HAL_ADC_ConfigChannel>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d001      	beq.n	80050e0 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80050dc:	f000 fd9e 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80050e0:	2304      	movs	r3, #4
 80050e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80050e4:	2309      	movs	r3, #9
 80050e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80050e8:	463b      	mov	r3, r7
 80050ea:	4619      	mov	r1, r3
 80050ec:	4828      	ldr	r0, [pc, #160]	; (8005190 <MX_ADC2_Init+0x204>)
 80050ee:	f003 f805 	bl	80080fc <HAL_ADC_ConfigChannel>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d001      	beq.n	80050fc <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80050f8:	f000 fd90 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80050fc:	2305      	movs	r3, #5
 80050fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8005100:	230a      	movs	r3, #10
 8005102:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005104:	463b      	mov	r3, r7
 8005106:	4619      	mov	r1, r3
 8005108:	4821      	ldr	r0, [pc, #132]	; (8005190 <MX_ADC2_Init+0x204>)
 800510a:	f002 fff7 	bl	80080fc <HAL_ADC_ConfigChannel>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8005114:	f000 fd82 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005118:	2306      	movs	r3, #6
 800511a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800511c:	230b      	movs	r3, #11
 800511e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005120:	463b      	mov	r3, r7
 8005122:	4619      	mov	r1, r3
 8005124:	481a      	ldr	r0, [pc, #104]	; (8005190 <MX_ADC2_Init+0x204>)
 8005126:	f002 ffe9 	bl	80080fc <HAL_ADC_ConfigChannel>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8005130:	f000 fd74 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005134:	2307      	movs	r3, #7
 8005136:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8005138:	230c      	movs	r3, #12
 800513a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800513c:	463b      	mov	r3, r7
 800513e:	4619      	mov	r1, r3
 8005140:	4813      	ldr	r0, [pc, #76]	; (8005190 <MX_ADC2_Init+0x204>)
 8005142:	f002 ffdb 	bl	80080fc <HAL_ADC_ConfigChannel>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800514c:	f000 fd66 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005150:	2308      	movs	r3, #8
 8005152:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8005154:	230d      	movs	r3, #13
 8005156:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005158:	463b      	mov	r3, r7
 800515a:	4619      	mov	r1, r3
 800515c:	480c      	ldr	r0, [pc, #48]	; (8005190 <MX_ADC2_Init+0x204>)
 800515e:	f002 ffcd 	bl	80080fc <HAL_ADC_ConfigChannel>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d001      	beq.n	800516c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8005168:	f000 fd58 	bl	8005c1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800516c:	2309      	movs	r3, #9
 800516e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8005170:	230e      	movs	r3, #14
 8005172:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005174:	463b      	mov	r3, r7
 8005176:	4619      	mov	r1, r3
 8005178:	4805      	ldr	r0, [pc, #20]	; (8005190 <MX_ADC2_Init+0x204>)
 800517a:	f002 ffbf 	bl	80080fc <HAL_ADC_ConfigChannel>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8005184:	f000 fd4a 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005188:	bf00      	nop
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	2003d934 	.word	0x2003d934
 8005194:	40012100 	.word	0x40012100
 8005198:	0f000001 	.word	0x0f000001

0800519c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80051a0:	4b12      	ldr	r3, [pc, #72]	; (80051ec <MX_I2C1_Init+0x50>)
 80051a2:	4a13      	ldr	r2, [pc, #76]	; (80051f0 <MX_I2C1_Init+0x54>)
 80051a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80051a6:	4b11      	ldr	r3, [pc, #68]	; (80051ec <MX_I2C1_Init+0x50>)
 80051a8:	4a12      	ldr	r2, [pc, #72]	; (80051f4 <MX_I2C1_Init+0x58>)
 80051aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80051ac:	4b0f      	ldr	r3, [pc, #60]	; (80051ec <MX_I2C1_Init+0x50>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80051b2:	4b0e      	ldr	r3, [pc, #56]	; (80051ec <MX_I2C1_Init+0x50>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80051b8:	4b0c      	ldr	r3, [pc, #48]	; (80051ec <MX_I2C1_Init+0x50>)
 80051ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80051be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051c0:	4b0a      	ldr	r3, [pc, #40]	; (80051ec <MX_I2C1_Init+0x50>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80051c6:	4b09      	ldr	r3, [pc, #36]	; (80051ec <MX_I2C1_Init+0x50>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051cc:	4b07      	ldr	r3, [pc, #28]	; (80051ec <MX_I2C1_Init+0x50>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80051d2:	4b06      	ldr	r3, [pc, #24]	; (80051ec <MX_I2C1_Init+0x50>)
 80051d4:	2280      	movs	r2, #128	; 0x80
 80051d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80051d8:	4804      	ldr	r0, [pc, #16]	; (80051ec <MX_I2C1_Init+0x50>)
 80051da:	f004 f8c9 	bl	8009370 <HAL_I2C_Init>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80051e4:	f000 fd1a 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80051e8:	bf00      	nop
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	2003d97c 	.word	0x2003d97c
 80051f0:	40005400 	.word	0x40005400
 80051f4:	000186a0 	.word	0x000186a0

080051f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80051fc:	4b12      	ldr	r3, [pc, #72]	; (8005248 <MX_I2C2_Init+0x50>)
 80051fe:	4a13      	ldr	r2, [pc, #76]	; (800524c <MX_I2C2_Init+0x54>)
 8005200:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8005202:	4b11      	ldr	r3, [pc, #68]	; (8005248 <MX_I2C2_Init+0x50>)
 8005204:	4a12      	ldr	r2, [pc, #72]	; (8005250 <MX_I2C2_Init+0x58>)
 8005206:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005208:	4b0f      	ldr	r3, [pc, #60]	; (8005248 <MX_I2C2_Init+0x50>)
 800520a:	2200      	movs	r2, #0
 800520c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800520e:	4b0e      	ldr	r3, [pc, #56]	; (8005248 <MX_I2C2_Init+0x50>)
 8005210:	2200      	movs	r2, #0
 8005212:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005214:	4b0c      	ldr	r3, [pc, #48]	; (8005248 <MX_I2C2_Init+0x50>)
 8005216:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800521a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800521c:	4b0a      	ldr	r3, [pc, #40]	; (8005248 <MX_I2C2_Init+0x50>)
 800521e:	2200      	movs	r2, #0
 8005220:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005222:	4b09      	ldr	r3, [pc, #36]	; (8005248 <MX_I2C2_Init+0x50>)
 8005224:	2200      	movs	r2, #0
 8005226:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005228:	4b07      	ldr	r3, [pc, #28]	; (8005248 <MX_I2C2_Init+0x50>)
 800522a:	2200      	movs	r2, #0
 800522c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800522e:	4b06      	ldr	r3, [pc, #24]	; (8005248 <MX_I2C2_Init+0x50>)
 8005230:	2280      	movs	r2, #128	; 0x80
 8005232:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005234:	4804      	ldr	r0, [pc, #16]	; (8005248 <MX_I2C2_Init+0x50>)
 8005236:	f004 f89b 	bl	8009370 <HAL_I2C_Init>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005240:	f000 fcec 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8005244:	bf00      	nop
 8005246:	bd80      	pop	{r7, pc}
 8005248:	2003da10 	.word	0x2003da10
 800524c:	40005800 	.word	0x40005800
 8005250:	000186a0 	.word	0x000186a0

08005254 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8005258:	4b0c      	ldr	r3, [pc, #48]	; (800528c <MX_SDIO_SD_Init+0x38>)
 800525a:	4a0d      	ldr	r2, [pc, #52]	; (8005290 <MX_SDIO_SD_Init+0x3c>)
 800525c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800525e:	4b0b      	ldr	r3, [pc, #44]	; (800528c <MX_SDIO_SD_Init+0x38>)
 8005260:	2200      	movs	r2, #0
 8005262:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8005264:	4b09      	ldr	r3, [pc, #36]	; (800528c <MX_SDIO_SD_Init+0x38>)
 8005266:	2200      	movs	r2, #0
 8005268:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800526a:	4b08      	ldr	r3, [pc, #32]	; (800528c <MX_SDIO_SD_Init+0x38>)
 800526c:	2200      	movs	r2, #0
 800526e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8005270:	4b06      	ldr	r3, [pc, #24]	; (800528c <MX_SDIO_SD_Init+0x38>)
 8005272:	2200      	movs	r2, #0
 8005274:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005276:	4b05      	ldr	r3, [pc, #20]	; (800528c <MX_SDIO_SD_Init+0x38>)
 8005278:	2200      	movs	r2, #0
 800527a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 800527c:	4b03      	ldr	r3, [pc, #12]	; (800528c <MX_SDIO_SD_Init+0x38>)
 800527e:	2202      	movs	r2, #2
 8005280:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8005282:	bf00      	nop
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	2003dc10 	.word	0x2003dc10
 8005290:	40012c00 	.word	0x40012c00

08005294 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005298:	4b17      	ldr	r3, [pc, #92]	; (80052f8 <MX_SPI2_Init+0x64>)
 800529a:	4a18      	ldr	r2, [pc, #96]	; (80052fc <MX_SPI2_Init+0x68>)
 800529c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800529e:	4b16      	ldr	r3, [pc, #88]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80052a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80052a6:	4b14      	ldr	r3, [pc, #80]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80052ac:	4b12      	ldr	r3, [pc, #72]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80052b2:	4b11      	ldr	r3, [pc, #68]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052b4:	2202      	movs	r2, #2
 80052b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80052b8:	4b0f      	ldr	r3, [pc, #60]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052ba:	2201      	movs	r2, #1
 80052bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80052be:	4b0e      	ldr	r3, [pc, #56]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80052c6:	4b0c      	ldr	r3, [pc, #48]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052c8:	2228      	movs	r2, #40	; 0x28
 80052ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80052cc:	4b0a      	ldr	r3, [pc, #40]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80052d2:	4b09      	ldr	r3, [pc, #36]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052d8:	4b07      	ldr	r3, [pc, #28]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052da:	2200      	movs	r2, #0
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80052de:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052e0:	220a      	movs	r2, #10
 80052e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80052e4:	4804      	ldr	r0, [pc, #16]	; (80052f8 <MX_SPI2_Init+0x64>)
 80052e6:	f007 f975 	bl	800c5d4 <HAL_SPI_Init>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80052f0:	f000 fc94 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80052f4:	bf00      	nop
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	2003d85c 	.word	0x2003d85c
 80052fc:	40003800 	.word	0x40003800

08005300 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b09a      	sub	sp, #104	; 0x68
 8005304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005306:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800530a:	2224      	movs	r2, #36	; 0x24
 800530c:	2100      	movs	r1, #0
 800530e:	4618      	mov	r0, r3
 8005310:	f00e fafd 	bl	801390e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005314:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800531e:	f107 0320 	add.w	r3, r7, #32
 8005322:	2200      	movs	r2, #0
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	605a      	str	r2, [r3, #4]
 8005328:	609a      	str	r2, [r3, #8]
 800532a:	60da      	str	r2, [r3, #12]
 800532c:	611a      	str	r2, [r3, #16]
 800532e:	615a      	str	r2, [r3, #20]
 8005330:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005332:	463b      	mov	r3, r7
 8005334:	2220      	movs	r2, #32
 8005336:	2100      	movs	r1, #0
 8005338:	4618      	mov	r0, r3
 800533a:	f00e fae8 	bl	801390e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800533e:	4b42      	ldr	r3, [pc, #264]	; (8005448 <MX_TIM1_Init+0x148>)
 8005340:	4a42      	ldr	r2, [pc, #264]	; (800544c <MX_TIM1_Init+0x14c>)
 8005342:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005344:	4b40      	ldr	r3, [pc, #256]	; (8005448 <MX_TIM1_Init+0x148>)
 8005346:	2200      	movs	r2, #0
 8005348:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800534a:	4b3f      	ldr	r3, [pc, #252]	; (8005448 <MX_TIM1_Init+0x148>)
 800534c:	2200      	movs	r2, #0
 800534e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005350:	4b3d      	ldr	r3, [pc, #244]	; (8005448 <MX_TIM1_Init+0x148>)
 8005352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005356:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005358:	4b3b      	ldr	r3, [pc, #236]	; (8005448 <MX_TIM1_Init+0x148>)
 800535a:	2200      	movs	r2, #0
 800535c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800535e:	4b3a      	ldr	r3, [pc, #232]	; (8005448 <MX_TIM1_Init+0x148>)
 8005360:	2200      	movs	r2, #0
 8005362:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005364:	4b38      	ldr	r3, [pc, #224]	; (8005448 <MX_TIM1_Init+0x148>)
 8005366:	2200      	movs	r2, #0
 8005368:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800536a:	4837      	ldr	r0, [pc, #220]	; (8005448 <MX_TIM1_Init+0x148>)
 800536c:	f007 fed5 	bl	800d11a <HAL_TIM_PWM_Init>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8005376:	f000 fc51 	bl	8005c1c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800537a:	2303      	movs	r3, #3
 800537c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800537e:	2300      	movs	r3, #0
 8005380:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005382:	2301      	movs	r3, #1
 8005384:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005386:	2300      	movs	r3, #0
 8005388:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800538a:	2300      	movs	r3, #0
 800538c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800538e:	2300      	movs	r3, #0
 8005390:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005392:	2301      	movs	r3, #1
 8005394:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005396:	2300      	movs	r3, #0
 8005398:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800539a:	2300      	movs	r3, #0
 800539c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800539e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80053a2:	4619      	mov	r1, r3
 80053a4:	4828      	ldr	r0, [pc, #160]	; (8005448 <MX_TIM1_Init+0x148>)
 80053a6:	f007 ff21 	bl	800d1ec <HAL_TIM_Encoder_Init>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d001      	beq.n	80053b4 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80053b0:	f000 fc34 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053b4:	2300      	movs	r3, #0
 80053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053b8:	2300      	movs	r3, #0
 80053ba:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80053bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80053c0:	4619      	mov	r1, r3
 80053c2:	4821      	ldr	r0, [pc, #132]	; (8005448 <MX_TIM1_Init+0x148>)
 80053c4:	f008 fc48 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d001      	beq.n	80053d2 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 80053ce:	f000 fc25 	bl	8005c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053d2:	2360      	movs	r3, #96	; 0x60
 80053d4:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80053d6:	2300      	movs	r3, #0
 80053d8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80053da:	2300      	movs	r3, #0
 80053dc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80053de:	2300      	movs	r3, #0
 80053e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80053e6:	2300      	movs	r3, #0
 80053e8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80053ea:	2300      	movs	r3, #0
 80053ec:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80053ee:	f107 0320 	add.w	r3, r7, #32
 80053f2:	2208      	movs	r2, #8
 80053f4:	4619      	mov	r1, r3
 80053f6:	4814      	ldr	r0, [pc, #80]	; (8005448 <MX_TIM1_Init+0x148>)
 80053f8:	f008 f8ca 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8005402:	f000 fc0b 	bl	8005c1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005406:	2300      	movs	r3, #0
 8005408:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800540a:	2300      	movs	r3, #0
 800540c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800541a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800541e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005420:	2300      	movs	r3, #0
 8005422:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005424:	463b      	mov	r3, r7
 8005426:	4619      	mov	r1, r3
 8005428:	4807      	ldr	r0, [pc, #28]	; (8005448 <MX_TIM1_Init+0x148>)
 800542a:	f008 fc91 	bl	800dd50 <HAL_TIMEx_ConfigBreakDeadTime>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8005434:	f000 fbf2 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005438:	4803      	ldr	r0, [pc, #12]	; (8005448 <MX_TIM1_Init+0x148>)
 800543a:	f000 ffdf 	bl	80063fc <HAL_TIM_MspPostInit>

}
 800543e:	bf00      	nop
 8005440:	3768      	adds	r7, #104	; 0x68
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	2003dbd0 	.word	0x2003dbd0
 800544c:	40010000 	.word	0x40010000

08005450 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b08a      	sub	sp, #40	; 0x28
 8005454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005456:	f107 0320 	add.w	r3, r7, #32
 800545a:	2200      	movs	r2, #0
 800545c:	601a      	str	r2, [r3, #0]
 800545e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005460:	1d3b      	adds	r3, r7, #4
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	605a      	str	r2, [r3, #4]
 8005468:	609a      	str	r2, [r3, #8]
 800546a:	60da      	str	r2, [r3, #12]
 800546c:	611a      	str	r2, [r3, #16]
 800546e:	615a      	str	r2, [r3, #20]
 8005470:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005472:	4b27      	ldr	r3, [pc, #156]	; (8005510 <MX_TIM3_Init+0xc0>)
 8005474:	4a27      	ldr	r2, [pc, #156]	; (8005514 <MX_TIM3_Init+0xc4>)
 8005476:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005478:	4b25      	ldr	r3, [pc, #148]	; (8005510 <MX_TIM3_Init+0xc0>)
 800547a:	2200      	movs	r2, #0
 800547c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800547e:	4b24      	ldr	r3, [pc, #144]	; (8005510 <MX_TIM3_Init+0xc0>)
 8005480:	2200      	movs	r2, #0
 8005482:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005484:	4b22      	ldr	r3, [pc, #136]	; (8005510 <MX_TIM3_Init+0xc0>)
 8005486:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800548a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800548c:	4b20      	ldr	r3, [pc, #128]	; (8005510 <MX_TIM3_Init+0xc0>)
 800548e:	2200      	movs	r2, #0
 8005490:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005492:	4b1f      	ldr	r3, [pc, #124]	; (8005510 <MX_TIM3_Init+0xc0>)
 8005494:	2200      	movs	r2, #0
 8005496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005498:	481d      	ldr	r0, [pc, #116]	; (8005510 <MX_TIM3_Init+0xc0>)
 800549a:	f007 fe3e 	bl	800d11a <HAL_TIM_PWM_Init>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80054a4:	f000 fbba 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054a8:	2300      	movs	r3, #0
 80054aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054ac:	2300      	movs	r3, #0
 80054ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80054b0:	f107 0320 	add.w	r3, r7, #32
 80054b4:	4619      	mov	r1, r3
 80054b6:	4816      	ldr	r0, [pc, #88]	; (8005510 <MX_TIM3_Init+0xc0>)
 80054b8:	f008 fbce 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80054c2:	f000 fbab 	bl	8005c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80054c6:	2360      	movs	r3, #96	; 0x60
 80054c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80054ca:	2300      	movs	r3, #0
 80054cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80054d2:	2300      	movs	r3, #0
 80054d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80054d6:	1d3b      	adds	r3, r7, #4
 80054d8:	2200      	movs	r2, #0
 80054da:	4619      	mov	r1, r3
 80054dc:	480c      	ldr	r0, [pc, #48]	; (8005510 <MX_TIM3_Init+0xc0>)
 80054de:	f008 f857 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80054e8:	f000 fb98 	bl	8005c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80054ec:	1d3b      	adds	r3, r7, #4
 80054ee:	2204      	movs	r2, #4
 80054f0:	4619      	mov	r1, r3
 80054f2:	4807      	ldr	r0, [pc, #28]	; (8005510 <MX_TIM3_Init+0xc0>)
 80054f4:	f008 f84c 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80054fe:	f000 fb8d 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005502:	4803      	ldr	r0, [pc, #12]	; (8005510 <MX_TIM3_Init+0xc0>)
 8005504:	f000 ff7a 	bl	80063fc <HAL_TIM_MspPostInit>

}
 8005508:	bf00      	nop
 800550a:	3728      	adds	r7, #40	; 0x28
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	2003da68 	.word	0x2003da68
 8005514:	40000400 	.word	0x40000400

08005518 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08a      	sub	sp, #40	; 0x28
 800551c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800551e:	f107 0320 	add.w	r3, r7, #32
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005528:	1d3b      	adds	r3, r7, #4
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	605a      	str	r2, [r3, #4]
 8005530:	609a      	str	r2, [r3, #8]
 8005532:	60da      	str	r2, [r3, #12]
 8005534:	611a      	str	r2, [r3, #16]
 8005536:	615a      	str	r2, [r3, #20]
 8005538:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800553a:	4b27      	ldr	r3, [pc, #156]	; (80055d8 <MX_TIM4_Init+0xc0>)
 800553c:	4a27      	ldr	r2, [pc, #156]	; (80055dc <MX_TIM4_Init+0xc4>)
 800553e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005540:	4b25      	ldr	r3, [pc, #148]	; (80055d8 <MX_TIM4_Init+0xc0>)
 8005542:	2200      	movs	r2, #0
 8005544:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005546:	4b24      	ldr	r3, [pc, #144]	; (80055d8 <MX_TIM4_Init+0xc0>)
 8005548:	2200      	movs	r2, #0
 800554a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800554c:	4b22      	ldr	r3, [pc, #136]	; (80055d8 <MX_TIM4_Init+0xc0>)
 800554e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8005552:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005554:	4b20      	ldr	r3, [pc, #128]	; (80055d8 <MX_TIM4_Init+0xc0>)
 8005556:	2200      	movs	r2, #0
 8005558:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800555a:	4b1f      	ldr	r3, [pc, #124]	; (80055d8 <MX_TIM4_Init+0xc0>)
 800555c:	2200      	movs	r2, #0
 800555e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005560:	481d      	ldr	r0, [pc, #116]	; (80055d8 <MX_TIM4_Init+0xc0>)
 8005562:	f007 fdda 	bl	800d11a <HAL_TIM_PWM_Init>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800556c:	f000 fb56 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005570:	2300      	movs	r3, #0
 8005572:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005574:	2300      	movs	r3, #0
 8005576:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005578:	f107 0320 	add.w	r3, r7, #32
 800557c:	4619      	mov	r1, r3
 800557e:	4816      	ldr	r0, [pc, #88]	; (80055d8 <MX_TIM4_Init+0xc0>)
 8005580:	f008 fb6a 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800558a:	f000 fb47 	bl	8005c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800558e:	2360      	movs	r3, #96	; 0x60
 8005590:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005592:	2300      	movs	r3, #0
 8005594:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005596:	2300      	movs	r3, #0
 8005598:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800559a:	2300      	movs	r3, #0
 800559c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800559e:	1d3b      	adds	r3, r7, #4
 80055a0:	2208      	movs	r2, #8
 80055a2:	4619      	mov	r1, r3
 80055a4:	480c      	ldr	r0, [pc, #48]	; (80055d8 <MX_TIM4_Init+0xc0>)
 80055a6:	f007 fff3 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80055b0:	f000 fb34 	bl	8005c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80055b4:	1d3b      	adds	r3, r7, #4
 80055b6:	220c      	movs	r2, #12
 80055b8:	4619      	mov	r1, r3
 80055ba:	4807      	ldr	r0, [pc, #28]	; (80055d8 <MX_TIM4_Init+0xc0>)
 80055bc:	f007 ffe8 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80055c6:	f000 fb29 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80055ca:	4803      	ldr	r0, [pc, #12]	; (80055d8 <MX_TIM4_Init+0xc0>)
 80055cc:	f000 ff16 	bl	80063fc <HAL_TIM_MspPostInit>

}
 80055d0:	bf00      	nop
 80055d2:	3728      	adds	r7, #40	; 0x28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	2003d8f4 	.word	0x2003d8f4
 80055dc:	40000800 	.word	0x40000800

080055e0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055e6:	463b      	mov	r3, r7
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80055ee:	4b15      	ldr	r3, [pc, #84]	; (8005644 <MX_TIM6_Init+0x64>)
 80055f0:	4a15      	ldr	r2, [pc, #84]	; (8005648 <MX_TIM6_Init+0x68>)
 80055f2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80055f4:	4b13      	ldr	r3, [pc, #76]	; (8005644 <MX_TIM6_Init+0x64>)
 80055f6:	2259      	movs	r2, #89	; 0x59
 80055f8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055fa:	4b12      	ldr	r3, [pc, #72]	; (8005644 <MX_TIM6_Init+0x64>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8005600:	4b10      	ldr	r3, [pc, #64]	; (8005644 <MX_TIM6_Init+0x64>)
 8005602:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005606:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005608:	4b0e      	ldr	r3, [pc, #56]	; (8005644 <MX_TIM6_Init+0x64>)
 800560a:	2280      	movs	r2, #128	; 0x80
 800560c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800560e:	480d      	ldr	r0, [pc, #52]	; (8005644 <MX_TIM6_Init+0x64>)
 8005610:	f007 fd34 	bl	800d07c <HAL_TIM_Base_Init>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d001      	beq.n	800561e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800561a:	f000 faff 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800561e:	2300      	movs	r3, #0
 8005620:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005622:	2300      	movs	r3, #0
 8005624:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005626:	463b      	mov	r3, r7
 8005628:	4619      	mov	r1, r3
 800562a:	4806      	ldr	r0, [pc, #24]	; (8005644 <MX_TIM6_Init+0x64>)
 800562c:	f008 fb14 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8005636:	f000 faf1 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800563a:	bf00      	nop
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	2003db90 	.word	0x2003db90
 8005648:	40001000 	.word	0x40001000

0800564c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005652:	463b      	mov	r3, r7
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800565a:	4b14      	ldr	r3, [pc, #80]	; (80056ac <MX_TIM7_Init+0x60>)
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <MX_TIM7_Init+0x64>)
 800565e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8005660:	4b12      	ldr	r3, [pc, #72]	; (80056ac <MX_TIM7_Init+0x60>)
 8005662:	22b3      	movs	r2, #179	; 0xb3
 8005664:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005666:	4b11      	ldr	r3, [pc, #68]	; (80056ac <MX_TIM7_Init+0x60>)
 8005668:	2200      	movs	r2, #0
 800566a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800566c:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <MX_TIM7_Init+0x60>)
 800566e:	2231      	movs	r2, #49	; 0x31
 8005670:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005672:	4b0e      	ldr	r3, [pc, #56]	; (80056ac <MX_TIM7_Init+0x60>)
 8005674:	2280      	movs	r2, #128	; 0x80
 8005676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005678:	480c      	ldr	r0, [pc, #48]	; (80056ac <MX_TIM7_Init+0x60>)
 800567a:	f007 fcff 	bl	800d07c <HAL_TIM_Base_Init>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d001      	beq.n	8005688 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8005684:	f000 faca 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005688:	2300      	movs	r3, #0
 800568a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800568c:	2300      	movs	r3, #0
 800568e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005690:	463b      	mov	r3, r7
 8005692:	4619      	mov	r1, r3
 8005694:	4805      	ldr	r0, [pc, #20]	; (80056ac <MX_TIM7_Init+0x60>)
 8005696:	f008 fadf 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80056a0:	f000 fabc 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80056a4:	bf00      	nop
 80056a6:	3708      	adds	r7, #8
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	2003dd34 	.word	0x2003dd34
 80056b0:	40001400 	.word	0x40001400

080056b4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08c      	sub	sp, #48	; 0x30
 80056b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80056ba:	f107 030c 	add.w	r3, r7, #12
 80056be:	2224      	movs	r2, #36	; 0x24
 80056c0:	2100      	movs	r1, #0
 80056c2:	4618      	mov	r0, r3
 80056c4:	f00e f923 	bl	801390e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056c8:	1d3b      	adds	r3, r7, #4
 80056ca:	2200      	movs	r2, #0
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80056d0:	4b22      	ldr	r3, [pc, #136]	; (800575c <MX_TIM8_Init+0xa8>)
 80056d2:	4a23      	ldr	r2, [pc, #140]	; (8005760 <MX_TIM8_Init+0xac>)
 80056d4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80056d6:	4b21      	ldr	r3, [pc, #132]	; (800575c <MX_TIM8_Init+0xa8>)
 80056d8:	2200      	movs	r2, #0
 80056da:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80056dc:	4b1f      	ldr	r3, [pc, #124]	; (800575c <MX_TIM8_Init+0xa8>)
 80056de:	2210      	movs	r2, #16
 80056e0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80056e2:	4b1e      	ldr	r3, [pc, #120]	; (800575c <MX_TIM8_Init+0xa8>)
 80056e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056e8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056ea:	4b1c      	ldr	r3, [pc, #112]	; (800575c <MX_TIM8_Init+0xa8>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80056f0:	4b1a      	ldr	r3, [pc, #104]	; (800575c <MX_TIM8_Init+0xa8>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056f6:	4b19      	ldr	r3, [pc, #100]	; (800575c <MX_TIM8_Init+0xa8>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80056fc:	2303      	movs	r3, #3
 80056fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005700:	2300      	movs	r3, #0
 8005702:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005704:	2301      	movs	r3, #1
 8005706:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005708:	2300      	movs	r3, #0
 800570a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800570c:	2300      	movs	r3, #0
 800570e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005710:	2300      	movs	r3, #0
 8005712:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005714:	2301      	movs	r3, #1
 8005716:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005718:	2300      	movs	r3, #0
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800571c:	2300      	movs	r3, #0
 800571e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005720:	f107 030c 	add.w	r3, r7, #12
 8005724:	4619      	mov	r1, r3
 8005726:	480d      	ldr	r0, [pc, #52]	; (800575c <MX_TIM8_Init+0xa8>)
 8005728:	f007 fd60 	bl	800d1ec <HAL_TIM_Encoder_Init>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005732:	f000 fa73 	bl	8005c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005736:	2300      	movs	r3, #0
 8005738:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800573a:	2300      	movs	r3, #0
 800573c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800573e:	1d3b      	adds	r3, r7, #4
 8005740:	4619      	mov	r1, r3
 8005742:	4806      	ldr	r0, [pc, #24]	; (800575c <MX_TIM8_Init+0xa8>)
 8005744:	f008 fa88 	bl	800dc58 <HAL_TIMEx_MasterConfigSynchronization>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800574e:	f000 fa65 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005752:	bf00      	nop
 8005754:	3730      	adds	r7, #48	; 0x30
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	2003d8b4 	.word	0x2003d8b4
 8005760:	40010400 	.word	0x40010400

08005764 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b088      	sub	sp, #32
 8005768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800576a:	1d3b      	adds	r3, r7, #4
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]
 8005770:	605a      	str	r2, [r3, #4]
 8005772:	609a      	str	r2, [r3, #8]
 8005774:	60da      	str	r2, [r3, #12]
 8005776:	611a      	str	r2, [r3, #16]
 8005778:	615a      	str	r2, [r3, #20]
 800577a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800577c:	4b1e      	ldr	r3, [pc, #120]	; (80057f8 <MX_TIM10_Init+0x94>)
 800577e:	4a1f      	ldr	r2, [pc, #124]	; (80057fc <MX_TIM10_Init+0x98>)
 8005780:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8005782:	4b1d      	ldr	r3, [pc, #116]	; (80057f8 <MX_TIM10_Init+0x94>)
 8005784:	2200      	movs	r2, #0
 8005786:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005788:	4b1b      	ldr	r3, [pc, #108]	; (80057f8 <MX_TIM10_Init+0x94>)
 800578a:	2200      	movs	r2, #0
 800578c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800578e:	4b1a      	ldr	r3, [pc, #104]	; (80057f8 <MX_TIM10_Init+0x94>)
 8005790:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005794:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005796:	4b18      	ldr	r3, [pc, #96]	; (80057f8 <MX_TIM10_Init+0x94>)
 8005798:	2200      	movs	r2, #0
 800579a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800579c:	4b16      	ldr	r3, [pc, #88]	; (80057f8 <MX_TIM10_Init+0x94>)
 800579e:	2200      	movs	r2, #0
 80057a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80057a2:	4815      	ldr	r0, [pc, #84]	; (80057f8 <MX_TIM10_Init+0x94>)
 80057a4:	f007 fc6a 	bl	800d07c <HAL_TIM_Base_Init>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80057ae:	f000 fa35 	bl	8005c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80057b2:	4811      	ldr	r0, [pc, #68]	; (80057f8 <MX_TIM10_Init+0x94>)
 80057b4:	f007 fcb1 	bl	800d11a <HAL_TIM_PWM_Init>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80057be:	f000 fa2d 	bl	8005c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80057c2:	2360      	movs	r3, #96	; 0x60
 80057c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80057c6:	2300      	movs	r3, #0
 80057c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80057ca:	2300      	movs	r3, #0
 80057cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80057d2:	1d3b      	adds	r3, r7, #4
 80057d4:	2200      	movs	r2, #0
 80057d6:	4619      	mov	r1, r3
 80057d8:	4807      	ldr	r0, [pc, #28]	; (80057f8 <MX_TIM10_Init+0x94>)
 80057da:	f007 fed9 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80057e4:	f000 fa1a 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80057e8:	4803      	ldr	r0, [pc, #12]	; (80057f8 <MX_TIM10_Init+0x94>)
 80057ea:	f000 fe07 	bl	80063fc <HAL_TIM_MspPostInit>

}
 80057ee:	bf00      	nop
 80057f0:	3720      	adds	r7, #32
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	2003d9d0 	.word	0x2003d9d0
 80057fc:	40014400 	.word	0x40014400

08005800 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005806:	1d3b      	adds	r3, r7, #4
 8005808:	2200      	movs	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	605a      	str	r2, [r3, #4]
 800580e:	609a      	str	r2, [r3, #8]
 8005810:	60da      	str	r2, [r3, #12]
 8005812:	611a      	str	r2, [r3, #16]
 8005814:	615a      	str	r2, [r3, #20]
 8005816:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8005818:	4b1e      	ldr	r3, [pc, #120]	; (8005894 <MX_TIM11_Init+0x94>)
 800581a:	4a1f      	ldr	r2, [pc, #124]	; (8005898 <MX_TIM11_Init+0x98>)
 800581c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800581e:	4b1d      	ldr	r3, [pc, #116]	; (8005894 <MX_TIM11_Init+0x94>)
 8005820:	2200      	movs	r2, #0
 8005822:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005824:	4b1b      	ldr	r3, [pc, #108]	; (8005894 <MX_TIM11_Init+0x94>)
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800582a:	4b1a      	ldr	r3, [pc, #104]	; (8005894 <MX_TIM11_Init+0x94>)
 800582c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005830:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005832:	4b18      	ldr	r3, [pc, #96]	; (8005894 <MX_TIM11_Init+0x94>)
 8005834:	2200      	movs	r2, #0
 8005836:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005838:	4b16      	ldr	r3, [pc, #88]	; (8005894 <MX_TIM11_Init+0x94>)
 800583a:	2200      	movs	r2, #0
 800583c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800583e:	4815      	ldr	r0, [pc, #84]	; (8005894 <MX_TIM11_Init+0x94>)
 8005840:	f007 fc1c 	bl	800d07c <HAL_TIM_Base_Init>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d001      	beq.n	800584e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800584a:	f000 f9e7 	bl	8005c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800584e:	4811      	ldr	r0, [pc, #68]	; (8005894 <MX_TIM11_Init+0x94>)
 8005850:	f007 fc63 	bl	800d11a <HAL_TIM_PWM_Init>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800585a:	f000 f9df 	bl	8005c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800585e:	2360      	movs	r3, #96	; 0x60
 8005860:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005862:	2300      	movs	r3, #0
 8005864:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005866:	2300      	movs	r3, #0
 8005868:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800586e:	1d3b      	adds	r3, r7, #4
 8005870:	2200      	movs	r2, #0
 8005872:	4619      	mov	r1, r3
 8005874:	4807      	ldr	r0, [pc, #28]	; (8005894 <MX_TIM11_Init+0x94>)
 8005876:	f007 fe8b 	bl	800d590 <HAL_TIM_PWM_ConfigChannel>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8005880:	f000 f9cc 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8005884:	4803      	ldr	r0, [pc, #12]	; (8005894 <MX_TIM11_Init+0x94>)
 8005886:	f000 fdb9 	bl	80063fc <HAL_TIM_MspPostInit>

}
 800588a:	bf00      	nop
 800588c:	3720      	adds	r7, #32
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	2003daf0 	.word	0x2003daf0
 8005898:	40014800 	.word	0x40014800

0800589c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80058a0:	4b0e      	ldr	r3, [pc, #56]	; (80058dc <MX_TIM13_Init+0x40>)
 80058a2:	4a0f      	ldr	r2, [pc, #60]	; (80058e0 <MX_TIM13_Init+0x44>)
 80058a4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80058a6:	4b0d      	ldr	r3, [pc, #52]	; (80058dc <MX_TIM13_Init+0x40>)
 80058a8:	2259      	movs	r2, #89	; 0x59
 80058aa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058ac:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <MX_TIM13_Init+0x40>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 80058b2:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <MX_TIM13_Init+0x40>)
 80058b4:	f242 720f 	movw	r2, #9999	; 0x270f
 80058b8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058ba:	4b08      	ldr	r3, [pc, #32]	; (80058dc <MX_TIM13_Init+0x40>)
 80058bc:	2200      	movs	r2, #0
 80058be:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80058c0:	4b06      	ldr	r3, [pc, #24]	; (80058dc <MX_TIM13_Init+0x40>)
 80058c2:	2280      	movs	r2, #128	; 0x80
 80058c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80058c6:	4805      	ldr	r0, [pc, #20]	; (80058dc <MX_TIM13_Init+0x40>)
 80058c8:	f007 fbd8 	bl	800d07c <HAL_TIM_Base_Init>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80058d2:	f000 f9a3 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	2003dab0 	.word	0x2003dab0
 80058e0:	40001c00 	.word	0x40001c00

080058e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80058e8:	4b11      	ldr	r3, [pc, #68]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 80058ea:	4a12      	ldr	r2, [pc, #72]	; (8005934 <MX_USART2_UART_Init+0x50>)
 80058ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80058ee:	4b10      	ldr	r3, [pc, #64]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 80058f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80058f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80058f6:	4b0e      	ldr	r3, [pc, #56]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80058fc:	4b0c      	ldr	r3, [pc, #48]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 80058fe:	2200      	movs	r2, #0
 8005900:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005902:	4b0b      	ldr	r3, [pc, #44]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 8005904:	2200      	movs	r2, #0
 8005906:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005908:	4b09      	ldr	r3, [pc, #36]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 800590a:	220c      	movs	r2, #12
 800590c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800590e:	4b08      	ldr	r3, [pc, #32]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 8005910:	2200      	movs	r2, #0
 8005912:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005914:	4b06      	ldr	r3, [pc, #24]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 8005916:	2200      	movs	r2, #0
 8005918:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800591a:	4805      	ldr	r0, [pc, #20]	; (8005930 <MX_USART2_UART_Init+0x4c>)
 800591c:	f008 fa7e 	bl	800de1c <HAL_UART_Init>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005926:	f000 f979 	bl	8005c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800592a:	bf00      	nop
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	2003dc94 	.word	0x2003dc94
 8005934:	40004400 	.word	0x40004400

08005938 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800593e:	2300      	movs	r3, #0
 8005940:	607b      	str	r3, [r7, #4]
 8005942:	4b14      	ldr	r3, [pc, #80]	; (8005994 <MX_DMA_Init+0x5c>)
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	4a13      	ldr	r2, [pc, #76]	; (8005994 <MX_DMA_Init+0x5c>)
 8005948:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800594c:	6313      	str	r3, [r2, #48]	; 0x30
 800594e:	4b11      	ldr	r3, [pc, #68]	; (8005994 <MX_DMA_Init+0x5c>)
 8005950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005956:	607b      	str	r3, [r7, #4]
 8005958:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800595a:	2200      	movs	r2, #0
 800595c:	2100      	movs	r1, #0
 800595e:	203a      	movs	r0, #58	; 0x3a
 8005960:	f002 ff57 	bl	8008812 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005964:	203a      	movs	r0, #58	; 0x3a
 8005966:	f002 ff70 	bl	800884a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800596a:	2200      	movs	r2, #0
 800596c:	2100      	movs	r1, #0
 800596e:	203b      	movs	r0, #59	; 0x3b
 8005970:	f002 ff4f 	bl	8008812 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8005974:	203b      	movs	r0, #59	; 0x3b
 8005976:	f002 ff68 	bl	800884a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800597a:	2200      	movs	r2, #0
 800597c:	2100      	movs	r1, #0
 800597e:	2045      	movs	r0, #69	; 0x45
 8005980:	f002 ff47 	bl	8008812 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005984:	2045      	movs	r0, #69	; 0x45
 8005986:	f002 ff60 	bl	800884a <HAL_NVIC_EnableIRQ>

}
 800598a:	bf00      	nop
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	40023800 	.word	0x40023800

08005998 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b08c      	sub	sp, #48	; 0x30
 800599c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800599e:	f107 031c 	add.w	r3, r7, #28
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	605a      	str	r2, [r3, #4]
 80059a8:	609a      	str	r2, [r3, #8]
 80059aa:	60da      	str	r2, [r3, #12]
 80059ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80059ae:	2300      	movs	r3, #0
 80059b0:	61bb      	str	r3, [r7, #24]
 80059b2:	4b94      	ldr	r3, [pc, #592]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b6:	4a93      	ldr	r2, [pc, #588]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059b8:	f043 0310 	orr.w	r3, r3, #16
 80059bc:	6313      	str	r3, [r2, #48]	; 0x30
 80059be:	4b91      	ldr	r3, [pc, #580]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c2:	f003 0310 	and.w	r3, r3, #16
 80059c6:	61bb      	str	r3, [r7, #24]
 80059c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	4b8d      	ldr	r3, [pc, #564]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d2:	4a8c      	ldr	r2, [pc, #560]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d8:	6313      	str	r3, [r2, #48]	; 0x30
 80059da:	4b8a      	ldr	r3, [pc, #552]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80059e6:	2300      	movs	r3, #0
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	4b86      	ldr	r3, [pc, #536]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ee:	4a85      	ldr	r2, [pc, #532]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059f0:	f043 0304 	orr.w	r3, r3, #4
 80059f4:	6313      	str	r3, [r2, #48]	; 0x30
 80059f6:	4b83      	ldr	r3, [pc, #524]	; (8005c04 <MX_GPIO_Init+0x26c>)
 80059f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fa:	f003 0304 	and.w	r3, r3, #4
 80059fe:	613b      	str	r3, [r7, #16]
 8005a00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a02:	2300      	movs	r3, #0
 8005a04:	60fb      	str	r3, [r7, #12]
 8005a06:	4b7f      	ldr	r3, [pc, #508]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a0a:	4a7e      	ldr	r2, [pc, #504]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6313      	str	r3, [r2, #48]	; 0x30
 8005a12:	4b7c      	ldr	r3, [pc, #496]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60bb      	str	r3, [r7, #8]
 8005a22:	4b78      	ldr	r3, [pc, #480]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	4a77      	ldr	r2, [pc, #476]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a28:	f043 0302 	orr.w	r3, r3, #2
 8005a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a2e:	4b75      	ldr	r3, [pc, #468]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	60bb      	str	r3, [r7, #8]
 8005a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	607b      	str	r3, [r7, #4]
 8005a3e:	4b71      	ldr	r3, [pc, #452]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a42:	4a70      	ldr	r2, [pc, #448]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a44:	f043 0308 	orr.w	r3, r3, #8
 8005a48:	6313      	str	r3, [r2, #48]	; 0x30
 8005a4a:	4b6e      	ldr	r3, [pc, #440]	; (8005c04 <MX_GPIO_Init+0x26c>)
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	607b      	str	r3, [r7, #4]
 8005a54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8005a56:	2200      	movs	r2, #0
 8005a58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a5c:	486a      	ldr	r0, [pc, #424]	; (8005c08 <MX_GPIO_Init+0x270>)
 8005a5e:	f003 fc6d 	bl	800933c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8005a62:	2200      	movs	r2, #0
 8005a64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a68:	4868      	ldr	r0, [pc, #416]	; (8005c0c <MX_GPIO_Init+0x274>)
 8005a6a:	f003 fc67 	bl	800933c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005a74:	4866      	ldr	r0, [pc, #408]	; (8005c10 <MX_GPIO_Init+0x278>)
 8005a76:	f003 fc61 	bl	800933c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8005a80:	4864      	ldr	r0, [pc, #400]	; (8005c14 <MX_GPIO_Init+0x27c>)
 8005a82:	f003 fc5b 	bl	800933c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005a86:	2304      	movs	r3, #4
 8005a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a92:	f107 031c 	add.w	r3, r7, #28
 8005a96:	4619      	mov	r1, r3
 8005a98:	485b      	ldr	r0, [pc, #364]	; (8005c08 <MX_GPIO_Init+0x270>)
 8005a9a:	f003 fa8d 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005a9e:	230f      	movs	r3, #15
 8005aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005aaa:	f107 031c 	add.w	r3, r7, #28
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4859      	ldr	r0, [pc, #356]	; (8005c18 <MX_GPIO_Init+0x280>)
 8005ab2:	f003 fa81 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005ab6:	23e1      	movs	r3, #225	; 0xe1
 8005ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005aba:	2303      	movs	r3, #3
 8005abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ac2:	f107 031c 	add.w	r3, r7, #28
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	4852      	ldr	r0, [pc, #328]	; (8005c14 <MX_GPIO_Init+0x27c>)
 8005aca:	f003 fa75 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ada:	f107 031c 	add.w	r3, r7, #28
 8005ade:	4619      	mov	r1, r3
 8005ae0:	484a      	ldr	r0, [pc, #296]	; (8005c0c <MX_GPIO_Init+0x274>)
 8005ae2:	f003 fa69 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005ae6:	2304      	movs	r3, #4
 8005ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005aea:	2300      	movs	r3, #0
 8005aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005aee:	2301      	movs	r3, #1
 8005af0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005af2:	f107 031c 	add.w	r3, r7, #28
 8005af6:	4619      	mov	r1, r3
 8005af8:	4844      	ldr	r0, [pc, #272]	; (8005c0c <MX_GPIO_Init+0x274>)
 8005afa:	f003 fa5d 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8005afe:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8005b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b04:	2300      	movs	r3, #0
 8005b06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b0c:	f107 031c 	add.w	r3, r7, #28
 8005b10:	4619      	mov	r1, r3
 8005b12:	483d      	ldr	r0, [pc, #244]	; (8005c08 <MX_GPIO_Init+0x270>)
 8005b14:	f003 fa50 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005b18:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b26:	2300      	movs	r3, #0
 8005b28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b2a:	f107 031c 	add.w	r3, r7, #28
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4835      	ldr	r0, [pc, #212]	; (8005c08 <MX_GPIO_Init+0x270>)
 8005b32:	f003 fa41 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b40:	2300      	movs	r3, #0
 8005b42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b44:	2300      	movs	r3, #0
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b48:	f107 031c 	add.w	r3, r7, #28
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	482f      	ldr	r0, [pc, #188]	; (8005c0c <MX_GPIO_Init+0x274>)
 8005b50:	f003 fa32 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b62:	f107 031c 	add.w	r3, r7, #28
 8005b66:	4619      	mov	r1, r3
 8005b68:	4829      	ldr	r0, [pc, #164]	; (8005c10 <MX_GPIO_Init+0x278>)
 8005b6a:	f003 fa25 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b74:	2301      	movs	r3, #1
 8005b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b80:	f107 031c 	add.w	r3, r7, #28
 8005b84:	4619      	mov	r1, r3
 8005b86:	4822      	ldr	r0, [pc, #136]	; (8005c10 <MX_GPIO_Init+0x278>)
 8005b88:	f003 fa16 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b92:	2301      	movs	r3, #1
 8005b94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b96:	2301      	movs	r3, #1
 8005b98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b9e:	f107 031c 	add.w	r3, r7, #28
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	481a      	ldr	r0, [pc, #104]	; (8005c10 <MX_GPIO_Init+0x278>)
 8005ba6:	f003 fa07 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005baa:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005bae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bbc:	f107 031c 	add.w	r3, r7, #28
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4814      	ldr	r0, [pc, #80]	; (8005c14 <MX_GPIO_Init+0x27c>)
 8005bc4:	f003 f9f8 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005bc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bd6:	f107 031c 	add.w	r3, r7, #28
 8005bda:	4619      	mov	r1, r3
 8005bdc:	480d      	ldr	r0, [pc, #52]	; (8005c14 <MX_GPIO_Init+0x27c>)
 8005bde:	f003 f9eb 	bl	8008fb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8005be2:	239b      	movs	r3, #155	; 0x9b
 8005be4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005be6:	2300      	movs	r3, #0
 8005be8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005bea:	2301      	movs	r3, #1
 8005bec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005bee:	f107 031c 	add.w	r3, r7, #28
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	4806      	ldr	r0, [pc, #24]	; (8005c10 <MX_GPIO_Init+0x278>)
 8005bf6:	f003 f9df 	bl	8008fb8 <HAL_GPIO_Init>

}
 8005bfa:	bf00      	nop
 8005bfc:	3730      	adds	r7, #48	; 0x30
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	40023800 	.word	0x40023800
 8005c08:	40021000 	.word	0x40021000
 8005c0c:	40020400 	.word	0x40020400
 8005c10:	40020c00 	.word	0x40020c00
 8005c14:	40020000 	.word	0x40020000
 8005c18:	40020800 	.word	0x40020800

08005c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005c20:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005c22:	e7fe      	b.n	8005c22 <Error_Handler+0x6>

08005c24 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8005c28:	bf00      	nop
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
	...

08005c34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	607b      	str	r3, [r7, #4]
 8005c3e:	4b10      	ldr	r3, [pc, #64]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c42:	4a0f      	ldr	r2, [pc, #60]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c48:	6453      	str	r3, [r2, #68]	; 0x44
 8005c4a:	4b0d      	ldr	r3, [pc, #52]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c52:	607b      	str	r3, [r7, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c56:	2300      	movs	r3, #0
 8005c58:	603b      	str	r3, [r7, #0]
 8005c5a:	4b09      	ldr	r3, [pc, #36]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	4a08      	ldr	r2, [pc, #32]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c64:	6413      	str	r3, [r2, #64]	; 0x40
 8005c66:	4b06      	ldr	r3, [pc, #24]	; (8005c80 <HAL_MspInit+0x4c>)
 8005c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c6e:	603b      	str	r3, [r7, #0]
 8005c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c72:	bf00      	nop
 8005c74:	370c      	adds	r7, #12
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	40023800 	.word	0x40023800

08005c84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08c      	sub	sp, #48	; 0x30
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c8c:	f107 031c 	add.w	r3, r7, #28
 8005c90:	2200      	movs	r2, #0
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	605a      	str	r2, [r3, #4]
 8005c96:	609a      	str	r2, [r3, #8]
 8005c98:	60da      	str	r2, [r3, #12]
 8005c9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a4a      	ldr	r2, [pc, #296]	; (8005dcc <HAL_ADC_MspInit+0x148>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	f040 808e 	bne.w	8005dc4 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005ca8:	2300      	movs	r3, #0
 8005caa:	61bb      	str	r3, [r7, #24]
 8005cac:	4b48      	ldr	r3, [pc, #288]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb0:	4a47      	ldr	r2, [pc, #284]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005cb6:	6453      	str	r3, [r2, #68]	; 0x44
 8005cb8:	4b45      	ldr	r3, [pc, #276]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc0:	61bb      	str	r3, [r7, #24]
 8005cc2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	4b41      	ldr	r3, [pc, #260]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ccc:	4a40      	ldr	r2, [pc, #256]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cce:	f043 0304 	orr.w	r3, r3, #4
 8005cd2:	6313      	str	r3, [r2, #48]	; 0x30
 8005cd4:	4b3e      	ldr	r3, [pc, #248]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	613b      	str	r3, [r7, #16]
 8005ce4:	4b3a      	ldr	r3, [pc, #232]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce8:	4a39      	ldr	r2, [pc, #228]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cea:	f043 0301 	orr.w	r3, r3, #1
 8005cee:	6313      	str	r3, [r2, #48]	; 0x30
 8005cf0:	4b37      	ldr	r3, [pc, #220]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	4b33      	ldr	r3, [pc, #204]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d04:	4a32      	ldr	r2, [pc, #200]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005d06:	f043 0302 	orr.w	r3, r3, #2
 8005d0a:	6313      	str	r3, [r2, #48]	; 0x30
 8005d0c:	4b30      	ldr	r3, [pc, #192]	; (8005dd0 <HAL_ADC_MspInit+0x14c>)
 8005d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	60fb      	str	r3, [r7, #12]
 8005d16:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005d18:	230f      	movs	r3, #15
 8005d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d20:	2300      	movs	r3, #0
 8005d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d24:	f107 031c 	add.w	r3, r7, #28
 8005d28:	4619      	mov	r1, r3
 8005d2a:	482a      	ldr	r0, [pc, #168]	; (8005dd4 <HAL_ADC_MspInit+0x150>)
 8005d2c:	f003 f944 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005d30:	23ff      	movs	r3, #255	; 0xff
 8005d32:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d34:	2303      	movs	r3, #3
 8005d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d3c:	f107 031c 	add.w	r3, r7, #28
 8005d40:	4619      	mov	r1, r3
 8005d42:	4825      	ldr	r0, [pc, #148]	; (8005dd8 <HAL_ADC_MspInit+0x154>)
 8005d44:	f003 f938 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d54:	f107 031c 	add.w	r3, r7, #28
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4820      	ldr	r0, [pc, #128]	; (8005ddc <HAL_ADC_MspInit+0x158>)
 8005d5c:	f003 f92c 	bl	8008fb8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005d60:	4b1f      	ldr	r3, [pc, #124]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d62:	4a20      	ldr	r2, [pc, #128]	; (8005de4 <HAL_ADC_MspInit+0x160>)
 8005d64:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005d66:	4b1e      	ldr	r3, [pc, #120]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d6c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d6e:	4b1c      	ldr	r3, [pc, #112]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d74:	4b1a      	ldr	r3, [pc, #104]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005d7a:	4b19      	ldr	r3, [pc, #100]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d80:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005d82:	4b17      	ldr	r3, [pc, #92]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d88:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005d8a:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d90:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005d92:	4b13      	ldr	r3, [pc, #76]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d98:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005d9a:	4b11      	ldr	r3, [pc, #68]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005d9c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005da0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005da2:	4b0f      	ldr	r3, [pc, #60]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005da4:	2200      	movs	r2, #0
 8005da6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005da8:	480d      	ldr	r0, [pc, #52]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005daa:	f002 fd69 	bl	8008880 <HAL_DMA_Init>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8005db4:	f7ff ff32 	bl	8005c1c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a09      	ldr	r2, [pc, #36]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005dbc:	639a      	str	r2, [r3, #56]	; 0x38
 8005dbe:	4a08      	ldr	r2, [pc, #32]	; (8005de0 <HAL_ADC_MspInit+0x15c>)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005dc4:	bf00      	nop
 8005dc6:	3730      	adds	r7, #48	; 0x30
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	40012100 	.word	0x40012100
 8005dd0:	40023800 	.word	0x40023800
 8005dd4:	40020800 	.word	0x40020800
 8005dd8:	40020000 	.word	0x40020000
 8005ddc:	40020400 	.word	0x40020400
 8005de0:	2003dcd4 	.word	0x2003dcd4
 8005de4:	40026440 	.word	0x40026440

08005de8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b08c      	sub	sp, #48	; 0x30
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005df0:	f107 031c 	add.w	r3, r7, #28
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	609a      	str	r2, [r3, #8]
 8005dfc:	60da      	str	r2, [r3, #12]
 8005dfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a32      	ldr	r2, [pc, #200]	; (8005ed0 <HAL_I2C_MspInit+0xe8>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d12c      	bne.n	8005e64 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61bb      	str	r3, [r7, #24]
 8005e0e:	4b31      	ldr	r3, [pc, #196]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e12:	4a30      	ldr	r2, [pc, #192]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e14:	f043 0302 	orr.w	r3, r3, #2
 8005e18:	6313      	str	r3, [r2, #48]	; 0x30
 8005e1a:	4b2e      	ldr	r3, [pc, #184]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005e26:	23c0      	movs	r3, #192	; 0xc0
 8005e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e2a:	2312      	movs	r3, #18
 8005e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e32:	2303      	movs	r3, #3
 8005e34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005e36:	2304      	movs	r3, #4
 8005e38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e3a:	f107 031c 	add.w	r3, r7, #28
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4825      	ldr	r0, [pc, #148]	; (8005ed8 <HAL_I2C_MspInit+0xf0>)
 8005e42:	f003 f8b9 	bl	8008fb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
 8005e4a:	4b22      	ldr	r3, [pc, #136]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	4a21      	ldr	r2, [pc, #132]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e54:	6413      	str	r3, [r2, #64]	; 0x40
 8005e56:	4b1f      	ldr	r3, [pc, #124]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005e62:	e031      	b.n	8005ec8 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a1c      	ldr	r2, [pc, #112]	; (8005edc <HAL_I2C_MspInit+0xf4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d12c      	bne.n	8005ec8 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e6e:	2300      	movs	r3, #0
 8005e70:	613b      	str	r3, [r7, #16]
 8005e72:	4b18      	ldr	r3, [pc, #96]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e76:	4a17      	ldr	r2, [pc, #92]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e78:	f043 0302 	orr.w	r3, r3, #2
 8005e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8005e7e:	4b15      	ldr	r3, [pc, #84]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	613b      	str	r3, [r7, #16]
 8005e88:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005e8a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e90:	2312      	movs	r3, #18
 8005e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e94:	2301      	movs	r3, #1
 8005e96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005e9c:	2304      	movs	r3, #4
 8005e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ea0:	f107 031c 	add.w	r3, r7, #28
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	480c      	ldr	r0, [pc, #48]	; (8005ed8 <HAL_I2C_MspInit+0xf0>)
 8005ea8:	f003 f886 	bl	8008fb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005eac:	2300      	movs	r3, #0
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	4b08      	ldr	r3, [pc, #32]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb4:	4a07      	ldr	r2, [pc, #28]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005eb6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005eba:	6413      	str	r3, [r2, #64]	; 0x40
 8005ebc:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <HAL_I2C_MspInit+0xec>)
 8005ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ec4:	60fb      	str	r3, [r7, #12]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
}
 8005ec8:	bf00      	nop
 8005eca:	3730      	adds	r7, #48	; 0x30
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40005400 	.word	0x40005400
 8005ed4:	40023800 	.word	0x40023800
 8005ed8:	40020400 	.word	0x40020400
 8005edc:	40005800 	.word	0x40005800

08005ee0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08a      	sub	sp, #40	; 0x28
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ee8:	f107 0314 	add.w	r3, r7, #20
 8005eec:	2200      	movs	r2, #0
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	605a      	str	r2, [r3, #4]
 8005ef2:	609a      	str	r2, [r3, #8]
 8005ef4:	60da      	str	r2, [r3, #12]
 8005ef6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a69      	ldr	r2, [pc, #420]	; (80060a4 <HAL_SD_MspInit+0x1c4>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	f040 80cb 	bne.w	800609a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005f04:	2300      	movs	r3, #0
 8005f06:	613b      	str	r3, [r7, #16]
 8005f08:	4b67      	ldr	r3, [pc, #412]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0c:	4a66      	ldr	r2, [pc, #408]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f12:	6453      	str	r3, [r2, #68]	; 0x44
 8005f14:	4b64      	ldr	r3, [pc, #400]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f20:	2300      	movs	r3, #0
 8005f22:	60fb      	str	r3, [r7, #12]
 8005f24:	4b60      	ldr	r3, [pc, #384]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f28:	4a5f      	ldr	r2, [pc, #380]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f2a:	f043 0304 	orr.w	r3, r3, #4
 8005f2e:	6313      	str	r3, [r2, #48]	; 0x30
 8005f30:	4b5d      	ldr	r3, [pc, #372]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f34:	f003 0304 	and.w	r3, r3, #4
 8005f38:	60fb      	str	r3, [r7, #12]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60bb      	str	r3, [r7, #8]
 8005f40:	4b59      	ldr	r3, [pc, #356]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f44:	4a58      	ldr	r2, [pc, #352]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f46:	f043 0308 	orr.w	r3, r3, #8
 8005f4a:	6313      	str	r3, [r2, #48]	; 0x30
 8005f4c:	4b56      	ldr	r3, [pc, #344]	; (80060a8 <HAL_SD_MspInit+0x1c8>)
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	60bb      	str	r3, [r7, #8]
 8005f56:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005f58:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005f5c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f5e:	2302      	movs	r3, #2
 8005f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f66:	2303      	movs	r3, #3
 8005f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005f6a:	230c      	movs	r3, #12
 8005f6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f6e:	f107 0314 	add.w	r3, r7, #20
 8005f72:	4619      	mov	r1, r3
 8005f74:	484d      	ldr	r0, [pc, #308]	; (80060ac <HAL_SD_MspInit+0x1cc>)
 8005f76:	f003 f81f 	bl	8008fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005f7a:	2304      	movs	r3, #4
 8005f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f7e:	2302      	movs	r3, #2
 8005f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f86:	2303      	movs	r3, #3
 8005f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005f8a:	230c      	movs	r3, #12
 8005f8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005f8e:	f107 0314 	add.w	r3, r7, #20
 8005f92:	4619      	mov	r1, r3
 8005f94:	4846      	ldr	r0, [pc, #280]	; (80060b0 <HAL_SD_MspInit+0x1d0>)
 8005f96:	f003 f80f 	bl	8008fb8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8005f9a:	4b46      	ldr	r3, [pc, #280]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005f9c:	4a46      	ldr	r2, [pc, #280]	; (80060b8 <HAL_SD_MspInit+0x1d8>)
 8005f9e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005fa0:	4b44      	ldr	r3, [pc, #272]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fa2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005fa6:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fa8:	4b42      	ldr	r3, [pc, #264]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005faa:	2200      	movs	r2, #0
 8005fac:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fae:	4b41      	ldr	r3, [pc, #260]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005fb4:	4b3f      	ldr	r3, [pc, #252]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005fba:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005fbc:	4b3d      	ldr	r3, [pc, #244]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005fc2:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005fc4:	4b3b      	ldr	r3, [pc, #236]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005fca:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8005fcc:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fce:	2220      	movs	r2, #32
 8005fd0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005fd2:	4b38      	ldr	r3, [pc, #224]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fd4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005fd8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005fda:	4b36      	ldr	r3, [pc, #216]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fdc:	2204      	movs	r2, #4
 8005fde:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005fe0:	4b34      	ldr	r3, [pc, #208]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fe2:	2203      	movs	r2, #3
 8005fe4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8005fe6:	4b33      	ldr	r3, [pc, #204]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005fe8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005fec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005fee:	4b31      	ldr	r3, [pc, #196]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005ff0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005ff4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8005ff6:	482f      	ldr	r0, [pc, #188]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 8005ff8:	f002 fc42 	bl	8008880 <HAL_DMA_Init>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8006002:	f7ff fe0b 	bl	8005c1c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a2a      	ldr	r2, [pc, #168]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 800600a:	641a      	str	r2, [r3, #64]	; 0x40
 800600c:	4a29      	ldr	r2, [pc, #164]	; (80060b4 <HAL_SD_MspInit+0x1d4>)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8006012:	4b2a      	ldr	r3, [pc, #168]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006014:	4a2a      	ldr	r2, [pc, #168]	; (80060c0 <HAL_SD_MspInit+0x1e0>)
 8006016:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006018:	4b28      	ldr	r3, [pc, #160]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 800601a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800601e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006020:	4b26      	ldr	r3, [pc, #152]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006022:	2240      	movs	r2, #64	; 0x40
 8006024:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006026:	4b25      	ldr	r3, [pc, #148]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006028:	2200      	movs	r2, #0
 800602a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800602c:	4b23      	ldr	r3, [pc, #140]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 800602e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006032:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006034:	4b21      	ldr	r3, [pc, #132]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006036:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800603a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800603c:	4b1f      	ldr	r3, [pc, #124]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 800603e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006042:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8006044:	4b1d      	ldr	r3, [pc, #116]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006046:	2220      	movs	r2, #32
 8006048:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800604a:	4b1c      	ldr	r3, [pc, #112]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 800604c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006050:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006052:	4b1a      	ldr	r3, [pc, #104]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006054:	2204      	movs	r2, #4
 8006056:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006058:	4b18      	ldr	r3, [pc, #96]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 800605a:	2203      	movs	r2, #3
 800605c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800605e:	4b17      	ldr	r3, [pc, #92]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006060:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006064:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006066:	4b15      	ldr	r3, [pc, #84]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006068:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800606c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800606e:	4813      	ldr	r0, [pc, #76]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006070:	f002 fc06 	bl	8008880 <HAL_DMA_Init>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 800607a:	f7ff fdcf 	bl	8005c1c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a0e      	ldr	r2, [pc, #56]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006082:	63da      	str	r2, [r3, #60]	; 0x3c
 8006084:	4a0d      	ldr	r2, [pc, #52]	; (80060bc <HAL_SD_MspInit+0x1dc>)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800608a:	2200      	movs	r2, #0
 800608c:	2100      	movs	r1, #0
 800608e:	2031      	movs	r0, #49	; 0x31
 8006090:	f002 fbbf 	bl	8008812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8006094:	2031      	movs	r0, #49	; 0x31
 8006096:	f002 fbd8 	bl	800884a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800609a:	bf00      	nop
 800609c:	3728      	adds	r7, #40	; 0x28
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	40012c00 	.word	0x40012c00
 80060a8:	40023800 	.word	0x40023800
 80060ac:	40020800 	.word	0x40020800
 80060b0:	40020c00 	.word	0x40020c00
 80060b4:	2003d7fc 	.word	0x2003d7fc
 80060b8:	40026458 	.word	0x40026458
 80060bc:	2003db30 	.word	0x2003db30
 80060c0:	400264a0 	.word	0x400264a0

080060c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	; 0x28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060cc:	f107 0314 	add.w	r3, r7, #20
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	605a      	str	r2, [r3, #4]
 80060d6:	609a      	str	r2, [r3, #8]
 80060d8:	60da      	str	r2, [r3, #12]
 80060da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a19      	ldr	r2, [pc, #100]	; (8006148 <HAL_SPI_MspInit+0x84>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d12c      	bne.n	8006140 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80060e6:	2300      	movs	r3, #0
 80060e8:	613b      	str	r3, [r7, #16]
 80060ea:	4b18      	ldr	r3, [pc, #96]	; (800614c <HAL_SPI_MspInit+0x88>)
 80060ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ee:	4a17      	ldr	r2, [pc, #92]	; (800614c <HAL_SPI_MspInit+0x88>)
 80060f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060f4:	6413      	str	r3, [r2, #64]	; 0x40
 80060f6:	4b15      	ldr	r3, [pc, #84]	; (800614c <HAL_SPI_MspInit+0x88>)
 80060f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060fe:	613b      	str	r3, [r7, #16]
 8006100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006102:	2300      	movs	r3, #0
 8006104:	60fb      	str	r3, [r7, #12]
 8006106:	4b11      	ldr	r3, [pc, #68]	; (800614c <HAL_SPI_MspInit+0x88>)
 8006108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610a:	4a10      	ldr	r2, [pc, #64]	; (800614c <HAL_SPI_MspInit+0x88>)
 800610c:	f043 0302 	orr.w	r3, r3, #2
 8006110:	6313      	str	r3, [r2, #48]	; 0x30
 8006112:	4b0e      	ldr	r3, [pc, #56]	; (800614c <HAL_SPI_MspInit+0x88>)
 8006114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	60fb      	str	r3, [r7, #12]
 800611c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800611e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006124:	2302      	movs	r3, #2
 8006126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006128:	2300      	movs	r3, #0
 800612a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800612c:	2303      	movs	r3, #3
 800612e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006130:	2305      	movs	r3, #5
 8006132:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006134:	f107 0314 	add.w	r3, r7, #20
 8006138:	4619      	mov	r1, r3
 800613a:	4805      	ldr	r0, [pc, #20]	; (8006150 <HAL_SPI_MspInit+0x8c>)
 800613c:	f002 ff3c 	bl	8008fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006140:	bf00      	nop
 8006142:	3728      	adds	r7, #40	; 0x28
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	40003800 	.word	0x40003800
 800614c:	40023800 	.word	0x40023800
 8006150:	40020400 	.word	0x40020400

08006154 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08c      	sub	sp, #48	; 0x30
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800615c:	f107 031c 	add.w	r3, r7, #28
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	605a      	str	r2, [r3, #4]
 8006166:	609a      	str	r2, [r3, #8]
 8006168:	60da      	str	r2, [r3, #12]
 800616a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a2d      	ldr	r2, [pc, #180]	; (8006228 <HAL_TIM_PWM_MspInit+0xd4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d12d      	bne.n	80061d2 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006176:	2300      	movs	r3, #0
 8006178:	61bb      	str	r3, [r7, #24]
 800617a:	4b2c      	ldr	r3, [pc, #176]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 800617c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800617e:	4a2b      	ldr	r2, [pc, #172]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	6453      	str	r3, [r2, #68]	; 0x44
 8006186:	4b29      	ldr	r3, [pc, #164]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 8006188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	61bb      	str	r3, [r7, #24]
 8006190:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006192:	2300      	movs	r3, #0
 8006194:	617b      	str	r3, [r7, #20]
 8006196:	4b25      	ldr	r3, [pc, #148]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 8006198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800619a:	4a24      	ldr	r2, [pc, #144]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 800619c:	f043 0310 	orr.w	r3, r3, #16
 80061a0:	6313      	str	r3, [r2, #48]	; 0x30
 80061a2:	4b22      	ldr	r3, [pc, #136]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 80061a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a6:	f003 0310 	and.w	r3, r3, #16
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80061ae:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80061b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061b4:	2302      	movs	r3, #2
 80061b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061b8:	2300      	movs	r3, #0
 80061ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061bc:	2300      	movs	r3, #0
 80061be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80061c0:	2301      	movs	r3, #1
 80061c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80061c4:	f107 031c 	add.w	r3, r7, #28
 80061c8:	4619      	mov	r1, r3
 80061ca:	4819      	ldr	r0, [pc, #100]	; (8006230 <HAL_TIM_PWM_MspInit+0xdc>)
 80061cc:	f002 fef4 	bl	8008fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80061d0:	e026      	b.n	8006220 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a17      	ldr	r2, [pc, #92]	; (8006234 <HAL_TIM_PWM_MspInit+0xe0>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d10e      	bne.n	80061fa <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80061dc:	2300      	movs	r3, #0
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	4b12      	ldr	r3, [pc, #72]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 80061e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e4:	4a11      	ldr	r2, [pc, #68]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 80061e6:	f043 0302 	orr.w	r3, r3, #2
 80061ea:	6413      	str	r3, [r2, #64]	; 0x40
 80061ec:	4b0f      	ldr	r3, [pc, #60]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 80061ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	613b      	str	r3, [r7, #16]
 80061f6:	693b      	ldr	r3, [r7, #16]
}
 80061f8:	e012      	b.n	8006220 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a0e      	ldr	r2, [pc, #56]	; (8006238 <HAL_TIM_PWM_MspInit+0xe4>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d10d      	bne.n	8006220 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006204:	2300      	movs	r3, #0
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	4b08      	ldr	r3, [pc, #32]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 800620a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620c:	4a07      	ldr	r2, [pc, #28]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 800620e:	f043 0304 	orr.w	r3, r3, #4
 8006212:	6413      	str	r3, [r2, #64]	; 0x40
 8006214:	4b05      	ldr	r3, [pc, #20]	; (800622c <HAL_TIM_PWM_MspInit+0xd8>)
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	f003 0304 	and.w	r3, r3, #4
 800621c:	60fb      	str	r3, [r7, #12]
 800621e:	68fb      	ldr	r3, [r7, #12]
}
 8006220:	bf00      	nop
 8006222:	3730      	adds	r7, #48	; 0x30
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40010000 	.word	0x40010000
 800622c:	40023800 	.word	0x40023800
 8006230:	40021000 	.word	0x40021000
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800

0800623c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b088      	sub	sp, #32
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a3e      	ldr	r2, [pc, #248]	; (8006344 <HAL_TIM_Base_MspInit+0x108>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d116      	bne.n	800627c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800624e:	2300      	movs	r3, #0
 8006250:	61fb      	str	r3, [r7, #28]
 8006252:	4b3d      	ldr	r3, [pc, #244]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006256:	4a3c      	ldr	r2, [pc, #240]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006258:	f043 0310 	orr.w	r3, r3, #16
 800625c:	6413      	str	r3, [r2, #64]	; 0x40
 800625e:	4b3a      	ldr	r3, [pc, #232]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006262:	f003 0310 	and.w	r3, r3, #16
 8006266:	61fb      	str	r3, [r7, #28]
 8006268:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800626a:	2200      	movs	r2, #0
 800626c:	2101      	movs	r1, #1
 800626e:	2036      	movs	r0, #54	; 0x36
 8006270:	f002 facf 	bl	8008812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006274:	2036      	movs	r0, #54	; 0x36
 8006276:	f002 fae8 	bl	800884a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800627a:	e05e      	b.n	800633a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a32      	ldr	r2, [pc, #200]	; (800634c <HAL_TIM_Base_MspInit+0x110>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d116      	bne.n	80062b4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006286:	2300      	movs	r3, #0
 8006288:	61bb      	str	r3, [r7, #24]
 800628a:	4b2f      	ldr	r3, [pc, #188]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	4a2e      	ldr	r2, [pc, #184]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006290:	f043 0320 	orr.w	r3, r3, #32
 8006294:	6413      	str	r3, [r2, #64]	; 0x40
 8006296:	4b2c      	ldr	r3, [pc, #176]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	f003 0320 	and.w	r3, r3, #32
 800629e:	61bb      	str	r3, [r7, #24]
 80062a0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80062a2:	2200      	movs	r2, #0
 80062a4:	2100      	movs	r1, #0
 80062a6:	2037      	movs	r0, #55	; 0x37
 80062a8:	f002 fab3 	bl	8008812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80062ac:	2037      	movs	r0, #55	; 0x37
 80062ae:	f002 facc 	bl	800884a <HAL_NVIC_EnableIRQ>
}
 80062b2:	e042      	b.n	800633a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a25      	ldr	r2, [pc, #148]	; (8006350 <HAL_TIM_Base_MspInit+0x114>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d10e      	bne.n	80062dc <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
 80062c2:	4b21      	ldr	r3, [pc, #132]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c6:	4a20      	ldr	r2, [pc, #128]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062cc:	6453      	str	r3, [r2, #68]	; 0x44
 80062ce:	4b1e      	ldr	r3, [pc, #120]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d6:	617b      	str	r3, [r7, #20]
 80062d8:	697b      	ldr	r3, [r7, #20]
}
 80062da:	e02e      	b.n	800633a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a1c      	ldr	r2, [pc, #112]	; (8006354 <HAL_TIM_Base_MspInit+0x118>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d10e      	bne.n	8006304 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80062e6:	2300      	movs	r3, #0
 80062e8:	613b      	str	r3, [r7, #16]
 80062ea:	4b17      	ldr	r3, [pc, #92]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ee:	4a16      	ldr	r2, [pc, #88]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062f4:	6453      	str	r3, [r2, #68]	; 0x44
 80062f6:	4b14      	ldr	r3, [pc, #80]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 80062f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062fe:	613b      	str	r3, [r7, #16]
 8006300:	693b      	ldr	r3, [r7, #16]
}
 8006302:	e01a      	b.n	800633a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a13      	ldr	r2, [pc, #76]	; (8006358 <HAL_TIM_Base_MspInit+0x11c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d115      	bne.n	800633a <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
 8006312:	4b0d      	ldr	r3, [pc, #52]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	4a0c      	ldr	r2, [pc, #48]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800631c:	6413      	str	r3, [r2, #64]	; 0x40
 800631e:	4b0a      	ldr	r3, [pc, #40]	; (8006348 <HAL_TIM_Base_MspInit+0x10c>)
 8006320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006326:	60fb      	str	r3, [r7, #12]
 8006328:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800632a:	2200      	movs	r2, #0
 800632c:	2100      	movs	r1, #0
 800632e:	202c      	movs	r0, #44	; 0x2c
 8006330:	f002 fa6f 	bl	8008812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8006334:	202c      	movs	r0, #44	; 0x2c
 8006336:	f002 fa88 	bl	800884a <HAL_NVIC_EnableIRQ>
}
 800633a:	bf00      	nop
 800633c:	3720      	adds	r7, #32
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}
 8006342:	bf00      	nop
 8006344:	40001000 	.word	0x40001000
 8006348:	40023800 	.word	0x40023800
 800634c:	40001400 	.word	0x40001400
 8006350:	40014400 	.word	0x40014400
 8006354:	40014800 	.word	0x40014800
 8006358:	40001c00 	.word	0x40001c00

0800635c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08a      	sub	sp, #40	; 0x28
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006364:	f107 0314 	add.w	r3, r7, #20
 8006368:	2200      	movs	r2, #0
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	605a      	str	r2, [r3, #4]
 800636e:	609a      	str	r2, [r3, #8]
 8006370:	60da      	str	r2, [r3, #12]
 8006372:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a1d      	ldr	r2, [pc, #116]	; (80063f0 <HAL_TIM_Encoder_MspInit+0x94>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d133      	bne.n	80063e6 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800637e:	2300      	movs	r3, #0
 8006380:	613b      	str	r3, [r7, #16]
 8006382:	4b1c      	ldr	r3, [pc, #112]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 8006384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006386:	4a1b      	ldr	r2, [pc, #108]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 8006388:	f043 0302 	orr.w	r3, r3, #2
 800638c:	6453      	str	r3, [r2, #68]	; 0x44
 800638e:	4b19      	ldr	r3, [pc, #100]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 8006390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800639a:	2300      	movs	r3, #0
 800639c:	60fb      	str	r3, [r7, #12]
 800639e:	4b15      	ldr	r3, [pc, #84]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 80063a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a2:	4a14      	ldr	r2, [pc, #80]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 80063a4:	f043 0304 	orr.w	r3, r3, #4
 80063a8:	6313      	str	r3, [r2, #48]	; 0x30
 80063aa:	4b12      	ldr	r3, [pc, #72]	; (80063f4 <HAL_TIM_Encoder_MspInit+0x98>)
 80063ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ae:	f003 0304 	and.w	r3, r3, #4
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80063b6:	23c0      	movs	r3, #192	; 0xc0
 80063b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063ba:	2302      	movs	r3, #2
 80063bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063be:	2300      	movs	r3, #0
 80063c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063c2:	2300      	movs	r3, #0
 80063c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80063c6:	2303      	movs	r3, #3
 80063c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80063ca:	f107 0314 	add.w	r3, r7, #20
 80063ce:	4619      	mov	r1, r3
 80063d0:	4809      	ldr	r0, [pc, #36]	; (80063f8 <HAL_TIM_Encoder_MspInit+0x9c>)
 80063d2:	f002 fdf1 	bl	8008fb8 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80063d6:	2200      	movs	r2, #0
 80063d8:	2100      	movs	r1, #0
 80063da:	202c      	movs	r0, #44	; 0x2c
 80063dc:	f002 fa19 	bl	8008812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80063e0:	202c      	movs	r0, #44	; 0x2c
 80063e2:	f002 fa32 	bl	800884a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80063e6:	bf00      	nop
 80063e8:	3728      	adds	r7, #40	; 0x28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40010400 	.word	0x40010400
 80063f4:	40023800 	.word	0x40023800
 80063f8:	40020800 	.word	0x40020800

080063fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08c      	sub	sp, #48	; 0x30
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006404:	f107 031c 	add.w	r3, r7, #28
 8006408:	2200      	movs	r2, #0
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	605a      	str	r2, [r3, #4]
 800640e:	609a      	str	r2, [r3, #8]
 8006410:	60da      	str	r2, [r3, #12]
 8006412:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a5c      	ldr	r2, [pc, #368]	; (800658c <HAL_TIM_MspPostInit+0x190>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d11f      	bne.n	800645e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800641e:	2300      	movs	r3, #0
 8006420:	61bb      	str	r3, [r7, #24]
 8006422:	4b5b      	ldr	r3, [pc, #364]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006426:	4a5a      	ldr	r2, [pc, #360]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006428:	f043 0310 	orr.w	r3, r3, #16
 800642c:	6313      	str	r3, [r2, #48]	; 0x30
 800642e:	4b58      	ldr	r3, [pc, #352]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006432:	f003 0310 	and.w	r3, r3, #16
 8006436:	61bb      	str	r3, [r7, #24]
 8006438:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800643a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800643e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006440:	2302      	movs	r3, #2
 8006442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006444:	2300      	movs	r3, #0
 8006446:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006448:	2300      	movs	r3, #0
 800644a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800644c:	2301      	movs	r3, #1
 800644e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006450:	f107 031c 	add.w	r3, r7, #28
 8006454:	4619      	mov	r1, r3
 8006456:	484f      	ldr	r0, [pc, #316]	; (8006594 <HAL_TIM_MspPostInit+0x198>)
 8006458:	f002 fdae 	bl	8008fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800645c:	e091      	b.n	8006582 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a4d      	ldr	r2, [pc, #308]	; (8006598 <HAL_TIM_MspPostInit+0x19c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d11e      	bne.n	80064a6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006468:	2300      	movs	r3, #0
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	4b48      	ldr	r3, [pc, #288]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 800646e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006470:	4a47      	ldr	r2, [pc, #284]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006472:	f043 0302 	orr.w	r3, r3, #2
 8006476:	6313      	str	r3, [r2, #48]	; 0x30
 8006478:	4b45      	ldr	r3, [pc, #276]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006484:	2330      	movs	r3, #48	; 0x30
 8006486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006488:	2302      	movs	r3, #2
 800648a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800648c:	2300      	movs	r3, #0
 800648e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006490:	2300      	movs	r3, #0
 8006492:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006494:	2302      	movs	r3, #2
 8006496:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006498:	f107 031c 	add.w	r3, r7, #28
 800649c:	4619      	mov	r1, r3
 800649e:	483f      	ldr	r0, [pc, #252]	; (800659c <HAL_TIM_MspPostInit+0x1a0>)
 80064a0:	f002 fd8a 	bl	8008fb8 <HAL_GPIO_Init>
}
 80064a4:	e06d      	b.n	8006582 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a3d      	ldr	r2, [pc, #244]	; (80065a0 <HAL_TIM_MspPostInit+0x1a4>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d11f      	bne.n	80064f0 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80064b0:	2300      	movs	r3, #0
 80064b2:	613b      	str	r3, [r7, #16]
 80064b4:	4b36      	ldr	r3, [pc, #216]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 80064b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b8:	4a35      	ldr	r2, [pc, #212]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 80064ba:	f043 0308 	orr.w	r3, r3, #8
 80064be:	6313      	str	r3, [r2, #48]	; 0x30
 80064c0:	4b33      	ldr	r3, [pc, #204]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 80064c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80064cc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80064d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064d2:	2302      	movs	r3, #2
 80064d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064da:	2300      	movs	r3, #0
 80064dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80064de:	2302      	movs	r3, #2
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80064e2:	f107 031c 	add.w	r3, r7, #28
 80064e6:	4619      	mov	r1, r3
 80064e8:	482e      	ldr	r0, [pc, #184]	; (80065a4 <HAL_TIM_MspPostInit+0x1a8>)
 80064ea:	f002 fd65 	bl	8008fb8 <HAL_GPIO_Init>
}
 80064ee:	e048      	b.n	8006582 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a2c      	ldr	r2, [pc, #176]	; (80065a8 <HAL_TIM_MspPostInit+0x1ac>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d11f      	bne.n	800653a <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80064fa:	2300      	movs	r3, #0
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	4b24      	ldr	r3, [pc, #144]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006502:	4a23      	ldr	r2, [pc, #140]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006504:	f043 0302 	orr.w	r3, r3, #2
 8006508:	6313      	str	r3, [r2, #48]	; 0x30
 800650a:	4b21      	ldr	r3, [pc, #132]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 800650c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006516:	f44f 7380 	mov.w	r3, #256	; 0x100
 800651a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800651c:	2302      	movs	r3, #2
 800651e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006520:	2300      	movs	r3, #0
 8006522:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006524:	2300      	movs	r3, #0
 8006526:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8006528:	2303      	movs	r3, #3
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800652c:	f107 031c 	add.w	r3, r7, #28
 8006530:	4619      	mov	r1, r3
 8006532:	481a      	ldr	r0, [pc, #104]	; (800659c <HAL_TIM_MspPostInit+0x1a0>)
 8006534:	f002 fd40 	bl	8008fb8 <HAL_GPIO_Init>
}
 8006538:	e023      	b.n	8006582 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a1b      	ldr	r2, [pc, #108]	; (80065ac <HAL_TIM_MspPostInit+0x1b0>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d11e      	bne.n	8006582 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006544:	2300      	movs	r3, #0
 8006546:	60bb      	str	r3, [r7, #8]
 8006548:	4b11      	ldr	r3, [pc, #68]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	4a10      	ldr	r2, [pc, #64]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 800654e:	f043 0302 	orr.w	r3, r3, #2
 8006552:	6313      	str	r3, [r2, #48]	; 0x30
 8006554:	4b0e      	ldr	r3, [pc, #56]	; (8006590 <HAL_TIM_MspPostInit+0x194>)
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	60bb      	str	r3, [r7, #8]
 800655e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006560:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006564:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006566:	2302      	movs	r3, #2
 8006568:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800656a:	2300      	movs	r3, #0
 800656c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800656e:	2300      	movs	r3, #0
 8006570:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8006572:	2303      	movs	r3, #3
 8006574:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006576:	f107 031c 	add.w	r3, r7, #28
 800657a:	4619      	mov	r1, r3
 800657c:	4807      	ldr	r0, [pc, #28]	; (800659c <HAL_TIM_MspPostInit+0x1a0>)
 800657e:	f002 fd1b 	bl	8008fb8 <HAL_GPIO_Init>
}
 8006582:	bf00      	nop
 8006584:	3730      	adds	r7, #48	; 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	40010000 	.word	0x40010000
 8006590:	40023800 	.word	0x40023800
 8006594:	40021000 	.word	0x40021000
 8006598:	40000400 	.word	0x40000400
 800659c:	40020400 	.word	0x40020400
 80065a0:	40000800 	.word	0x40000800
 80065a4:	40020c00 	.word	0x40020c00
 80065a8:	40014400 	.word	0x40014400
 80065ac:	40014800 	.word	0x40014800

080065b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b08a      	sub	sp, #40	; 0x28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065b8:	f107 0314 	add.w	r3, r7, #20
 80065bc:	2200      	movs	r2, #0
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	605a      	str	r2, [r3, #4]
 80065c2:	609a      	str	r2, [r3, #8]
 80065c4:	60da      	str	r2, [r3, #12]
 80065c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a19      	ldr	r2, [pc, #100]	; (8006634 <HAL_UART_MspInit+0x84>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d12b      	bne.n	800662a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80065d2:	2300      	movs	r3, #0
 80065d4:	613b      	str	r3, [r7, #16]
 80065d6:	4b18      	ldr	r3, [pc, #96]	; (8006638 <HAL_UART_MspInit+0x88>)
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	4a17      	ldr	r2, [pc, #92]	; (8006638 <HAL_UART_MspInit+0x88>)
 80065dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065e0:	6413      	str	r3, [r2, #64]	; 0x40
 80065e2:	4b15      	ldr	r3, [pc, #84]	; (8006638 <HAL_UART_MspInit+0x88>)
 80065e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ea:	613b      	str	r3, [r7, #16]
 80065ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80065ee:	2300      	movs	r3, #0
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	4b11      	ldr	r3, [pc, #68]	; (8006638 <HAL_UART_MspInit+0x88>)
 80065f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f6:	4a10      	ldr	r2, [pc, #64]	; (8006638 <HAL_UART_MspInit+0x88>)
 80065f8:	f043 0308 	orr.w	r3, r3, #8
 80065fc:	6313      	str	r3, [r2, #48]	; 0x30
 80065fe:	4b0e      	ldr	r3, [pc, #56]	; (8006638 <HAL_UART_MspInit+0x88>)
 8006600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006602:	f003 0308 	and.w	r3, r3, #8
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800660a:	2360      	movs	r3, #96	; 0x60
 800660c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800660e:	2302      	movs	r3, #2
 8006610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006612:	2300      	movs	r3, #0
 8006614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006616:	2303      	movs	r3, #3
 8006618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800661a:	2307      	movs	r3, #7
 800661c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800661e:	f107 0314 	add.w	r3, r7, #20
 8006622:	4619      	mov	r1, r3
 8006624:	4805      	ldr	r0, [pc, #20]	; (800663c <HAL_UART_MspInit+0x8c>)
 8006626:	f002 fcc7 	bl	8008fb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800662a:	bf00      	nop
 800662c:	3728      	adds	r7, #40	; 0x28
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	40004400 	.word	0x40004400
 8006638:	40023800 	.word	0x40023800
 800663c:	40020c00 	.word	0x40020c00

08006640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006640:	b480      	push	{r7}
 8006642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006644:	e7fe      	b.n	8006644 <NMI_Handler+0x4>

08006646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006646:	b480      	push	{r7}
 8006648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800664a:	e7fe      	b.n	800664a <HardFault_Handler+0x4>

0800664c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006650:	e7fe      	b.n	8006650 <MemManage_Handler+0x4>

08006652 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006652:	b480      	push	{r7}
 8006654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006656:	e7fe      	b.n	8006656 <BusFault_Handler+0x4>

08006658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006658:	b480      	push	{r7}
 800665a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800665c:	e7fe      	b.n	800665c <UsageFault_Handler+0x4>

0800665e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800665e:	b480      	push	{r7}
 8006660:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006662:	bf00      	nop
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006670:	bf00      	nop
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800667a:	b480      	push	{r7}
 800667c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800667e:	bf00      	nop
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800668c:	f001 fba0 	bl	8007dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006690:	bf00      	nop
 8006692:	bd80      	pop	{r7, pc}

08006694 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8006698:	4803      	ldr	r0, [pc, #12]	; (80066a8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800669a:	f006 fe70 	bl	800d37e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800669e:	4803      	ldr	r0, [pc, #12]	; (80066ac <TIM8_UP_TIM13_IRQHandler+0x18>)
 80066a0:	f006 fe6d 	bl	800d37e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80066a4:	bf00      	nop
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	2003d8b4 	.word	0x2003d8b4
 80066ac:	2003dab0 	.word	0x2003dab0

080066b0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80066b4:	4802      	ldr	r0, [pc, #8]	; (80066c0 <SDIO_IRQHandler+0x10>)
 80066b6:	f004 ff09 	bl	800b4cc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80066ba:	bf00      	nop
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	2003dc10 	.word	0x2003dc10

080066c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80066c8:	4802      	ldr	r0, [pc, #8]	; (80066d4 <TIM6_DAC_IRQHandler+0x10>)
 80066ca:	f006 fe58 	bl	800d37e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80066ce:	bf00      	nop
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	2003db90 	.word	0x2003db90

080066d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80066dc:	4802      	ldr	r0, [pc, #8]	; (80066e8 <TIM7_IRQHandler+0x10>)
 80066de:	f006 fe4e 	bl	800d37e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80066e2:	bf00      	nop
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	2003dd34 	.word	0x2003dd34

080066ec <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80066f0:	4802      	ldr	r0, [pc, #8]	; (80066fc <DMA2_Stream2_IRQHandler+0x10>)
 80066f2:	f002 f9ed 	bl	8008ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80066f6:	bf00      	nop
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	2003dcd4 	.word	0x2003dcd4

08006700 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8006704:	4802      	ldr	r0, [pc, #8]	; (8006710 <DMA2_Stream3_IRQHandler+0x10>)
 8006706:	f002 f9e3 	bl	8008ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800670a:	bf00      	nop
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	2003d7fc 	.word	0x2003d7fc

08006714 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8006718:	4802      	ldr	r0, [pc, #8]	; (8006724 <DMA2_Stream6_IRQHandler+0x10>)
 800671a:	f002 f9d9 	bl	8008ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800671e:	bf00      	nop
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	2003db30 	.word	0x2003db30

08006728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006730:	4a14      	ldr	r2, [pc, #80]	; (8006784 <_sbrk+0x5c>)
 8006732:	4b15      	ldr	r3, [pc, #84]	; (8006788 <_sbrk+0x60>)
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800673c:	4b13      	ldr	r3, [pc, #76]	; (800678c <_sbrk+0x64>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d102      	bne.n	800674a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006744:	4b11      	ldr	r3, [pc, #68]	; (800678c <_sbrk+0x64>)
 8006746:	4a12      	ldr	r2, [pc, #72]	; (8006790 <_sbrk+0x68>)
 8006748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800674a:	4b10      	ldr	r3, [pc, #64]	; (800678c <_sbrk+0x64>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4413      	add	r3, r2
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	429a      	cmp	r2, r3
 8006756:	d207      	bcs.n	8006768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006758:	f00d f8a4 	bl	80138a4 <__errno>
 800675c:	4602      	mov	r2, r0
 800675e:	230c      	movs	r3, #12
 8006760:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8006762:	f04f 33ff 	mov.w	r3, #4294967295
 8006766:	e009      	b.n	800677c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006768:	4b08      	ldr	r3, [pc, #32]	; (800678c <_sbrk+0x64>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800676e:	4b07      	ldr	r3, [pc, #28]	; (800678c <_sbrk+0x64>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4413      	add	r3, r2
 8006776:	4a05      	ldr	r2, [pc, #20]	; (800678c <_sbrk+0x64>)
 8006778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800677a:	68fb      	ldr	r3, [r7, #12]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3718      	adds	r7, #24
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	20050000 	.word	0x20050000
 8006788:	00000800 	.word	0x00000800
 800678c:	200002b8 	.word	0x200002b8
 8006790:	2003fe88 	.word	0x2003fe88

08006794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006794:	b480      	push	{r7}
 8006796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006798:	4b08      	ldr	r3, [pc, #32]	; (80067bc <SystemInit+0x28>)
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800679e:	4a07      	ldr	r2, [pc, #28]	; (80067bc <SystemInit+0x28>)
 80067a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80067a8:	4b04      	ldr	r3, [pc, #16]	; (80067bc <SystemInit+0x28>)
 80067aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80067ae:	609a      	str	r2, [r3, #8]
#endif
}
 80067b0:	bf00      	nop
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	e000ed00 	.word	0xe000ed00

080067c0 <cppInit>:
		}
	}
}

void cppInit(void)
{
 80067c0:	b598      	push	{r3, r4, r7, lr}
 80067c2:	af00      	add	r7, sp, #0
	lcd_init();
 80067c4:	f7fa fc28 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80067c8:	483a      	ldr	r0, [pc, #232]	; (80068b4 <cppInit+0xf4>)
 80067ca:	f7fd fe0b 	bl	80043e4 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80067ce:	2064      	movs	r0, #100	; 0x64
 80067d0:	f001 fb1e 	bl	8007e10 <HAL_Delay>
	power_sensor.updateValues();
 80067d4:	4837      	ldr	r0, [pc, #220]	; (80068b4 <cppInit+0xf4>)
 80067d6:	f7fd fe13 	bl	8004400 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80067da:	f7fa fc61 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80067de:	2100      	movs	r1, #0
 80067e0:	2000      	movs	r0, #0
 80067e2:	f7fa fc6d 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 80067e6:	4834      	ldr	r0, [pc, #208]	; (80068b8 <cppInit+0xf8>)
 80067e8:	f7fa fc94 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80067ec:	2101      	movs	r1, #1
 80067ee:	2000      	movs	r0, #0
 80067f0:	f7fa fc66 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80067f4:	482f      	ldr	r0, [pc, #188]	; (80068b4 <cppInit+0xf4>)
 80067f6:	f7fd fe2d 	bl	8004454 <_ZN11PowerSensor17getButteryVoltageEv>
 80067fa:	ee10 3a10 	vmov	r3, s0
 80067fe:	4618      	mov	r0, r3
 8006800:	f7f9 feba 	bl	8000578 <__aeabi_f2d>
 8006804:	4603      	mov	r3, r0
 8006806:	460c      	mov	r4, r1
 8006808:	461a      	mov	r2, r3
 800680a:	4623      	mov	r3, r4
 800680c:	482b      	ldr	r0, [pc, #172]	; (80068bc <cppInit+0xfc>)
 800680e:	f7fa fc81 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 8006812:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006816:	f001 fafb 	bl	8007e10 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 800681a:	4829      	ldr	r0, [pc, #164]	; (80068c0 <cppInit+0x100>)
 800681c:	f7fd f826 	bl	800386c <_ZN6Logger10sdCardInitEv>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d007      	beq.n	8006836 <cppInit+0x76>
		led.fullColor('G');
 8006826:	2147      	movs	r1, #71	; 0x47
 8006828:	4826      	ldr	r0, [pc, #152]	; (80068c4 <cppInit+0x104>)
 800682a:	f7fb fb67 	bl	8001efc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800682e:	2064      	movs	r0, #100	; 0x64
 8006830:	f001 faee 	bl	8007e10 <HAL_Delay>
 8006834:	e006      	b.n	8006844 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8006836:	2152      	movs	r1, #82	; 0x52
 8006838:	4822      	ldr	r0, [pc, #136]	; (80068c4 <cppInit+0x104>)
 800683a:	f7fb fb5f 	bl	8001efc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800683e:	2064      	movs	r0, #100	; 0x64
 8006840:	f001 fae6 	bl	8007e10 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8006844:	4820      	ldr	r0, [pc, #128]	; (80068c8 <cppInit+0x108>)
 8006846:	f7fb fcb5 	bl	80021b4 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 800684a:	4820      	ldr	r0, [pc, #128]	; (80068cc <cppInit+0x10c>)
 800684c:	f7fd fa9c 	bl	8003d88 <_ZN5Motor4initEv>
	encoder.init();
 8006850:	481f      	ldr	r0, [pc, #124]	; (80068d0 <cppInit+0x110>)
 8006852:	f7fa fcab 	bl	80011ac <_ZN7Encoder4initEv>
	imu.init();
 8006856:	481f      	ldr	r0, [pc, #124]	; (80068d4 <cppInit+0x114>)
 8006858:	f7fb f90e 	bl	8001a78 <_ZN3IMU4initEv>
	line_trace.init();
 800685c:	481e      	ldr	r0, [pc, #120]	; (80068d8 <cppInit+0x118>)
 800685e:	f7fc fc35 	bl	80030cc <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8006862:	4819      	ldr	r0, [pc, #100]	; (80068c8 <cppInit+0x108>)
 8006864:	f7fb fde6 	bl	8002434 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8006868:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800686c:	f001 fad0 	bl	8007e10 <HAL_Delay>

	led.fullColor('M');
 8006870:	214d      	movs	r1, #77	; 0x4d
 8006872:	4814      	ldr	r0, [pc, #80]	; (80068c4 <cppInit+0x104>)
 8006874:	f7fb fb42 	bl	8001efc <_ZN3LED9fullColorEc>
	imu.calibration();
 8006878:	4816      	ldr	r0, [pc, #88]	; (80068d4 <cppInit+0x114>)
 800687a:	f7fb f9c7 	bl	8001c0c <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 800687e:	ed9f 1a17 	vldr	s2, [pc, #92]	; 80068dc <cppInit+0x11c>
 8006882:	eddf 0a17 	vldr	s1, [pc, #92]	; 80068e0 <cppInit+0x120>
 8006886:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80068e4 <cppInit+0x124>
 800688a:	4817      	ldr	r0, [pc, #92]	; (80068e8 <cppInit+0x128>)
 800688c:	f7fe f9dc 	bl	8004c48 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 8006890:	ed9f 1a16 	vldr	s2, [pc, #88]	; 80068ec <cppInit+0x12c>
 8006894:	eddf 0a16 	vldr	s1, [pc, #88]	; 80068f0 <cppInit+0x130>
 8006898:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80068f4 <cppInit+0x134>
 800689c:	4812      	ldr	r0, [pc, #72]	; (80068e8 <cppInit+0x128>)
 800689e:	f7fe f9ec 	bl	8004c7a <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	//encoder.clearDistance();
	odometry.clearPotition();
 80068a2:	4815      	ldr	r0, [pc, #84]	; (80068f8 <cppInit+0x138>)
 80068a4:	f7fd fca8 	bl	80041f8 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80068a8:	4814      	ldr	r0, [pc, #80]	; (80068fc <cppInit+0x13c>)
 80068aa:	f7fd fd3f 	bl	800432c <_ZN13PathFollowing4initEv>

}
 80068ae:	bf00      	nop
 80068b0:	bd98      	pop	{r3, r4, r7, pc}
 80068b2:	bf00      	nop
 80068b4:	200005cc 	.word	0x200005cc
 80068b8:	08018078 	.word	0x08018078
 80068bc:	08018080 	.word	0x08018080
 80068c0:	200005ec 	.word	0x200005ec
 80068c4:	200005c8 	.word	0x200005c8
 80068c8:	200002bc 	.word	0x200002bc
 80068cc:	200005c4 	.word	0x200005c4
 80068d0:	20017cfc 	.word	0x20017cfc
 80068d4:	200005d8 	.word	0x200005d8
 80068d8:	20017d98 	.word	0x20017d98
 80068dc:	3cceca68 	.word	0x3cceca68
 80068e0:	4180f06f 	.word	0x4180f06f
 80068e4:	3fea2d0e 	.word	0x3fea2d0e
 80068e8:	20017d1c 	.word	0x20017d1c
 80068ec:	3ab7dacd 	.word	0x3ab7dacd
 80068f0:	3f5e3fbc 	.word	0x3f5e3fbc
 80068f4:	3d8eefa2 	.word	0x3d8eefa2
 80068f8:	20017d58 	.word	0x20017d58
 80068fc:	20023d48 	.word	0x20023d48

08006900 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8006904:	4819      	ldr	r0, [pc, #100]	; (800696c <cppFlip1ms+0x6c>)
 8006906:	f7fb fcb3 	bl	8002270 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 800690a:	4819      	ldr	r0, [pc, #100]	; (8006970 <cppFlip1ms+0x70>)
 800690c:	f7fb f8dc 	bl	8001ac8 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8006910:	4818      	ldr	r0, [pc, #96]	; (8006974 <cppFlip1ms+0x74>)
 8006912:	f7fa fc6d 	bl	80011f0 <_ZN7Encoder6updateEv>

	line_trace.flip();
 8006916:	4818      	ldr	r0, [pc, #96]	; (8006978 <cppFlip1ms+0x78>)
 8006918:	f7fc fcec 	bl	80032f4 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 800691c:	4817      	ldr	r0, [pc, #92]	; (800697c <cppFlip1ms+0x7c>)
 800691e:	f7fe f9c5 	bl	8004cac <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8006922:	4817      	ldr	r0, [pc, #92]	; (8006980 <cppFlip1ms+0x80>)
 8006924:	f7fd fc4c 	bl	80041c0 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8006928:	4816      	ldr	r0, [pc, #88]	; (8006984 <cppFlip1ms+0x84>)
 800692a:	f7fd fe09 	bl	8004540 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 800692e:	4816      	ldr	r0, [pc, #88]	; (8006988 <cppFlip1ms+0x88>)
 8006930:	f7fd fa3c 	bl	8003dac <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 8006934:	4b15      	ldr	r3, [pc, #84]	; (800698c <cppFlip1ms+0x8c>)
 8006936:	881b      	ldrh	r3, [r3, #0]
 8006938:	3301      	adds	r3, #1
 800693a:	b29a      	uxth	r2, r3
 800693c:	4b13      	ldr	r3, [pc, #76]	; (800698c <cppFlip1ms+0x8c>)
 800693e:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8006940:	4b12      	ldr	r3, [pc, #72]	; (800698c <cppFlip1ms+0x8c>)
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d90c      	bls.n	8006962 <cppFlip1ms+0x62>
		sys_ident.inOutputStore(imu.getOmega());
 8006948:	4809      	ldr	r0, [pc, #36]	; (8006970 <cppFlip1ms+0x70>)
 800694a:	f7fb f915 	bl	8001b78 <_ZN3IMU8getOmegaEv>
 800694e:	eef0 7a40 	vmov.f32	s15, s0
 8006952:	eeb0 0a67 	vmov.f32	s0, s15
 8006956:	480e      	ldr	r0, [pc, #56]	; (8006990 <cppFlip1ms+0x90>)
 8006958:	f7fd ff48 	bl	80047ec <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 800695c:	4b0b      	ldr	r3, [pc, #44]	; (800698c <cppFlip1ms+0x8c>)
 800695e:	2200      	movs	r2, #0
 8006960:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8006962:	4804      	ldr	r0, [pc, #16]	; (8006974 <cppFlip1ms+0x74>)
 8006964:	f7fa fd2e 	bl	80013c4 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8006968:	bf00      	nop
 800696a:	bd80      	pop	{r7, pc}
 800696c:	200002bc 	.word	0x200002bc
 8006970:	200005d8 	.word	0x200005d8
 8006974:	20017cfc 	.word	0x20017cfc
 8006978:	20017d98 	.word	0x20017d98
 800697c:	20017d1c 	.word	0x20017d1c
 8006980:	20017d58 	.word	0x20017d58
 8006984:	200005b4 	.word	0x200005b4
 8006988:	200005c4 	.word	0x200005c4
 800698c:	2003b472 	.word	0x2003b472
 8006990:	20023b3c 	.word	0x20023b3c

08006994 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8006998:	4802      	ldr	r0, [pc, #8]	; (80069a4 <cppFlip100ns+0x10>)
 800699a:	f7fb fc1b 	bl	80021d4 <_ZN10LineSensor17storeSensorValuesEv>
	//line_trace.flip100ns();
}
 800699e:	bf00      	nop
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	200002bc 	.word	0x200002bc

080069a8 <cppFlip10ms>:

void cppFlip10ms(void)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 80069ac:	4b0a      	ldr	r3, [pc, #40]	; (80069d8 <cppFlip10ms+0x30>)
 80069ae:	881b      	ldrh	r3, [r3, #0]
 80069b0:	3301      	adds	r3, #1
 80069b2:	b29a      	uxth	r2, r3
 80069b4:	4b08      	ldr	r3, [pc, #32]	; (80069d8 <cppFlip10ms+0x30>)
 80069b6:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 80069b8:	4b07      	ldr	r3, [pc, #28]	; (80069d8 <cppFlip10ms+0x30>)
 80069ba:	881b      	ldrh	r3, [r3, #0]
 80069bc:	2b06      	cmp	r3, #6
 80069be:	d905      	bls.n	80069cc <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 80069c0:	4806      	ldr	r0, [pc, #24]	; (80069dc <cppFlip10ms+0x34>)
 80069c2:	f7fd ff4f 	bl	8004864 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 80069c6:	4b04      	ldr	r3, [pc, #16]	; (80069d8 <cppFlip10ms+0x30>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 80069cc:	4b02      	ldr	r3, [pc, #8]	; (80069d8 <cppFlip10ms+0x30>)
 80069ce:	881a      	ldrh	r2, [r3, #0]
 80069d0:	4b03      	ldr	r3, [pc, #12]	; (80069e0 <cppFlip10ms+0x38>)
 80069d2:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 80069d4:	bf00      	nop
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	2003b474 	.word	0x2003b474
 80069dc:	20023b3c 	.word	0x20023b3c
 80069e0:	2003b470 	.word	0x2003b470
 80069e4:	00000000 	.word	0x00000000

080069e8 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 80069e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af02      	add	r7, sp, #8
	static int16_t selector;

	static float adj_kp = line_trace.getKp();
 80069ee:	4bbc      	ldr	r3, [pc, #752]	; (8006ce0 <cppLoop+0x2f8>)
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	f3bf 8f5b 	dmb	ish
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	bf0c      	ite	eq
 8006a00:	2301      	moveq	r3, #1
 8006a02:	2300      	movne	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d015      	beq.n	8006a36 <cppLoop+0x4e>
 8006a0a:	48b5      	ldr	r0, [pc, #724]	; (8006ce0 <cppLoop+0x2f8>)
 8006a0c:	f00b fee5 	bl	80127da <__cxa_guard_acquire>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	bf14      	ite	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	2300      	moveq	r3, #0
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00a      	beq.n	8006a36 <cppLoop+0x4e>
 8006a20:	48b0      	ldr	r0, [pc, #704]	; (8006ce4 <cppLoop+0x2fc>)
 8006a22:	f7fc fbd0 	bl	80031c6 <_ZN9LineTrace5getKpEv>
 8006a26:	eef0 7a40 	vmov.f32	s15, s0
 8006a2a:	4baf      	ldr	r3, [pc, #700]	; (8006ce8 <cppLoop+0x300>)
 8006a2c:	edc3 7a00 	vstr	s15, [r3]
 8006a30:	48ab      	ldr	r0, [pc, #684]	; (8006ce0 <cppLoop+0x2f8>)
 8006a32:	f00b fede 	bl	80127f2 <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8006a36:	4bad      	ldr	r3, [pc, #692]	; (8006cec <cppLoop+0x304>)
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	f3bf 8f5b 	dmb	ish
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bf0c      	ite	eq
 8006a48:	2301      	moveq	r3, #1
 8006a4a:	2300      	movne	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d015      	beq.n	8006a7e <cppLoop+0x96>
 8006a52:	48a6      	ldr	r0, [pc, #664]	; (8006cec <cppLoop+0x304>)
 8006a54:	f00b fec1 	bl	80127da <__cxa_guard_acquire>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	bf14      	ite	ne
 8006a5e:	2301      	movne	r3, #1
 8006a60:	2300      	moveq	r3, #0
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00a      	beq.n	8006a7e <cppLoop+0x96>
 8006a68:	489e      	ldr	r0, [pc, #632]	; (8006ce4 <cppLoop+0x2fc>)
 8006a6a:	f7fc fbbb 	bl	80031e4 <_ZN9LineTrace5getKiEv>
 8006a6e:	eef0 7a40 	vmov.f32	s15, s0
 8006a72:	4b9f      	ldr	r3, [pc, #636]	; (8006cf0 <cppLoop+0x308>)
 8006a74:	edc3 7a00 	vstr	s15, [r3]
 8006a78:	489c      	ldr	r0, [pc, #624]	; (8006cec <cppLoop+0x304>)
 8006a7a:	f00b feba 	bl	80127f2 <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8006a7e:	4b9d      	ldr	r3, [pc, #628]	; (8006cf4 <cppLoop+0x30c>)
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	f3bf 8f5b 	dmb	ish
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	bf0c      	ite	eq
 8006a90:	2301      	moveq	r3, #1
 8006a92:	2300      	movne	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d015      	beq.n	8006ac6 <cppLoop+0xde>
 8006a9a:	4896      	ldr	r0, [pc, #600]	; (8006cf4 <cppLoop+0x30c>)
 8006a9c:	f00b fe9d 	bl	80127da <__cxa_guard_acquire>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	bf14      	ite	ne
 8006aa6:	2301      	movne	r3, #1
 8006aa8:	2300      	moveq	r3, #0
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00a      	beq.n	8006ac6 <cppLoop+0xde>
 8006ab0:	488c      	ldr	r0, [pc, #560]	; (8006ce4 <cppLoop+0x2fc>)
 8006ab2:	f7fc fba6 	bl	8003202 <_ZN9LineTrace5getKdEv>
 8006ab6:	eef0 7a40 	vmov.f32	s15, s0
 8006aba:	4b8f      	ldr	r3, [pc, #572]	; (8006cf8 <cppLoop+0x310>)
 8006abc:	edc3 7a00 	vstr	s15, [r3]
 8006ac0:	488c      	ldr	r0, [pc, #560]	; (8006cf4 <cppLoop+0x30c>)
 8006ac2:	f00b fe96 	bl	80127f2 <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8006ac6:	4b8d      	ldr	r3, [pc, #564]	; (8006cfc <cppLoop+0x314>)
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	f3bf 8f5b 	dmb	ish
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	f003 0301 	and.w	r3, r3, #1
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bf0c      	ite	eq
 8006ad8:	2301      	moveq	r3, #1
 8006ada:	2300      	movne	r3, #0
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d015      	beq.n	8006b0e <cppLoop+0x126>
 8006ae2:	4886      	ldr	r0, [pc, #536]	; (8006cfc <cppLoop+0x314>)
 8006ae4:	f00b fe79 	bl	80127da <__cxa_guard_acquire>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	bf14      	ite	ne
 8006aee:	2301      	movne	r3, #1
 8006af0:	2300      	moveq	r3, #0
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <cppLoop+0x126>
 8006af8:	487a      	ldr	r0, [pc, #488]	; (8006ce4 <cppLoop+0x2fc>)
 8006afa:	f7fc fbcd 	bl	8003298 <_ZN9LineTrace17getTargetVelocityEv>
 8006afe:	eef0 7a40 	vmov.f32	s15, s0
 8006b02:	4b7f      	ldr	r3, [pc, #508]	; (8006d00 <cppLoop+0x318>)
 8006b04:	edc3 7a00 	vstr	s15, [r3]
 8006b08:	487c      	ldr	r0, [pc, #496]	; (8006cfc <cppLoop+0x314>)
 8006b0a:	f00b fe72 	bl	80127f2 <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8006b0e:	4b7d      	ldr	r3, [pc, #500]	; (8006d04 <cppLoop+0x31c>)
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	f3bf 8f5b 	dmb	ish
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	f003 0301 	and.w	r3, r3, #1
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	bf0c      	ite	eq
 8006b20:	2301      	moveq	r3, #1
 8006b22:	2300      	movne	r3, #0
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d015      	beq.n	8006b56 <cppLoop+0x16e>
 8006b2a:	4876      	ldr	r0, [pc, #472]	; (8006d04 <cppLoop+0x31c>)
 8006b2c:	f00b fe55 	bl	80127da <__cxa_guard_acquire>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	bf14      	ite	ne
 8006b36:	2301      	movne	r3, #1
 8006b38:	2300      	moveq	r3, #0
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00a      	beq.n	8006b56 <cppLoop+0x16e>
 8006b40:	4868      	ldr	r0, [pc, #416]	; (8006ce4 <cppLoop+0x2fc>)
 8006b42:	f7fc fbb8 	bl	80032b6 <_ZN9LineTrace14getMaxVelocityEv>
 8006b46:	eef0 7a40 	vmov.f32	s15, s0
 8006b4a:	4b6f      	ldr	r3, [pc, #444]	; (8006d08 <cppLoop+0x320>)
 8006b4c:	edc3 7a00 	vstr	s15, [r3]
 8006b50:	486c      	ldr	r0, [pc, #432]	; (8006d04 <cppLoop+0x31c>)
 8006b52:	f00b fe4e 	bl	80127f2 <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8006b56:	4b6d      	ldr	r3, [pc, #436]	; (8006d0c <cppLoop+0x324>)
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	f3bf 8f5b 	dmb	ish
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d015      	beq.n	8006b9e <cppLoop+0x1b6>
 8006b72:	4866      	ldr	r0, [pc, #408]	; (8006d0c <cppLoop+0x324>)
 8006b74:	f00b fe31 	bl	80127da <__cxa_guard_acquire>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	bf14      	ite	ne
 8006b7e:	2301      	movne	r3, #1
 8006b80:	2300      	moveq	r3, #0
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00a      	beq.n	8006b9e <cppLoop+0x1b6>
 8006b88:	4856      	ldr	r0, [pc, #344]	; (8006ce4 <cppLoop+0x2fc>)
 8006b8a:	f7fc fba3 	bl	80032d4 <_ZN9LineTrace15getMaxVelocity2Ev>
 8006b8e:	eef0 7a40 	vmov.f32	s15, s0
 8006b92:	4b5f      	ldr	r3, [pc, #380]	; (8006d10 <cppLoop+0x328>)
 8006b94:	edc3 7a00 	vstr	s15, [r3]
 8006b98:	485c      	ldr	r0, [pc, #368]	; (8006d0c <cppLoop+0x324>)
 8006b9a:	f00b fe2a 	bl	80127f2 <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8006b9e:	485d      	ldr	r0, [pc, #372]	; (8006d14 <cppLoop+0x32c>)
 8006ba0:	f7fd fc68 	bl	8004474 <_ZN12RotarySwitch8getValueEv>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b0f      	cmp	r3, #15
 8006ba8:	f200 87f2 	bhi.w	8007b90 <cppLoop+0x11a8>
 8006bac:	a201      	add	r2, pc, #4	; (adr r2, 8006bb4 <cppLoop+0x1cc>)
 8006bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb2:	bf00      	nop
 8006bb4:	08006bf5 	.word	0x08006bf5
 8006bb8:	08007035 	.word	0x08007035
 8006bbc:	080070c9 	.word	0x080070c9
 8006bc0:	0800721b 	.word	0x0800721b
 8006bc4:	080072fd 	.word	0x080072fd
 8006bc8:	08007451 	.word	0x08007451
 8006bcc:	080074f9 	.word	0x080074f9
 8006bd0:	0800767f 	.word	0x0800767f
 8006bd4:	080076a9 	.word	0x080076a9
 8006bd8:	080076d3 	.word	0x080076d3
 8006bdc:	0800778f 	.word	0x0800778f
 8006be0:	080077ff 	.word	0x080077ff
 8006be4:	0800789b 	.word	0x0800789b
 8006be8:	080079bd 	.word	0x080079bd
 8006bec:	08007a43 	.word	0x08007a43
 8006bf0:	08007aeb 	.word	0x08007aeb
	case 0:
		led.fullColor('W');
 8006bf4:	2157      	movs	r1, #87	; 0x57
 8006bf6:	4848      	ldr	r0, [pc, #288]	; (8006d18 <cppLoop+0x330>)
 8006bf8:	f7fb f980 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006bfc:	f7fa fa50 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006c00:	2100      	movs	r1, #0
 8006c02:	2000      	movs	r0, #0
 8006c04:	f7fa fa5c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 8006c08:	4836      	ldr	r0, [pc, #216]	; (8006ce4 <cppLoop+0x2fc>)
 8006c0a:	f7fc fadc 	bl	80031c6 <_ZN9LineTrace5getKpEv>
 8006c0e:	eeb0 7a40 	vmov.f32	s14, s0
 8006c12:	eddf 7a42 	vldr	s15, [pc, #264]	; 8006d1c <cppLoop+0x334>
 8006c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c1a:	ee17 0a90 	vmov	r0, s15
 8006c1e:	f7f9 fcab 	bl	8000578 <__aeabi_f2d>
 8006c22:	4603      	mov	r3, r0
 8006c24:	460c      	mov	r4, r1
 8006c26:	461a      	mov	r2, r3
 8006c28:	4623      	mov	r3, r4
 8006c2a:	483d      	ldr	r0, [pc, #244]	; (8006d20 <cppLoop+0x338>)
 8006c2c:	f7fa fa72 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006c30:	2101      	movs	r1, #1
 8006c32:	2000      	movs	r0, #0
 8006c34:	f7fa fa44 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 8006c38:	482a      	ldr	r0, [pc, #168]	; (8006ce4 <cppLoop+0x2fc>)
 8006c3a:	f7fc fad3 	bl	80031e4 <_ZN9LineTrace5getKiEv>
 8006c3e:	eeb0 7a40 	vmov.f32	s14, s0
 8006c42:	eddf 7a38 	vldr	s15, [pc, #224]	; 8006d24 <cppLoop+0x33c>
 8006c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c4a:	ee17 0a90 	vmov	r0, s15
 8006c4e:	f7f9 fc93 	bl	8000578 <__aeabi_f2d>
 8006c52:	4605      	mov	r5, r0
 8006c54:	460e      	mov	r6, r1
 8006c56:	4823      	ldr	r0, [pc, #140]	; (8006ce4 <cppLoop+0x2fc>)
 8006c58:	f7fc fad3 	bl	8003202 <_ZN9LineTrace5getKdEv>
 8006c5c:	eeb0 7a40 	vmov.f32	s14, s0
 8006c60:	eddf 7a31 	vldr	s15, [pc, #196]	; 8006d28 <cppLoop+0x340>
 8006c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c68:	ee17 0a90 	vmov	r0, s15
 8006c6c:	f7f9 fc84 	bl	8000578 <__aeabi_f2d>
 8006c70:	4603      	mov	r3, r0
 8006c72:	460c      	mov	r4, r1
 8006c74:	e9cd 3400 	strd	r3, r4, [sp]
 8006c78:	462a      	mov	r2, r5
 8006c7a:	4633      	mov	r3, r6
 8006c7c:	482b      	ldr	r0, [pc, #172]	; (8006d2c <cppLoop+0x344>)
 8006c7e:	f7fa fa49 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8006c82:	482b      	ldr	r0, [pc, #172]	; (8006d30 <cppLoop+0x348>)
 8006c84:	f7fb f8d6 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b08      	cmp	r3, #8
 8006c8c:	bf0c      	ite	eq
 8006c8e:	2301      	moveq	r3, #1
 8006c90:	2300      	movne	r3, #0
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d04f      	beq.n	8006d38 <cppLoop+0x350>
			led.LR(-1, 1);
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f04f 31ff 	mov.w	r1, #4294967295
 8006c9e:	481e      	ldr	r0, [pc, #120]	; (8006d18 <cppLoop+0x330>)
 8006ca0:	f7fb f9e8 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006ca4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006ca8:	f001 f8b2 	bl	8007e10 <HAL_Delay>

			selector++;
 8006cac:	4b21      	ldr	r3, [pc, #132]	; (8006d34 <cppLoop+0x34c>)
 8006cae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	b21a      	sxth	r2, r3
 8006cba:	4b1e      	ldr	r3, [pc, #120]	; (8006d34 <cppLoop+0x34c>)
 8006cbc:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8006cbe:	4b1d      	ldr	r3, [pc, #116]	; (8006d34 <cppLoop+0x34c>)
 8006cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	dd02      	ble.n	8006cce <cppLoop+0x2e6>
 8006cc8:	4b1a      	ldr	r3, [pc, #104]	; (8006d34 <cppLoop+0x34c>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8006cd4:	4810      	ldr	r0, [pc, #64]	; (8006d18 <cppLoop+0x330>)
 8006cd6:	f7fb f9cd 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8006cda:	f000 bf5b 	b.w	8007b94 <cppLoop+0x11ac>
 8006cde:	bf00      	nop
 8006ce0:	2003b47c 	.word	0x2003b47c
 8006ce4:	20017d98 	.word	0x20017d98
 8006ce8:	2003b478 	.word	0x2003b478
 8006cec:	2003b484 	.word	0x2003b484
 8006cf0:	2003b480 	.word	0x2003b480
 8006cf4:	2003b48c 	.word	0x2003b48c
 8006cf8:	2003b488 	.word	0x2003b488
 8006cfc:	2003b494 	.word	0x2003b494
 8006d00:	2003b490 	.word	0x2003b490
 8006d04:	2003b49c 	.word	0x2003b49c
 8006d08:	2003b498 	.word	0x2003b498
 8006d0c:	2003b4a4 	.word	0x2003b4a4
 8006d10:	2003b4a0 	.word	0x2003b4a0
 8006d14:	200005c0 	.word	0x200005c0
 8006d18:	200005c8 	.word	0x200005c8
 8006d1c:	447a0000 	.word	0x447a0000
 8006d20:	08018084 	.word	0x08018084
 8006d24:	42c80000 	.word	0x42c80000
 8006d28:	461c4000 	.word	0x461c4000
 8006d2c:	08018090 	.word	0x08018090
 8006d30:	200005bc 	.word	0x200005bc
 8006d34:	2003b476 	.word	0x2003b476
		else if(joy_stick.getValue() == JOY_R){
 8006d38:	48b3      	ldr	r0, [pc, #716]	; (8007008 <cppLoop+0x620>)
 8006d3a:	f7fb f87b 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b10      	cmp	r3, #16
 8006d42:	bf0c      	ite	eq
 8006d44:	2301      	moveq	r3, #1
 8006d46:	2300      	movne	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d059      	beq.n	8006e02 <cppLoop+0x41a>
			led.LR(-1, 1);
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f04f 31ff 	mov.w	r1, #4294967295
 8006d54:	48ad      	ldr	r0, [pc, #692]	; (800700c <cppLoop+0x624>)
 8006d56:	f7fb f98d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006d5a:	2064      	movs	r0, #100	; 0x64
 8006d5c:	f001 f858 	bl	8007e10 <HAL_Delay>
			if(selector == 0){
 8006d60:	4bab      	ldr	r3, [pc, #684]	; (8007010 <cppLoop+0x628>)
 8006d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d113      	bne.n	8006d92 <cppLoop+0x3aa>
				adj_kp = adj_kp + 0.00001;
 8006d6a:	4baa      	ldr	r3, [pc, #680]	; (8007014 <cppLoop+0x62c>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7f9 fc02 	bl	8000578 <__aeabi_f2d>
 8006d74:	a39e      	add	r3, pc, #632	; (adr r3, 8006ff0 <cppLoop+0x608>)
 8006d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7a:	f7f9 fa9f 	bl	80002bc <__adddf3>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	460c      	mov	r4, r1
 8006d82:	4618      	mov	r0, r3
 8006d84:	4621      	mov	r1, r4
 8006d86:	f7f9 ff47 	bl	8000c18 <__aeabi_d2f>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	4ba1      	ldr	r3, [pc, #644]	; (8007014 <cppLoop+0x62c>)
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	e02b      	b.n	8006dea <cppLoop+0x402>
			else if(selector == 1){
 8006d92:	4b9f      	ldr	r3, [pc, #636]	; (8007010 <cppLoop+0x628>)
 8006d94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d113      	bne.n	8006dc4 <cppLoop+0x3dc>
				adj_ki = adj_ki + 0.0001;
 8006d9c:	4b9e      	ldr	r3, [pc, #632]	; (8007018 <cppLoop+0x630>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7f9 fbe9 	bl	8000578 <__aeabi_f2d>
 8006da6:	a394      	add	r3, pc, #592	; (adr r3, 8006ff8 <cppLoop+0x610>)
 8006da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dac:	f7f9 fa86 	bl	80002bc <__adddf3>
 8006db0:	4603      	mov	r3, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	4618      	mov	r0, r3
 8006db6:	4621      	mov	r1, r4
 8006db8:	f7f9 ff2e 	bl	8000c18 <__aeabi_d2f>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	4b96      	ldr	r3, [pc, #600]	; (8007018 <cppLoop+0x630>)
 8006dc0:	601a      	str	r2, [r3, #0]
 8006dc2:	e012      	b.n	8006dea <cppLoop+0x402>
				adj_kd = adj_kd + 0.000001;
 8006dc4:	4b95      	ldr	r3, [pc, #596]	; (800701c <cppLoop+0x634>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7f9 fbd5 	bl	8000578 <__aeabi_f2d>
 8006dce:	a38c      	add	r3, pc, #560	; (adr r3, 8007000 <cppLoop+0x618>)
 8006dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd4:	f7f9 fa72 	bl	80002bc <__adddf3>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	460c      	mov	r4, r1
 8006ddc:	4618      	mov	r0, r3
 8006dde:	4621      	mov	r1, r4
 8006de0:	f7f9 ff1a 	bl	8000c18 <__aeabi_d2f>
 8006de4:	4602      	mov	r2, r0
 8006de6:	4b8d      	ldr	r3, [pc, #564]	; (800701c <cppLoop+0x634>)
 8006de8:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006dea:	2152      	movs	r1, #82	; 0x52
 8006dec:	4887      	ldr	r0, [pc, #540]	; (800700c <cppLoop+0x624>)
 8006dee:	f7fb f885 	bl	8001efc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006df2:	2200      	movs	r2, #0
 8006df4:	f04f 31ff 	mov.w	r1, #4294967295
 8006df8:	4884      	ldr	r0, [pc, #528]	; (800700c <cppLoop+0x624>)
 8006dfa:	f7fb f93b 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8006dfe:	f000 bec9 	b.w	8007b94 <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_L){
 8006e02:	4881      	ldr	r0, [pc, #516]	; (8007008 <cppLoop+0x620>)
 8006e04:	f7fb f816 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	bf0c      	ite	eq
 8006e0e:	2301      	moveq	r3, #1
 8006e10:	2300      	movne	r3, #0
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d059      	beq.n	8006ecc <cppLoop+0x4e4>
			led.LR(-1, 1);
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8006e1e:	487b      	ldr	r0, [pc, #492]	; (800700c <cppLoop+0x624>)
 8006e20:	f7fb f928 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006e24:	2064      	movs	r0, #100	; 0x64
 8006e26:	f000 fff3 	bl	8007e10 <HAL_Delay>
			if(selector == 0){
 8006e2a:	4b79      	ldr	r3, [pc, #484]	; (8007010 <cppLoop+0x628>)
 8006e2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d113      	bne.n	8006e5c <cppLoop+0x474>
				adj_kp = adj_kp - 0.00001;
 8006e34:	4b77      	ldr	r3, [pc, #476]	; (8007014 <cppLoop+0x62c>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7f9 fb9d 	bl	8000578 <__aeabi_f2d>
 8006e3e:	a36c      	add	r3, pc, #432	; (adr r3, 8006ff0 <cppLoop+0x608>)
 8006e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e44:	f7f9 fa38 	bl	80002b8 <__aeabi_dsub>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	460c      	mov	r4, r1
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	4621      	mov	r1, r4
 8006e50:	f7f9 fee2 	bl	8000c18 <__aeabi_d2f>
 8006e54:	4602      	mov	r2, r0
 8006e56:	4b6f      	ldr	r3, [pc, #444]	; (8007014 <cppLoop+0x62c>)
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	e02b      	b.n	8006eb4 <cppLoop+0x4cc>
			else if(selector == 1){
 8006e5c:	4b6c      	ldr	r3, [pc, #432]	; (8007010 <cppLoop+0x628>)
 8006e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d113      	bne.n	8006e8e <cppLoop+0x4a6>
				adj_ki = adj_ki - 0.0001;
 8006e66:	4b6c      	ldr	r3, [pc, #432]	; (8007018 <cppLoop+0x630>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7f9 fb84 	bl	8000578 <__aeabi_f2d>
 8006e70:	a361      	add	r3, pc, #388	; (adr r3, 8006ff8 <cppLoop+0x610>)
 8006e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e76:	f7f9 fa1f 	bl	80002b8 <__aeabi_dsub>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	460c      	mov	r4, r1
 8006e7e:	4618      	mov	r0, r3
 8006e80:	4621      	mov	r1, r4
 8006e82:	f7f9 fec9 	bl	8000c18 <__aeabi_d2f>
 8006e86:	4602      	mov	r2, r0
 8006e88:	4b63      	ldr	r3, [pc, #396]	; (8007018 <cppLoop+0x630>)
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	e012      	b.n	8006eb4 <cppLoop+0x4cc>
				adj_kd = adj_kd - 0.000001;
 8006e8e:	4b63      	ldr	r3, [pc, #396]	; (800701c <cppLoop+0x634>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7f9 fb70 	bl	8000578 <__aeabi_f2d>
 8006e98:	a359      	add	r3, pc, #356	; (adr r3, 8007000 <cppLoop+0x618>)
 8006e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9e:	f7f9 fa0b 	bl	80002b8 <__aeabi_dsub>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	460c      	mov	r4, r1
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	4621      	mov	r1, r4
 8006eaa:	f7f9 feb5 	bl	8000c18 <__aeabi_d2f>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	4b5a      	ldr	r3, [pc, #360]	; (800701c <cppLoop+0x634>)
 8006eb2:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006eb4:	2152      	movs	r1, #82	; 0x52
 8006eb6:	4855      	ldr	r0, [pc, #340]	; (800700c <cppLoop+0x624>)
 8006eb8:	f7fb f820 	bl	8001efc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f04f 31ff 	mov.w	r1, #4294967295
 8006ec2:	4852      	ldr	r0, [pc, #328]	; (800700c <cppLoop+0x624>)
 8006ec4:	f7fb f8d6 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8006ec8:	f000 be64 	b.w	8007b94 <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_D){
 8006ecc:	484e      	ldr	r0, [pc, #312]	; (8007008 <cppLoop+0x620>)
 8006ece:	f7fa ffb1 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	bf0c      	ite	eq
 8006ed8:	2301      	moveq	r3, #1
 8006eda:	2300      	movne	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d03d      	beq.n	8006f5e <cppLoop+0x576>
			led.LR(-1, 1);
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8006ee8:	4848      	ldr	r0, [pc, #288]	; (800700c <cppLoop+0x624>)
 8006eea:	f7fb f8c3 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006eee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006ef2:	f000 ff8d 	bl	8007e10 <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8006ef6:	f107 030c 	add.w	r3, r7, #12
 8006efa:	2201      	movs	r2, #1
 8006efc:	4948      	ldr	r1, [pc, #288]	; (8007020 <cppLoop+0x638>)
 8006efe:	4849      	ldr	r0, [pc, #292]	; (8007024 <cppLoop+0x63c>)
 8006f00:	f7fa fbe6 	bl	80016d0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8006f04:	f107 0308 	add.w	r3, r7, #8
 8006f08:	2201      	movs	r2, #1
 8006f0a:	4947      	ldr	r1, [pc, #284]	; (8007028 <cppLoop+0x640>)
 8006f0c:	4845      	ldr	r0, [pc, #276]	; (8007024 <cppLoop+0x63c>)
 8006f0e:	f7fa fbdf 	bl	80016d0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8006f12:	1d3b      	adds	r3, r7, #4
 8006f14:	2201      	movs	r2, #1
 8006f16:	4945      	ldr	r1, [pc, #276]	; (800702c <cppLoop+0x644>)
 8006f18:	4842      	ldr	r0, [pc, #264]	; (8007024 <cppLoop+0x63c>)
 8006f1a:	f7fa fbd9 	bl	80016d0 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 8006f1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f22:	ed97 7a02 	vldr	s14, [r7, #8]
 8006f26:	edd7 6a01 	vldr	s13, [r7, #4]
 8006f2a:	eeb0 1a66 	vmov.f32	s2, s13
 8006f2e:	eef0 0a47 	vmov.f32	s1, s14
 8006f32:	eeb0 0a67 	vmov.f32	s0, s15
 8006f36:	483e      	ldr	r0, [pc, #248]	; (8007030 <cppLoop+0x648>)
 8006f38:	f7fc f92c 	bl	8003194 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	4a35      	ldr	r2, [pc, #212]	; (8007014 <cppLoop+0x62c>)
 8006f40:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	4a34      	ldr	r2, [pc, #208]	; (8007018 <cppLoop+0x630>)
 8006f46:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	4a34      	ldr	r2, [pc, #208]	; (800701c <cppLoop+0x634>)
 8006f4c:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f04f 31ff 	mov.w	r1, #4294967295
 8006f54:	482d      	ldr	r0, [pc, #180]	; (800700c <cppLoop+0x624>)
 8006f56:	f7fb f88d 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8006f5a:	f000 be1b 	b.w	8007b94 <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_C){
 8006f5e:	482a      	ldr	r0, [pc, #168]	; (8007008 <cppLoop+0x620>)
 8006f60:	f7fa ff68 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	bf0c      	ite	eq
 8006f6a:	2301      	moveq	r3, #1
 8006f6c:	2300      	movne	r3, #0
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 860f 	beq.w	8007b94 <cppLoop+0x11ac>
			led.LR(-1, 1);
 8006f76:	2201      	movs	r2, #1
 8006f78:	f04f 31ff 	mov.w	r1, #4294967295
 8006f7c:	4823      	ldr	r0, [pc, #140]	; (800700c <cppLoop+0x624>)
 8006f7e:	f7fb f879 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006f82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006f86:	f000 ff43 	bl	8007e10 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	4b21      	ldr	r3, [pc, #132]	; (8007014 <cppLoop+0x62c>)
 8006f90:	2201      	movs	r2, #1
 8006f92:	4923      	ldr	r1, [pc, #140]	; (8007020 <cppLoop+0x638>)
 8006f94:	4823      	ldr	r0, [pc, #140]	; (8007024 <cppLoop+0x63c>)
 8006f96:	f7fa fb35 	bl	8001604 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	4b1e      	ldr	r3, [pc, #120]	; (8007018 <cppLoop+0x630>)
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	4921      	ldr	r1, [pc, #132]	; (8007028 <cppLoop+0x640>)
 8006fa4:	481f      	ldr	r0, [pc, #124]	; (8007024 <cppLoop+0x63c>)
 8006fa6:	f7fa fb2d 	bl	8001604 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8006faa:	2300      	movs	r3, #0
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	4b1b      	ldr	r3, [pc, #108]	; (800701c <cppLoop+0x634>)
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	491e      	ldr	r1, [pc, #120]	; (800702c <cppLoop+0x644>)
 8006fb4:	481b      	ldr	r0, [pc, #108]	; (8007024 <cppLoop+0x63c>)
 8006fb6:	f7fa fb25 	bl	8001604 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8006fba:	4b16      	ldr	r3, [pc, #88]	; (8007014 <cppLoop+0x62c>)
 8006fbc:	edd3 7a00 	vldr	s15, [r3]
 8006fc0:	4b15      	ldr	r3, [pc, #84]	; (8007018 <cppLoop+0x630>)
 8006fc2:	ed93 7a00 	vldr	s14, [r3]
 8006fc6:	4b15      	ldr	r3, [pc, #84]	; (800701c <cppLoop+0x634>)
 8006fc8:	edd3 6a00 	vldr	s13, [r3]
 8006fcc:	eeb0 1a66 	vmov.f32	s2, s13
 8006fd0:	eef0 0a47 	vmov.f32	s1, s14
 8006fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8006fd8:	4815      	ldr	r0, [pc, #84]	; (8007030 <cppLoop+0x648>)
 8006fda:	f7fc f8db 	bl	8003194 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8006fe4:	4809      	ldr	r0, [pc, #36]	; (800700c <cppLoop+0x624>)
 8006fe6:	f7fb f845 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8006fea:	f000 bdd3 	b.w	8007b94 <cppLoop+0x11ac>
 8006fee:	bf00      	nop
 8006ff0:	88e368f1 	.word	0x88e368f1
 8006ff4:	3ee4f8b5 	.word	0x3ee4f8b5
 8006ff8:	eb1c432d 	.word	0xeb1c432d
 8006ffc:	3f1a36e2 	.word	0x3f1a36e2
 8007000:	a0b5ed8d 	.word	0xa0b5ed8d
 8007004:	3eb0c6f7 	.word	0x3eb0c6f7
 8007008:	200005bc 	.word	0x200005bc
 800700c:	200005c8 	.word	0x200005c8
 8007010:	2003b476 	.word	0x2003b476
 8007014:	2003b478 	.word	0x2003b478
 8007018:	2003b480 	.word	0x2003b480
 800701c:	2003b488 	.word	0x2003b488
 8007020:	080180a0 	.word	0x080180a0
 8007024:	080180a8 	.word	0x080180a8
 8007028:	080180b0 	.word	0x080180b0
 800702c:	080180b8 	.word	0x080180b8
 8007030:	20017d98 	.word	0x20017d98

	case 1:
		led.fullColor('C');
 8007034:	2143      	movs	r1, #67	; 0x43
 8007036:	48a6      	ldr	r0, [pc, #664]	; (80072d0 <cppLoop+0x8e8>)
 8007038:	f7fa ff60 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 800703c:	f7fa f830 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007040:	2100      	movs	r1, #0
 8007042:	2000      	movs	r0, #0
 8007044:	f7fa f83c 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8007048:	48a2      	ldr	r0, [pc, #648]	; (80072d4 <cppLoop+0x8ec>)
 800704a:	f7fa f863 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800704e:	2101      	movs	r1, #1
 8007050:	2000      	movs	r0, #0
 8007052:	f7fa f835 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8007056:	4ba0      	ldr	r3, [pc, #640]	; (80072d8 <cppLoop+0x8f0>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f7f9 fa8c 	bl	8000578 <__aeabi_f2d>
 8007060:	4603      	mov	r3, r0
 8007062:	460c      	mov	r4, r1
 8007064:	461a      	mov	r2, r3
 8007066:	4623      	mov	r3, r4
 8007068:	489c      	ldr	r0, [pc, #624]	; (80072dc <cppLoop+0x8f4>)
 800706a:	f7fa f853 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800706e:	489c      	ldr	r0, [pc, #624]	; (80072e0 <cppLoop+0x8f8>)
 8007070:	f7fa fee0 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007074:	4603      	mov	r3, r0
 8007076:	2b02      	cmp	r3, #2
 8007078:	bf0c      	ite	eq
 800707a:	2301      	moveq	r3, #1
 800707c:	2300      	movne	r3, #0
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 8589 	beq.w	8007b98 <cppLoop+0x11b0>
			HAL_Delay(500);
 8007086:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800708a:	f000 fec1 	bl	8007e10 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 800708e:	4b92      	ldr	r3, [pc, #584]	; (80072d8 <cppLoop+0x8f0>)
 8007090:	edd3 7a00 	vldr	s15, [r3]
 8007094:	eeb0 0a67 	vmov.f32	s0, s15
 8007098:	4892      	ldr	r0, [pc, #584]	; (80072e4 <cppLoop+0x8fc>)
 800709a:	f7fc f8d0 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 800709e:	f04f 32ff 	mov.w	r2, #4294967295
 80070a2:	2101      	movs	r1, #1
 80070a4:	488a      	ldr	r0, [pc, #552]	; (80072d0 <cppLoop+0x8e8>)
 80070a6:	f7fa ffe5 	bl	8002074 <_ZN3LED2LREaa>

			line_trace.setMode(FIRST_RUNNING);
 80070aa:	2100      	movs	r1, #0
 80070ac:	488d      	ldr	r0, [pc, #564]	; (80072e4 <cppLoop+0x8fc>)
 80070ae:	f7fc fb17 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 80070b2:	488c      	ldr	r0, [pc, #560]	; (80072e4 <cppLoop+0x8fc>)
 80070b4:	f7fc fa16 	bl	80034e4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 80070b8:	f04f 32ff 	mov.w	r2, #4294967295
 80070bc:	2100      	movs	r1, #0
 80070be:	4884      	ldr	r0, [pc, #528]	; (80072d0 <cppLoop+0x8e8>)
 80070c0:	f7fa ffd8 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 80070c4:	f000 bd68 	b.w	8007b98 <cppLoop+0x11b0>

	case 2:
		led.fullColor('B');
 80070c8:	2142      	movs	r1, #66	; 0x42
 80070ca:	4881      	ldr	r0, [pc, #516]	; (80072d0 <cppLoop+0x8e8>)
 80070cc:	f7fa ff16 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80070d0:	f7f9 ffe6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80070d4:	2100      	movs	r1, #0
 80070d6:	2000      	movs	r0, #0
 80070d8:	f7f9 fff2 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 80070dc:	487d      	ldr	r0, [pc, #500]	; (80072d4 <cppLoop+0x8ec>)
 80070de:	f7fa f819 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80070e2:	2101      	movs	r1, #1
 80070e4:	2000      	movs	r0, #0
 80070e6:	f7f9 ffeb 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 80070ea:	4b7b      	ldr	r3, [pc, #492]	; (80072d8 <cppLoop+0x8f0>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7f9 fa42 	bl	8000578 <__aeabi_f2d>
 80070f4:	4603      	mov	r3, r0
 80070f6:	460c      	mov	r4, r1
 80070f8:	461a      	mov	r2, r3
 80070fa:	4623      	mov	r3, r4
 80070fc:	487a      	ldr	r0, [pc, #488]	; (80072e8 <cppLoop+0x900>)
 80070fe:	f7fa f809 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 8007102:	4877      	ldr	r0, [pc, #476]	; (80072e0 <cppLoop+0x8f8>)
 8007104:	f7fa fe96 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007108:	4603      	mov	r3, r0
 800710a:	2b10      	cmp	r3, #16
 800710c:	bf0c      	ite	eq
 800710e:	2301      	moveq	r3, #1
 8007110:	2300      	movne	r3, #0
 8007112:	b2db      	uxtb	r3, r3
 8007114:	2b00      	cmp	r3, #0
 8007116:	d023      	beq.n	8007160 <cppLoop+0x778>
			led.LR(-1, 1);
 8007118:	2201      	movs	r2, #1
 800711a:	f04f 31ff 	mov.w	r1, #4294967295
 800711e:	486c      	ldr	r0, [pc, #432]	; (80072d0 <cppLoop+0x8e8>)
 8007120:	f7fa ffa8 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007124:	2064      	movs	r0, #100	; 0x64
 8007126:	f000 fe73 	bl	8007e10 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 800712a:	4b6b      	ldr	r3, [pc, #428]	; (80072d8 <cppLoop+0x8f0>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4618      	mov	r0, r3
 8007130:	f7f9 fa22 	bl	8000578 <__aeabi_f2d>
 8007134:	a364      	add	r3, pc, #400	; (adr r3, 80072c8 <cppLoop+0x8e0>)
 8007136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713a:	f7f9 f8bf 	bl	80002bc <__adddf3>
 800713e:	4603      	mov	r3, r0
 8007140:	460c      	mov	r4, r1
 8007142:	4618      	mov	r0, r3
 8007144:	4621      	mov	r1, r4
 8007146:	f7f9 fd67 	bl	8000c18 <__aeabi_d2f>
 800714a:	4602      	mov	r2, r0
 800714c:	4b62      	ldr	r3, [pc, #392]	; (80072d8 <cppLoop+0x8f0>)
 800714e:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8007150:	2200      	movs	r2, #0
 8007152:	f04f 31ff 	mov.w	r1, #4294967295
 8007156:	485e      	ldr	r0, [pc, #376]	; (80072d0 <cppLoop+0x8e8>)
 8007158:	f7fa ff8c 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 800715c:	f000 bd1e 	b.w	8007b9c <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_L){
 8007160:	485f      	ldr	r0, [pc, #380]	; (80072e0 <cppLoop+0x8f8>)
 8007162:	f7fa fe67 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007166:	4603      	mov	r3, r0
 8007168:	2b01      	cmp	r3, #1
 800716a:	bf0c      	ite	eq
 800716c:	2301      	moveq	r3, #1
 800716e:	2300      	movne	r3, #0
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b00      	cmp	r3, #0
 8007174:	d023      	beq.n	80071be <cppLoop+0x7d6>
			led.LR(-1, 1);
 8007176:	2201      	movs	r2, #1
 8007178:	f04f 31ff 	mov.w	r1, #4294967295
 800717c:	4854      	ldr	r0, [pc, #336]	; (80072d0 <cppLoop+0x8e8>)
 800717e:	f7fa ff79 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007182:	2064      	movs	r0, #100	; 0x64
 8007184:	f000 fe44 	bl	8007e10 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8007188:	4b53      	ldr	r3, [pc, #332]	; (80072d8 <cppLoop+0x8f0>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4618      	mov	r0, r3
 800718e:	f7f9 f9f3 	bl	8000578 <__aeabi_f2d>
 8007192:	a34d      	add	r3, pc, #308	; (adr r3, 80072c8 <cppLoop+0x8e0>)
 8007194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007198:	f7f9 f88e 	bl	80002b8 <__aeabi_dsub>
 800719c:	4603      	mov	r3, r0
 800719e:	460c      	mov	r4, r1
 80071a0:	4618      	mov	r0, r3
 80071a2:	4621      	mov	r1, r4
 80071a4:	f7f9 fd38 	bl	8000c18 <__aeabi_d2f>
 80071a8:	4602      	mov	r2, r0
 80071aa:	4b4b      	ldr	r3, [pc, #300]	; (80072d8 <cppLoop+0x8f0>)
 80071ac:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80071ae:	2200      	movs	r2, #0
 80071b0:	f04f 31ff 	mov.w	r1, #4294967295
 80071b4:	4846      	ldr	r0, [pc, #280]	; (80072d0 <cppLoop+0x8e8>)
 80071b6:	f7fa ff5d 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80071ba:	f000 bcef 	b.w	8007b9c <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_C){
 80071be:	4848      	ldr	r0, [pc, #288]	; (80072e0 <cppLoop+0x8f8>)
 80071c0:	f7fa fe38 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	bf0c      	ite	eq
 80071ca:	2301      	moveq	r3, #1
 80071cc:	2300      	movne	r3, #0
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 84e3 	beq.w	8007b9c <cppLoop+0x11b4>
			led.LR(-1, 1);
 80071d6:	2201      	movs	r2, #1
 80071d8:	f04f 31ff 	mov.w	r1, #4294967295
 80071dc:	483c      	ldr	r0, [pc, #240]	; (80072d0 <cppLoop+0x8e8>)
 80071de:	f7fa ff49 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80071e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80071e6:	f000 fe13 	bl	8007e10 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 80071ea:	2300      	movs	r3, #0
 80071ec:	9300      	str	r3, [sp, #0]
 80071ee:	4b3a      	ldr	r3, [pc, #232]	; (80072d8 <cppLoop+0x8f0>)
 80071f0:	2201      	movs	r2, #1
 80071f2:	493e      	ldr	r1, [pc, #248]	; (80072ec <cppLoop+0x904>)
 80071f4:	483e      	ldr	r0, [pc, #248]	; (80072f0 <cppLoop+0x908>)
 80071f6:	f7fa fa05 	bl	8001604 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 80071fa:	4b37      	ldr	r3, [pc, #220]	; (80072d8 <cppLoop+0x8f0>)
 80071fc:	edd3 7a00 	vldr	s15, [r3]
 8007200:	eeb0 0a67 	vmov.f32	s0, s15
 8007204:	4837      	ldr	r0, [pc, #220]	; (80072e4 <cppLoop+0x8fc>)
 8007206:	f7fc f81a 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 800720a:	2200      	movs	r2, #0
 800720c:	f04f 31ff 	mov.w	r1, #4294967295
 8007210:	482f      	ldr	r0, [pc, #188]	; (80072d0 <cppLoop+0x8e8>)
 8007212:	f7fa ff2f 	bl	8002074 <_ZN3LED2LREaa>
		break;
 8007216:	f000 bcc1 	b.w	8007b9c <cppLoop+0x11b4>

	case 3:
		led.fullColor('Y');
 800721a:	2159      	movs	r1, #89	; 0x59
 800721c:	482c      	ldr	r0, [pc, #176]	; (80072d0 <cppLoop+0x8e8>)
 800721e:	f7fa fe6d 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007222:	f7f9 ff3d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007226:	2100      	movs	r1, #0
 8007228:	2000      	movs	r0, #0
 800722a:	f7f9 ff49 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 800722e:	4831      	ldr	r0, [pc, #196]	; (80072f4 <cppLoop+0x90c>)
 8007230:	f7f9 ff70 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007234:	2101      	movs	r1, #1
 8007236:	2000      	movs	r0, #0
 8007238:	f7f9 ff42 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 800723c:	4b2e      	ldr	r3, [pc, #184]	; (80072f8 <cppLoop+0x910>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4618      	mov	r0, r3
 8007242:	f7f9 f999 	bl	8000578 <__aeabi_f2d>
 8007246:	4603      	mov	r3, r0
 8007248:	460c      	mov	r4, r1
 800724a:	461a      	mov	r2, r3
 800724c:	4623      	mov	r3, r4
 800724e:	4823      	ldr	r0, [pc, #140]	; (80072dc <cppLoop+0x8f4>)
 8007250:	f7f9 ff60 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007254:	4822      	ldr	r0, [pc, #136]	; (80072e0 <cppLoop+0x8f8>)
 8007256:	f7fa fded 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800725a:	4603      	mov	r3, r0
 800725c:	2b02      	cmp	r3, #2
 800725e:	bf0c      	ite	eq
 8007260:	2301      	moveq	r3, #1
 8007262:	2300      	movne	r3, #0
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 849a 	beq.w	8007ba0 <cppLoop+0x11b8>
			HAL_Delay(500);
 800726c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007270:	f000 fdce 	bl	8007e10 <HAL_Delay>

			led.LR(1, -1);
 8007274:	f04f 32ff 	mov.w	r2, #4294967295
 8007278:	2101      	movs	r1, #1
 800727a:	4815      	ldr	r0, [pc, #84]	; (80072d0 <cppLoop+0x8e8>)
 800727c:	f7fa fefa 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8007280:	2101      	movs	r1, #1
 8007282:	4818      	ldr	r0, [pc, #96]	; (80072e4 <cppLoop+0x8fc>)
 8007284:	f7fc fa2c 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity);
 8007288:	4b1b      	ldr	r3, [pc, #108]	; (80072f8 <cppLoop+0x910>)
 800728a:	edd3 7a00 	vldr	s15, [r3]
 800728e:	eeb0 0a67 	vmov.f32	s0, s15
 8007292:	4814      	ldr	r0, [pc, #80]	; (80072e4 <cppLoop+0x8fc>)
 8007294:	f7fb ffd3 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8007298:	4b17      	ldr	r3, [pc, #92]	; (80072f8 <cppLoop+0x910>)
 800729a:	edd3 7a00 	vldr	s15, [r3]
 800729e:	eeb0 0a67 	vmov.f32	s0, s15
 80072a2:	4810      	ldr	r0, [pc, #64]	; (80072e4 <cppLoop+0x8fc>)
 80072a4:	f7fb ffda 	bl	800325c <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabele();
 80072a8:	480e      	ldr	r0, [pc, #56]	; (80072e4 <cppLoop+0x8fc>)
 80072aa:	f7fb fd6b 	bl	8002d84 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 80072ae:	480d      	ldr	r0, [pc, #52]	; (80072e4 <cppLoop+0x8fc>)
 80072b0:	f7fc f918 	bl	80034e4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 80072b4:	f04f 32ff 	mov.w	r2, #4294967295
 80072b8:	2100      	movs	r1, #0
 80072ba:	4805      	ldr	r0, [pc, #20]	; (80072d0 <cppLoop+0x8e8>)
 80072bc:	f7fa feda 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 80072c0:	f000 bc6e 	b.w	8007ba0 <cppLoop+0x11b8>
 80072c4:	f3af 8000 	nop.w
 80072c8:	9999999a 	.word	0x9999999a
 80072cc:	3fb99999 	.word	0x3fb99999
 80072d0:	200005c8 	.word	0x200005c8
 80072d4:	080180c0 	.word	0x080180c0
 80072d8:	2003b490 	.word	0x2003b490
 80072dc:	080180cc 	.word	0x080180cc
 80072e0:	200005bc 	.word	0x200005bc
 80072e4:	20017d98 	.word	0x20017d98
 80072e8:	080180d8 	.word	0x080180d8
 80072ec:	080180e4 	.word	0x080180e4
 80072f0:	080180a8 	.word	0x080180a8
 80072f4:	080180f0 	.word	0x080180f0
 80072f8:	2003b498 	.word	0x2003b498

	case 4:
		led.fullColor('G');
 80072fc:	2147      	movs	r1, #71	; 0x47
 80072fe:	48be      	ldr	r0, [pc, #760]	; (80075f8 <cppLoop+0xc10>)
 8007300:	f7fa fdfc 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007304:	f7f9 fecc 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007308:	2100      	movs	r1, #0
 800730a:	2000      	movs	r0, #0
 800730c:	f7f9 fed8 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8007310:	48ba      	ldr	r0, [pc, #744]	; (80075fc <cppLoop+0xc14>)
 8007312:	f7f9 feff 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007316:	2101      	movs	r1, #1
 8007318:	2000      	movs	r0, #0
 800731a:	f7f9 fed1 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity());
 800731e:	48b8      	ldr	r0, [pc, #736]	; (8007600 <cppLoop+0xc18>)
 8007320:	f7fb ffc9 	bl	80032b6 <_ZN9LineTrace14getMaxVelocityEv>
 8007324:	ee10 3a10 	vmov	r3, s0
 8007328:	4618      	mov	r0, r3
 800732a:	f7f9 f925 	bl	8000578 <__aeabi_f2d>
 800732e:	4603      	mov	r3, r0
 8007330:	460c      	mov	r4, r1
 8007332:	461a      	mov	r2, r3
 8007334:	4623      	mov	r3, r4
 8007336:	48b3      	ldr	r0, [pc, #716]	; (8007604 <cppLoop+0xc1c>)
 8007338:	f7f9 feec 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 800733c:	48b2      	ldr	r0, [pc, #712]	; (8007608 <cppLoop+0xc20>)
 800733e:	f7fa fd79 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007342:	4603      	mov	r3, r0
 8007344:	2b10      	cmp	r3, #16
 8007346:	bf0c      	ite	eq
 8007348:	2301      	moveq	r3, #1
 800734a:	2300      	movne	r3, #0
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d023      	beq.n	800739a <cppLoop+0x9b2>
			led.LR(-1, 1);
 8007352:	2201      	movs	r2, #1
 8007354:	f04f 31ff 	mov.w	r1, #4294967295
 8007358:	48a7      	ldr	r0, [pc, #668]	; (80075f8 <cppLoop+0xc10>)
 800735a:	f7fa fe8b 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800735e:	2064      	movs	r0, #100	; 0x64
 8007360:	f000 fd56 	bl	8007e10 <HAL_Delay>

			adj_max_velocity = adj_max_velocity + 0.1;
 8007364:	4ba9      	ldr	r3, [pc, #676]	; (800760c <cppLoop+0xc24>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4618      	mov	r0, r3
 800736a:	f7f9 f905 	bl	8000578 <__aeabi_f2d>
 800736e:	a3a0      	add	r3, pc, #640	; (adr r3, 80075f0 <cppLoop+0xc08>)
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	f7f8 ffa2 	bl	80002bc <__adddf3>
 8007378:	4603      	mov	r3, r0
 800737a:	460c      	mov	r4, r1
 800737c:	4618      	mov	r0, r3
 800737e:	4621      	mov	r1, r4
 8007380:	f7f9 fc4a 	bl	8000c18 <__aeabi_d2f>
 8007384:	4602      	mov	r2, r0
 8007386:	4ba1      	ldr	r3, [pc, #644]	; (800760c <cppLoop+0xc24>)
 8007388:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 800738a:	2200      	movs	r2, #0
 800738c:	f04f 31ff 	mov.w	r1, #4294967295
 8007390:	4899      	ldr	r0, [pc, #612]	; (80075f8 <cppLoop+0xc10>)
 8007392:	f7fa fe6f 	bl	8002074 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
			line_trace.setMaxVelocity(adj_max_velocity);

			led.LR(-1, 0);
		}
		break;
 8007396:	f000 bc05 	b.w	8007ba4 <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_L){
 800739a:	489b      	ldr	r0, [pc, #620]	; (8007608 <cppLoop+0xc20>)
 800739c:	f7fa fd4a 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	bf0c      	ite	eq
 80073a6:	2301      	moveq	r3, #1
 80073a8:	2300      	movne	r3, #0
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d022      	beq.n	80073f6 <cppLoop+0xa0e>
			led.LR(-1, 1);
 80073b0:	2201      	movs	r2, #1
 80073b2:	f04f 31ff 	mov.w	r1, #4294967295
 80073b6:	4890      	ldr	r0, [pc, #576]	; (80075f8 <cppLoop+0xc10>)
 80073b8:	f7fa fe5c 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80073bc:	2064      	movs	r0, #100	; 0x64
 80073be:	f000 fd27 	bl	8007e10 <HAL_Delay>
			adj_max_velocity = adj_max_velocity - 0.1;
 80073c2:	4b92      	ldr	r3, [pc, #584]	; (800760c <cppLoop+0xc24>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7f9 f8d6 	bl	8000578 <__aeabi_f2d>
 80073cc:	a388      	add	r3, pc, #544	; (adr r3, 80075f0 <cppLoop+0xc08>)
 80073ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d2:	f7f8 ff71 	bl	80002b8 <__aeabi_dsub>
 80073d6:	4603      	mov	r3, r0
 80073d8:	460c      	mov	r4, r1
 80073da:	4618      	mov	r0, r3
 80073dc:	4621      	mov	r1, r4
 80073de:	f7f9 fc1b 	bl	8000c18 <__aeabi_d2f>
 80073e2:	4602      	mov	r2, r0
 80073e4:	4b89      	ldr	r3, [pc, #548]	; (800760c <cppLoop+0xc24>)
 80073e6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80073e8:	2200      	movs	r2, #0
 80073ea:	f04f 31ff 	mov.w	r1, #4294967295
 80073ee:	4882      	ldr	r0, [pc, #520]	; (80075f8 <cppLoop+0xc10>)
 80073f0:	f7fa fe40 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80073f4:	e3d6      	b.n	8007ba4 <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_C){
 80073f6:	4884      	ldr	r0, [pc, #528]	; (8007608 <cppLoop+0xc20>)
 80073f8:	f7fa fd1c 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b02      	cmp	r3, #2
 8007400:	bf0c      	ite	eq
 8007402:	2301      	moveq	r3, #1
 8007404:	2300      	movne	r3, #0
 8007406:	b2db      	uxtb	r3, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 83cb 	beq.w	8007ba4 <cppLoop+0x11bc>
			led.LR(-1, 1);
 800740e:	2201      	movs	r2, #1
 8007410:	f04f 31ff 	mov.w	r1, #4294967295
 8007414:	4878      	ldr	r0, [pc, #480]	; (80075f8 <cppLoop+0xc10>)
 8007416:	f7fa fe2d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800741a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800741e:	f000 fcf7 	bl	8007e10 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 8007422:	2300      	movs	r3, #0
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	4b79      	ldr	r3, [pc, #484]	; (800760c <cppLoop+0xc24>)
 8007428:	2201      	movs	r2, #1
 800742a:	4979      	ldr	r1, [pc, #484]	; (8007610 <cppLoop+0xc28>)
 800742c:	4879      	ldr	r0, [pc, #484]	; (8007614 <cppLoop+0xc2c>)
 800742e:	f7fa f8e9 	bl	8001604 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 8007432:	4b76      	ldr	r3, [pc, #472]	; (800760c <cppLoop+0xc24>)
 8007434:	edd3 7a00 	vldr	s15, [r3]
 8007438:	eeb0 0a67 	vmov.f32	s0, s15
 800743c:	4870      	ldr	r0, [pc, #448]	; (8007600 <cppLoop+0xc18>)
 800743e:	f7fb ff0d 	bl	800325c <_ZN9LineTrace14setMaxVelocityEf>
			led.LR(-1, 0);
 8007442:	2200      	movs	r2, #0
 8007444:	f04f 31ff 	mov.w	r1, #4294967295
 8007448:	486b      	ldr	r0, [pc, #428]	; (80075f8 <cppLoop+0xc10>)
 800744a:	f7fa fe13 	bl	8002074 <_ZN3LED2LREaa>
		break;
 800744e:	e3a9      	b.n	8007ba4 <cppLoop+0x11bc>

	case 5:
		led.fullColor('M');
 8007450:	214d      	movs	r1, #77	; 0x4d
 8007452:	4869      	ldr	r0, [pc, #420]	; (80075f8 <cppLoop+0xc10>)
 8007454:	f7fa fd52 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007458:	f7f9 fe22 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800745c:	2100      	movs	r1, #0
 800745e:	2000      	movs	r0, #0
 8007460:	f7f9 fe2e 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 8007464:	486c      	ldr	r0, [pc, #432]	; (8007618 <cppLoop+0xc30>)
 8007466:	f7f9 fe55 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800746a:	2101      	movs	r1, #1
 800746c:	2000      	movs	r0, #0
 800746e:	f7f9 fe27 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8007472:	4b6a      	ldr	r3, [pc, #424]	; (800761c <cppLoop+0xc34>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4618      	mov	r0, r3
 8007478:	f7f9 f87e 	bl	8000578 <__aeabi_f2d>
 800747c:	4603      	mov	r3, r0
 800747e:	460c      	mov	r4, r1
 8007480:	461a      	mov	r2, r3
 8007482:	4623      	mov	r3, r4
 8007484:	4866      	ldr	r0, [pc, #408]	; (8007620 <cppLoop+0xc38>)
 8007486:	f7f9 fe45 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800748a:	485f      	ldr	r0, [pc, #380]	; (8007608 <cppLoop+0xc20>)
 800748c:	f7fa fcd2 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007490:	4603      	mov	r3, r0
 8007492:	2b02      	cmp	r3, #2
 8007494:	bf0c      	ite	eq
 8007496:	2301      	moveq	r3, #1
 8007498:	2300      	movne	r3, #0
 800749a:	b2db      	uxtb	r3, r3
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 8383 	beq.w	8007ba8 <cppLoop+0x11c0>
			HAL_Delay(500);
 80074a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074a6:	f000 fcb3 	bl	8007e10 <HAL_Delay>

			led.LR(1, -1);
 80074aa:	f04f 32ff 	mov.w	r2, #4294967295
 80074ae:	2101      	movs	r1, #1
 80074b0:	4851      	ldr	r0, [pc, #324]	; (80075f8 <cppLoop+0xc10>)
 80074b2:	f7fa fddf 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 80074b6:	2102      	movs	r1, #2
 80074b8:	4851      	ldr	r0, [pc, #324]	; (8007600 <cppLoop+0xc18>)
 80074ba:	f7fc f911 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80074be:	4b57      	ldr	r3, [pc, #348]	; (800761c <cppLoop+0xc34>)
 80074c0:	edd3 7a00 	vldr	s15, [r3]
 80074c4:	eeb0 0a67 	vmov.f32	s0, s15
 80074c8:	484d      	ldr	r0, [pc, #308]	; (8007600 <cppLoop+0xc18>)
 80074ca:	f7fb feb8 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80074ce:	4b53      	ldr	r3, [pc, #332]	; (800761c <cppLoop+0xc34>)
 80074d0:	edd3 7a00 	vldr	s15, [r3]
 80074d4:	eeb0 0a67 	vmov.f32	s0, s15
 80074d8:	4849      	ldr	r0, [pc, #292]	; (8007600 <cppLoop+0xc18>)
 80074da:	f7fb fece 	bl	800327a <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.createVelocityTabele();
 80074de:	4848      	ldr	r0, [pc, #288]	; (8007600 <cppLoop+0xc18>)
 80074e0:	f7fb fc50 	bl	8002d84 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 80074e4:	4846      	ldr	r0, [pc, #280]	; (8007600 <cppLoop+0xc18>)
 80074e6:	f7fb fffd 	bl	80034e4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 80074ea:	f04f 32ff 	mov.w	r2, #4294967295
 80074ee:	2100      	movs	r1, #0
 80074f0:	4841      	ldr	r0, [pc, #260]	; (80075f8 <cppLoop+0xc10>)
 80074f2:	f7fa fdbf 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 80074f6:	e357      	b.n	8007ba8 <cppLoop+0x11c0>

	case 6:
		led.fullColor('R');
 80074f8:	2152      	movs	r1, #82	; 0x52
 80074fa:	483f      	ldr	r0, [pc, #252]	; (80075f8 <cppLoop+0xc10>)
 80074fc:	f7fa fcfe 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007500:	f7f9 fdce 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007504:	2100      	movs	r1, #0
 8007506:	2000      	movs	r0, #0
 8007508:	f7f9 fdda 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 800750c:	4842      	ldr	r0, [pc, #264]	; (8007618 <cppLoop+0xc30>)
 800750e:	f7f9 fe01 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007512:	2101      	movs	r1, #1
 8007514:	2000      	movs	r0, #0
 8007516:	f7f9 fdd3 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity2());
 800751a:	4839      	ldr	r0, [pc, #228]	; (8007600 <cppLoop+0xc18>)
 800751c:	f7fb feda 	bl	80032d4 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007520:	ee10 3a10 	vmov	r3, s0
 8007524:	4618      	mov	r0, r3
 8007526:	f7f9 f827 	bl	8000578 <__aeabi_f2d>
 800752a:	4603      	mov	r3, r0
 800752c:	460c      	mov	r4, r1
 800752e:	461a      	mov	r2, r3
 8007530:	4623      	mov	r3, r4
 8007532:	4834      	ldr	r0, [pc, #208]	; (8007604 <cppLoop+0xc1c>)
 8007534:	f7f9 fdee 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 8007538:	4833      	ldr	r0, [pc, #204]	; (8007608 <cppLoop+0xc20>)
 800753a:	f7fa fc7b 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800753e:	4603      	mov	r3, r0
 8007540:	2b10      	cmp	r3, #16
 8007542:	bf0c      	ite	eq
 8007544:	2301      	moveq	r3, #1
 8007546:	2300      	movne	r3, #0
 8007548:	b2db      	uxtb	r3, r3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d022      	beq.n	8007594 <cppLoop+0xbac>
			led.LR(-1, 1);
 800754e:	2201      	movs	r2, #1
 8007550:	f04f 31ff 	mov.w	r1, #4294967295
 8007554:	4828      	ldr	r0, [pc, #160]	; (80075f8 <cppLoop+0xc10>)
 8007556:	f7fa fd8d 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800755a:	2064      	movs	r0, #100	; 0x64
 800755c:	f000 fc58 	bl	8007e10 <HAL_Delay>

			adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8007560:	4b2e      	ldr	r3, [pc, #184]	; (800761c <cppLoop+0xc34>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4618      	mov	r0, r3
 8007566:	f7f9 f807 	bl	8000578 <__aeabi_f2d>
 800756a:	a321      	add	r3, pc, #132	; (adr r3, 80075f0 <cppLoop+0xc08>)
 800756c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007570:	f7f8 fea4 	bl	80002bc <__adddf3>
 8007574:	4603      	mov	r3, r0
 8007576:	460c      	mov	r4, r1
 8007578:	4618      	mov	r0, r3
 800757a:	4621      	mov	r1, r4
 800757c:	f7f9 fb4c 	bl	8000c18 <__aeabi_d2f>
 8007580:	4602      	mov	r2, r0
 8007582:	4b26      	ldr	r3, [pc, #152]	; (800761c <cppLoop+0xc34>)
 8007584:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8007586:	2200      	movs	r2, #0
 8007588:	f04f 31ff 	mov.w	r1, #4294967295
 800758c:	481a      	ldr	r0, [pc, #104]	; (80075f8 <cppLoop+0xc10>)
 800758e:	f7fa fd71 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMaxVelocity2(adj_max_velocity2);

			led.LR(-1, 0);
		}

		break;
 8007592:	e30b      	b.n	8007bac <cppLoop+0x11c4>
		else if(joy_stick.getValue() == JOY_L){
 8007594:	481c      	ldr	r0, [pc, #112]	; (8007608 <cppLoop+0xc20>)
 8007596:	f7fa fc4d 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	bf0c      	ite	eq
 80075a0:	2301      	moveq	r3, #1
 80075a2:	2300      	movne	r3, #0
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d03c      	beq.n	8007624 <cppLoop+0xc3c>
			led.LR(-1, 1);
 80075aa:	2201      	movs	r2, #1
 80075ac:	f04f 31ff 	mov.w	r1, #4294967295
 80075b0:	4811      	ldr	r0, [pc, #68]	; (80075f8 <cppLoop+0xc10>)
 80075b2:	f7fa fd5f 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80075b6:	2064      	movs	r0, #100	; 0x64
 80075b8:	f000 fc2a 	bl	8007e10 <HAL_Delay>
			adj_max_velocity2 = adj_max_velocity2 - 0.1;
 80075bc:	4b17      	ldr	r3, [pc, #92]	; (800761c <cppLoop+0xc34>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f7f8 ffd9 	bl	8000578 <__aeabi_f2d>
 80075c6:	a30a      	add	r3, pc, #40	; (adr r3, 80075f0 <cppLoop+0xc08>)
 80075c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075cc:	f7f8 fe74 	bl	80002b8 <__aeabi_dsub>
 80075d0:	4603      	mov	r3, r0
 80075d2:	460c      	mov	r4, r1
 80075d4:	4618      	mov	r0, r3
 80075d6:	4621      	mov	r1, r4
 80075d8:	f7f9 fb1e 	bl	8000c18 <__aeabi_d2f>
 80075dc:	4602      	mov	r2, r0
 80075de:	4b0f      	ldr	r3, [pc, #60]	; (800761c <cppLoop+0xc34>)
 80075e0:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80075e2:	2200      	movs	r2, #0
 80075e4:	f04f 31ff 	mov.w	r1, #4294967295
 80075e8:	4803      	ldr	r0, [pc, #12]	; (80075f8 <cppLoop+0xc10>)
 80075ea:	f7fa fd43 	bl	8002074 <_ZN3LED2LREaa>
		break;
 80075ee:	e2dd      	b.n	8007bac <cppLoop+0x11c4>
 80075f0:	9999999a 	.word	0x9999999a
 80075f4:	3fb99999 	.word	0x3fb99999
 80075f8:	200005c8 	.word	0x200005c8
 80075fc:	080180f0 	.word	0x080180f0
 8007600:	20017d98 	.word	0x20017d98
 8007604:	080180d8 	.word	0x080180d8
 8007608:	200005bc 	.word	0x200005bc
 800760c:	2003b498 	.word	0x2003b498
 8007610:	080180fc 	.word	0x080180fc
 8007614:	080180a8 	.word	0x080180a8
 8007618:	08018108 	.word	0x08018108
 800761c:	2003b4a0 	.word	0x2003b4a0
 8007620:	080180cc 	.word	0x080180cc
		else if(joy_stick.getValue() == JOY_C){
 8007624:	48ca      	ldr	r0, [pc, #808]	; (8007950 <cppLoop+0xf68>)
 8007626:	f7fa fc05 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800762a:	4603      	mov	r3, r0
 800762c:	2b02      	cmp	r3, #2
 800762e:	bf0c      	ite	eq
 8007630:	2301      	moveq	r3, #1
 8007632:	2300      	movne	r3, #0
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 82b8 	beq.w	8007bac <cppLoop+0x11c4>
			led.LR(-1, 1);
 800763c:	2201      	movs	r2, #1
 800763e:	f04f 31ff 	mov.w	r1, #4294967295
 8007642:	48c4      	ldr	r0, [pc, #784]	; (8007954 <cppLoop+0xf6c>)
 8007644:	f7fa fd16 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007648:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800764c:	f000 fbe0 	bl	8007e10 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8007650:	2300      	movs	r3, #0
 8007652:	9300      	str	r3, [sp, #0]
 8007654:	4bc0      	ldr	r3, [pc, #768]	; (8007958 <cppLoop+0xf70>)
 8007656:	2201      	movs	r2, #1
 8007658:	49c0      	ldr	r1, [pc, #768]	; (800795c <cppLoop+0xf74>)
 800765a:	48c1      	ldr	r0, [pc, #772]	; (8007960 <cppLoop+0xf78>)
 800765c:	f7f9 ffd2 	bl	8001604 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8007660:	4bbd      	ldr	r3, [pc, #756]	; (8007958 <cppLoop+0xf70>)
 8007662:	edd3 7a00 	vldr	s15, [r3]
 8007666:	eeb0 0a67 	vmov.f32	s0, s15
 800766a:	48be      	ldr	r0, [pc, #760]	; (8007964 <cppLoop+0xf7c>)
 800766c:	f7fb fe05 	bl	800327a <_ZN9LineTrace15setMaxVelocity2Ef>
			led.LR(-1, 0);
 8007670:	2200      	movs	r2, #0
 8007672:	f04f 31ff 	mov.w	r1, #4294967295
 8007676:	48b7      	ldr	r0, [pc, #732]	; (8007954 <cppLoop+0xf6c>)
 8007678:	f7fa fcfc 	bl	8002074 <_ZN3LED2LREaa>
		break;
 800767c:	e296      	b.n	8007bac <cppLoop+0x11c4>

	case 7:
		led.fullColor('~');
 800767e:	217e      	movs	r1, #126	; 0x7e
 8007680:	48b4      	ldr	r0, [pc, #720]	; (8007954 <cppLoop+0xf6c>)
 8007682:	f7fa fc3b 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007686:	f7f9 fd0b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800768a:	2100      	movs	r1, #0
 800768c:	2000      	movs	r0, #0
 800768e:	f7f9 fd17 	bl	80010c0 <lcd_locate>
		lcd_printf("07      ");
 8007692:	48b5      	ldr	r0, [pc, #724]	; (8007968 <cppLoop+0xf80>)
 8007694:	f7f9 fd3e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007698:	2101      	movs	r1, #1
 800769a:	2000      	movs	r0, #0
 800769c:	f7f9 fd10 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 80076a0:	48b2      	ldr	r0, [pc, #712]	; (800796c <cppLoop+0xf84>)
 80076a2:	f7f9 fd37 	bl	8001114 <lcd_printf>
		break;
 80076a6:	e290      	b.n	8007bca <cppLoop+0x11e2>

	case 8:
		led.fullColor('~');
 80076a8:	217e      	movs	r1, #126	; 0x7e
 80076aa:	48aa      	ldr	r0, [pc, #680]	; (8007954 <cppLoop+0xf6c>)
 80076ac:	f7fa fc26 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80076b0:	f7f9 fcf6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80076b4:	2100      	movs	r1, #0
 80076b6:	2000      	movs	r0, #0
 80076b8:	f7f9 fd02 	bl	80010c0 <lcd_locate>
		lcd_printf("08      ");
 80076bc:	48ac      	ldr	r0, [pc, #688]	; (8007970 <cppLoop+0xf88>)
 80076be:	f7f9 fd29 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80076c2:	2101      	movs	r1, #1
 80076c4:	2000      	movs	r0, #0
 80076c6:	f7f9 fcfb 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 80076ca:	48a8      	ldr	r0, [pc, #672]	; (800796c <cppLoop+0xf84>)
 80076cc:	f7f9 fd22 	bl	8001114 <lcd_printf>

		break;
 80076d0:	e27b      	b.n	8007bca <cppLoop+0x11e2>

	case 9:
		led.fullColor('~');
 80076d2:	217e      	movs	r1, #126	; 0x7e
 80076d4:	489f      	ldr	r0, [pc, #636]	; (8007954 <cppLoop+0xf6c>)
 80076d6:	f7fa fc11 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80076da:	f7f9 fce1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80076de:	2100      	movs	r1, #0
 80076e0:	2000      	movs	r0, #0
 80076e2:	f7f9 fced 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 80076e6:	48a3      	ldr	r0, [pc, #652]	; (8007974 <cppLoop+0xf8c>)
 80076e8:	f7f9 fd14 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80076ec:	2101      	movs	r1, #1
 80076ee:	2000      	movs	r0, #0
 80076f0:	f7f9 fce6 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 80076f4:	48a0      	ldr	r0, [pc, #640]	; (8007978 <cppLoop+0xf90>)
 80076f6:	f7f9 fd0d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80076fa:	4895      	ldr	r0, [pc, #596]	; (8007950 <cppLoop+0xf68>)
 80076fc:	f7fa fb9a 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007700:	4603      	mov	r3, r0
 8007702:	2b02      	cmp	r3, #2
 8007704:	bf0c      	ite	eq
 8007706:	2301      	moveq	r3, #1
 8007708:	2300      	movne	r3, #0
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 824f 	beq.w	8007bb0 <cppLoop+0x11c8>
			led.LR(-1, 1);
 8007712:	2201      	movs	r2, #1
 8007714:	f04f 31ff 	mov.w	r1, #4294967295
 8007718:	488e      	ldr	r0, [pc, #568]	; (8007954 <cppLoop+0xf6c>)
 800771a:	f7fa fcab 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(500);
 800771e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007722:	f000 fb75 	bl	8007e10 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8007726:	ed9f 0a95 	vldr	s0, [pc, #596]	; 800797c <cppLoop+0xf94>
 800772a:	488e      	ldr	r0, [pc, #568]	; (8007964 <cppLoop+0xf7c>)
 800772c:	f7fb fd78 	bl	8003220 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8007730:	488c      	ldr	r0, [pc, #560]	; (8007964 <cppLoop+0xf7c>)
 8007732:	f7fb fe5d 	bl	80033f0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8007736:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800773a:	f000 fb69 	bl	8007e10 <HAL_Delay>

			led.fullColor('R');
 800773e:	2152      	movs	r1, #82	; 0x52
 8007740:	4884      	ldr	r0, [pc, #528]	; (8007954 <cppLoop+0xf6c>)
 8007742:	f7fa fbdb 	bl	8001efc <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8007746:	488e      	ldr	r0, [pc, #568]	; (8007980 <cppLoop+0xf98>)
 8007748:	f7f9 feae 	bl	80014a8 <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 800774c:	f242 7010 	movw	r0, #10000	; 0x2710
 8007750:	f000 fb5e 	bl	8007e10 <HAL_Delay>

			line_trace.stop();
 8007754:	4883      	ldr	r0, [pc, #524]	; (8007964 <cppLoop+0xf7c>)
 8007756:	f7fb fe6b 	bl	8003430 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 800775a:	498a      	ldr	r1, [pc, #552]	; (8007984 <cppLoop+0xf9c>)
 800775c:	488a      	ldr	r0, [pc, #552]	; (8007988 <cppLoop+0xfa0>)
 800775e:	f7f9 fedc 	bl	800151a <user_fopen>
			float d = encoder.getDistance();
 8007762:	4887      	ldr	r0, [pc, #540]	; (8007980 <cppLoop+0xf98>)
 8007764:	f7f9 fe64 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 8007768:	eef0 7a40 	vmov.f32	s15, s0
 800776c:	edc7 7a00 	vstr	s15, [r7]
			sd_write_float(1, &d, ADD_WRITE);
 8007770:	463b      	mov	r3, r7
 8007772:	2201      	movs	r2, #1
 8007774:	4619      	mov	r1, r3
 8007776:	2001      	movs	r0, #1
 8007778:	f7f9 fef2 	bl	8001560 <sd_write_float>
			user_fclose();
 800777c:	f7f9 fee0 	bl	8001540 <user_fclose>

			led.LR(-1, 0);
 8007780:	2200      	movs	r2, #0
 8007782:	f04f 31ff 	mov.w	r1, #4294967295
 8007786:	4873      	ldr	r0, [pc, #460]	; (8007954 <cppLoop+0xf6c>)
 8007788:	f7fa fc74 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 800778c:	e210      	b.n	8007bb0 <cppLoop+0x11c8>

	case 10:
		led.fullColor('~');
 800778e:	217e      	movs	r1, #126	; 0x7e
 8007790:	4870      	ldr	r0, [pc, #448]	; (8007954 <cppLoop+0xf6c>)
 8007792:	f7fa fbb3 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007796:	f7f9 fc83 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800779a:	2100      	movs	r1, #0
 800779c:	2000      	movs	r0, #0
 800779e:	f7f9 fc8f 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80077a2:	487a      	ldr	r0, [pc, #488]	; (800798c <cppLoop+0xfa4>)
 80077a4:	f7f9 fcb6 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80077a8:	2101      	movs	r1, #1
 80077aa:	2000      	movs	r0, #0
 80077ac:	f7f9 fc88 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80077b0:	4877      	ldr	r0, [pc, #476]	; (8007990 <cppLoop+0xfa8>)
 80077b2:	f7f9 fcaf 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80077b6:	4866      	ldr	r0, [pc, #408]	; (8007950 <cppLoop+0xf68>)
 80077b8:	f7fa fb3c 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b02      	cmp	r3, #2
 80077c0:	bf0c      	ite	eq
 80077c2:	2301      	moveq	r3, #1
 80077c4:	2300      	movne	r3, #0
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	f000 81f3 	beq.w	8007bb4 <cppLoop+0x11cc>
			HAL_Delay(500);
 80077ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80077d2:	f000 fb1d 	bl	8007e10 <HAL_Delay>
			led.LR(-1, 1);
 80077d6:	2201      	movs	r2, #1
 80077d8:	f04f 31ff 	mov.w	r1, #4294967295
 80077dc:	485d      	ldr	r0, [pc, #372]	; (8007954 <cppLoop+0xf6c>)
 80077de:	f7fa fc49 	bl	8002074 <_ZN3LED2LREaa>

			line_trace.setMode(SECOND_RUNNING);
 80077e2:	2101      	movs	r1, #1
 80077e4:	485f      	ldr	r0, [pc, #380]	; (8007964 <cppLoop+0xf7c>)
 80077e6:	f7fb ff7b 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.createVelocityTabeleFromSD();
 80077ea:	485e      	ldr	r0, [pc, #376]	; (8007964 <cppLoop+0xf7c>)
 80077ec:	f7fb fb48 	bl	8002e80 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 80077f0:	2200      	movs	r2, #0
 80077f2:	f04f 31ff 	mov.w	r1, #4294967295
 80077f6:	4857      	ldr	r0, [pc, #348]	; (8007954 <cppLoop+0xf6c>)
 80077f8:	f7fa fc3c 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 80077fc:	e1da      	b.n	8007bb4 <cppLoop+0x11cc>

	case 11:
		led.fullColor('~');
 80077fe:	217e      	movs	r1, #126	; 0x7e
 8007800:	4854      	ldr	r0, [pc, #336]	; (8007954 <cppLoop+0xf6c>)
 8007802:	f7fa fb7b 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007806:	f7f9 fc4b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800780a:	2100      	movs	r1, #0
 800780c:	2000      	movs	r0, #0
 800780e:	f7f9 fc57 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8007812:	4860      	ldr	r0, [pc, #384]	; (8007994 <cppLoop+0xfac>)
 8007814:	f7f9 fc7e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007818:	2101      	movs	r1, #1
 800781a:	2000      	movs	r0, #0
 800781c:	f7f9 fc50 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8007820:	485d      	ldr	r0, [pc, #372]	; (8007998 <cppLoop+0xfb0>)
 8007822:	f7f9 fc77 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007826:	484a      	ldr	r0, [pc, #296]	; (8007950 <cppLoop+0xf68>)
 8007828:	f7fa fb04 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 800782c:	4603      	mov	r3, r0
 800782e:	2b02      	cmp	r3, #2
 8007830:	bf0c      	ite	eq
 8007832:	2301      	moveq	r3, #1
 8007834:	2300      	movne	r3, #0
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 81bd 	beq.w	8007bb8 <cppLoop+0x11d0>
			HAL_Delay(1500);
 800783e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007842:	f000 fae5 	bl	8007e10 <HAL_Delay>
			led.LR(-1, 1);
 8007846:	2201      	movs	r2, #1
 8007848:	f04f 31ff 	mov.w	r1, #4294967295
 800784c:	4841      	ldr	r0, [pc, #260]	; (8007954 <cppLoop+0xf6c>)
 800784e:	f7fa fc11 	bl	8002074 <_ZN3LED2LREaa>

			logger.start();
 8007852:	4852      	ldr	r0, [pc, #328]	; (800799c <cppLoop+0xfb4>)
 8007854:	f7fc fa65 	bl	8003d22 <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8007858:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8007938 <cppLoop+0xf50>
 800785c:	ed9f 0b38 	vldr	d0, [pc, #224]	; 8007940 <cppLoop+0xf58>
 8007860:	484f      	ldr	r0, [pc, #316]	; (80079a0 <cppLoop+0xfb8>)
 8007862:	f7fc faf3 	bl	8003e4c <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 8007866:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800786a:	f000 fad1 	bl	8007e10 <HAL_Delay>

			logger.stop();
 800786e:	484b      	ldr	r0, [pc, #300]	; (800799c <cppLoop+0xfb4>)
 8007870:	f7fc fa68 	bl	8003d44 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 8007874:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8007948 <cppLoop+0xf60>
 8007878:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8007948 <cppLoop+0xf60>
 800787c:	4848      	ldr	r0, [pc, #288]	; (80079a0 <cppLoop+0xfb8>)
 800787e:	f7fc fae5 	bl	8003e4c <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 8007882:	4a48      	ldr	r2, [pc, #288]	; (80079a4 <cppLoop+0xfbc>)
 8007884:	4948      	ldr	r1, [pc, #288]	; (80079a8 <cppLoop+0xfc0>)
 8007886:	4845      	ldr	r0, [pc, #276]	; (800799c <cppLoop+0xfb4>)
 8007888:	f7fc f95b 	bl	8003b42 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 800788c:	2200      	movs	r2, #0
 800788e:	f04f 31ff 	mov.w	r1, #4294967295
 8007892:	4830      	ldr	r0, [pc, #192]	; (8007954 <cppLoop+0xf6c>)
 8007894:	f7fa fbee 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007898:	e18e      	b.n	8007bb8 <cppLoop+0x11d0>

	case 12:
		led.fullColor('~');
 800789a:	217e      	movs	r1, #126	; 0x7e
 800789c:	482d      	ldr	r0, [pc, #180]	; (8007954 <cppLoop+0xf6c>)
 800789e:	f7fa fb2d 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80078a2:	f7f9 fbfd 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80078a6:	2100      	movs	r1, #0
 80078a8:	2000      	movs	r0, #0
 80078aa:	f7f9 fc09 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 80078ae:	483f      	ldr	r0, [pc, #252]	; (80079ac <cppLoop+0xfc4>)
 80078b0:	f7f9 fc30 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80078b4:	2101      	movs	r1, #1
 80078b6:	2000      	movs	r0, #0
 80078b8:	f7f9 fc02 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 80078bc:	483c      	ldr	r0, [pc, #240]	; (80079b0 <cppLoop+0xfc8>)
 80078be:	f7f9 fc29 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80078c2:	4823      	ldr	r0, [pc, #140]	; (8007950 <cppLoop+0xf68>)
 80078c4:	f7fa fab6 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	bf0c      	ite	eq
 80078ce:	2301      	moveq	r3, #1
 80078d0:	2300      	movne	r3, #0
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f000 8171 	beq.w	8007bbc <cppLoop+0x11d4>
			HAL_Delay(1500);
 80078da:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80078de:	f000 fa97 	bl	8007e10 <HAL_Delay>
			led.LR(-1, 1);
 80078e2:	2201      	movs	r2, #1
 80078e4:	f04f 31ff 	mov.w	r1, #4294967295
 80078e8:	481a      	ldr	r0, [pc, #104]	; (8007954 <cppLoop+0xf6c>)
 80078ea:	f7fa fbc3 	bl	8002074 <_ZN3LED2LREaa>

			logger.start();
 80078ee:	482b      	ldr	r0, [pc, #172]	; (800799c <cppLoop+0xfb4>)
 80078f0:	f7fc fa17 	bl	8003d22 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80078f4:	482f      	ldr	r0, [pc, #188]	; (80079b4 <cppLoop+0xfcc>)
 80078f6:	f7fd f9ec 	bl	8004cd2 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80078fa:	eddf 0a20 	vldr	s1, [pc, #128]	; 800797c <cppLoop+0xf94>
 80078fe:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007902:	482c      	ldr	r0, [pc, #176]	; (80079b4 <cppLoop+0xfcc>)
 8007904:	f7fd f978 	bl	8004bf8 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8007908:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800790c:	f000 fa80 	bl	8007e10 <HAL_Delay>

			logger.stop();
 8007910:	4822      	ldr	r0, [pc, #136]	; (800799c <cppLoop+0xfb4>)
 8007912:	f7fc fa17 	bl	8003d44 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8007916:	4827      	ldr	r0, [pc, #156]	; (80079b4 <cppLoop+0xfcc>)
 8007918:	f7fd f9ee 	bl	8004cf8 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 800791c:	4a26      	ldr	r2, [pc, #152]	; (80079b8 <cppLoop+0xfd0>)
 800791e:	4922      	ldr	r1, [pc, #136]	; (80079a8 <cppLoop+0xfc0>)
 8007920:	481e      	ldr	r0, [pc, #120]	; (800799c <cppLoop+0xfb4>)
 8007922:	f7fc f90e 	bl	8003b42 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8007926:	2200      	movs	r2, #0
 8007928:	f04f 31ff 	mov.w	r1, #4294967295
 800792c:	4809      	ldr	r0, [pc, #36]	; (8007954 <cppLoop+0xf6c>)
 800792e:	f7fa fba1 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007932:	e143      	b.n	8007bbc <cppLoop+0x11d4>
 8007934:	f3af 8000 	nop.w
 8007938:	33333333 	.word	0x33333333
 800793c:	bfd33333 	.word	0xbfd33333
 8007940:	33333333 	.word	0x33333333
 8007944:	3fd33333 	.word	0x3fd33333
	...
 8007950:	200005bc 	.word	0x200005bc
 8007954:	200005c8 	.word	0x200005c8
 8007958:	2003b4a0 	.word	0x2003b4a0
 800795c:	08018114 	.word	0x08018114
 8007960:	080180a8 	.word	0x080180a8
 8007964:	20017d98 	.word	0x20017d98
 8007968:	08018120 	.word	0x08018120
 800796c:	0801812c 	.word	0x0801812c
 8007970:	08018138 	.word	0x08018138
 8007974:	08018144 	.word	0x08018144
 8007978:	0801814c 	.word	0x0801814c
 800797c:	00000000 	.word	0x00000000
 8007980:	20017cfc 	.word	0x20017cfc
 8007984:	08018158 	.word	0x08018158
 8007988:	08018160 	.word	0x08018160
 800798c:	0801816c 	.word	0x0801816c
 8007990:	08018178 	.word	0x08018178
 8007994:	08018184 	.word	0x08018184
 8007998:	0801818c 	.word	0x0801818c
 800799c:	200005ec 	.word	0x200005ec
 80079a0:	200005c4 	.word	0x200005c4
 80079a4:	08018194 	.word	0x08018194
 80079a8:	080181a0 	.word	0x080181a0
 80079ac:	080181ac 	.word	0x080181ac
 80079b0:	080181b0 	.word	0x080181b0
 80079b4:	20017d1c 	.word	0x20017d1c
 80079b8:	080181bc 	.word	0x080181bc

	case 13:
		led.fullColor('~');
 80079bc:	217e      	movs	r1, #126	; 0x7e
 80079be:	4886      	ldr	r0, [pc, #536]	; (8007bd8 <cppLoop+0x11f0>)
 80079c0:	f7fa fa9c 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 80079c4:	f7f9 fb6c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80079c8:	2100      	movs	r1, #0
 80079ca:	2000      	movs	r0, #0
 80079cc:	f7f9 fb78 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 80079d0:	4882      	ldr	r0, [pc, #520]	; (8007bdc <cppLoop+0x11f4>)
 80079d2:	f7f9 fb9f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80079d6:	2101      	movs	r1, #1
 80079d8:	2000      	movs	r0, #0
 80079da:	f7f9 fb71 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80079de:	4880      	ldr	r0, [pc, #512]	; (8007be0 <cppLoop+0x11f8>)
 80079e0:	f7f9 fb98 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80079e4:	487f      	ldr	r0, [pc, #508]	; (8007be4 <cppLoop+0x11fc>)
 80079e6:	f7fa fa25 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	bf0c      	ite	eq
 80079f0:	2301      	moveq	r3, #1
 80079f2:	2300      	movne	r3, #0
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	f000 80e2 	beq.w	8007bc0 <cppLoop+0x11d8>
			led.LR(-1, 1);
 80079fc:	2201      	movs	r2, #1
 80079fe:	f04f 31ff 	mov.w	r1, #4294967295
 8007a02:	4875      	ldr	r0, [pc, #468]	; (8007bd8 <cppLoop+0x11f0>)
 8007a04:	f7fa fb36 	bl	8002074 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8007a08:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007a0c:	f000 fa00 	bl	8007e10 <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 8007a10:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8007be8 <cppLoop+0x1200>
 8007a14:	4875      	ldr	r0, [pc, #468]	; (8007bec <cppLoop+0x1204>)
 8007a16:	f7fc ff7b 	bl	8004910 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 8007a1a:	4874      	ldr	r0, [pc, #464]	; (8007bec <cppLoop+0x1204>)
 8007a1c:	f7fc ff88 	bl	8004930 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 8007a20:	f244 405c 	movw	r0, #17500	; 0x445c
 8007a24:	f000 f9f4 	bl	8007e10 <HAL_Delay>
			sys_ident.stop();
 8007a28:	4870      	ldr	r0, [pc, #448]	; (8007bec <cppLoop+0x1204>)
 8007a2a:	f7fc ff95 	bl	8004958 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 8007a2e:	486f      	ldr	r0, [pc, #444]	; (8007bec <cppLoop+0x1204>)
 8007a30:	f7fc fefc 	bl	800482c <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 8007a34:	2200      	movs	r2, #0
 8007a36:	f04f 31ff 	mov.w	r1, #4294967295
 8007a3a:	4867      	ldr	r0, [pc, #412]	; (8007bd8 <cppLoop+0x11f0>)
 8007a3c:	f7fa fb1a 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007a40:	e0be      	b.n	8007bc0 <cppLoop+0x11d8>

	case 14:
		led.fullColor('W');
 8007a42:	2157      	movs	r1, #87	; 0x57
 8007a44:	4864      	ldr	r0, [pc, #400]	; (8007bd8 <cppLoop+0x11f0>)
 8007a46:	f7fa fa59 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007a4a:	f7f9 fb29 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007a4e:	2100      	movs	r1, #0
 8007a50:	2000      	movs	r0, #0
 8007a52:	f7f9 fb35 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 8007a56:	4866      	ldr	r0, [pc, #408]	; (8007bf0 <cppLoop+0x1208>)
 8007a58:	f7f9 fb5c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	2000      	movs	r0, #0
 8007a60:	f7f9 fb2e 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8007a64:	4b63      	ldr	r3, [pc, #396]	; (8007bf4 <cppLoop+0x120c>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f7f8 fd85 	bl	8000578 <__aeabi_f2d>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	460c      	mov	r4, r1
 8007a72:	461a      	mov	r2, r3
 8007a74:	4623      	mov	r3, r4
 8007a76:	4860      	ldr	r0, [pc, #384]	; (8007bf8 <cppLoop+0x1210>)
 8007a78:	f7f9 fb4c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007a7c:	4859      	ldr	r0, [pc, #356]	; (8007be4 <cppLoop+0x11fc>)
 8007a7e:	f7fa f9d9 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	bf0c      	ite	eq
 8007a88:	2301      	moveq	r3, #1
 8007a8a:	2300      	movne	r3, #0
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 8098 	beq.w	8007bc4 <cppLoop+0x11dc>
			HAL_Delay(500);
 8007a94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007a98:	f000 f9ba 	bl	8007e10 <HAL_Delay>

			led.LR(1, -1);
 8007a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007aa0:	2101      	movs	r1, #1
 8007aa2:	484d      	ldr	r0, [pc, #308]	; (8007bd8 <cppLoop+0x11f0>)
 8007aa4:	f7fa fae6 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8007aa8:	2102      	movs	r1, #2
 8007aaa:	4854      	ldr	r0, [pc, #336]	; (8007bfc <cppLoop+0x1214>)
 8007aac:	f7fb fe18 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8007ab0:	4b50      	ldr	r3, [pc, #320]	; (8007bf4 <cppLoop+0x120c>)
 8007ab2:	edd3 7a00 	vldr	s15, [r3]
 8007ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8007aba:	4850      	ldr	r0, [pc, #320]	; (8007bfc <cppLoop+0x1214>)
 8007abc:	f7fb fbbf 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8007ac0:	4b4c      	ldr	r3, [pc, #304]	; (8007bf4 <cppLoop+0x120c>)
 8007ac2:	edd3 7a00 	vldr	s15, [r3]
 8007ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8007aca:	484c      	ldr	r0, [pc, #304]	; (8007bfc <cppLoop+0x1214>)
 8007acc:	f7fb fbc6 	bl	800325c <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8007ad0:	484a      	ldr	r0, [pc, #296]	; (8007bfc <cppLoop+0x1214>)
 8007ad2:	f7fb f9d5 	bl	8002e80 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 8007ad6:	4849      	ldr	r0, [pc, #292]	; (8007bfc <cppLoop+0x1214>)
 8007ad8:	f7fb fd04 	bl	80034e4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007adc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	483d      	ldr	r0, [pc, #244]	; (8007bd8 <cppLoop+0x11f0>)
 8007ae4:	f7fa fac6 	bl	8002074 <_ZN3LED2LREaa>
		}

		break;
 8007ae8:	e06c      	b.n	8007bc4 <cppLoop+0x11dc>

	case 15:
		led.fullColor('W');
 8007aea:	2157      	movs	r1, #87	; 0x57
 8007aec:	483a      	ldr	r0, [pc, #232]	; (8007bd8 <cppLoop+0x11f0>)
 8007aee:	f7fa fa05 	bl	8001efc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007af2:	f7f9 fad5 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007af6:	2100      	movs	r1, #0
 8007af8:	2000      	movs	r0, #0
 8007afa:	f7f9 fae1 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8007afe:	4840      	ldr	r0, [pc, #256]	; (8007c00 <cppLoop+0x1218>)
 8007b00:	f7f9 fb08 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007b04:	2101      	movs	r1, #1
 8007b06:	2000      	movs	r0, #0
 8007b08:	f7f9 fada 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8007b0c:	4b3d      	ldr	r3, [pc, #244]	; (8007c04 <cppLoop+0x121c>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7f8 fd31 	bl	8000578 <__aeabi_f2d>
 8007b16:	4603      	mov	r3, r0
 8007b18:	460c      	mov	r4, r1
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	4623      	mov	r3, r4
 8007b1e:	4836      	ldr	r0, [pc, #216]	; (8007bf8 <cppLoop+0x1210>)
 8007b20:	f7f9 faf8 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007b24:	482f      	ldr	r0, [pc, #188]	; (8007be4 <cppLoop+0x11fc>)
 8007b26:	f7fa f985 	bl	8001e34 <_ZN8JoyStick8getValueEv>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	bf0c      	ite	eq
 8007b30:	2301      	moveq	r3, #1
 8007b32:	2300      	movne	r3, #0
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d046      	beq.n	8007bc8 <cppLoop+0x11e0>
			HAL_Delay(500);
 8007b3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007b3e:	f000 f967 	bl	8007e10 <HAL_Delay>

			led.LR(1, -1);
 8007b42:	f04f 32ff 	mov.w	r2, #4294967295
 8007b46:	2101      	movs	r1, #1
 8007b48:	4823      	ldr	r0, [pc, #140]	; (8007bd8 <cppLoop+0x11f0>)
 8007b4a:	f7fa fa93 	bl	8002074 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8007b4e:	2101      	movs	r1, #1
 8007b50:	482a      	ldr	r0, [pc, #168]	; (8007bfc <cppLoop+0x1214>)
 8007b52:	f7fb fdc5 	bl	80036e0 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity);
 8007b56:	4b2b      	ldr	r3, [pc, #172]	; (8007c04 <cppLoop+0x121c>)
 8007b58:	edd3 7a00 	vldr	s15, [r3]
 8007b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8007b60:	4826      	ldr	r0, [pc, #152]	; (8007bfc <cppLoop+0x1214>)
 8007b62:	f7fb fb6c 	bl	800323e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8007b66:	4b27      	ldr	r3, [pc, #156]	; (8007c04 <cppLoop+0x121c>)
 8007b68:	edd3 7a00 	vldr	s15, [r3]
 8007b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8007b70:	4822      	ldr	r0, [pc, #136]	; (8007bfc <cppLoop+0x1214>)
 8007b72:	f7fb fb73 	bl	800325c <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8007b76:	4821      	ldr	r0, [pc, #132]	; (8007bfc <cppLoop+0x1214>)
 8007b78:	f7fb f982 	bl	8002e80 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			line_trace.running();
 8007b7c:	481f      	ldr	r0, [pc, #124]	; (8007bfc <cppLoop+0x1214>)
 8007b7e:	f7fb fcb1 	bl	80034e4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007b82:	f04f 32ff 	mov.w	r2, #4294967295
 8007b86:	2100      	movs	r1, #0
 8007b88:	4813      	ldr	r0, [pc, #76]	; (8007bd8 <cppLoop+0x11f0>)
 8007b8a:	f7fa fa73 	bl	8002074 <_ZN3LED2LREaa>
		}
		break;
 8007b8e:	e01b      	b.n	8007bc8 <cppLoop+0x11e0>

	default:
		break;
 8007b90:	bf00      	nop
 8007b92:	e01a      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007b94:	bf00      	nop
 8007b96:	e018      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007b98:	bf00      	nop
 8007b9a:	e016      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007b9c:	bf00      	nop
 8007b9e:	e014      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007ba0:	bf00      	nop
 8007ba2:	e012      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007ba4:	bf00      	nop
 8007ba6:	e010      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007ba8:	bf00      	nop
 8007baa:	e00e      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bac:	bf00      	nop
 8007bae:	e00c      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bb0:	bf00      	nop
 8007bb2:	e00a      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bb4:	bf00      	nop
 8007bb6:	e008      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bb8:	bf00      	nop
 8007bba:	e006      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bbc:	bf00      	nop
 8007bbe:	e004      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bc0:	bf00      	nop
 8007bc2:	e002      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bc4:	bf00      	nop
 8007bc6:	e000      	b.n	8007bca <cppLoop+0x11e2>
		break;
 8007bc8:	bf00      	nop

	}

	HAL_Delay(30);
 8007bca:	201e      	movs	r0, #30
 8007bcc:	f000 f920 	bl	8007e10 <HAL_Delay>

}
 8007bd0:	bf00      	nop
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bd8:	200005c8 	.word	0x200005c8
 8007bdc:	080181c8 	.word	0x080181c8
 8007be0:	0801818c 	.word	0x0801818c
 8007be4:	200005bc 	.word	0x200005bc
 8007be8:	3e99999a 	.word	0x3e99999a
 8007bec:	20023b3c 	.word	0x20023b3c
 8007bf0:	080181d0 	.word	0x080181d0
 8007bf4:	2003b4a0 	.word	0x2003b4a0
 8007bf8:	080180cc 	.word	0x080180cc
 8007bfc:	20017d98 	.word	0x20017d98
 8007c00:	080181dc 	.word	0x080181dc
 8007c04:	2003b498 	.word	0x2003b498

08007c08 <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af04      	add	r7, sp, #16
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d13b      	bne.n	8007c90 <_Z41__static_initialization_and_destruction_0ii+0x88>
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d136      	bne.n	8007c90 <_Z41__static_initialization_and_destruction_0ii+0x88>
LineSensor line_sensor;
 8007c22:	481d      	ldr	r0, [pc, #116]	; (8007c98 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8007c24:	f7fa fa5e 	bl	80020e4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8007c28:	481c      	ldr	r0, [pc, #112]	; (8007c9c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007c2a:	f7fc fc71 	bl	8004510 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8007c2e:	481c      	ldr	r0, [pc, #112]	; (8007ca0 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007c30:	f7fa f8f4 	bl	8001e1c <_ZN8JoyStickC1Ev>
Motor motor;
 8007c34:	481b      	ldr	r0, [pc, #108]	; (8007ca4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007c36:	f7fc f896 	bl	8003d66 <_ZN5MotorC1Ev>
IMU imu;
 8007c3a:	481b      	ldr	r0, [pc, #108]	; (8007ca8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007c3c:	f7f9 fefa 	bl	8001a34 <_ZN3IMUC1Ev>
Logger logger;
 8007c40:	481a      	ldr	r0, [pc, #104]	; (8007cac <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007c42:	f7fb fdec 	bl	800381e <_ZN6LoggerC1Ev>
Encoder encoder;
 8007c46:	481a      	ldr	r0, [pc, #104]	; (8007cb0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007c48:	f7f9 fa84 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8007c4c:	4b16      	ldr	r3, [pc, #88]	; (8007ca8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007c4e:	4a18      	ldr	r2, [pc, #96]	; (8007cb0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007c50:	4914      	ldr	r1, [pc, #80]	; (8007ca4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007c52:	4818      	ldr	r0, [pc, #96]	; (8007cb4 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007c54:	f7fc fea4 	bl	80049a0 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8007c58:	4b16      	ldr	r3, [pc, #88]	; (8007cb4 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007c5a:	4a13      	ldr	r2, [pc, #76]	; (8007ca8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007c5c:	4914      	ldr	r1, [pc, #80]	; (8007cb0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007c5e:	4816      	ldr	r0, [pc, #88]	; (8007cb8 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007c60:	f7fc f966 	bl	8003f30 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger);
 8007c64:	4b11      	ldr	r3, [pc, #68]	; (8007cac <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007c66:	9303      	str	r3, [sp, #12]
 8007c68:	4b13      	ldr	r3, [pc, #76]	; (8007cb8 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007c6a:	9302      	str	r3, [sp, #8]
 8007c6c:	4b10      	ldr	r3, [pc, #64]	; (8007cb0 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	4b0a      	ldr	r3, [pc, #40]	; (8007c9c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	4b0f      	ldr	r3, [pc, #60]	; (8007cb4 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007c76:	4a08      	ldr	r2, [pc, #32]	; (8007c98 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8007c78:	490a      	ldr	r1, [pc, #40]	; (8007ca4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007c7a:	4810      	ldr	r0, [pc, #64]	; (8007cbc <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8007c7c:	f7fa fd60 	bl	8002740 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>
SystemIdentification sys_ident(&logger, &motor);
 8007c80:	4a08      	ldr	r2, [pc, #32]	; (8007ca4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007c82:	490a      	ldr	r1, [pc, #40]	; (8007cac <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007c84:	480e      	ldr	r0, [pc, #56]	; (8007cc0 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8007c86:	f7fc fd87 	bl	8004798 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8007c8a:	480e      	ldr	r0, [pc, #56]	; (8007cc4 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8007c8c:	f7fc fad2 	bl	8004234 <_ZN13PathFollowingC1Ev>
}
 8007c90:	bf00      	nop
 8007c92:	3708      	adds	r7, #8
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	200002bc 	.word	0x200002bc
 8007c9c:	200005b4 	.word	0x200005b4
 8007ca0:	200005bc 	.word	0x200005bc
 8007ca4:	200005c4 	.word	0x200005c4
 8007ca8:	200005d8 	.word	0x200005d8
 8007cac:	200005ec 	.word	0x200005ec
 8007cb0:	20017cfc 	.word	0x20017cfc
 8007cb4:	20017d1c 	.word	0x20017d1c
 8007cb8:	20017d58 	.word	0x20017d58
 8007cbc:	20017d98 	.word	0x20017d98
 8007cc0:	20023b3c 	.word	0x20023b3c
 8007cc4:	20023d48 	.word	0x20023d48

08007cc8 <_GLOBAL__sub_I_line_sensor>:
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007cd0:	2001      	movs	r0, #1
 8007cd2:	f7ff ff99 	bl	8007c08 <_Z41__static_initialization_and_destruction_0ii>
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007cd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007d10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007cdc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007cde:	e003      	b.n	8007ce8 <LoopCopyDataInit>

08007ce0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007ce0:	4b0c      	ldr	r3, [pc, #48]	; (8007d14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007ce2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007ce4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007ce6:	3104      	adds	r1, #4

08007ce8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007ce8:	480b      	ldr	r0, [pc, #44]	; (8007d18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007cea:	4b0c      	ldr	r3, [pc, #48]	; (8007d1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007cec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007cee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007cf0:	d3f6      	bcc.n	8007ce0 <CopyDataInit>
  ldr  r2, =_sbss
 8007cf2:	4a0b      	ldr	r2, [pc, #44]	; (8007d20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007cf4:	e002      	b.n	8007cfc <LoopFillZerobss>

08007cf6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007cf6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007cf8:	f842 3b04 	str.w	r3, [r2], #4

08007cfc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007cfc:	4b09      	ldr	r3, [pc, #36]	; (8007d24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007cfe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007d00:	d3f9      	bcc.n	8007cf6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007d02:	f7fe fd47 	bl	8006794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007d06:	f00b fdd3 	bl	80138b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d0a:	f7fd f881 	bl	8004e10 <main>
  bx  lr    
 8007d0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007d10:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007d14:	080187d8 	.word	0x080187d8
  ldr  r0, =_sdata
 8007d18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007d1c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8007d20:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007d24:	2003fe88 	.word	0x2003fe88

08007d28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d28:	e7fe      	b.n	8007d28 <ADC_IRQHandler>
	...

08007d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d30:	4b0e      	ldr	r3, [pc, #56]	; (8007d6c <HAL_Init+0x40>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a0d      	ldr	r2, [pc, #52]	; (8007d6c <HAL_Init+0x40>)
 8007d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007d3c:	4b0b      	ldr	r3, [pc, #44]	; (8007d6c <HAL_Init+0x40>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a0a      	ldr	r2, [pc, #40]	; (8007d6c <HAL_Init+0x40>)
 8007d42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007d48:	4b08      	ldr	r3, [pc, #32]	; (8007d6c <HAL_Init+0x40>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a07      	ldr	r2, [pc, #28]	; (8007d6c <HAL_Init+0x40>)
 8007d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d54:	2003      	movs	r0, #3
 8007d56:	f000 fd51 	bl	80087fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	f000 f808 	bl	8007d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d60:	f7fd ff68 	bl	8005c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	40023c00 	.word	0x40023c00

08007d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007d78:	4b12      	ldr	r3, [pc, #72]	; (8007dc4 <HAL_InitTick+0x54>)
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	4b12      	ldr	r3, [pc, #72]	; (8007dc8 <HAL_InitTick+0x58>)
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	4619      	mov	r1, r3
 8007d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f000 fd69 	bl	8008866 <HAL_SYSTICK_Config>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e00e      	b.n	8007dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2b0f      	cmp	r3, #15
 8007da2:	d80a      	bhi.n	8007dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007da4:	2200      	movs	r2, #0
 8007da6:	6879      	ldr	r1, [r7, #4]
 8007da8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dac:	f000 fd31 	bl	8008812 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007db0:	4a06      	ldr	r2, [pc, #24]	; (8007dcc <HAL_InitTick+0x5c>)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	e000      	b.n	8007dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	20000000 	.word	0x20000000
 8007dc8:	20000008 	.word	0x20000008
 8007dcc:	20000004 	.word	0x20000004

08007dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007dd4:	4b06      	ldr	r3, [pc, #24]	; (8007df0 <HAL_IncTick+0x20>)
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	4b06      	ldr	r3, [pc, #24]	; (8007df4 <HAL_IncTick+0x24>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4413      	add	r3, r2
 8007de0:	4a04      	ldr	r2, [pc, #16]	; (8007df4 <HAL_IncTick+0x24>)
 8007de2:	6013      	str	r3, [r2, #0]
}
 8007de4:	bf00      	nop
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	20000008 	.word	0x20000008
 8007df4:	2003de10 	.word	0x2003de10

08007df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8007dfc:	4b03      	ldr	r3, [pc, #12]	; (8007e0c <HAL_GetTick+0x14>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	2003de10 	.word	0x2003de10

08007e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e18:	f7ff ffee 	bl	8007df8 <HAL_GetTick>
 8007e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e28:	d005      	beq.n	8007e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e2a:	4b09      	ldr	r3, [pc, #36]	; (8007e50 <HAL_Delay+0x40>)
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4413      	add	r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007e36:	bf00      	nop
 8007e38:	f7ff ffde 	bl	8007df8 <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d8f7      	bhi.n	8007e38 <HAL_Delay+0x28>
  {
  }
}
 8007e48:	bf00      	nop
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20000008 	.word	0x20000008

08007e54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e033      	b.n	8007ed2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d109      	bne.n	8007e86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f7fd ff06 	bl	8005c84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	f003 0310 	and.w	r3, r3, #16
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d118      	bne.n	8007ec4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007e9a:	f023 0302 	bic.w	r3, r3, #2
 8007e9e:	f043 0202 	orr.w	r2, r3, #2
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fa5a 	bl	8008360 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	f043 0201 	orr.w	r2, r3, #1
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8007ec2:	e001      	b.n	8007ec8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
	...

08007edc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b086      	sub	sp, #24
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d101      	bne.n	8007efa <HAL_ADC_Start_DMA+0x1e>
 8007ef6:	2302      	movs	r3, #2
 8007ef8:	e0cc      	b.n	8008094 <HAL_ADC_Start_DMA+0x1b8>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d018      	beq.n	8007f42 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689a      	ldr	r2, [r3, #8]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f042 0201 	orr.w	r2, r2, #1
 8007f1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007f20:	4b5e      	ldr	r3, [pc, #376]	; (800809c <HAL_ADC_Start_DMA+0x1c0>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a5e      	ldr	r2, [pc, #376]	; (80080a0 <HAL_ADC_Start_DMA+0x1c4>)
 8007f26:	fba2 2303 	umull	r2, r3, r2, r3
 8007f2a:	0c9a      	lsrs	r2, r3, #18
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	4413      	add	r3, r2
 8007f32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007f34:	e002      	b.n	8007f3c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1f9      	bne.n	8007f36 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	f040 80a0 	bne.w	8008092 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007f5a:	f023 0301 	bic.w	r3, r3, #1
 8007f5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d007      	beq.n	8007f84 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007f7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f90:	d106      	bne.n	8007fa0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f96:	f023 0206 	bic.w	r2, r3, #6
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	645a      	str	r2, [r3, #68]	; 0x44
 8007f9e:	e002      	b.n	8007fa6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fae:	4b3d      	ldr	r3, [pc, #244]	; (80080a4 <HAL_ADC_Start_DMA+0x1c8>)
 8007fb0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb6:	4a3c      	ldr	r2, [pc, #240]	; (80080a8 <HAL_ADC_Start_DMA+0x1cc>)
 8007fb8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fbe:	4a3b      	ldr	r2, [pc, #236]	; (80080ac <HAL_ADC_Start_DMA+0x1d0>)
 8007fc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc6:	4a3a      	ldr	r2, [pc, #232]	; (80080b0 <HAL_ADC_Start_DMA+0x1d4>)
 8007fc8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007fd2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	685a      	ldr	r2, [r3, #4]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007fe2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	689a      	ldr	r2, [r3, #8]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ff2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	334c      	adds	r3, #76	; 0x4c
 8007ffe:	4619      	mov	r1, r3
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f000 fcea 	bl	80089dc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	f003 031f 	and.w	r3, r3, #31
 8008010:	2b00      	cmp	r3, #0
 8008012:	d12a      	bne.n	800806a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a26      	ldr	r2, [pc, #152]	; (80080b4 <HAL_ADC_Start_DMA+0x1d8>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d015      	beq.n	800804a <HAL_ADC_Start_DMA+0x16e>
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a25      	ldr	r2, [pc, #148]	; (80080b8 <HAL_ADC_Start_DMA+0x1dc>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d105      	bne.n	8008034 <HAL_ADC_Start_DMA+0x158>
 8008028:	4b1e      	ldr	r3, [pc, #120]	; (80080a4 <HAL_ADC_Start_DMA+0x1c8>)
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f003 031f 	and.w	r3, r3, #31
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00a      	beq.n	800804a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a20      	ldr	r2, [pc, #128]	; (80080bc <HAL_ADC_Start_DMA+0x1e0>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d129      	bne.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
 800803e:	4b19      	ldr	r3, [pc, #100]	; (80080a4 <HAL_ADC_Start_DMA+0x1c8>)
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	f003 031f 	and.w	r3, r3, #31
 8008046:	2b0f      	cmp	r3, #15
 8008048:	d823      	bhi.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d11c      	bne.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689a      	ldr	r2, [r3, #8]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008066:	609a      	str	r2, [r3, #8]
 8008068:	e013      	b.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a11      	ldr	r2, [pc, #68]	; (80080b4 <HAL_ADC_Start_DMA+0x1d8>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d10e      	bne.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d107      	bne.n	8008092 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	689a      	ldr	r2, [r3, #8]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008090:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3718      	adds	r7, #24
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	20000000 	.word	0x20000000
 80080a0:	431bde83 	.word	0x431bde83
 80080a4:	40012300 	.word	0x40012300
 80080a8:	08008559 	.word	0x08008559
 80080ac:	08008613 	.word	0x08008613
 80080b0:	0800862f 	.word	0x0800862f
 80080b4:	40012000 	.word	0x40012000
 80080b8:	40012100 	.word	0x40012100
 80080bc:	40012200 	.word	0x40012200

080080c0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008106:	2300      	movs	r3, #0
 8008108:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008110:	2b01      	cmp	r3, #1
 8008112:	d101      	bne.n	8008118 <HAL_ADC_ConfigChannel+0x1c>
 8008114:	2302      	movs	r3, #2
 8008116:	e113      	b.n	8008340 <HAL_ADC_ConfigChannel+0x244>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b09      	cmp	r3, #9
 8008126:	d925      	bls.n	8008174 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68d9      	ldr	r1, [r3, #12]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	b29b      	uxth	r3, r3
 8008134:	461a      	mov	r2, r3
 8008136:	4613      	mov	r3, r2
 8008138:	005b      	lsls	r3, r3, #1
 800813a:	4413      	add	r3, r2
 800813c:	3b1e      	subs	r3, #30
 800813e:	2207      	movs	r2, #7
 8008140:	fa02 f303 	lsl.w	r3, r2, r3
 8008144:	43da      	mvns	r2, r3
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	400a      	ands	r2, r1
 800814c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68d9      	ldr	r1, [r3, #12]
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	689a      	ldr	r2, [r3, #8]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	b29b      	uxth	r3, r3
 800815e:	4618      	mov	r0, r3
 8008160:	4603      	mov	r3, r0
 8008162:	005b      	lsls	r3, r3, #1
 8008164:	4403      	add	r3, r0
 8008166:	3b1e      	subs	r3, #30
 8008168:	409a      	lsls	r2, r3
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	60da      	str	r2, [r3, #12]
 8008172:	e022      	b.n	80081ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6919      	ldr	r1, [r3, #16]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	b29b      	uxth	r3, r3
 8008180:	461a      	mov	r2, r3
 8008182:	4613      	mov	r3, r2
 8008184:	005b      	lsls	r3, r3, #1
 8008186:	4413      	add	r3, r2
 8008188:	2207      	movs	r2, #7
 800818a:	fa02 f303 	lsl.w	r3, r2, r3
 800818e:	43da      	mvns	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	400a      	ands	r2, r1
 8008196:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	6919      	ldr	r1, [r3, #16]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	689a      	ldr	r2, [r3, #8]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	4618      	mov	r0, r3
 80081aa:	4603      	mov	r3, r0
 80081ac:	005b      	lsls	r3, r3, #1
 80081ae:	4403      	add	r3, r0
 80081b0:	409a      	lsls	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	2b06      	cmp	r3, #6
 80081c0:	d824      	bhi.n	800820c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	4613      	mov	r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	4413      	add	r3, r2
 80081d2:	3b05      	subs	r3, #5
 80081d4:	221f      	movs	r2, #31
 80081d6:	fa02 f303 	lsl.w	r3, r2, r3
 80081da:	43da      	mvns	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	400a      	ands	r2, r1
 80081e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	4618      	mov	r0, r3
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	4613      	mov	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	4413      	add	r3, r2
 80081fc:	3b05      	subs	r3, #5
 80081fe:	fa00 f203 	lsl.w	r2, r0, r3
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	430a      	orrs	r2, r1
 8008208:	635a      	str	r2, [r3, #52]	; 0x34
 800820a:	e04c      	b.n	80082a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	2b0c      	cmp	r3, #12
 8008212:	d824      	bhi.n	800825e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	685a      	ldr	r2, [r3, #4]
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	3b23      	subs	r3, #35	; 0x23
 8008226:	221f      	movs	r2, #31
 8008228:	fa02 f303 	lsl.w	r3, r2, r3
 800822c:	43da      	mvns	r2, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	400a      	ands	r2, r1
 8008234:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	b29b      	uxth	r3, r3
 8008242:	4618      	mov	r0, r3
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	4613      	mov	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4413      	add	r3, r2
 800824e:	3b23      	subs	r3, #35	; 0x23
 8008250:	fa00 f203 	lsl.w	r2, r0, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	430a      	orrs	r2, r1
 800825a:	631a      	str	r2, [r3, #48]	; 0x30
 800825c:	e023      	b.n	80082a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	4613      	mov	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	3b41      	subs	r3, #65	; 0x41
 8008270:	221f      	movs	r2, #31
 8008272:	fa02 f303 	lsl.w	r3, r2, r3
 8008276:	43da      	mvns	r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	400a      	ands	r2, r1
 800827e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	4618      	mov	r0, r3
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	685a      	ldr	r2, [r3, #4]
 8008292:	4613      	mov	r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	4413      	add	r3, r2
 8008298:	3b41      	subs	r3, #65	; 0x41
 800829a:	fa00 f203 	lsl.w	r2, r0, r3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	430a      	orrs	r2, r1
 80082a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80082a6:	4b29      	ldr	r3, [pc, #164]	; (800834c <HAL_ADC_ConfigChannel+0x250>)
 80082a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a28      	ldr	r2, [pc, #160]	; (8008350 <HAL_ADC_ConfigChannel+0x254>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d10f      	bne.n	80082d4 <HAL_ADC_ConfigChannel+0x1d8>
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b12      	cmp	r3, #18
 80082ba:	d10b      	bne.n	80082d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a1d      	ldr	r2, [pc, #116]	; (8008350 <HAL_ADC_ConfigChannel+0x254>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d12b      	bne.n	8008336 <HAL_ADC_ConfigChannel+0x23a>
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a1c      	ldr	r2, [pc, #112]	; (8008354 <HAL_ADC_ConfigChannel+0x258>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d003      	beq.n	80082f0 <HAL_ADC_ConfigChannel+0x1f4>
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2b11      	cmp	r3, #17
 80082ee:	d122      	bne.n	8008336 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a11      	ldr	r2, [pc, #68]	; (8008354 <HAL_ADC_ConfigChannel+0x258>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d111      	bne.n	8008336 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008312:	4b11      	ldr	r3, [pc, #68]	; (8008358 <HAL_ADC_ConfigChannel+0x25c>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a11      	ldr	r2, [pc, #68]	; (800835c <HAL_ADC_ConfigChannel+0x260>)
 8008318:	fba2 2303 	umull	r2, r3, r2, r3
 800831c:	0c9a      	lsrs	r2, r3, #18
 800831e:	4613      	mov	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	4413      	add	r3, r2
 8008324:	005b      	lsls	r3, r3, #1
 8008326:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008328:	e002      	b.n	8008330 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	3b01      	subs	r3, #1
 800832e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1f9      	bne.n	800832a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	40012300 	.word	0x40012300
 8008350:	40012000 	.word	0x40012000
 8008354:	10000012 	.word	0x10000012
 8008358:	20000000 	.word	0x20000000
 800835c:	431bde83 	.word	0x431bde83

08008360 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008368:	4b79      	ldr	r3, [pc, #484]	; (8008550 <ADC_Init+0x1f0>)
 800836a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	685a      	ldr	r2, [r3, #4]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	431a      	orrs	r2, r3
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008394:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	6859      	ldr	r1, [r3, #4]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	021a      	lsls	r2, r3, #8
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80083b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6859      	ldr	r1, [r3, #4]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	689a      	ldr	r2, [r3, #8]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	430a      	orrs	r2, r1
 80083ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80083da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	6899      	ldr	r1, [r3, #8]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	68da      	ldr	r2, [r3, #12]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	430a      	orrs	r2, r1
 80083ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f2:	4a58      	ldr	r2, [pc, #352]	; (8008554 <ADC_Init+0x1f4>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d022      	beq.n	800843e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	689a      	ldr	r2, [r3, #8]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008406:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6899      	ldr	r1, [r3, #8]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	430a      	orrs	r2, r1
 8008418:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	689a      	ldr	r2, [r3, #8]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008428:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	6899      	ldr	r1, [r3, #8]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	430a      	orrs	r2, r1
 800843a:	609a      	str	r2, [r3, #8]
 800843c:	e00f      	b.n	800845e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800844c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689a      	ldr	r2, [r3, #8]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800845c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689a      	ldr	r2, [r3, #8]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0202 	bic.w	r2, r2, #2
 800846c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	6899      	ldr	r1, [r3, #8]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	7e1b      	ldrb	r3, [r3, #24]
 8008478:	005a      	lsls	r2, r3, #1
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	430a      	orrs	r2, r1
 8008480:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d01b      	beq.n	80084c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685a      	ldr	r2, [r3, #4]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800849a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	685a      	ldr	r2, [r3, #4]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80084aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6859      	ldr	r1, [r3, #4]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b6:	3b01      	subs	r3, #1
 80084b8:	035a      	lsls	r2, r3, #13
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	430a      	orrs	r2, r1
 80084c0:	605a      	str	r2, [r3, #4]
 80084c2:	e007      	b.n	80084d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	685a      	ldr	r2, [r3, #4]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80084e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	051a      	lsls	r2, r3, #20
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	430a      	orrs	r2, r1
 80084f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008508:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	6899      	ldr	r1, [r3, #8]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008516:	025a      	lsls	r2, r3, #9
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	430a      	orrs	r2, r1
 800851e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689a      	ldr	r2, [r3, #8]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800852e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6899      	ldr	r1, [r3, #8]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	695b      	ldr	r3, [r3, #20]
 800853a:	029a      	lsls	r2, r3, #10
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	430a      	orrs	r2, r1
 8008542:	609a      	str	r2, [r3, #8]
}
 8008544:	bf00      	nop
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	40012300 	.word	0x40012300
 8008554:	0f000001 	.word	0x0f000001

08008558 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008564:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800856e:	2b00      	cmp	r3, #0
 8008570:	d13c      	bne.n	80085ec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008576:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008588:	2b00      	cmp	r3, #0
 800858a:	d12b      	bne.n	80085e4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008590:	2b00      	cmp	r3, #0
 8008592:	d127      	bne.n	80085e4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800859a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d006      	beq.n	80085b0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d119      	bne.n	80085e4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f022 0220 	bic.w	r2, r2, #32
 80085be:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d105      	bne.n	80085e4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085dc:	f043 0201 	orr.w	r2, r3, #1
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f7ff fd6b 	bl	80080c0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80085ea:	e00e      	b.n	800860a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f0:	f003 0310 	and.w	r3, r3, #16
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d003      	beq.n	8008600 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f7ff fd75 	bl	80080e8 <HAL_ADC_ErrorCallback>
}
 80085fe:	e004      	b.n	800860a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	4798      	blx	r3
}
 800860a:	bf00      	nop
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}

08008612 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008612:	b580      	push	{r7, lr}
 8008614:	b084      	sub	sp, #16
 8008616:	af00      	add	r7, sp, #0
 8008618:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f7ff fd57 	bl	80080d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008626:	bf00      	nop
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}

0800862e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800862e:	b580      	push	{r7, lr}
 8008630:	b084      	sub	sp, #16
 8008632:	af00      	add	r7, sp, #0
 8008634:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2240      	movs	r2, #64	; 0x40
 8008640:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008646:	f043 0204 	orr.w	r2, r3, #4
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f7ff fd4a 	bl	80080e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008654:	bf00      	nop
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f003 0307 	and.w	r3, r3, #7
 800866a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800866c:	4b0c      	ldr	r3, [pc, #48]	; (80086a0 <__NVIC_SetPriorityGrouping+0x44>)
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008678:	4013      	ands	r3, r2
 800867a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008684:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800868c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800868e:	4a04      	ldr	r2, [pc, #16]	; (80086a0 <__NVIC_SetPriorityGrouping+0x44>)
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	60d3      	str	r3, [r2, #12]
}
 8008694:	bf00      	nop
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr
 80086a0:	e000ed00 	.word	0xe000ed00

080086a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80086a4:	b480      	push	{r7}
 80086a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80086a8:	4b04      	ldr	r3, [pc, #16]	; (80086bc <__NVIC_GetPriorityGrouping+0x18>)
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	0a1b      	lsrs	r3, r3, #8
 80086ae:	f003 0307 	and.w	r3, r3, #7
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	e000ed00 	.word	0xe000ed00

080086c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	4603      	mov	r3, r0
 80086c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80086ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	db0b      	blt.n	80086ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80086d2:	79fb      	ldrb	r3, [r7, #7]
 80086d4:	f003 021f 	and.w	r2, r3, #31
 80086d8:	4907      	ldr	r1, [pc, #28]	; (80086f8 <__NVIC_EnableIRQ+0x38>)
 80086da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80086de:	095b      	lsrs	r3, r3, #5
 80086e0:	2001      	movs	r0, #1
 80086e2:	fa00 f202 	lsl.w	r2, r0, r2
 80086e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	e000e100 	.word	0xe000e100

080086fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800870c:	2b00      	cmp	r3, #0
 800870e:	db0a      	blt.n	8008726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	b2da      	uxtb	r2, r3
 8008714:	490c      	ldr	r1, [pc, #48]	; (8008748 <__NVIC_SetPriority+0x4c>)
 8008716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800871a:	0112      	lsls	r2, r2, #4
 800871c:	b2d2      	uxtb	r2, r2
 800871e:	440b      	add	r3, r1
 8008720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008724:	e00a      	b.n	800873c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	b2da      	uxtb	r2, r3
 800872a:	4908      	ldr	r1, [pc, #32]	; (800874c <__NVIC_SetPriority+0x50>)
 800872c:	79fb      	ldrb	r3, [r7, #7]
 800872e:	f003 030f 	and.w	r3, r3, #15
 8008732:	3b04      	subs	r3, #4
 8008734:	0112      	lsls	r2, r2, #4
 8008736:	b2d2      	uxtb	r2, r2
 8008738:	440b      	add	r3, r1
 800873a:	761a      	strb	r2, [r3, #24]
}
 800873c:	bf00      	nop
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr
 8008748:	e000e100 	.word	0xe000e100
 800874c:	e000ed00 	.word	0xe000ed00

08008750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008750:	b480      	push	{r7}
 8008752:	b089      	sub	sp, #36	; 0x24
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f003 0307 	and.w	r3, r3, #7
 8008762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	f1c3 0307 	rsb	r3, r3, #7
 800876a:	2b04      	cmp	r3, #4
 800876c:	bf28      	it	cs
 800876e:	2304      	movcs	r3, #4
 8008770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008772:	69fb      	ldr	r3, [r7, #28]
 8008774:	3304      	adds	r3, #4
 8008776:	2b06      	cmp	r3, #6
 8008778:	d902      	bls.n	8008780 <NVIC_EncodePriority+0x30>
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	3b03      	subs	r3, #3
 800877e:	e000      	b.n	8008782 <NVIC_EncodePriority+0x32>
 8008780:	2300      	movs	r3, #0
 8008782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008784:	f04f 32ff 	mov.w	r2, #4294967295
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	fa02 f303 	lsl.w	r3, r2, r3
 800878e:	43da      	mvns	r2, r3
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	401a      	ands	r2, r3
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008798:	f04f 31ff 	mov.w	r1, #4294967295
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	fa01 f303 	lsl.w	r3, r1, r3
 80087a2:	43d9      	mvns	r1, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80087a8:	4313      	orrs	r3, r2
         );
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3724      	adds	r7, #36	; 0x24
 80087ae:	46bd      	mov	sp, r7
 80087b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b4:	4770      	bx	lr
	...

080087b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	3b01      	subs	r3, #1
 80087c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80087c8:	d301      	bcc.n	80087ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80087ca:	2301      	movs	r3, #1
 80087cc:	e00f      	b.n	80087ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80087ce:	4a0a      	ldr	r2, [pc, #40]	; (80087f8 <SysTick_Config+0x40>)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	3b01      	subs	r3, #1
 80087d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80087d6:	210f      	movs	r1, #15
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	f7ff ff8e 	bl	80086fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80087e0:	4b05      	ldr	r3, [pc, #20]	; (80087f8 <SysTick_Config+0x40>)
 80087e2:	2200      	movs	r2, #0
 80087e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80087e6:	4b04      	ldr	r3, [pc, #16]	; (80087f8 <SysTick_Config+0x40>)
 80087e8:	2207      	movs	r2, #7
 80087ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	e000e010 	.word	0xe000e010

080087fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f7ff ff29 	bl	800865c <__NVIC_SetPriorityGrouping>
}
 800880a:	bf00      	nop
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008812:	b580      	push	{r7, lr}
 8008814:	b086      	sub	sp, #24
 8008816:	af00      	add	r7, sp, #0
 8008818:	4603      	mov	r3, r0
 800881a:	60b9      	str	r1, [r7, #8]
 800881c:	607a      	str	r2, [r7, #4]
 800881e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008820:	2300      	movs	r3, #0
 8008822:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008824:	f7ff ff3e 	bl	80086a4 <__NVIC_GetPriorityGrouping>
 8008828:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	68b9      	ldr	r1, [r7, #8]
 800882e:	6978      	ldr	r0, [r7, #20]
 8008830:	f7ff ff8e 	bl	8008750 <NVIC_EncodePriority>
 8008834:	4602      	mov	r2, r0
 8008836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800883a:	4611      	mov	r1, r2
 800883c:	4618      	mov	r0, r3
 800883e:	f7ff ff5d 	bl	80086fc <__NVIC_SetPriority>
}
 8008842:	bf00      	nop
 8008844:	3718      	adds	r7, #24
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b082      	sub	sp, #8
 800884e:	af00      	add	r7, sp, #0
 8008850:	4603      	mov	r3, r0
 8008852:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008858:	4618      	mov	r0, r3
 800885a:	f7ff ff31 	bl	80086c0 <__NVIC_EnableIRQ>
}
 800885e:	bf00      	nop
 8008860:	3708      	adds	r7, #8
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b082      	sub	sp, #8
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7ff ffa2 	bl	80087b8 <SysTick_Config>
 8008874:	4603      	mov	r3, r0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3708      	adds	r7, #8
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
	...

08008880 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b086      	sub	sp, #24
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008888:	2300      	movs	r3, #0
 800888a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800888c:	f7ff fab4 	bl	8007df8 <HAL_GetTick>
 8008890:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d101      	bne.n	800889c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	e099      	b.n	80089d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2202      	movs	r2, #2
 80088a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f022 0201 	bic.w	r2, r2, #1
 80088ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80088bc:	e00f      	b.n	80088de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80088be:	f7ff fa9b 	bl	8007df8 <HAL_GetTick>
 80088c2:	4602      	mov	r2, r0
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	1ad3      	subs	r3, r2, r3
 80088c8:	2b05      	cmp	r3, #5
 80088ca:	d908      	bls.n	80088de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2220      	movs	r2, #32
 80088d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2203      	movs	r2, #3
 80088d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80088da:	2303      	movs	r3, #3
 80088dc:	e078      	b.n	80089d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 0301 	and.w	r3, r3, #1
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1e8      	bne.n	80088be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80088f4:	697a      	ldr	r2, [r7, #20]
 80088f6:	4b38      	ldr	r3, [pc, #224]	; (80089d8 <HAL_DMA_Init+0x158>)
 80088f8:	4013      	ands	r3, r2
 80088fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685a      	ldr	r2, [r3, #4]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800890a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008916:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	699b      	ldr	r3, [r3, #24]
 800891c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008922:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	4313      	orrs	r3, r2
 800892e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008934:	2b04      	cmp	r3, #4
 8008936:	d107      	bne.n	8008948 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008940:	4313      	orrs	r3, r2
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	4313      	orrs	r3, r2
 8008946:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	695b      	ldr	r3, [r3, #20]
 8008956:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	f023 0307 	bic.w	r3, r3, #7
 800895e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	4313      	orrs	r3, r2
 8008968:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896e:	2b04      	cmp	r3, #4
 8008970:	d117      	bne.n	80089a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	4313      	orrs	r3, r2
 800897a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00e      	beq.n	80089a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 fa9d 	bl	8008ec4 <DMA_CheckFifoParam>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d008      	beq.n	80089a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2240      	movs	r2, #64	; 0x40
 8008994:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800899e:	2301      	movs	r3, #1
 80089a0:	e016      	b.n	80089d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	697a      	ldr	r2, [r7, #20]
 80089a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 fa54 	bl	8008e58 <DMA_CalcBaseAndBitshift>
 80089b0:	4603      	mov	r3, r0
 80089b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089b8:	223f      	movs	r2, #63	; 0x3f
 80089ba:	409a      	lsls	r2, r3
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2201      	movs	r2, #1
 80089ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3718      	adds	r7, #24
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	f010803f 	.word	0xf010803f

080089dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
 80089e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d101      	bne.n	8008a02 <HAL_DMA_Start_IT+0x26>
 80089fe:	2302      	movs	r3, #2
 8008a00:	e040      	b.n	8008a84 <HAL_DMA_Start_IT+0xa8>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d12f      	bne.n	8008a76 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2202      	movs	r2, #2
 8008a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	68b9      	ldr	r1, [r7, #8]
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f000 f9e6 	bl	8008dfc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a34:	223f      	movs	r2, #63	; 0x3f
 8008a36:	409a      	lsls	r2, r3
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f042 0216 	orr.w	r2, r2, #22
 8008a4a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d007      	beq.n	8008a64 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f042 0208 	orr.w	r2, r2, #8
 8008a62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f042 0201 	orr.w	r2, r2, #1
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	e005      	b.n	8008a82 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008a7e:	2302      	movs	r3, #2
 8008a80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d004      	beq.n	8008aaa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2280      	movs	r2, #128	; 0x80
 8008aa4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e00c      	b.n	8008ac4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2205      	movs	r2, #5
 8008aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f022 0201 	bic.w	r2, r2, #1
 8008ac0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008adc:	4b92      	ldr	r3, [pc, #584]	; (8008d28 <HAL_DMA_IRQHandler+0x258>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a92      	ldr	r2, [pc, #584]	; (8008d2c <HAL_DMA_IRQHandler+0x25c>)
 8008ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ae6:	0a9b      	lsrs	r3, r3, #10
 8008ae8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008afa:	2208      	movs	r2, #8
 8008afc:	409a      	lsls	r2, r3
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	4013      	ands	r3, r2
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d01a      	beq.n	8008b3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f003 0304 	and.w	r3, r3, #4
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d013      	beq.n	8008b3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0204 	bic.w	r2, r2, #4
 8008b22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b28:	2208      	movs	r2, #8
 8008b2a:	409a      	lsls	r2, r3
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b34:	f043 0201 	orr.w	r2, r3, #1
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b40:	2201      	movs	r2, #1
 8008b42:	409a      	lsls	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	4013      	ands	r3, r2
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d012      	beq.n	8008b72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d00b      	beq.n	8008b72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b5e:	2201      	movs	r2, #1
 8008b60:	409a      	lsls	r2, r3
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b6a:	f043 0202 	orr.w	r2, r3, #2
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b76:	2204      	movs	r2, #4
 8008b78:	409a      	lsls	r2, r3
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d012      	beq.n	8008ba8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 0302 	and.w	r3, r3, #2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00b      	beq.n	8008ba8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b94:	2204      	movs	r2, #4
 8008b96:	409a      	lsls	r2, r3
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ba0:	f043 0204 	orr.w	r2, r3, #4
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bac:	2210      	movs	r2, #16
 8008bae:	409a      	lsls	r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d043      	beq.n	8008c40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0308 	and.w	r3, r3, #8
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d03c      	beq.n	8008c40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bca:	2210      	movs	r2, #16
 8008bcc:	409a      	lsls	r2, r3
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d018      	beq.n	8008c12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d108      	bne.n	8008c00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d024      	beq.n	8008c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	4798      	blx	r3
 8008bfe:	e01f      	b.n	8008c40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d01b      	beq.n	8008c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	4798      	blx	r3
 8008c10:	e016      	b.n	8008c40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d107      	bne.n	8008c30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f022 0208 	bic.w	r2, r2, #8
 8008c2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d003      	beq.n	8008c40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c44:	2220      	movs	r2, #32
 8008c46:	409a      	lsls	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	f000 808e 	beq.w	8008d6e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0310 	and.w	r3, r3, #16
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 8086 	beq.w	8008d6e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c66:	2220      	movs	r2, #32
 8008c68:	409a      	lsls	r2, r3
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	2b05      	cmp	r3, #5
 8008c78:	d136      	bne.n	8008ce8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f022 0216 	bic.w	r2, r2, #22
 8008c88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	695a      	ldr	r2, [r3, #20]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d103      	bne.n	8008caa <HAL_DMA_IRQHandler+0x1da>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d007      	beq.n	8008cba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f022 0208 	bic.w	r2, r2, #8
 8008cb8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cbe:	223f      	movs	r2, #63	; 0x3f
 8008cc0:	409a      	lsls	r2, r3
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d07d      	beq.n	8008dda <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	4798      	blx	r3
        }
        return;
 8008ce6:	e078      	b.n	8008dda <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d01c      	beq.n	8008d30 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d108      	bne.n	8008d16 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d030      	beq.n	8008d6e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	4798      	blx	r3
 8008d14:	e02b      	b.n	8008d6e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d027      	beq.n	8008d6e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	4798      	blx	r3
 8008d26:	e022      	b.n	8008d6e <HAL_DMA_IRQHandler+0x29e>
 8008d28:	20000000 	.word	0x20000000
 8008d2c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10f      	bne.n	8008d5e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f022 0210 	bic.w	r2, r2, #16
 8008d4c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d003      	beq.n	8008d6e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d032      	beq.n	8008ddc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d7a:	f003 0301 	and.w	r3, r3, #1
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d022      	beq.n	8008dc8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2205      	movs	r2, #5
 8008d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 0201 	bic.w	r2, r2, #1
 8008d98:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	3301      	adds	r3, #1
 8008d9e:	60bb      	str	r3, [r7, #8]
 8008da0:	697a      	ldr	r2, [r7, #20]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d307      	bcc.n	8008db6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1f2      	bne.n	8008d9a <HAL_DMA_IRQHandler+0x2ca>
 8008db4:	e000      	b.n	8008db8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008db6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d005      	beq.n	8008ddc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	4798      	blx	r3
 8008dd8:	e000      	b.n	8008ddc <HAL_DMA_IRQHandler+0x30c>
        return;
 8008dda:	bf00      	nop
    }
  }
}
 8008ddc:	3718      	adds	r7, #24
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop

08008de4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	60b9      	str	r1, [r7, #8]
 8008e06:	607a      	str	r2, [r7, #4]
 8008e08:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008e18:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	2b40      	cmp	r3, #64	; 0x40
 8008e28:	d108      	bne.n	8008e3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68ba      	ldr	r2, [r7, #8]
 8008e38:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008e3a:	e007      	b.n	8008e4c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	60da      	str	r2, [r3, #12]
}
 8008e4c:	bf00      	nop
 8008e4e:	3714      	adds	r7, #20
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b085      	sub	sp, #20
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	3b10      	subs	r3, #16
 8008e68:	4a14      	ldr	r2, [pc, #80]	; (8008ebc <DMA_CalcBaseAndBitshift+0x64>)
 8008e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e6e:	091b      	lsrs	r3, r3, #4
 8008e70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008e72:	4a13      	ldr	r2, [pc, #76]	; (8008ec0 <DMA_CalcBaseAndBitshift+0x68>)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	4413      	add	r3, r2
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2b03      	cmp	r3, #3
 8008e84:	d909      	bls.n	8008e9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008e8e:	f023 0303 	bic.w	r3, r3, #3
 8008e92:	1d1a      	adds	r2, r3, #4
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	659a      	str	r2, [r3, #88]	; 0x58
 8008e98:	e007      	b.n	8008eaa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008ea2:	f023 0303 	bic.w	r3, r3, #3
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	aaaaaaab 	.word	0xaaaaaaab
 8008ec0:	0801821c 	.word	0x0801821c

08008ec4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d11f      	bne.n	8008f1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	2b03      	cmp	r3, #3
 8008ee2:	d855      	bhi.n	8008f90 <DMA_CheckFifoParam+0xcc>
 8008ee4:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <DMA_CheckFifoParam+0x28>)
 8008ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eea:	bf00      	nop
 8008eec:	08008efd 	.word	0x08008efd
 8008ef0:	08008f0f 	.word	0x08008f0f
 8008ef4:	08008efd 	.word	0x08008efd
 8008ef8:	08008f91 	.word	0x08008f91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d045      	beq.n	8008f94 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f0c:	e042      	b.n	8008f94 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008f16:	d13f      	bne.n	8008f98 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f1c:	e03c      	b.n	8008f98 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	699b      	ldr	r3, [r3, #24]
 8008f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f26:	d121      	bne.n	8008f6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d836      	bhi.n	8008f9c <DMA_CheckFifoParam+0xd8>
 8008f2e:	a201      	add	r2, pc, #4	; (adr r2, 8008f34 <DMA_CheckFifoParam+0x70>)
 8008f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f34:	08008f45 	.word	0x08008f45
 8008f38:	08008f4b 	.word	0x08008f4b
 8008f3c:	08008f45 	.word	0x08008f45
 8008f40:	08008f5d 	.word	0x08008f5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	73fb      	strb	r3, [r7, #15]
      break;
 8008f48:	e02f      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d024      	beq.n	8008fa0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f5a:	e021      	b.n	8008fa0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f60:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008f64:	d11e      	bne.n	8008fa4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008f6a:	e01b      	b.n	8008fa4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	d902      	bls.n	8008f78 <DMA_CheckFifoParam+0xb4>
 8008f72:	2b03      	cmp	r3, #3
 8008f74:	d003      	beq.n	8008f7e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008f76:	e018      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f7c:	e015      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00e      	beq.n	8008fa8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	73fb      	strb	r3, [r7, #15]
      break;
 8008f8e:	e00b      	b.n	8008fa8 <DMA_CheckFifoParam+0xe4>
      break;
 8008f90:	bf00      	nop
 8008f92:	e00a      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;
 8008f94:	bf00      	nop
 8008f96:	e008      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;
 8008f98:	bf00      	nop
 8008f9a:	e006      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;
 8008f9c:	bf00      	nop
 8008f9e:	e004      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;
 8008fa0:	bf00      	nop
 8008fa2:	e002      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;   
 8008fa4:	bf00      	nop
 8008fa6:	e000      	b.n	8008faa <DMA_CheckFifoParam+0xe6>
      break;
 8008fa8:	bf00      	nop
    }
  } 
  
  return status; 
 8008faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b089      	sub	sp, #36	; 0x24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008fce:	2300      	movs	r3, #0
 8008fd0:	61fb      	str	r3, [r7, #28]
 8008fd2:	e177      	b.n	80092c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	697a      	ldr	r2, [r7, #20]
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	f040 8166 	bne.w	80092be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d00b      	beq.n	8009012 <HAL_GPIO_Init+0x5a>
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d007      	beq.n	8009012 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009006:	2b11      	cmp	r3, #17
 8009008:	d003      	beq.n	8009012 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	2b12      	cmp	r3, #18
 8009010:	d130      	bne.n	8009074 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	005b      	lsls	r3, r3, #1
 800901c:	2203      	movs	r2, #3
 800901e:	fa02 f303 	lsl.w	r3, r2, r3
 8009022:	43db      	mvns	r3, r3
 8009024:	69ba      	ldr	r2, [r7, #24]
 8009026:	4013      	ands	r3, r2
 8009028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	68da      	ldr	r2, [r3, #12]
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	005b      	lsls	r3, r3, #1
 8009032:	fa02 f303 	lsl.w	r3, r2, r3
 8009036:	69ba      	ldr	r2, [r7, #24]
 8009038:	4313      	orrs	r3, r2
 800903a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	69ba      	ldr	r2, [r7, #24]
 8009040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009048:	2201      	movs	r2, #1
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	fa02 f303 	lsl.w	r3, r2, r3
 8009050:	43db      	mvns	r3, r3
 8009052:	69ba      	ldr	r2, [r7, #24]
 8009054:	4013      	ands	r3, r2
 8009056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	091b      	lsrs	r3, r3, #4
 800905e:	f003 0201 	and.w	r2, r3, #1
 8009062:	69fb      	ldr	r3, [r7, #28]
 8009064:	fa02 f303 	lsl.w	r3, r2, r3
 8009068:	69ba      	ldr	r2, [r7, #24]
 800906a:	4313      	orrs	r3, r2
 800906c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	69ba      	ldr	r2, [r7, #24]
 8009072:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	005b      	lsls	r3, r3, #1
 800907e:	2203      	movs	r2, #3
 8009080:	fa02 f303 	lsl.w	r3, r2, r3
 8009084:	43db      	mvns	r3, r3
 8009086:	69ba      	ldr	r2, [r7, #24]
 8009088:	4013      	ands	r3, r2
 800908a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	689a      	ldr	r2, [r3, #8]
 8009090:	69fb      	ldr	r3, [r7, #28]
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	fa02 f303 	lsl.w	r3, r2, r3
 8009098:	69ba      	ldr	r2, [r7, #24]
 800909a:	4313      	orrs	r3, r2
 800909c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	69ba      	ldr	r2, [r7, #24]
 80090a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d003      	beq.n	80090b4 <HAL_GPIO_Init+0xfc>
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	2b12      	cmp	r3, #18
 80090b2:	d123      	bne.n	80090fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	08da      	lsrs	r2, r3, #3
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	3208      	adds	r2, #8
 80090bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	f003 0307 	and.w	r3, r3, #7
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	220f      	movs	r2, #15
 80090cc:	fa02 f303 	lsl.w	r3, r2, r3
 80090d0:	43db      	mvns	r3, r3
 80090d2:	69ba      	ldr	r2, [r7, #24]
 80090d4:	4013      	ands	r3, r2
 80090d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	691a      	ldr	r2, [r3, #16]
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	f003 0307 	and.w	r3, r3, #7
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	fa02 f303 	lsl.w	r3, r2, r3
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	08da      	lsrs	r2, r3, #3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	3208      	adds	r2, #8
 80090f6:	69b9      	ldr	r1, [r7, #24]
 80090f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	005b      	lsls	r3, r3, #1
 8009106:	2203      	movs	r2, #3
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
 800910c:	43db      	mvns	r3, r3
 800910e:	69ba      	ldr	r2, [r7, #24]
 8009110:	4013      	ands	r3, r2
 8009112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	f003 0203 	and.w	r2, r3, #3
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	005b      	lsls	r3, r3, #1
 8009120:	fa02 f303 	lsl.w	r3, r2, r3
 8009124:	69ba      	ldr	r2, [r7, #24]
 8009126:	4313      	orrs	r3, r2
 8009128:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	69ba      	ldr	r2, [r7, #24]
 800912e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 80c0 	beq.w	80092be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800913e:	2300      	movs	r3, #0
 8009140:	60fb      	str	r3, [r7, #12]
 8009142:	4b65      	ldr	r3, [pc, #404]	; (80092d8 <HAL_GPIO_Init+0x320>)
 8009144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009146:	4a64      	ldr	r2, [pc, #400]	; (80092d8 <HAL_GPIO_Init+0x320>)
 8009148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800914c:	6453      	str	r3, [r2, #68]	; 0x44
 800914e:	4b62      	ldr	r3, [pc, #392]	; (80092d8 <HAL_GPIO_Init+0x320>)
 8009150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009156:	60fb      	str	r3, [r7, #12]
 8009158:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800915a:	4a60      	ldr	r2, [pc, #384]	; (80092dc <HAL_GPIO_Init+0x324>)
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	089b      	lsrs	r3, r3, #2
 8009160:	3302      	adds	r3, #2
 8009162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	f003 0303 	and.w	r3, r3, #3
 800916e:	009b      	lsls	r3, r3, #2
 8009170:	220f      	movs	r2, #15
 8009172:	fa02 f303 	lsl.w	r3, r2, r3
 8009176:	43db      	mvns	r3, r3
 8009178:	69ba      	ldr	r2, [r7, #24]
 800917a:	4013      	ands	r3, r2
 800917c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a57      	ldr	r2, [pc, #348]	; (80092e0 <HAL_GPIO_Init+0x328>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d037      	beq.n	80091f6 <HAL_GPIO_Init+0x23e>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a56      	ldr	r2, [pc, #344]	; (80092e4 <HAL_GPIO_Init+0x32c>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d031      	beq.n	80091f2 <HAL_GPIO_Init+0x23a>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4a55      	ldr	r2, [pc, #340]	; (80092e8 <HAL_GPIO_Init+0x330>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d02b      	beq.n	80091ee <HAL_GPIO_Init+0x236>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a54      	ldr	r2, [pc, #336]	; (80092ec <HAL_GPIO_Init+0x334>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d025      	beq.n	80091ea <HAL_GPIO_Init+0x232>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a53      	ldr	r2, [pc, #332]	; (80092f0 <HAL_GPIO_Init+0x338>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d01f      	beq.n	80091e6 <HAL_GPIO_Init+0x22e>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4a52      	ldr	r2, [pc, #328]	; (80092f4 <HAL_GPIO_Init+0x33c>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d019      	beq.n	80091e2 <HAL_GPIO_Init+0x22a>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4a51      	ldr	r2, [pc, #324]	; (80092f8 <HAL_GPIO_Init+0x340>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d013      	beq.n	80091de <HAL_GPIO_Init+0x226>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a50      	ldr	r2, [pc, #320]	; (80092fc <HAL_GPIO_Init+0x344>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d00d      	beq.n	80091da <HAL_GPIO_Init+0x222>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4a4f      	ldr	r2, [pc, #316]	; (8009300 <HAL_GPIO_Init+0x348>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d007      	beq.n	80091d6 <HAL_GPIO_Init+0x21e>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a4e      	ldr	r2, [pc, #312]	; (8009304 <HAL_GPIO_Init+0x34c>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d101      	bne.n	80091d2 <HAL_GPIO_Init+0x21a>
 80091ce:	2309      	movs	r3, #9
 80091d0:	e012      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091d2:	230a      	movs	r3, #10
 80091d4:	e010      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091d6:	2308      	movs	r3, #8
 80091d8:	e00e      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091da:	2307      	movs	r3, #7
 80091dc:	e00c      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091de:	2306      	movs	r3, #6
 80091e0:	e00a      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091e2:	2305      	movs	r3, #5
 80091e4:	e008      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091e6:	2304      	movs	r3, #4
 80091e8:	e006      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091ea:	2303      	movs	r3, #3
 80091ec:	e004      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091ee:	2302      	movs	r3, #2
 80091f0:	e002      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091f2:	2301      	movs	r3, #1
 80091f4:	e000      	b.n	80091f8 <HAL_GPIO_Init+0x240>
 80091f6:	2300      	movs	r3, #0
 80091f8:	69fa      	ldr	r2, [r7, #28]
 80091fa:	f002 0203 	and.w	r2, r2, #3
 80091fe:	0092      	lsls	r2, r2, #2
 8009200:	4093      	lsls	r3, r2
 8009202:	69ba      	ldr	r2, [r7, #24]
 8009204:	4313      	orrs	r3, r2
 8009206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009208:	4934      	ldr	r1, [pc, #208]	; (80092dc <HAL_GPIO_Init+0x324>)
 800920a:	69fb      	ldr	r3, [r7, #28]
 800920c:	089b      	lsrs	r3, r3, #2
 800920e:	3302      	adds	r3, #2
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009216:	4b3c      	ldr	r3, [pc, #240]	; (8009308 <HAL_GPIO_Init+0x350>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	43db      	mvns	r3, r3
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	4013      	ands	r3, r2
 8009224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800922e:	2b00      	cmp	r3, #0
 8009230:	d003      	beq.n	800923a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009232:	69ba      	ldr	r2, [r7, #24]
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	4313      	orrs	r3, r2
 8009238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800923a:	4a33      	ldr	r2, [pc, #204]	; (8009308 <HAL_GPIO_Init+0x350>)
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8009240:	4b31      	ldr	r3, [pc, #196]	; (8009308 <HAL_GPIO_Init+0x350>)
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	43db      	mvns	r3, r3
 800924a:	69ba      	ldr	r2, [r7, #24]
 800924c:	4013      	ands	r3, r2
 800924e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d003      	beq.n	8009264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800925c:	69ba      	ldr	r2, [r7, #24]
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	4313      	orrs	r3, r2
 8009262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009264:	4a28      	ldr	r2, [pc, #160]	; (8009308 <HAL_GPIO_Init+0x350>)
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800926a:	4b27      	ldr	r3, [pc, #156]	; (8009308 <HAL_GPIO_Init+0x350>)
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	43db      	mvns	r3, r3
 8009274:	69ba      	ldr	r2, [r7, #24]
 8009276:	4013      	ands	r3, r2
 8009278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009282:	2b00      	cmp	r3, #0
 8009284:	d003      	beq.n	800928e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	4313      	orrs	r3, r2
 800928c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800928e:	4a1e      	ldr	r2, [pc, #120]	; (8009308 <HAL_GPIO_Init+0x350>)
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009294:	4b1c      	ldr	r3, [pc, #112]	; (8009308 <HAL_GPIO_Init+0x350>)
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	43db      	mvns	r3, r3
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	4013      	ands	r3, r2
 80092a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d003      	beq.n	80092b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80092b0:	69ba      	ldr	r2, [r7, #24]
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80092b8:	4a13      	ldr	r2, [pc, #76]	; (8009308 <HAL_GPIO_Init+0x350>)
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	3301      	adds	r3, #1
 80092c2:	61fb      	str	r3, [r7, #28]
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	2b0f      	cmp	r3, #15
 80092c8:	f67f ae84 	bls.w	8008fd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80092cc:	bf00      	nop
 80092ce:	3724      	adds	r7, #36	; 0x24
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr
 80092d8:	40023800 	.word	0x40023800
 80092dc:	40013800 	.word	0x40013800
 80092e0:	40020000 	.word	0x40020000
 80092e4:	40020400 	.word	0x40020400
 80092e8:	40020800 	.word	0x40020800
 80092ec:	40020c00 	.word	0x40020c00
 80092f0:	40021000 	.word	0x40021000
 80092f4:	40021400 	.word	0x40021400
 80092f8:	40021800 	.word	0x40021800
 80092fc:	40021c00 	.word	0x40021c00
 8009300:	40022000 	.word	0x40022000
 8009304:	40022400 	.word	0x40022400
 8009308:	40013c00 	.word	0x40013c00

0800930c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800930c:	b480      	push	{r7}
 800930e:	b085      	sub	sp, #20
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	460b      	mov	r3, r1
 8009316:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	691a      	ldr	r2, [r3, #16]
 800931c:	887b      	ldrh	r3, [r7, #2]
 800931e:	4013      	ands	r3, r2
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009324:	2301      	movs	r3, #1
 8009326:	73fb      	strb	r3, [r7, #15]
 8009328:	e001      	b.n	800932e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800932a:	2300      	movs	r3, #0
 800932c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800932e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009330:	4618      	mov	r0, r3
 8009332:	3714      	adds	r7, #20
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	807b      	strh	r3, [r7, #2]
 8009348:	4613      	mov	r3, r2
 800934a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800934c:	787b      	ldrb	r3, [r7, #1]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d003      	beq.n	800935a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009352:	887a      	ldrh	r2, [r7, #2]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009358:	e003      	b.n	8009362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800935a:	887b      	ldrh	r3, [r7, #2]
 800935c:	041a      	lsls	r2, r3, #16
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	619a      	str	r2, [r3, #24]
}
 8009362:	bf00      	nop
 8009364:	370c      	adds	r7, #12
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr
	...

08009370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800937e:	2301      	movs	r3, #1
 8009380:	e11f      	b.n	80095c2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009388:	b2db      	uxtb	r3, r3
 800938a:	2b00      	cmp	r3, #0
 800938c:	d106      	bne.n	800939c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2200      	movs	r2, #0
 8009392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f7fc fd26 	bl	8005de8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2224      	movs	r2, #36	; 0x24
 80093a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f022 0201 	bic.w	r2, r2, #1
 80093b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80093c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80093d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80093d4:	f001 f96e 	bl	800a6b4 <HAL_RCC_GetPCLK1Freq>
 80093d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	4a7b      	ldr	r2, [pc, #492]	; (80095cc <HAL_I2C_Init+0x25c>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d807      	bhi.n	80093f4 <HAL_I2C_Init+0x84>
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	4a7a      	ldr	r2, [pc, #488]	; (80095d0 <HAL_I2C_Init+0x260>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	bf94      	ite	ls
 80093ec:	2301      	movls	r3, #1
 80093ee:	2300      	movhi	r3, #0
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	e006      	b.n	8009402 <HAL_I2C_Init+0x92>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	4a77      	ldr	r2, [pc, #476]	; (80095d4 <HAL_I2C_Init+0x264>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	bf94      	ite	ls
 80093fc:	2301      	movls	r3, #1
 80093fe:	2300      	movhi	r3, #0
 8009400:	b2db      	uxtb	r3, r3
 8009402:	2b00      	cmp	r3, #0
 8009404:	d001      	beq.n	800940a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009406:	2301      	movs	r3, #1
 8009408:	e0db      	b.n	80095c2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	4a72      	ldr	r2, [pc, #456]	; (80095d8 <HAL_I2C_Init+0x268>)
 800940e:	fba2 2303 	umull	r2, r3, r2, r3
 8009412:	0c9b      	lsrs	r3, r3, #18
 8009414:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68ba      	ldr	r2, [r7, #8]
 8009426:	430a      	orrs	r2, r1
 8009428:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6a1b      	ldr	r3, [r3, #32]
 8009430:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	4a64      	ldr	r2, [pc, #400]	; (80095cc <HAL_I2C_Init+0x25c>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d802      	bhi.n	8009444 <HAL_I2C_Init+0xd4>
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3301      	adds	r3, #1
 8009442:	e009      	b.n	8009458 <HAL_I2C_Init+0xe8>
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800944a:	fb02 f303 	mul.w	r3, r2, r3
 800944e:	4a63      	ldr	r2, [pc, #396]	; (80095dc <HAL_I2C_Init+0x26c>)
 8009450:	fba2 2303 	umull	r2, r3, r2, r3
 8009454:	099b      	lsrs	r3, r3, #6
 8009456:	3301      	adds	r3, #1
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6812      	ldr	r2, [r2, #0]
 800945c:	430b      	orrs	r3, r1
 800945e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	69db      	ldr	r3, [r3, #28]
 8009466:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800946a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	4956      	ldr	r1, [pc, #344]	; (80095cc <HAL_I2C_Init+0x25c>)
 8009474:	428b      	cmp	r3, r1
 8009476:	d80d      	bhi.n	8009494 <HAL_I2C_Init+0x124>
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	1e59      	subs	r1, r3, #1
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	005b      	lsls	r3, r3, #1
 8009482:	fbb1 f3f3 	udiv	r3, r1, r3
 8009486:	3301      	adds	r3, #1
 8009488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800948c:	2b04      	cmp	r3, #4
 800948e:	bf38      	it	cc
 8009490:	2304      	movcc	r3, #4
 8009492:	e04f      	b.n	8009534 <HAL_I2C_Init+0x1c4>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d111      	bne.n	80094c0 <HAL_I2C_Init+0x150>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	1e58      	subs	r0, r3, #1
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6859      	ldr	r1, [r3, #4]
 80094a4:	460b      	mov	r3, r1
 80094a6:	005b      	lsls	r3, r3, #1
 80094a8:	440b      	add	r3, r1
 80094aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80094ae:	3301      	adds	r3, #1
 80094b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	bf0c      	ite	eq
 80094b8:	2301      	moveq	r3, #1
 80094ba:	2300      	movne	r3, #0
 80094bc:	b2db      	uxtb	r3, r3
 80094be:	e012      	b.n	80094e6 <HAL_I2C_Init+0x176>
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	1e58      	subs	r0, r3, #1
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6859      	ldr	r1, [r3, #4]
 80094c8:	460b      	mov	r3, r1
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	440b      	add	r3, r1
 80094ce:	0099      	lsls	r1, r3, #2
 80094d0:	440b      	add	r3, r1
 80094d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80094d6:	3301      	adds	r3, #1
 80094d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094dc:	2b00      	cmp	r3, #0
 80094de:	bf0c      	ite	eq
 80094e0:	2301      	moveq	r3, #1
 80094e2:	2300      	movne	r3, #0
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d001      	beq.n	80094ee <HAL_I2C_Init+0x17e>
 80094ea:	2301      	movs	r3, #1
 80094ec:	e022      	b.n	8009534 <HAL_I2C_Init+0x1c4>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d10e      	bne.n	8009514 <HAL_I2C_Init+0x1a4>
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	1e58      	subs	r0, r3, #1
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6859      	ldr	r1, [r3, #4]
 80094fe:	460b      	mov	r3, r1
 8009500:	005b      	lsls	r3, r3, #1
 8009502:	440b      	add	r3, r1
 8009504:	fbb0 f3f3 	udiv	r3, r0, r3
 8009508:	3301      	adds	r3, #1
 800950a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800950e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009512:	e00f      	b.n	8009534 <HAL_I2C_Init+0x1c4>
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	1e58      	subs	r0, r3, #1
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6859      	ldr	r1, [r3, #4]
 800951c:	460b      	mov	r3, r1
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	440b      	add	r3, r1
 8009522:	0099      	lsls	r1, r3, #2
 8009524:	440b      	add	r3, r1
 8009526:	fbb0 f3f3 	udiv	r3, r0, r3
 800952a:	3301      	adds	r3, #1
 800952c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009530:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	6809      	ldr	r1, [r1, #0]
 8009538:	4313      	orrs	r3, r2
 800953a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	69da      	ldr	r2, [r3, #28]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	431a      	orrs	r2, r3
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	430a      	orrs	r2, r1
 8009556:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8009562:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	6911      	ldr	r1, [r2, #16]
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	68d2      	ldr	r2, [r2, #12]
 800956e:	4311      	orrs	r1, r2
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	6812      	ldr	r2, [r2, #0]
 8009574:	430b      	orrs	r3, r1
 8009576:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	695a      	ldr	r2, [r3, #20]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	699b      	ldr	r3, [r3, #24]
 800958a:	431a      	orrs	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	430a      	orrs	r2, r1
 8009592:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f042 0201 	orr.w	r2, r2, #1
 80095a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2220      	movs	r2, #32
 80095ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2200      	movs	r2, #0
 80095bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3710      	adds	r7, #16
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	000186a0 	.word	0x000186a0
 80095d0:	001e847f 	.word	0x001e847f
 80095d4:	003d08ff 	.word	0x003d08ff
 80095d8:	431bde83 	.word	0x431bde83
 80095dc:	10624dd3 	.word	0x10624dd3

080095e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b088      	sub	sp, #32
 80095e4:	af02      	add	r7, sp, #8
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	607a      	str	r2, [r7, #4]
 80095ea:	461a      	mov	r2, r3
 80095ec:	460b      	mov	r3, r1
 80095ee:	817b      	strh	r3, [r7, #10]
 80095f0:	4613      	mov	r3, r2
 80095f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80095f4:	f7fe fc00 	bl	8007df8 <HAL_GetTick>
 80095f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009600:	b2db      	uxtb	r3, r3
 8009602:	2b20      	cmp	r3, #32
 8009604:	f040 80e0 	bne.w	80097c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	2319      	movs	r3, #25
 800960e:	2201      	movs	r2, #1
 8009610:	4970      	ldr	r1, [pc, #448]	; (80097d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8009612:	68f8      	ldr	r0, [r7, #12]
 8009614:	f000 fc58 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800961e:	2302      	movs	r3, #2
 8009620:	e0d3      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009628:	2b01      	cmp	r3, #1
 800962a:	d101      	bne.n	8009630 <HAL_I2C_Master_Transmit+0x50>
 800962c:	2302      	movs	r3, #2
 800962e:	e0cc      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f003 0301 	and.w	r3, r3, #1
 8009642:	2b01      	cmp	r3, #1
 8009644:	d007      	beq.n	8009656 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f042 0201 	orr.w	r2, r2, #1
 8009654:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009664:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2221      	movs	r2, #33	; 0x21
 800966a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2210      	movs	r2, #16
 8009672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	893a      	ldrh	r2, [r7, #8]
 8009686:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800968c:	b29a      	uxth	r2, r3
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	4a50      	ldr	r2, [pc, #320]	; (80097d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8009696:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009698:	8979      	ldrh	r1, [r7, #10]
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	6a3a      	ldr	r2, [r7, #32]
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 fac2 	bl	8009c28 <I2C_MasterRequestWrite>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	e08d      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80096ae:	2300      	movs	r3, #0
 80096b0:	613b      	str	r3, [r7, #16]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	695b      	ldr	r3, [r3, #20]
 80096b8:	613b      	str	r3, [r7, #16]
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	613b      	str	r3, [r7, #16]
 80096c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80096c4:	e066      	b.n	8009794 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096c6:	697a      	ldr	r2, [r7, #20]
 80096c8:	6a39      	ldr	r1, [r7, #32]
 80096ca:	68f8      	ldr	r0, [r7, #12]
 80096cc:	f000 fcd2 	bl	800a074 <I2C_WaitOnTXEFlagUntilTimeout>
 80096d0:	4603      	mov	r3, r0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00d      	beq.n	80096f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096da:	2b04      	cmp	r3, #4
 80096dc:	d107      	bne.n	80096ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80096ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	e06b      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f6:	781a      	ldrb	r2, [r3, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009702:	1c5a      	adds	r2, r3, #1
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800970c:	b29b      	uxth	r3, r3
 800970e:	3b01      	subs	r3, #1
 8009710:	b29a      	uxth	r2, r3
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800971a:	3b01      	subs	r3, #1
 800971c:	b29a      	uxth	r2, r3
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	f003 0304 	and.w	r3, r3, #4
 800972c:	2b04      	cmp	r3, #4
 800972e:	d11b      	bne.n	8009768 <HAL_I2C_Master_Transmit+0x188>
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009734:	2b00      	cmp	r3, #0
 8009736:	d017      	beq.n	8009768 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800973c:	781a      	ldrb	r2, [r3, #0]
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009748:	1c5a      	adds	r2, r3, #1
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009752:	b29b      	uxth	r3, r3
 8009754:	3b01      	subs	r3, #1
 8009756:	b29a      	uxth	r2, r3
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009760:	3b01      	subs	r3, #1
 8009762:	b29a      	uxth	r2, r3
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	6a39      	ldr	r1, [r7, #32]
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f000 fcc2 	bl	800a0f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00d      	beq.n	8009794 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977c:	2b04      	cmp	r3, #4
 800977e:	d107      	bne.n	8009790 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800978e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e01a      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009798:	2b00      	cmp	r3, #0
 800979a:	d194      	bne.n	80096c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2220      	movs	r2, #32
 80097b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	e000      	b.n	80097ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80097c8:	2302      	movs	r3, #2
  }
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3718      	adds	r7, #24
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
 80097d2:	bf00      	nop
 80097d4:	00100002 	.word	0x00100002
 80097d8:	ffff0000 	.word	0xffff0000

080097dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b08c      	sub	sp, #48	; 0x30
 80097e0:	af02      	add	r7, sp, #8
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	607a      	str	r2, [r7, #4]
 80097e6:	461a      	mov	r2, r3
 80097e8:	460b      	mov	r3, r1
 80097ea:	817b      	strh	r3, [r7, #10]
 80097ec:	4613      	mov	r3, r2
 80097ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80097f0:	f7fe fb02 	bl	8007df8 <HAL_GetTick>
 80097f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b20      	cmp	r3, #32
 8009800:	f040 820b 	bne.w	8009c1a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009806:	9300      	str	r3, [sp, #0]
 8009808:	2319      	movs	r3, #25
 800980a:	2201      	movs	r2, #1
 800980c:	497c      	ldr	r1, [pc, #496]	; (8009a00 <HAL_I2C_Master_Receive+0x224>)
 800980e:	68f8      	ldr	r0, [r7, #12]
 8009810:	f000 fb5a 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009814:	4603      	mov	r3, r0
 8009816:	2b00      	cmp	r3, #0
 8009818:	d001      	beq.n	800981e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800981a:	2302      	movs	r3, #2
 800981c:	e1fe      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009824:	2b01      	cmp	r3, #1
 8009826:	d101      	bne.n	800982c <HAL_I2C_Master_Receive+0x50>
 8009828:	2302      	movs	r3, #2
 800982a:	e1f7      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2201      	movs	r2, #1
 8009830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 0301 	and.w	r3, r3, #1
 800983e:	2b01      	cmp	r3, #1
 8009840:	d007      	beq.n	8009852 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 0201 	orr.w	r2, r2, #1
 8009850:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009860:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2222      	movs	r2, #34	; 0x22
 8009866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2210      	movs	r2, #16
 800986e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2200      	movs	r2, #0
 8009876:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	893a      	ldrh	r2, [r7, #8]
 8009882:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009888:	b29a      	uxth	r2, r3
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	4a5c      	ldr	r2, [pc, #368]	; (8009a04 <HAL_I2C_Master_Receive+0x228>)
 8009892:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009894:	8979      	ldrh	r1, [r7, #10]
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f000 fa46 	bl	8009d2c <I2C_MasterRequestRead>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e1b8      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d113      	bne.n	80098da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098b2:	2300      	movs	r3, #0
 80098b4:	623b      	str	r3, [r7, #32]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	695b      	ldr	r3, [r3, #20]
 80098bc:	623b      	str	r3, [r7, #32]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	699b      	ldr	r3, [r3, #24]
 80098c4:	623b      	str	r3, [r7, #32]
 80098c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098d6:	601a      	str	r2, [r3, #0]
 80098d8:	e18c      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d11b      	bne.n	800991a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098f2:	2300      	movs	r3, #0
 80098f4:	61fb      	str	r3, [r7, #28]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	695b      	ldr	r3, [r3, #20]
 80098fc:	61fb      	str	r3, [r7, #28]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	699b      	ldr	r3, [r3, #24]
 8009904:	61fb      	str	r3, [r7, #28]
 8009906:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	681a      	ldr	r2, [r3, #0]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009916:	601a      	str	r2, [r3, #0]
 8009918:	e16c      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800991e:	2b02      	cmp	r3, #2
 8009920:	d11b      	bne.n	800995a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009930:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009940:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009942:	2300      	movs	r3, #0
 8009944:	61bb      	str	r3, [r7, #24]
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	695b      	ldr	r3, [r3, #20]
 800994c:	61bb      	str	r3, [r7, #24]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	699b      	ldr	r3, [r3, #24]
 8009954:	61bb      	str	r3, [r7, #24]
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	e14c      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009968:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800996a:	2300      	movs	r3, #0
 800996c:	617b      	str	r3, [r7, #20]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	695b      	ldr	r3, [r3, #20]
 8009974:	617b      	str	r3, [r7, #20]
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	699b      	ldr	r3, [r3, #24]
 800997c:	617b      	str	r3, [r7, #20]
 800997e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009980:	e138      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009986:	2b03      	cmp	r3, #3
 8009988:	f200 80f1 	bhi.w	8009b6e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009990:	2b01      	cmp	r3, #1
 8009992:	d123      	bne.n	80099dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009996:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f000 fbed 	bl	800a178 <I2C_WaitOnRXNEFlagUntilTimeout>
 800999e:	4603      	mov	r3, r0
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d001      	beq.n	80099a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80099a4:	2301      	movs	r3, #1
 80099a6:	e139      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	691a      	ldr	r2, [r3, #16]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b2:	b2d2      	uxtb	r2, r2
 80099b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ba:	1c5a      	adds	r2, r3, #1
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099c4:	3b01      	subs	r3, #1
 80099c6:	b29a      	uxth	r2, r3
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	3b01      	subs	r3, #1
 80099d4:	b29a      	uxth	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80099da:	e10b      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099e0:	2b02      	cmp	r3, #2
 80099e2:	d14e      	bne.n	8009a82 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ea:	2200      	movs	r2, #0
 80099ec:	4906      	ldr	r1, [pc, #24]	; (8009a08 <HAL_I2C_Master_Receive+0x22c>)
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f000 fa6a 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 80099f4:	4603      	mov	r3, r0
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d008      	beq.n	8009a0c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80099fa:	2301      	movs	r3, #1
 80099fc:	e10e      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
 80099fe:	bf00      	nop
 8009a00:	00100002 	.word	0x00100002
 8009a04:	ffff0000 	.word	0xffff0000
 8009a08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	691a      	ldr	r2, [r3, #16]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a26:	b2d2      	uxtb	r2, r2
 8009a28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a2e:	1c5a      	adds	r2, r3, #1
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	b29a      	uxth	r2, r3
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a44:	b29b      	uxth	r3, r3
 8009a46:	3b01      	subs	r3, #1
 8009a48:	b29a      	uxth	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	691a      	ldr	r2, [r3, #16]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a58:	b2d2      	uxtb	r2, r2
 8009a5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	1c5a      	adds	r2, r3, #1
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	b29a      	uxth	r2, r3
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	b29a      	uxth	r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009a80:	e0b8      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a84:	9300      	str	r3, [sp, #0]
 8009a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a88:	2200      	movs	r2, #0
 8009a8a:	4966      	ldr	r1, [pc, #408]	; (8009c24 <HAL_I2C_Master_Receive+0x448>)
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f000 fa1b 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d001      	beq.n	8009a9c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e0bf      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009aaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	691a      	ldr	r2, [r3, #16]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab6:	b2d2      	uxtb	r2, r2
 8009ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	b29a      	uxth	r2, r3
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae0:	9300      	str	r3, [sp, #0]
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	494f      	ldr	r1, [pc, #316]	; (8009c24 <HAL_I2C_Master_Receive+0x448>)
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f000 f9ed 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009af4:	2301      	movs	r3, #1
 8009af6:	e091      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	691a      	ldr	r2, [r3, #16]
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b12:	b2d2      	uxtb	r2, r2
 8009b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1a:	1c5a      	adds	r2, r3, #1
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b24:	3b01      	subs	r3, #1
 8009b26:	b29a      	uxth	r2, r3
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	3b01      	subs	r3, #1
 8009b34:	b29a      	uxth	r2, r3
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	691a      	ldr	r2, [r3, #16]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b44:	b2d2      	uxtb	r2, r2
 8009b46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4c:	1c5a      	adds	r2, r3, #1
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b56:	3b01      	subs	r3, #1
 8009b58:	b29a      	uxth	r2, r3
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	3b01      	subs	r3, #1
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009b6c:	e042      	b.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b72:	68f8      	ldr	r0, [r7, #12]
 8009b74:	f000 fb00 	bl	800a178 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d001      	beq.n	8009b82 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e04c      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	691a      	ldr	r2, [r3, #16]
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b8c:	b2d2      	uxtb	r2, r2
 8009b8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b94:	1c5a      	adds	r2, r3, #1
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	b29a      	uxth	r2, r3
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	3b01      	subs	r3, #1
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	695b      	ldr	r3, [r3, #20]
 8009bba:	f003 0304 	and.w	r3, r3, #4
 8009bbe:	2b04      	cmp	r3, #4
 8009bc0:	d118      	bne.n	8009bf4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	691a      	ldr	r2, [r3, #16]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bcc:	b2d2      	uxtb	r2, r2
 8009bce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd4:	1c5a      	adds	r2, r3, #1
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bde:	3b01      	subs	r3, #1
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	3b01      	subs	r3, #1
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f47f aec2 	bne.w	8009982 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2220      	movs	r2, #32
 8009c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2200      	movs	r2, #0
 8009c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	e000      	b.n	8009c1c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009c1a:	2302      	movs	r3, #2
  }
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3728      	adds	r7, #40	; 0x28
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	00010004 	.word	0x00010004

08009c28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b088      	sub	sp, #32
 8009c2c:	af02      	add	r7, sp, #8
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	607a      	str	r2, [r7, #4]
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	460b      	mov	r3, r1
 8009c36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	2b08      	cmp	r3, #8
 8009c42:	d006      	beq.n	8009c52 <I2C_MasterRequestWrite+0x2a>
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d003      	beq.n	8009c52 <I2C_MasterRequestWrite+0x2a>
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009c50:	d108      	bne.n	8009c64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	e00b      	b.n	8009c7c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c68:	2b12      	cmp	r3, #18
 8009c6a:	d107      	bne.n	8009c7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c7a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2200      	movs	r2, #0
 8009c84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	f000 f91d 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00d      	beq.n	8009cb0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ca2:	d103      	bne.n	8009cac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009caa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009cac:	2303      	movs	r3, #3
 8009cae:	e035      	b.n	8009d1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	691b      	ldr	r3, [r3, #16]
 8009cb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009cb8:	d108      	bne.n	8009ccc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009cba:	897b      	ldrh	r3, [r7, #10]
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009cc8:	611a      	str	r2, [r3, #16]
 8009cca:	e01b      	b.n	8009d04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009ccc:	897b      	ldrh	r3, [r7, #10]
 8009cce:	11db      	asrs	r3, r3, #7
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	f003 0306 	and.w	r3, r3, #6
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	f063 030f 	orn	r3, r3, #15
 8009cdc:	b2da      	uxtb	r2, r3
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	490e      	ldr	r1, [pc, #56]	; (8009d24 <I2C_MasterRequestWrite+0xfc>)
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f000 f943 	bl	8009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d001      	beq.n	8009cfa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e010      	b.n	8009d1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009cfa:	897b      	ldrh	r3, [r7, #10]
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	4907      	ldr	r1, [pc, #28]	; (8009d28 <I2C_MasterRequestWrite+0x100>)
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f000 f933 	bl	8009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009d16:	2301      	movs	r3, #1
 8009d18:	e000      	b.n	8009d1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3718      	adds	r7, #24
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	00010008 	.word	0x00010008
 8009d28:	00010002 	.word	0x00010002

08009d2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b088      	sub	sp, #32
 8009d30:	af02      	add	r7, sp, #8
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	607a      	str	r2, [r7, #4]
 8009d36:	603b      	str	r3, [r7, #0]
 8009d38:	460b      	mov	r3, r1
 8009d3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	2b08      	cmp	r3, #8
 8009d56:	d006      	beq.n	8009d66 <I2C_MasterRequestRead+0x3a>
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d003      	beq.n	8009d66 <I2C_MasterRequestRead+0x3a>
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009d64:	d108      	bne.n	8009d78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d74:	601a      	str	r2, [r3, #0]
 8009d76:	e00b      	b.n	8009d90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d7c:	2b11      	cmp	r3, #17
 8009d7e:	d107      	bne.n	8009d90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	9300      	str	r3, [sp, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	f000 f893 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009da2:	4603      	mov	r3, r0
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00d      	beq.n	8009dc4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009db6:	d103      	bne.n	8009dc0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009dbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	e079      	b.n	8009eb8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009dcc:	d108      	bne.n	8009de0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009dce:	897b      	ldrh	r3, [r7, #10]
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	f043 0301 	orr.w	r3, r3, #1
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	611a      	str	r2, [r3, #16]
 8009dde:	e05f      	b.n	8009ea0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009de0:	897b      	ldrh	r3, [r7, #10]
 8009de2:	11db      	asrs	r3, r3, #7
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	f003 0306 	and.w	r3, r3, #6
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	f063 030f 	orn	r3, r3, #15
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	4930      	ldr	r1, [pc, #192]	; (8009ec0 <I2C_MasterRequestRead+0x194>)
 8009dfe:	68f8      	ldr	r0, [r7, #12]
 8009e00:	f000 f8b9 	bl	8009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d001      	beq.n	8009e0e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e054      	b.n	8009eb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009e0e:	897b      	ldrh	r3, [r7, #10]
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	4929      	ldr	r1, [pc, #164]	; (8009ec4 <I2C_MasterRequestRead+0x198>)
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f000 f8a9 	bl	8009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d001      	beq.n	8009e2e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e044      	b.n	8009eb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009e2e:	2300      	movs	r3, #0
 8009e30:	613b      	str	r3, [r7, #16]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	695b      	ldr	r3, [r3, #20]
 8009e38:	613b      	str	r3, [r7, #16]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	699b      	ldr	r3, [r3, #24]
 8009e40:	613b      	str	r3, [r7, #16]
 8009e42:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e52:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f000 f831 	bl	8009ec8 <I2C_WaitOnFlagUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00d      	beq.n	8009e88 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e7a:	d103      	bne.n	8009e84 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e82:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e017      	b.n	8009eb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009e88:	897b      	ldrh	r3, [r7, #10]
 8009e8a:	11db      	asrs	r3, r3, #7
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	f003 0306 	and.w	r3, r3, #6
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	f063 030e 	orn	r3, r3, #14
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	4907      	ldr	r1, [pc, #28]	; (8009ec4 <I2C_MasterRequestRead+0x198>)
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 f865 	bl	8009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d001      	beq.n	8009eb6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	e000      	b.n	8009eb8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3718      	adds	r7, #24
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	00010008 	.word	0x00010008
 8009ec4:	00010002 	.word	0x00010002

08009ec8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b084      	sub	sp, #16
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	60f8      	str	r0, [r7, #12]
 8009ed0:	60b9      	str	r1, [r7, #8]
 8009ed2:	603b      	str	r3, [r7, #0]
 8009ed4:	4613      	mov	r3, r2
 8009ed6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ed8:	e025      	b.n	8009f26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee0:	d021      	beq.n	8009f26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ee2:	f7fd ff89 	bl	8007df8 <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	683a      	ldr	r2, [r7, #0]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d302      	bcc.n	8009ef8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d116      	bne.n	8009f26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2220      	movs	r2, #32
 8009f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f12:	f043 0220 	orr.w	r2, r3, #32
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e023      	b.n	8009f6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	0c1b      	lsrs	r3, r3, #16
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d10d      	bne.n	8009f4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	695b      	ldr	r3, [r3, #20]
 8009f36:	43da      	mvns	r2, r3
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	bf0c      	ite	eq
 8009f42:	2301      	moveq	r3, #1
 8009f44:	2300      	movne	r3, #0
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	461a      	mov	r2, r3
 8009f4a:	e00c      	b.n	8009f66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	699b      	ldr	r3, [r3, #24]
 8009f52:	43da      	mvns	r2, r3
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	4013      	ands	r3, r2
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	bf0c      	ite	eq
 8009f5e:	2301      	moveq	r3, #1
 8009f60:	2300      	movne	r3, #0
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	461a      	mov	r2, r3
 8009f66:	79fb      	ldrb	r3, [r7, #7]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d0b6      	beq.n	8009eda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009f6c:	2300      	movs	r3, #0
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009f76:	b580      	push	{r7, lr}
 8009f78:	b084      	sub	sp, #16
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	60f8      	str	r0, [r7, #12]
 8009f7e:	60b9      	str	r1, [r7, #8]
 8009f80:	607a      	str	r2, [r7, #4]
 8009f82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009f84:	e051      	b.n	800a02a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	695b      	ldr	r3, [r3, #20]
 8009f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f94:	d123      	bne.n	8009fde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009fa4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2220      	movs	r2, #32
 8009fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fca:	f043 0204 	orr.w	r2, r3, #4
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e046      	b.n	800a06c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe4:	d021      	beq.n	800a02a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fe6:	f7fd ff07 	bl	8007df8 <HAL_GetTick>
 8009fea:	4602      	mov	r2, r0
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d302      	bcc.n	8009ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d116      	bne.n	800a02a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2200      	movs	r2, #0
 800a000:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2220      	movs	r2, #32
 800a006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a016:	f043 0220 	orr.w	r2, r3, #32
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2200      	movs	r2, #0
 800a022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a026:	2301      	movs	r3, #1
 800a028:	e020      	b.n	800a06c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	0c1b      	lsrs	r3, r3, #16
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b01      	cmp	r3, #1
 800a032:	d10c      	bne.n	800a04e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	695b      	ldr	r3, [r3, #20]
 800a03a:	43da      	mvns	r2, r3
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	4013      	ands	r3, r2
 800a040:	b29b      	uxth	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	bf14      	ite	ne
 800a046:	2301      	movne	r3, #1
 800a048:	2300      	moveq	r3, #0
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	e00b      	b.n	800a066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	699b      	ldr	r3, [r3, #24]
 800a054:	43da      	mvns	r2, r3
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	4013      	ands	r3, r2
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	bf14      	ite	ne
 800a060:	2301      	movne	r3, #1
 800a062:	2300      	moveq	r3, #0
 800a064:	b2db      	uxtb	r3, r3
 800a066:	2b00      	cmp	r3, #0
 800a068:	d18d      	bne.n	8009f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3710      	adds	r7, #16
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a080:	e02d      	b.n	800a0de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a082:	68f8      	ldr	r0, [r7, #12]
 800a084:	f000 f8ce 	bl	800a224 <I2C_IsAcknowledgeFailed>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	e02d      	b.n	800a0ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a098:	d021      	beq.n	800a0de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a09a:	f7fd fead 	bl	8007df8 <HAL_GetTick>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	1ad3      	subs	r3, r2, r3
 800a0a4:	68ba      	ldr	r2, [r7, #8]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d302      	bcc.n	800a0b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d116      	bne.n	800a0de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2220      	movs	r2, #32
 800a0ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ca:	f043 0220 	orr.w	r2, r3, #32
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	e007      	b.n	800a0ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	695b      	ldr	r3, [r3, #20]
 800a0e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0e8:	2b80      	cmp	r3, #128	; 0x80
 800a0ea:	d1ca      	bne.n	800a082 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a0ec:	2300      	movs	r3, #0
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3710      	adds	r7, #16
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}

0800a0f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b084      	sub	sp, #16
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	60f8      	str	r0, [r7, #12]
 800a0fe:	60b9      	str	r1, [r7, #8]
 800a100:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a102:	e02d      	b.n	800a160 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f000 f88d 	bl	800a224 <I2C_IsAcknowledgeFailed>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d001      	beq.n	800a114 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a110:	2301      	movs	r3, #1
 800a112:	e02d      	b.n	800a170 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a11a:	d021      	beq.n	800a160 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a11c:	f7fd fe6c 	bl	8007df8 <HAL_GetTick>
 800a120:	4602      	mov	r2, r0
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	1ad3      	subs	r3, r2, r3
 800a126:	68ba      	ldr	r2, [r7, #8]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d302      	bcc.n	800a132 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d116      	bne.n	800a160 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2200      	movs	r2, #0
 800a136:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2220      	movs	r2, #32
 800a13c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a14c:	f043 0220 	orr.w	r2, r3, #32
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e007      	b.n	800a170 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	695b      	ldr	r3, [r3, #20]
 800a166:	f003 0304 	and.w	r3, r3, #4
 800a16a:	2b04      	cmp	r3, #4
 800a16c:	d1ca      	bne.n	800a104 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a184:	e042      	b.n	800a20c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	695b      	ldr	r3, [r3, #20]
 800a18c:	f003 0310 	and.w	r3, r3, #16
 800a190:	2b10      	cmp	r3, #16
 800a192:	d119      	bne.n	800a1c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f06f 0210 	mvn.w	r2, #16
 800a19c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2220      	movs	r2, #32
 800a1a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e029      	b.n	800a21c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1c8:	f7fd fe16 	bl	8007df8 <HAL_GetTick>
 800a1cc:	4602      	mov	r2, r0
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	1ad3      	subs	r3, r2, r3
 800a1d2:	68ba      	ldr	r2, [r7, #8]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d302      	bcc.n	800a1de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d116      	bne.n	800a20c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2220      	movs	r2, #32
 800a1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f8:	f043 0220 	orr.w	r2, r3, #32
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	2200      	movs	r2, #0
 800a204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	e007      	b.n	800a21c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	695b      	ldr	r3, [r3, #20]
 800a212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a216:	2b40      	cmp	r3, #64	; 0x40
 800a218:	d1b5      	bne.n	800a186 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3710      	adds	r7, #16
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	695b      	ldr	r3, [r3, #20]
 800a232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a236:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a23a:	d11b      	bne.n	800a274 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a244:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2200      	movs	r2, #0
 800a24a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2220      	movs	r2, #32
 800a250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a260:	f043 0204 	orr.w	r2, r3, #4
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2200      	movs	r2, #0
 800a26c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a270:	2301      	movs	r3, #1
 800a272:	e000      	b.n	800a276 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	370c      	adds	r7, #12
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr
	...

0800a284 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800a28a:	2300      	movs	r3, #0
 800a28c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800a28e:	2300      	movs	r3, #0
 800a290:	603b      	str	r3, [r7, #0]
 800a292:	4b20      	ldr	r3, [pc, #128]	; (800a314 <HAL_PWREx_EnableOverDrive+0x90>)
 800a294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a296:	4a1f      	ldr	r2, [pc, #124]	; (800a314 <HAL_PWREx_EnableOverDrive+0x90>)
 800a298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a29c:	6413      	str	r3, [r2, #64]	; 0x40
 800a29e:	4b1d      	ldr	r3, [pc, #116]	; (800a314 <HAL_PWREx_EnableOverDrive+0x90>)
 800a2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800a2aa:	4b1b      	ldr	r3, [pc, #108]	; (800a318 <HAL_PWREx_EnableOverDrive+0x94>)
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a2b0:	f7fd fda2 	bl	8007df8 <HAL_GetTick>
 800a2b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a2b6:	e009      	b.n	800a2cc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a2b8:	f7fd fd9e 	bl	8007df8 <HAL_GetTick>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	1ad3      	subs	r3, r2, r3
 800a2c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a2c6:	d901      	bls.n	800a2cc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800a2c8:	2303      	movs	r3, #3
 800a2ca:	e01f      	b.n	800a30c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a2cc:	4b13      	ldr	r3, [pc, #76]	; (800a31c <HAL_PWREx_EnableOverDrive+0x98>)
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2d8:	d1ee      	bne.n	800a2b8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a2da:	4b11      	ldr	r3, [pc, #68]	; (800a320 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a2dc:	2201      	movs	r2, #1
 800a2de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a2e0:	f7fd fd8a 	bl	8007df8 <HAL_GetTick>
 800a2e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a2e6:	e009      	b.n	800a2fc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a2e8:	f7fd fd86 	bl	8007df8 <HAL_GetTick>
 800a2ec:	4602      	mov	r2, r0
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a2f6:	d901      	bls.n	800a2fc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	e007      	b.n	800a30c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a2fc:	4b07      	ldr	r3, [pc, #28]	; (800a31c <HAL_PWREx_EnableOverDrive+0x98>)
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a304:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a308:	d1ee      	bne.n	800a2e8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800a30a:	2300      	movs	r3, #0
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}
 800a314:	40023800 	.word	0x40023800
 800a318:	420e0040 	.word	0x420e0040
 800a31c:	40007000 	.word	0x40007000
 800a320:	420e0044 	.word	0x420e0044

0800a324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b084      	sub	sp, #16
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
 800a32c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d101      	bne.n	800a338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a334:	2301      	movs	r3, #1
 800a336:	e0cc      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a338:	4b68      	ldr	r3, [pc, #416]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 030f 	and.w	r3, r3, #15
 800a340:	683a      	ldr	r2, [r7, #0]
 800a342:	429a      	cmp	r2, r3
 800a344:	d90c      	bls.n	800a360 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a346:	4b65      	ldr	r3, [pc, #404]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a348:	683a      	ldr	r2, [r7, #0]
 800a34a:	b2d2      	uxtb	r2, r2
 800a34c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a34e:	4b63      	ldr	r3, [pc, #396]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 030f 	and.w	r3, r3, #15
 800a356:	683a      	ldr	r2, [r7, #0]
 800a358:	429a      	cmp	r2, r3
 800a35a:	d001      	beq.n	800a360 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a35c:	2301      	movs	r3, #1
 800a35e:	e0b8      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f003 0302 	and.w	r3, r3, #2
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d020      	beq.n	800a3ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f003 0304 	and.w	r3, r3, #4
 800a374:	2b00      	cmp	r3, #0
 800a376:	d005      	beq.n	800a384 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a378:	4b59      	ldr	r3, [pc, #356]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	4a58      	ldr	r2, [pc, #352]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a37e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a382:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 0308 	and.w	r3, r3, #8
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d005      	beq.n	800a39c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a390:	4b53      	ldr	r3, [pc, #332]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	4a52      	ldr	r2, [pc, #328]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a396:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a39a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a39c:	4b50      	ldr	r3, [pc, #320]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	494d      	ldr	r1, [pc, #308]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d044      	beq.n	800a444 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d107      	bne.n	800a3d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a3c2:	4b47      	ldr	r3, [pc, #284]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d119      	bne.n	800a402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e07f      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	2b02      	cmp	r3, #2
 800a3d8:	d003      	beq.n	800a3e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a3de:	2b03      	cmp	r3, #3
 800a3e0:	d107      	bne.n	800a3f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3e2:	4b3f      	ldr	r3, [pc, #252]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d109      	bne.n	800a402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	e06f      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a3f2:	4b3b      	ldr	r3, [pc, #236]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d101      	bne.n	800a402 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a3fe:	2301      	movs	r3, #1
 800a400:	e067      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a402:	4b37      	ldr	r3, [pc, #220]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f023 0203 	bic.w	r2, r3, #3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	4934      	ldr	r1, [pc, #208]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a410:	4313      	orrs	r3, r2
 800a412:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a414:	f7fd fcf0 	bl	8007df8 <HAL_GetTick>
 800a418:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a41a:	e00a      	b.n	800a432 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a41c:	f7fd fcec 	bl	8007df8 <HAL_GetTick>
 800a420:	4602      	mov	r2, r0
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	f241 3288 	movw	r2, #5000	; 0x1388
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d901      	bls.n	800a432 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e04f      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a432:	4b2b      	ldr	r3, [pc, #172]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	f003 020c 	and.w	r2, r3, #12
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	429a      	cmp	r2, r3
 800a442:	d1eb      	bne.n	800a41c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a444:	4b25      	ldr	r3, [pc, #148]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f003 030f 	and.w	r3, r3, #15
 800a44c:	683a      	ldr	r2, [r7, #0]
 800a44e:	429a      	cmp	r2, r3
 800a450:	d20c      	bcs.n	800a46c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a452:	4b22      	ldr	r3, [pc, #136]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a454:	683a      	ldr	r2, [r7, #0]
 800a456:	b2d2      	uxtb	r2, r2
 800a458:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a45a:	4b20      	ldr	r3, [pc, #128]	; (800a4dc <HAL_RCC_ClockConfig+0x1b8>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f003 030f 	and.w	r3, r3, #15
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	429a      	cmp	r2, r3
 800a466:	d001      	beq.n	800a46c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a468:	2301      	movs	r3, #1
 800a46a:	e032      	b.n	800a4d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 0304 	and.w	r3, r3, #4
 800a474:	2b00      	cmp	r3, #0
 800a476:	d008      	beq.n	800a48a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a478:	4b19      	ldr	r3, [pc, #100]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a47a:	689b      	ldr	r3, [r3, #8]
 800a47c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	4916      	ldr	r1, [pc, #88]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a486:	4313      	orrs	r3, r2
 800a488:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 0308 	and.w	r3, r3, #8
 800a492:	2b00      	cmp	r3, #0
 800a494:	d009      	beq.n	800a4aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a496:	4b12      	ldr	r3, [pc, #72]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a498:	689b      	ldr	r3, [r3, #8]
 800a49a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	691b      	ldr	r3, [r3, #16]
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	490e      	ldr	r1, [pc, #56]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a4aa:	f000 f821 	bl	800a4f0 <HAL_RCC_GetSysClockFreq>
 800a4ae:	4601      	mov	r1, r0
 800a4b0:	4b0b      	ldr	r3, [pc, #44]	; (800a4e0 <HAL_RCC_ClockConfig+0x1bc>)
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	091b      	lsrs	r3, r3, #4
 800a4b6:	f003 030f 	and.w	r3, r3, #15
 800a4ba:	4a0a      	ldr	r2, [pc, #40]	; (800a4e4 <HAL_RCC_ClockConfig+0x1c0>)
 800a4bc:	5cd3      	ldrb	r3, [r2, r3]
 800a4be:	fa21 f303 	lsr.w	r3, r1, r3
 800a4c2:	4a09      	ldr	r2, [pc, #36]	; (800a4e8 <HAL_RCC_ClockConfig+0x1c4>)
 800a4c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a4c6:	4b09      	ldr	r3, [pc, #36]	; (800a4ec <HAL_RCC_ClockConfig+0x1c8>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f7fd fc50 	bl	8007d70 <HAL_InitTick>

  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	40023c00 	.word	0x40023c00
 800a4e0:	40023800 	.word	0x40023800
 800a4e4:	08018204 	.word	0x08018204
 800a4e8:	20000000 	.word	0x20000000
 800a4ec:	20000004 	.word	0x20000004

0800a4f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4f2:	b085      	sub	sp, #20
 800a4f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	607b      	str	r3, [r7, #4]
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	60fb      	str	r3, [r7, #12]
 800a4fe:	2300      	movs	r3, #0
 800a500:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a502:	2300      	movs	r3, #0
 800a504:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a506:	4b63      	ldr	r3, [pc, #396]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	f003 030c 	and.w	r3, r3, #12
 800a50e:	2b04      	cmp	r3, #4
 800a510:	d007      	beq.n	800a522 <HAL_RCC_GetSysClockFreq+0x32>
 800a512:	2b08      	cmp	r3, #8
 800a514:	d008      	beq.n	800a528 <HAL_RCC_GetSysClockFreq+0x38>
 800a516:	2b00      	cmp	r3, #0
 800a518:	f040 80b4 	bne.w	800a684 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a51c:	4b5e      	ldr	r3, [pc, #376]	; (800a698 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a51e:	60bb      	str	r3, [r7, #8]
       break;
 800a520:	e0b3      	b.n	800a68a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a522:	4b5d      	ldr	r3, [pc, #372]	; (800a698 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a524:	60bb      	str	r3, [r7, #8]
      break;
 800a526:	e0b0      	b.n	800a68a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a528:	4b5a      	ldr	r3, [pc, #360]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a530:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a532:	4b58      	ldr	r3, [pc, #352]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d04a      	beq.n	800a5d4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a53e:	4b55      	ldr	r3, [pc, #340]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	099b      	lsrs	r3, r3, #6
 800a544:	f04f 0400 	mov.w	r4, #0
 800a548:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a54c:	f04f 0200 	mov.w	r2, #0
 800a550:	ea03 0501 	and.w	r5, r3, r1
 800a554:	ea04 0602 	and.w	r6, r4, r2
 800a558:	4629      	mov	r1, r5
 800a55a:	4632      	mov	r2, r6
 800a55c:	f04f 0300 	mov.w	r3, #0
 800a560:	f04f 0400 	mov.w	r4, #0
 800a564:	0154      	lsls	r4, r2, #5
 800a566:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a56a:	014b      	lsls	r3, r1, #5
 800a56c:	4619      	mov	r1, r3
 800a56e:	4622      	mov	r2, r4
 800a570:	1b49      	subs	r1, r1, r5
 800a572:	eb62 0206 	sbc.w	r2, r2, r6
 800a576:	f04f 0300 	mov.w	r3, #0
 800a57a:	f04f 0400 	mov.w	r4, #0
 800a57e:	0194      	lsls	r4, r2, #6
 800a580:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a584:	018b      	lsls	r3, r1, #6
 800a586:	1a5b      	subs	r3, r3, r1
 800a588:	eb64 0402 	sbc.w	r4, r4, r2
 800a58c:	f04f 0100 	mov.w	r1, #0
 800a590:	f04f 0200 	mov.w	r2, #0
 800a594:	00e2      	lsls	r2, r4, #3
 800a596:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a59a:	00d9      	lsls	r1, r3, #3
 800a59c:	460b      	mov	r3, r1
 800a59e:	4614      	mov	r4, r2
 800a5a0:	195b      	adds	r3, r3, r5
 800a5a2:	eb44 0406 	adc.w	r4, r4, r6
 800a5a6:	f04f 0100 	mov.w	r1, #0
 800a5aa:	f04f 0200 	mov.w	r2, #0
 800a5ae:	02a2      	lsls	r2, r4, #10
 800a5b0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a5b4:	0299      	lsls	r1, r3, #10
 800a5b6:	460b      	mov	r3, r1
 800a5b8:	4614      	mov	r4, r2
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	4621      	mov	r1, r4
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f04f 0400 	mov.w	r4, #0
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	4623      	mov	r3, r4
 800a5c8:	f7f6 fb76 	bl	8000cb8 <__aeabi_uldivmod>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	460c      	mov	r4, r1
 800a5d0:	60fb      	str	r3, [r7, #12]
 800a5d2:	e049      	b.n	800a668 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a5d4:	4b2f      	ldr	r3, [pc, #188]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	099b      	lsrs	r3, r3, #6
 800a5da:	f04f 0400 	mov.w	r4, #0
 800a5de:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a5e2:	f04f 0200 	mov.w	r2, #0
 800a5e6:	ea03 0501 	and.w	r5, r3, r1
 800a5ea:	ea04 0602 	and.w	r6, r4, r2
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	4632      	mov	r2, r6
 800a5f2:	f04f 0300 	mov.w	r3, #0
 800a5f6:	f04f 0400 	mov.w	r4, #0
 800a5fa:	0154      	lsls	r4, r2, #5
 800a5fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a600:	014b      	lsls	r3, r1, #5
 800a602:	4619      	mov	r1, r3
 800a604:	4622      	mov	r2, r4
 800a606:	1b49      	subs	r1, r1, r5
 800a608:	eb62 0206 	sbc.w	r2, r2, r6
 800a60c:	f04f 0300 	mov.w	r3, #0
 800a610:	f04f 0400 	mov.w	r4, #0
 800a614:	0194      	lsls	r4, r2, #6
 800a616:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a61a:	018b      	lsls	r3, r1, #6
 800a61c:	1a5b      	subs	r3, r3, r1
 800a61e:	eb64 0402 	sbc.w	r4, r4, r2
 800a622:	f04f 0100 	mov.w	r1, #0
 800a626:	f04f 0200 	mov.w	r2, #0
 800a62a:	00e2      	lsls	r2, r4, #3
 800a62c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a630:	00d9      	lsls	r1, r3, #3
 800a632:	460b      	mov	r3, r1
 800a634:	4614      	mov	r4, r2
 800a636:	195b      	adds	r3, r3, r5
 800a638:	eb44 0406 	adc.w	r4, r4, r6
 800a63c:	f04f 0100 	mov.w	r1, #0
 800a640:	f04f 0200 	mov.w	r2, #0
 800a644:	02a2      	lsls	r2, r4, #10
 800a646:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a64a:	0299      	lsls	r1, r3, #10
 800a64c:	460b      	mov	r3, r1
 800a64e:	4614      	mov	r4, r2
 800a650:	4618      	mov	r0, r3
 800a652:	4621      	mov	r1, r4
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f04f 0400 	mov.w	r4, #0
 800a65a:	461a      	mov	r2, r3
 800a65c:	4623      	mov	r3, r4
 800a65e:	f7f6 fb2b 	bl	8000cb8 <__aeabi_uldivmod>
 800a662:	4603      	mov	r3, r0
 800a664:	460c      	mov	r4, r1
 800a666:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a668:	4b0a      	ldr	r3, [pc, #40]	; (800a694 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	0c1b      	lsrs	r3, r3, #16
 800a66e:	f003 0303 	and.w	r3, r3, #3
 800a672:	3301      	adds	r3, #1
 800a674:	005b      	lsls	r3, r3, #1
 800a676:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a678:	68fa      	ldr	r2, [r7, #12]
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a680:	60bb      	str	r3, [r7, #8]
      break;
 800a682:	e002      	b.n	800a68a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a684:	4b04      	ldr	r3, [pc, #16]	; (800a698 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a686:	60bb      	str	r3, [r7, #8]
      break;
 800a688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a68a:	68bb      	ldr	r3, [r7, #8]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a694:	40023800 	.word	0x40023800
 800a698:	00f42400 	.word	0x00f42400

0800a69c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a6a0:	4b03      	ldr	r3, [pc, #12]	; (800a6b0 <HAL_RCC_GetHCLKFreq+0x14>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr
 800a6ae:	bf00      	nop
 800a6b0:	20000000 	.word	0x20000000

0800a6b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a6b8:	f7ff fff0 	bl	800a69c <HAL_RCC_GetHCLKFreq>
 800a6bc:	4601      	mov	r1, r0
 800a6be:	4b05      	ldr	r3, [pc, #20]	; (800a6d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	0a9b      	lsrs	r3, r3, #10
 800a6c4:	f003 0307 	and.w	r3, r3, #7
 800a6c8:	4a03      	ldr	r2, [pc, #12]	; (800a6d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6ca:	5cd3      	ldrb	r3, [r2, r3]
 800a6cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	40023800 	.word	0x40023800
 800a6d8:	08018214 	.word	0x08018214

0800a6dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a6e0:	f7ff ffdc 	bl	800a69c <HAL_RCC_GetHCLKFreq>
 800a6e4:	4601      	mov	r1, r0
 800a6e6:	4b05      	ldr	r3, [pc, #20]	; (800a6fc <HAL_RCC_GetPCLK2Freq+0x20>)
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	0b5b      	lsrs	r3, r3, #13
 800a6ec:	f003 0307 	and.w	r3, r3, #7
 800a6f0:	4a03      	ldr	r2, [pc, #12]	; (800a700 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a6f2:	5cd3      	ldrb	r3, [r2, r3]
 800a6f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	40023800 	.word	0x40023800
 800a700:	08018214 	.word	0x08018214

0800a704 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a70c:	2300      	movs	r3, #0
 800a70e:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a710:	2300      	movs	r3, #0
 800a712:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a714:	2300      	movs	r3, #0
 800a716:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a718:	2300      	movs	r3, #0
 800a71a:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a71c:	2300      	movs	r3, #0
 800a71e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d00a      	beq.n	800a742 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a72c:	4b66      	ldr	r3, [pc, #408]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a72e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a732:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a73a:	4963      	ldr	r1, [pc, #396]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a73c:	4313      	orrs	r3, r2
 800a73e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d00a      	beq.n	800a764 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a74e:	4b5e      	ldr	r3, [pc, #376]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a754:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75c:	495a      	ldr	r1, [pc, #360]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f003 0301 	and.w	r3, r3, #1
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10b      	bne.n	800a788 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d105      	bne.n	800a788 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a784:	2b00      	cmp	r3, #0
 800a786:	d075      	beq.n	800a874 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a788:	4b50      	ldr	r3, [pc, #320]	; (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a78a:	2200      	movs	r2, #0
 800a78c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a78e:	f7fd fb33 	bl	8007df8 <HAL_GetTick>
 800a792:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a794:	e008      	b.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a796:	f7fd fb2f 	bl	8007df8 <HAL_GetTick>
 800a79a:	4602      	mov	r2, r0
 800a79c:	69fb      	ldr	r3, [r7, #28]
 800a79e:	1ad3      	subs	r3, r2, r3
 800a7a0:	2b02      	cmp	r3, #2
 800a7a2:	d901      	bls.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	e1dc      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a7a8:	4b47      	ldr	r3, [pc, #284]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d1f0      	bne.n	800a796 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f003 0301 	and.w	r3, r3, #1
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d009      	beq.n	800a7d4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	019a      	lsls	r2, r3, #6
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	071b      	lsls	r3, r3, #28
 800a7cc:	493e      	ldr	r1, [pc, #248]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 0302 	and.w	r3, r3, #2
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d01f      	beq.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a7e0:	4b39      	ldr	r3, [pc, #228]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a7e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a7e6:	0f1b      	lsrs	r3, r3, #28
 800a7e8:	f003 0307 	and.w	r3, r3, #7
 800a7ec:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	019a      	lsls	r2, r3, #6
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	061b      	lsls	r3, r3, #24
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	071b      	lsls	r3, r3, #28
 800a800:	4931      	ldr	r1, [pc, #196]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a802:	4313      	orrs	r3, r2
 800a804:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a808:	4b2f      	ldr	r3, [pc, #188]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a80a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a80e:	f023 021f 	bic.w	r2, r3, #31
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6a1b      	ldr	r3, [r3, #32]
 800a816:	3b01      	subs	r3, #1
 800a818:	492b      	ldr	r1, [pc, #172]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a81a:	4313      	orrs	r3, r2
 800a81c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d00d      	beq.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	019a      	lsls	r2, r3, #6
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	061b      	lsls	r3, r3, #24
 800a838:	431a      	orrs	r2, r3
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	071b      	lsls	r3, r3, #28
 800a840:	4921      	ldr	r1, [pc, #132]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a842:	4313      	orrs	r3, r2
 800a844:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a848:	4b20      	ldr	r3, [pc, #128]	; (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a84a:	2201      	movs	r2, #1
 800a84c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a84e:	f7fd fad3 	bl	8007df8 <HAL_GetTick>
 800a852:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a854:	e008      	b.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a856:	f7fd facf 	bl	8007df8 <HAL_GetTick>
 800a85a:	4602      	mov	r2, r0
 800a85c:	69fb      	ldr	r3, [r7, #28]
 800a85e:	1ad3      	subs	r3, r2, r3
 800a860:	2b02      	cmp	r3, #2
 800a862:	d901      	bls.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a864:	2303      	movs	r3, #3
 800a866:	e17c      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a868:	4b17      	ldr	r3, [pc, #92]	; (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a870:	2b00      	cmp	r3, #0
 800a872:	d0f0      	beq.n	800a856 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	f003 0304 	and.w	r3, r3, #4
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d112      	bne.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d10c      	bne.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a894:	2b00      	cmp	r3, #0
 800a896:	f000 80ce 	beq.w	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a89e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a8a2:	f040 80c8 	bne.w	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a8a6:	4b0a      	ldr	r3, [pc, #40]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a8ac:	f7fd faa4 	bl	8007df8 <HAL_GetTick>
 800a8b0:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a8b2:	e00f      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a8b4:	f7fd faa0 	bl	8007df8 <HAL_GetTick>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	69fb      	ldr	r3, [r7, #28]
 800a8bc:	1ad3      	subs	r3, r2, r3
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d908      	bls.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a8c2:	2303      	movs	r3, #3
 800a8c4:	e14d      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800a8c6:	bf00      	nop
 800a8c8:	40023800 	.word	0x40023800
 800a8cc:	42470068 	.word	0x42470068
 800a8d0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a8d4:	4ba5      	ldr	r3, [pc, #660]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a8dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8e0:	d0e8      	beq.n	800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f003 0304 	and.w	r3, r3, #4
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d02e      	beq.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a8ee:	4b9f      	ldr	r3, [pc, #636]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a8f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8f4:	0c1b      	lsrs	r3, r3, #16
 800a8f6:	f003 0303 	and.w	r3, r3, #3
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	005b      	lsls	r3, r3, #1
 800a8fe:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a900:	4b9a      	ldr	r3, [pc, #616]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a906:	0f1b      	lsrs	r3, r3, #28
 800a908:	f003 0307 	and.w	r3, r3, #7
 800a90c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	691b      	ldr	r3, [r3, #16]
 800a912:	019a      	lsls	r2, r3, #6
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	085b      	lsrs	r3, r3, #1
 800a918:	3b01      	subs	r3, #1
 800a91a:	041b      	lsls	r3, r3, #16
 800a91c:	431a      	orrs	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	699b      	ldr	r3, [r3, #24]
 800a922:	061b      	lsls	r3, r3, #24
 800a924:	431a      	orrs	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	071b      	lsls	r3, r3, #28
 800a92a:	4990      	ldr	r1, [pc, #576]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a92c:	4313      	orrs	r3, r2
 800a92e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a932:	4b8e      	ldr	r3, [pc, #568]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a934:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a938:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a940:	3b01      	subs	r3, #1
 800a942:	021b      	lsls	r3, r3, #8
 800a944:	4989      	ldr	r1, [pc, #548]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a946:	4313      	orrs	r3, r2
 800a948:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 0308 	and.w	r3, r3, #8
 800a954:	2b00      	cmp	r3, #0
 800a956:	d02c      	beq.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a958:	4b84      	ldr	r3, [pc, #528]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a95a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a95e:	0c1b      	lsrs	r3, r3, #16
 800a960:	f003 0303 	and.w	r3, r3, #3
 800a964:	3301      	adds	r3, #1
 800a966:	005b      	lsls	r3, r3, #1
 800a968:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a96a:	4b80      	ldr	r3, [pc, #512]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a96c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a970:	0e1b      	lsrs	r3, r3, #24
 800a972:	f003 030f 	and.w	r3, r3, #15
 800a976:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	691b      	ldr	r3, [r3, #16]
 800a97c:	019a      	lsls	r2, r3, #6
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	085b      	lsrs	r3, r3, #1
 800a982:	3b01      	subs	r3, #1
 800a984:	041b      	lsls	r3, r3, #16
 800a986:	431a      	orrs	r2, r3
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	061b      	lsls	r3, r3, #24
 800a98c:	431a      	orrs	r2, r3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	69db      	ldr	r3, [r3, #28]
 800a992:	071b      	lsls	r3, r3, #28
 800a994:	4975      	ldr	r1, [pc, #468]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a996:	4313      	orrs	r3, r2
 800a998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a99c:	4b73      	ldr	r3, [pc, #460]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a99e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9aa:	4970      	ldr	r1, [pc, #448]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d024      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a9c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9c6:	d11f      	bne.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a9c8:	4b68      	ldr	r3, [pc, #416]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a9ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9ce:	0e1b      	lsrs	r3, r3, #24
 800a9d0:	f003 030f 	and.w	r3, r3, #15
 800a9d4:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a9d6:	4b65      	ldr	r3, [pc, #404]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a9d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9dc:	0f1b      	lsrs	r3, r3, #28
 800a9de:	f003 0307 	and.w	r3, r3, #7
 800a9e2:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	019a      	lsls	r2, r3, #6
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	695b      	ldr	r3, [r3, #20]
 800a9ee:	085b      	lsrs	r3, r3, #1
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	041b      	lsls	r3, r3, #16
 800a9f4:	431a      	orrs	r2, r3
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	061b      	lsls	r3, r3, #24
 800a9fa:	431a      	orrs	r2, r3
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	071b      	lsls	r3, r3, #28
 800aa00:	495a      	ldr	r1, [pc, #360]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800aa08:	4b59      	ldr	r3, [pc, #356]	; (800ab70 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800aa0e:	f7fd f9f3 	bl	8007df8 <HAL_GetTick>
 800aa12:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aa14:	e008      	b.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800aa16:	f7fd f9ef 	bl	8007df8 <HAL_GetTick>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	1ad3      	subs	r3, r2, r3
 800aa20:	2b02      	cmp	r3, #2
 800aa22:	d901      	bls.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800aa24:	2303      	movs	r3, #3
 800aa26:	e09c      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800aa28:	4b50      	ldr	r3, [pc, #320]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa34:	d1ef      	bne.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f003 0320 	and.w	r3, r3, #32
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	f000 8083 	beq.w	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800aa44:	2300      	movs	r3, #0
 800aa46:	60bb      	str	r3, [r7, #8]
 800aa48:	4b48      	ldr	r3, [pc, #288]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa4c:	4a47      	ldr	r2, [pc, #284]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa52:	6413      	str	r3, [r2, #64]	; 0x40
 800aa54:	4b45      	ldr	r3, [pc, #276]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa5c:	60bb      	str	r3, [r7, #8]
 800aa5e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800aa60:	4b44      	ldr	r3, [pc, #272]	; (800ab74 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a43      	ldr	r2, [pc, #268]	; (800ab74 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800aa66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa6a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aa6c:	f7fd f9c4 	bl	8007df8 <HAL_GetTick>
 800aa70:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800aa72:	e008      	b.n	800aa86 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800aa74:	f7fd f9c0 	bl	8007df8 <HAL_GetTick>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	69fb      	ldr	r3, [r7, #28]
 800aa7c:	1ad3      	subs	r3, r2, r3
 800aa7e:	2b02      	cmp	r3, #2
 800aa80:	d901      	bls.n	800aa86 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800aa82:	2303      	movs	r3, #3
 800aa84:	e06d      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800aa86:	4b3b      	ldr	r3, [pc, #236]	; (800ab74 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d0f0      	beq.n	800aa74 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800aa92:	4b36      	ldr	r3, [pc, #216]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aa94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa9a:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800aa9c:	69bb      	ldr	r3, [r7, #24]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d02f      	beq.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aaaa:	69ba      	ldr	r2, [r7, #24]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d028      	beq.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aab0:	4b2e      	ldr	r3, [pc, #184]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aab8:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800aaba:	4b2f      	ldr	r3, [pc, #188]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800aabc:	2201      	movs	r2, #1
 800aabe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800aac0:	4b2d      	ldr	r3, [pc, #180]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800aac2:	2200      	movs	r2, #0
 800aac4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800aac6:	4a29      	ldr	r2, [pc, #164]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aac8:	69bb      	ldr	r3, [r7, #24]
 800aaca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800aacc:	4b27      	ldr	r3, [pc, #156]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aad0:	f003 0301 	and.w	r3, r3, #1
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d114      	bne.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800aad8:	f7fd f98e 	bl	8007df8 <HAL_GetTick>
 800aadc:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aade:	e00a      	b.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aae0:	f7fd f98a 	bl	8007df8 <HAL_GetTick>
 800aae4:	4602      	mov	r2, r0
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	f241 3288 	movw	r2, #5000	; 0x1388
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d901      	bls.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800aaf2:	2303      	movs	r3, #3
 800aaf4:	e035      	b.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aaf6:	4b1d      	ldr	r3, [pc, #116]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800aaf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aafa:	f003 0302 	and.w	r3, r3, #2
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d0ee      	beq.n	800aae0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab0e:	d10d      	bne.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x428>
 800ab10:	4b16      	ldr	r3, [pc, #88]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab1c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ab20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab24:	4911      	ldr	r1, [pc, #68]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab26:	4313      	orrs	r3, r2
 800ab28:	608b      	str	r3, [r1, #8]
 800ab2a:	e005      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800ab2c:	4b0f      	ldr	r3, [pc, #60]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	4a0e      	ldr	r2, [pc, #56]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab32:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800ab36:	6093      	str	r3, [r2, #8]
 800ab38:	4b0c      	ldr	r3, [pc, #48]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab44:	4909      	ldr	r1, [pc, #36]	; (800ab6c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ab46:	4313      	orrs	r3, r2
 800ab48:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f003 0310 	and.w	r3, r3, #16
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d004      	beq.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800ab5c:	4b07      	ldr	r3, [pc, #28]	; (800ab7c <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800ab5e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3720      	adds	r7, #32
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	40023800 	.word	0x40023800
 800ab70:	42470070 	.word	0x42470070
 800ab74:	40007000 	.word	0x40007000
 800ab78:	42470e40 	.word	0x42470e40
 800ab7c:	424711e0 	.word	0x424711e0

0800ab80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b086      	sub	sp, #24
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0301 	and.w	r3, r3, #1
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d075      	beq.n	800ac84 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800ab98:	4ba2      	ldr	r3, [pc, #648]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	f003 030c 	and.w	r3, r3, #12
 800aba0:	2b04      	cmp	r3, #4
 800aba2:	d00c      	beq.n	800abbe <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800aba4:	4b9f      	ldr	r3, [pc, #636]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800aba6:	689b      	ldr	r3, [r3, #8]
 800aba8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800abac:	2b08      	cmp	r3, #8
 800abae:	d112      	bne.n	800abd6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800abb0:	4b9c      	ldr	r3, [pc, #624]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800abb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800abbc:	d10b      	bne.n	800abd6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800abbe:	4b99      	ldr	r3, [pc, #612]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d05b      	beq.n	800ac82 <HAL_RCC_OscConfig+0x102>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d157      	bne.n	800ac82 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	e20b      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	685b      	ldr	r3, [r3, #4]
 800abda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abde:	d106      	bne.n	800abee <HAL_RCC_OscConfig+0x6e>
 800abe0:	4b90      	ldr	r3, [pc, #576]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a8f      	ldr	r2, [pc, #572]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800abea:	6013      	str	r3, [r2, #0]
 800abec:	e01d      	b.n	800ac2a <HAL_RCC_OscConfig+0xaa>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800abf6:	d10c      	bne.n	800ac12 <HAL_RCC_OscConfig+0x92>
 800abf8:	4b8a      	ldr	r3, [pc, #552]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a89      	ldr	r2, [pc, #548]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800abfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ac02:	6013      	str	r3, [r2, #0]
 800ac04:	4b87      	ldr	r3, [pc, #540]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a86      	ldr	r2, [pc, #536]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac0e:	6013      	str	r3, [r2, #0]
 800ac10:	e00b      	b.n	800ac2a <HAL_RCC_OscConfig+0xaa>
 800ac12:	4b84      	ldr	r3, [pc, #528]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a83      	ldr	r2, [pc, #524]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ac1c:	6013      	str	r3, [r2, #0]
 800ac1e:	4b81      	ldr	r3, [pc, #516]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	4a80      	ldr	r2, [pc, #512]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ac28:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d013      	beq.n	800ac5a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac32:	f7fd f8e1 	bl	8007df8 <HAL_GetTick>
 800ac36:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac38:	e008      	b.n	800ac4c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ac3a:	f7fd f8dd 	bl	8007df8 <HAL_GetTick>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	1ad3      	subs	r3, r2, r3
 800ac44:	2b64      	cmp	r3, #100	; 0x64
 800ac46:	d901      	bls.n	800ac4c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800ac48:	2303      	movs	r3, #3
 800ac4a:	e1d0      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac4c:	4b75      	ldr	r3, [pc, #468]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d0f0      	beq.n	800ac3a <HAL_RCC_OscConfig+0xba>
 800ac58:	e014      	b.n	800ac84 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac5a:	f7fd f8cd 	bl	8007df8 <HAL_GetTick>
 800ac5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ac60:	e008      	b.n	800ac74 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ac62:	f7fd f8c9 	bl	8007df8 <HAL_GetTick>
 800ac66:	4602      	mov	r2, r0
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	1ad3      	subs	r3, r2, r3
 800ac6c:	2b64      	cmp	r3, #100	; 0x64
 800ac6e:	d901      	bls.n	800ac74 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ac70:	2303      	movs	r3, #3
 800ac72:	e1bc      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ac74:	4b6b      	ldr	r3, [pc, #428]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1f0      	bne.n	800ac62 <HAL_RCC_OscConfig+0xe2>
 800ac80:	e000      	b.n	800ac84 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac82:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 0302 	and.w	r3, r3, #2
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d063      	beq.n	800ad58 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ac90:	4b64      	ldr	r3, [pc, #400]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac92:	689b      	ldr	r3, [r3, #8]
 800ac94:	f003 030c 	and.w	r3, r3, #12
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00b      	beq.n	800acb4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ac9c:	4b61      	ldr	r3, [pc, #388]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800aca4:	2b08      	cmp	r3, #8
 800aca6:	d11c      	bne.n	800ace2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800aca8:	4b5e      	ldr	r3, [pc, #376]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d116      	bne.n	800ace2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800acb4:	4b5b      	ldr	r3, [pc, #364]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f003 0302 	and.w	r3, r3, #2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d005      	beq.n	800accc <HAL_RCC_OscConfig+0x14c>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d001      	beq.n	800accc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	e190      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800accc:	4b55      	ldr	r3, [pc, #340]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	00db      	lsls	r3, r3, #3
 800acda:	4952      	ldr	r1, [pc, #328]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800acdc:	4313      	orrs	r3, r2
 800acde:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ace0:	e03a      	b.n	800ad58 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d020      	beq.n	800ad2c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800acea:	4b4f      	ldr	r3, [pc, #316]	; (800ae28 <HAL_RCC_OscConfig+0x2a8>)
 800acec:	2201      	movs	r2, #1
 800acee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acf0:	f7fd f882 	bl	8007df8 <HAL_GetTick>
 800acf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800acf6:	e008      	b.n	800ad0a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800acf8:	f7fd f87e 	bl	8007df8 <HAL_GetTick>
 800acfc:	4602      	mov	r2, r0
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	1ad3      	subs	r3, r2, r3
 800ad02:	2b02      	cmp	r3, #2
 800ad04:	d901      	bls.n	800ad0a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800ad06:	2303      	movs	r3, #3
 800ad08:	e171      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ad0a:	4b46      	ldr	r3, [pc, #280]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f003 0302 	and.w	r3, r3, #2
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d0f0      	beq.n	800acf8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ad16:	4b43      	ldr	r3, [pc, #268]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	00db      	lsls	r3, r3, #3
 800ad24:	493f      	ldr	r1, [pc, #252]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ad26:	4313      	orrs	r3, r2
 800ad28:	600b      	str	r3, [r1, #0]
 800ad2a:	e015      	b.n	800ad58 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ad2c:	4b3e      	ldr	r3, [pc, #248]	; (800ae28 <HAL_RCC_OscConfig+0x2a8>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad32:	f7fd f861 	bl	8007df8 <HAL_GetTick>
 800ad36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ad38:	e008      	b.n	800ad4c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ad3a:	f7fd f85d 	bl	8007df8 <HAL_GetTick>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d901      	bls.n	800ad4c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800ad48:	2303      	movs	r3, #3
 800ad4a:	e150      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ad4c:	4b35      	ldr	r3, [pc, #212]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f003 0302 	and.w	r3, r3, #2
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f0      	bne.n	800ad3a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	f003 0308 	and.w	r3, r3, #8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d030      	beq.n	800adc6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	695b      	ldr	r3, [r3, #20]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d016      	beq.n	800ad9a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ad6c:	4b2f      	ldr	r3, [pc, #188]	; (800ae2c <HAL_RCC_OscConfig+0x2ac>)
 800ad6e:	2201      	movs	r2, #1
 800ad70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad72:	f7fd f841 	bl	8007df8 <HAL_GetTick>
 800ad76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ad78:	e008      	b.n	800ad8c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ad7a:	f7fd f83d 	bl	8007df8 <HAL_GetTick>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	1ad3      	subs	r3, r2, r3
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d901      	bls.n	800ad8c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800ad88:	2303      	movs	r3, #3
 800ad8a:	e130      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ad8c:	4b25      	ldr	r3, [pc, #148]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800ad8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad90:	f003 0302 	and.w	r3, r3, #2
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d0f0      	beq.n	800ad7a <HAL_RCC_OscConfig+0x1fa>
 800ad98:	e015      	b.n	800adc6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ad9a:	4b24      	ldr	r3, [pc, #144]	; (800ae2c <HAL_RCC_OscConfig+0x2ac>)
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ada0:	f7fd f82a 	bl	8007df8 <HAL_GetTick>
 800ada4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ada6:	e008      	b.n	800adba <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ada8:	f7fd f826 	bl	8007df8 <HAL_GetTick>
 800adac:	4602      	mov	r2, r0
 800adae:	693b      	ldr	r3, [r7, #16]
 800adb0:	1ad3      	subs	r3, r2, r3
 800adb2:	2b02      	cmp	r3, #2
 800adb4:	d901      	bls.n	800adba <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800adb6:	2303      	movs	r3, #3
 800adb8:	e119      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800adba:	4b1a      	ldr	r3, [pc, #104]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800adbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800adbe:	f003 0302 	and.w	r3, r3, #2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d1f0      	bne.n	800ada8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0304 	and.w	r3, r3, #4
 800adce:	2b00      	cmp	r3, #0
 800add0:	f000 809f 	beq.w	800af12 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800add4:	2300      	movs	r3, #0
 800add6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800add8:	4b12      	ldr	r3, [pc, #72]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800adda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800addc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d10f      	bne.n	800ae04 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ade4:	2300      	movs	r3, #0
 800ade6:	60fb      	str	r3, [r7, #12]
 800ade8:	4b0e      	ldr	r3, [pc, #56]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800adea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adec:	4a0d      	ldr	r2, [pc, #52]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800adee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adf2:	6413      	str	r3, [r2, #64]	; 0x40
 800adf4:	4b0b      	ldr	r3, [pc, #44]	; (800ae24 <HAL_RCC_OscConfig+0x2a4>)
 800adf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800adfc:	60fb      	str	r3, [r7, #12]
 800adfe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ae00:	2301      	movs	r3, #1
 800ae02:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ae04:	4b0a      	ldr	r3, [pc, #40]	; (800ae30 <HAL_RCC_OscConfig+0x2b0>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d120      	bne.n	800ae52 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ae10:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <HAL_RCC_OscConfig+0x2b0>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a06      	ldr	r2, [pc, #24]	; (800ae30 <HAL_RCC_OscConfig+0x2b0>)
 800ae16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ae1c:	f7fc ffec 	bl	8007df8 <HAL_GetTick>
 800ae20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ae22:	e010      	b.n	800ae46 <HAL_RCC_OscConfig+0x2c6>
 800ae24:	40023800 	.word	0x40023800
 800ae28:	42470000 	.word	0x42470000
 800ae2c:	42470e80 	.word	0x42470e80
 800ae30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae34:	f7fc ffe0 	bl	8007df8 <HAL_GetTick>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	d901      	bls.n	800ae46 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800ae42:	2303      	movs	r3, #3
 800ae44:	e0d3      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ae46:	4b6c      	ldr	r3, [pc, #432]	; (800aff8 <HAL_RCC_OscConfig+0x478>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d0f0      	beq.n	800ae34 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d106      	bne.n	800ae68 <HAL_RCC_OscConfig+0x2e8>
 800ae5a:	4b68      	ldr	r3, [pc, #416]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae5e:	4a67      	ldr	r2, [pc, #412]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae60:	f043 0301 	orr.w	r3, r3, #1
 800ae64:	6713      	str	r3, [r2, #112]	; 0x70
 800ae66:	e01c      	b.n	800aea2 <HAL_RCC_OscConfig+0x322>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	689b      	ldr	r3, [r3, #8]
 800ae6c:	2b05      	cmp	r3, #5
 800ae6e:	d10c      	bne.n	800ae8a <HAL_RCC_OscConfig+0x30a>
 800ae70:	4b62      	ldr	r3, [pc, #392]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae74:	4a61      	ldr	r2, [pc, #388]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae76:	f043 0304 	orr.w	r3, r3, #4
 800ae7a:	6713      	str	r3, [r2, #112]	; 0x70
 800ae7c:	4b5f      	ldr	r3, [pc, #380]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae80:	4a5e      	ldr	r2, [pc, #376]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae82:	f043 0301 	orr.w	r3, r3, #1
 800ae86:	6713      	str	r3, [r2, #112]	; 0x70
 800ae88:	e00b      	b.n	800aea2 <HAL_RCC_OscConfig+0x322>
 800ae8a:	4b5c      	ldr	r3, [pc, #368]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae8e:	4a5b      	ldr	r2, [pc, #364]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae90:	f023 0301 	bic.w	r3, r3, #1
 800ae94:	6713      	str	r3, [r2, #112]	; 0x70
 800ae96:	4b59      	ldr	r3, [pc, #356]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae9a:	4a58      	ldr	r2, [pc, #352]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800ae9c:	f023 0304 	bic.w	r3, r3, #4
 800aea0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	689b      	ldr	r3, [r3, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d015      	beq.n	800aed6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aeaa:	f7fc ffa5 	bl	8007df8 <HAL_GetTick>
 800aeae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aeb0:	e00a      	b.n	800aec8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aeb2:	f7fc ffa1 	bl	8007df8 <HAL_GetTick>
 800aeb6:	4602      	mov	r2, r0
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	1ad3      	subs	r3, r2, r3
 800aebc:	f241 3288 	movw	r2, #5000	; 0x1388
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d901      	bls.n	800aec8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800aec4:	2303      	movs	r3, #3
 800aec6:	e092      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aec8:	4b4c      	ldr	r3, [pc, #304]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800aeca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aecc:	f003 0302 	and.w	r3, r3, #2
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0ee      	beq.n	800aeb2 <HAL_RCC_OscConfig+0x332>
 800aed4:	e014      	b.n	800af00 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aed6:	f7fc ff8f 	bl	8007df8 <HAL_GetTick>
 800aeda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aedc:	e00a      	b.n	800aef4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800aede:	f7fc ff8b 	bl	8007df8 <HAL_GetTick>
 800aee2:	4602      	mov	r2, r0
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	1ad3      	subs	r3, r2, r3
 800aee8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d901      	bls.n	800aef4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800aef0:	2303      	movs	r3, #3
 800aef2:	e07c      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aef4:	4b41      	ldr	r3, [pc, #260]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800aef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aef8:	f003 0302 	and.w	r3, r3, #2
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d1ee      	bne.n	800aede <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800af00:	7dfb      	ldrb	r3, [r7, #23]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d105      	bne.n	800af12 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800af06:	4b3d      	ldr	r3, [pc, #244]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800af08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af0a:	4a3c      	ldr	r2, [pc, #240]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800af0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800af10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	699b      	ldr	r3, [r3, #24]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d068      	beq.n	800afec <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800af1a:	4b38      	ldr	r3, [pc, #224]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	f003 030c 	and.w	r3, r3, #12
 800af22:	2b08      	cmp	r3, #8
 800af24:	d060      	beq.n	800afe8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	699b      	ldr	r3, [r3, #24]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d145      	bne.n	800afba <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af2e:	4b34      	ldr	r3, [pc, #208]	; (800b000 <HAL_RCC_OscConfig+0x480>)
 800af30:	2200      	movs	r2, #0
 800af32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af34:	f7fc ff60 	bl	8007df8 <HAL_GetTick>
 800af38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af3a:	e008      	b.n	800af4e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800af3c:	f7fc ff5c 	bl	8007df8 <HAL_GetTick>
 800af40:	4602      	mov	r2, r0
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	1ad3      	subs	r3, r2, r3
 800af46:	2b02      	cmp	r3, #2
 800af48:	d901      	bls.n	800af4e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800af4a:	2303      	movs	r3, #3
 800af4c:	e04f      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800af4e:	4b2b      	ldr	r3, [pc, #172]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1f0      	bne.n	800af3c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	69da      	ldr	r2, [r3, #28]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6a1b      	ldr	r3, [r3, #32]
 800af62:	431a      	orrs	r2, r3
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af68:	019b      	lsls	r3, r3, #6
 800af6a:	431a      	orrs	r2, r3
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af70:	085b      	lsrs	r3, r3, #1
 800af72:	3b01      	subs	r3, #1
 800af74:	041b      	lsls	r3, r3, #16
 800af76:	431a      	orrs	r2, r3
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af7c:	061b      	lsls	r3, r3, #24
 800af7e:	431a      	orrs	r2, r3
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af84:	071b      	lsls	r3, r3, #28
 800af86:	491d      	ldr	r1, [pc, #116]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800af88:	4313      	orrs	r3, r2
 800af8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af8c:	4b1c      	ldr	r3, [pc, #112]	; (800b000 <HAL_RCC_OscConfig+0x480>)
 800af8e:	2201      	movs	r2, #1
 800af90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af92:	f7fc ff31 	bl	8007df8 <HAL_GetTick>
 800af96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800af98:	e008      	b.n	800afac <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800af9a:	f7fc ff2d 	bl	8007df8 <HAL_GetTick>
 800af9e:	4602      	mov	r2, r0
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	1ad3      	subs	r3, r2, r3
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d901      	bls.n	800afac <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800afa8:	2303      	movs	r3, #3
 800afaa:	e020      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800afac:	4b13      	ldr	r3, [pc, #76]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d0f0      	beq.n	800af9a <HAL_RCC_OscConfig+0x41a>
 800afb8:	e018      	b.n	800afec <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afba:	4b11      	ldr	r3, [pc, #68]	; (800b000 <HAL_RCC_OscConfig+0x480>)
 800afbc:	2200      	movs	r2, #0
 800afbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc0:	f7fc ff1a 	bl	8007df8 <HAL_GetTick>
 800afc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afc6:	e008      	b.n	800afda <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800afc8:	f7fc ff16 	bl	8007df8 <HAL_GetTick>
 800afcc:	4602      	mov	r2, r0
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	1ad3      	subs	r3, r2, r3
 800afd2:	2b02      	cmp	r3, #2
 800afd4:	d901      	bls.n	800afda <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800afd6:	2303      	movs	r3, #3
 800afd8:	e009      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800afda:	4b08      	ldr	r3, [pc, #32]	; (800affc <HAL_RCC_OscConfig+0x47c>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d1f0      	bne.n	800afc8 <HAL_RCC_OscConfig+0x448>
 800afe6:	e001      	b.n	800afec <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800afe8:	2301      	movs	r3, #1
 800afea:	e000      	b.n	800afee <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800afec:	2300      	movs	r3, #0
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3718      	adds	r7, #24
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}
 800aff6:	bf00      	nop
 800aff8:	40007000 	.word	0x40007000
 800affc:	40023800 	.word	0x40023800
 800b000:	42470060 	.word	0x42470060

0800b004 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b082      	sub	sp, #8
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d101      	bne.n	800b016 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800b012:	2301      	movs	r3, #1
 800b014:	e022      	b.n	800b05c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d105      	bne.n	800b02e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7fa ff59 	bl	8005ee0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2203      	movs	r2, #3
 800b032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f814 	bl	800b064 <HAL_SD_InitCard>
 800b03c:	4603      	mov	r3, r0
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d001      	beq.n	800b046 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800b042:	2301      	movs	r3, #1
 800b044:	e00a      	b.n	800b05c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2201      	movs	r2, #1
 800b056:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3708      	adds	r7, #8
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}

0800b064 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b064:	b5b0      	push	{r4, r5, r7, lr}
 800b066:	b08e      	sub	sp, #56	; 0x38
 800b068:	af04      	add	r7, sp, #16
 800b06a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800b06c:	2300      	movs	r3, #0
 800b06e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800b070:	2300      	movs	r3, #0
 800b072:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800b074:	2300      	movs	r3, #0
 800b076:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800b078:	2300      	movs	r3, #0
 800b07a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800b07c:	2300      	movs	r3, #0
 800b07e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800b080:	2376      	movs	r3, #118	; 0x76
 800b082:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681d      	ldr	r5, [r3, #0]
 800b088:	466c      	mov	r4, sp
 800b08a:	f107 0314 	add.w	r3, r7, #20
 800b08e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b092:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b096:	f107 0308 	add.w	r3, r7, #8
 800b09a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b09c:	4628      	mov	r0, r5
 800b09e:	f003 fa87 	bl	800e5b0 <SDIO_Init>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800b0a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d001      	beq.n	800b0b4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	e031      	b.n	800b118 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800b0b4:	4b1a      	ldr	r3, [pc, #104]	; (800b120 <HAL_SD_InitCard+0xbc>)
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f003 fabf 	bl	800e642 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800b0c4:	4b16      	ldr	r3, [pc, #88]	; (800b120 <HAL_SD_InitCard+0xbc>)
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 ffc6 	bl	800c05c <SD_PowerON>
 800b0d0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0d2:	6a3b      	ldr	r3, [r7, #32]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d00b      	beq.n	800b0f0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2201      	movs	r2, #1
 800b0dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0e4:	6a3b      	ldr	r3, [r7, #32]
 800b0e6:	431a      	orrs	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e013      	b.n	800b118 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 fee5 	bl	800bec0 <SD_InitCard>
 800b0f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b0f8:	6a3b      	ldr	r3, [r7, #32]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00b      	beq.n	800b116 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2201      	movs	r2, #1
 800b102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b10a:	6a3b      	ldr	r3, [r7, #32]
 800b10c:	431a      	orrs	r2, r3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	e000      	b.n	800b118 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800b116:	2300      	movs	r3, #0
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3728      	adds	r7, #40	; 0x28
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bdb0      	pop	{r4, r5, r7, pc}
 800b120:	422580a0 	.word	0x422580a0

0800b124 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b08c      	sub	sp, #48	; 0x30
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
 800b130:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d107      	bne.n	800b14c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b140:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b148:	2301      	movs	r3, #1
 800b14a:	e0c7      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b152:	b2db      	uxtb	r3, r3
 800b154:	2b01      	cmp	r3, #1
 800b156:	f040 80c0 	bne.w	800b2da <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	2200      	movs	r2, #0
 800b15e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	441a      	add	r2, r3
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d907      	bls.n	800b17e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b172:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	e0ae      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2203      	movs	r2, #3
 800b182:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2200      	movs	r2, #0
 800b18c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800b19c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a2:	4a50      	ldr	r2, [pc, #320]	; (800b2e4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800b1a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1aa:	4a4f      	ldr	r2, [pc, #316]	; (800b2e8 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800b1ac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	3380      	adds	r3, #128	; 0x80
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	68ba      	ldr	r2, [r7, #8]
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	025b      	lsls	r3, r3, #9
 800b1c8:	089b      	lsrs	r3, r3, #2
 800b1ca:	f7fd fc07 	bl	80089dc <HAL_DMA_Start_IT>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d017      	beq.n	800b204 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800b1e2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	4a40      	ldr	r2, [pc, #256]	; (800b2ec <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b1ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2201      	movs	r2, #1
 800b1fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	e06b      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800b204:	4b3a      	ldr	r3, [pc, #232]	; (800b2f0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800b206:	2201      	movs	r2, #1
 800b208:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d002      	beq.n	800b218 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800b212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b214:	025b      	lsls	r3, r3, #9
 800b216:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b220:	4618      	mov	r0, r3
 800b222:	f003 faa1 	bl	800e768 <SDMMC_CmdBlockLength>
 800b226:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800b228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00f      	beq.n	800b24e <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4a2e      	ldr	r2, [pc, #184]	; (800b2ec <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b234:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b23c:	431a      	orrs	r2, r3
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2201      	movs	r2, #1
 800b246:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800b24a:	2301      	movs	r3, #1
 800b24c:	e046      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b24e:	f04f 33ff 	mov.w	r3, #4294967295
 800b252:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	025b      	lsls	r3, r3, #9
 800b258:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b25a:	2390      	movs	r3, #144	; 0x90
 800b25c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b25e:	2302      	movs	r3, #2
 800b260:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b262:	2300      	movs	r3, #0
 800b264:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b266:	2301      	movs	r3, #1
 800b268:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f107 0210 	add.w	r2, r7, #16
 800b272:	4611      	mov	r1, r2
 800b274:	4618      	mov	r0, r3
 800b276:	f003 fa4b 	bl	800e710 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	2b01      	cmp	r3, #1
 800b27e:	d90a      	bls.n	800b296 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	2282      	movs	r2, #130	; 0x82
 800b284:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b28c:	4618      	mov	r0, r3
 800b28e:	f003 faaf 	bl	800e7f0 <SDMMC_CmdReadMultiBlock>
 800b292:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b294:	e009      	b.n	800b2aa <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2281      	movs	r2, #129	; 0x81
 800b29a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f003 fa82 	bl	800e7ac <SDMMC_CmdReadSingleBlock>
 800b2a8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800b2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d012      	beq.n	800b2d6 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	4a0d      	ldr	r2, [pc, #52]	; (800b2ec <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b2b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2be:	431a      	orrs	r2, r3
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e002      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	e000      	b.n	800b2dc <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800b2da:	2302      	movs	r3, #2
  }
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3730      	adds	r7, #48	; 0x30
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	0800bccf 	.word	0x0800bccf
 800b2e8:	0800bd41 	.word	0x0800bd41
 800b2ec:	004005ff 	.word	0x004005ff
 800b2f0:	4225858c 	.word	0x4225858c

0800b2f4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08c      	sub	sp, #48	; 0x30
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	607a      	str	r2, [r7, #4]
 800b300:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d107      	bne.n	800b31c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b310:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b318:	2301      	movs	r3, #1
 800b31a:	e0ca      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b322:	b2db      	uxtb	r3, r3
 800b324:	2b01      	cmp	r3, #1
 800b326:	f040 80c3 	bne.w	800b4b0 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	441a      	add	r2, r3
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d907      	bls.n	800b34e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b342:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	e0b1      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2203      	movs	r2, #3
 800b352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2200      	movs	r2, #0
 800b35c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f042 021a 	orr.w	r2, r2, #26
 800b36c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b372:	4a52      	ldr	r2, [pc, #328]	; (800b4bc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b374:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b37a:	4a51      	ldr	r2, [pc, #324]	; (800b4c0 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800b37c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b382:	2200      	movs	r2, #0
 800b384:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b38a:	2b01      	cmp	r3, #1
 800b38c:	d002      	beq.n	800b394 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800b38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b390:	025b      	lsls	r3, r3, #9
 800b392:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b39c:	4618      	mov	r0, r3
 800b39e:	f003 f9e3 	bl	800e768 <SDMMC_CmdBlockLength>
 800b3a2:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b3a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00f      	beq.n	800b3ca <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	4a45      	ldr	r2, [pc, #276]	; (800b4c4 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b3b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b3b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3b8:	431a      	orrs	r2, r3
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e073      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	2b01      	cmp	r3, #1
 800b3ce:	d90a      	bls.n	800b3e6 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	22a0      	movs	r2, #160	; 0xa0
 800b3d4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f003 fa4b 	bl	800e878 <SDMMC_CmdWriteMultiBlock>
 800b3e2:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b3e4:	e009      	b.n	800b3fa <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2290      	movs	r2, #144	; 0x90
 800b3ea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f003 fa1e 	bl	800e834 <SDMMC_CmdWriteSingleBlock>
 800b3f8:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d012      	beq.n	800b426 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4a2f      	ldr	r2, [pc, #188]	; (800b4c4 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b406:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b40e:	431a      	orrs	r2, r3
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2201      	movs	r2, #1
 800b418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b422:	2301      	movs	r3, #1
 800b424:	e045      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800b426:	4b28      	ldr	r3, [pc, #160]	; (800b4c8 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800b428:	2201      	movs	r2, #1
 800b42a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800b430:	68b9      	ldr	r1, [r7, #8]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	3380      	adds	r3, #128	; 0x80
 800b438:	461a      	mov	r2, r3
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	025b      	lsls	r3, r3, #9
 800b43e:	089b      	lsrs	r3, r3, #2
 800b440:	f7fd facc 	bl	80089dc <HAL_DMA_Start_IT>
 800b444:	4603      	mov	r3, r0
 800b446:	2b00      	cmp	r3, #0
 800b448:	d01a      	beq.n	800b480 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f022 021a 	bic.w	r2, r2, #26
 800b458:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a19      	ldr	r2, [pc, #100]	; (800b4c4 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b460:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b466:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2201      	movs	r2, #1
 800b472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e018      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b480:	f04f 33ff 	mov.w	r3, #4294967295
 800b484:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	025b      	lsls	r3, r3, #9
 800b48a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b48c:	2390      	movs	r3, #144	; 0x90
 800b48e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800b490:	2300      	movs	r3, #0
 800b492:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b494:	2300      	movs	r3, #0
 800b496:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b498:	2301      	movs	r3, #1
 800b49a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f107 0210 	add.w	r2, r7, #16
 800b4a4:	4611      	mov	r1, r2
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f003 f932 	bl	800e710 <SDIO_ConfigData>

      return HAL_OK;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	e000      	b.n	800b4b2 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800b4b0:	2302      	movs	r3, #2
  }
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3730      	adds	r7, #48	; 0x30
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	0800bca5 	.word	0x0800bca5
 800b4c0:	0800bd41 	.word	0x0800bd41
 800b4c4:	004005ff 	.word	0x004005ff
 800b4c8:	4225858c 	.word	0x4225858c

0800b4cc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b084      	sub	sp, #16
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4d8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d008      	beq.n	800b4fa <HAL_SD_IRQHandler+0x2e>
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f003 0308 	and.w	r3, r3, #8
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d003      	beq.n	800b4fa <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 ffc8 	bl	800c488 <SD_Read_IT>
 800b4f8:	e155      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b504:	2b00      	cmp	r3, #0
 800b506:	f000 808f 	beq.w	800b628 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b512:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	6812      	ldr	r2, [r2, #0]
 800b51e:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800b522:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800b526:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f022 0201 	bic.w	r2, r2, #1
 800b536:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f003 0308 	and.w	r3, r3, #8
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d039      	beq.n	800b5b6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	f003 0302 	and.w	r3, r3, #2
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d104      	bne.n	800b556 <HAL_SD_IRQHandler+0x8a>
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f003 0320 	and.w	r3, r3, #32
 800b552:	2b00      	cmp	r3, #0
 800b554:	d011      	beq.n	800b57a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	4618      	mov	r0, r3
 800b55c:	f003 f9ae 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800b560:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d008      	beq.n	800b57a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	431a      	orrs	r2, r3
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 f91f 	bl	800b7b8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f240 523a 	movw	r2, #1338	; 0x53a
 800b582:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2201      	movs	r2, #1
 800b588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f003 0301 	and.w	r3, r3, #1
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d104      	bne.n	800b5a6 <HAL_SD_IRQHandler+0xda>
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f003 0302 	and.w	r3, r3, #2
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d003      	beq.n	800b5ae <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	f003 fe04 	bl	800f1b4 <HAL_SD_RxCpltCallback>
 800b5ac:	e0fb      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f003 fdf6 	bl	800f1a0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b5b4:	e0f7      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	f000 80f2 	beq.w	800b7a6 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	f003 0320 	and.w	r3, r3, #32
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d011      	beq.n	800b5f0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f003 f973 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800b5d6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d008      	beq.n	800b5f0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	431a      	orrs	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 f8e4 	bl	800b7b8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	f040 80d5 	bne.w	800b7a6 <HAL_SD_IRQHandler+0x2da>
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f003 0302 	and.w	r3, r3, #2
 800b602:	2b00      	cmp	r3, #0
 800b604:	f040 80cf 	bne.w	800b7a6 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f022 0208 	bic.w	r2, r2, #8
 800b616:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2201      	movs	r2, #1
 800b61c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b620:	6878      	ldr	r0, [r7, #4]
 800b622:	f003 fdbd 	bl	800f1a0 <HAL_SD_TxCpltCallback>
}
 800b626:	e0be      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b62e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b632:	2b00      	cmp	r3, #0
 800b634:	d008      	beq.n	800b648 <HAL_SD_IRQHandler+0x17c>
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	f003 0308 	and.w	r3, r3, #8
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d003      	beq.n	800b648 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 ff72 	bl	800c52a <SD_Write_IT>
 800b646:	e0ae      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b64e:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b652:	2b00      	cmp	r3, #0
 800b654:	f000 80a7 	beq.w	800b7a6 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b65e:	f003 0302 	and.w	r3, r3, #2
 800b662:	2b00      	cmp	r3, #0
 800b664:	d005      	beq.n	800b672 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b66a:	f043 0202 	orr.w	r2, r3, #2
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b678:	f003 0308 	and.w	r3, r3, #8
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d005      	beq.n	800b68c <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b684:	f043 0208 	orr.w	r2, r3, #8
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b692:	f003 0320 	and.w	r3, r3, #32
 800b696:	2b00      	cmp	r3, #0
 800b698:	d005      	beq.n	800b6a6 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b69e:	f043 0220 	orr.w	r2, r3, #32
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6ac:	f003 0310 	and.w	r3, r3, #16
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d005      	beq.n	800b6c0 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b8:	f043 0210 	orr.w	r2, r3, #16
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f240 523a 	movw	r2, #1338	; 0x53a
 800b6c8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b6d8:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f003 f8ec 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ea:	431a      	orrs	r2, r3
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f003 0308 	and.w	r3, r3, #8
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d00a      	beq.n	800b710 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2201      	movs	r2, #1
 800b6fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b708:	6878      	ldr	r0, [r7, #4]
 800b70a:	f000 f855 	bl	800b7b8 <HAL_SD_ErrorCallback>
}
 800b70e:	e04a      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b716:	2b00      	cmp	r3, #0
 800b718:	d045      	beq.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f003 0310 	and.w	r3, r3, #16
 800b720:	2b00      	cmp	r3, #0
 800b722:	d104      	bne.n	800b72e <HAL_SD_IRQHandler+0x262>
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f003 0320 	and.w	r3, r3, #32
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d011      	beq.n	800b752 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b732:	4a1f      	ldr	r2, [pc, #124]	; (800b7b0 <HAL_SD_IRQHandler+0x2e4>)
 800b734:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b73a:	4618      	mov	r0, r3
 800b73c:	f7fd f9a6 	bl	8008a8c <HAL_DMA_Abort_IT>
 800b740:	4603      	mov	r3, r0
 800b742:	2b00      	cmp	r3, #0
 800b744:	d02f      	beq.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b74a:	4618      	mov	r0, r3
 800b74c:	f000 fb4a 	bl	800bde4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b750:	e029      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	f003 0301 	and.w	r3, r3, #1
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d104      	bne.n	800b766 <HAL_SD_IRQHandler+0x29a>
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f003 0302 	and.w	r3, r3, #2
 800b762:	2b00      	cmp	r3, #0
 800b764:	d011      	beq.n	800b78a <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b76a:	4a12      	ldr	r2, [pc, #72]	; (800b7b4 <HAL_SD_IRQHandler+0x2e8>)
 800b76c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b772:	4618      	mov	r0, r3
 800b774:	f7fd f98a 	bl	8008a8c <HAL_DMA_Abort_IT>
 800b778:	4603      	mov	r3, r0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d013      	beq.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b782:	4618      	mov	r0, r3
 800b784:	f000 fb65 	bl	800be52 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b788:	e00d      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2201      	movs	r2, #1
 800b794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2200      	movs	r2, #0
 800b79c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f003 fcf4 	bl	800f18c <HAL_SD_AbortCallback>
}
 800b7a4:	e7ff      	b.n	800b7a6 <HAL_SD_IRQHandler+0x2da>
 800b7a6:	bf00      	nop
 800b7a8:	3710      	adds	r7, #16
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd80      	pop	{r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	0800bde5 	.word	0x0800bde5
 800b7b4:	0800be53 	.word	0x0800be53

0800b7b8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
 800b7d4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7da:	0f9b      	lsrs	r3, r3, #30
 800b7dc:	b2da      	uxtb	r2, r3
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7e6:	0e9b      	lsrs	r3, r3, #26
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	f003 030f 	and.w	r3, r3, #15
 800b7ee:	b2da      	uxtb	r2, r3
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7f8:	0e1b      	lsrs	r3, r3, #24
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	f003 0303 	and.w	r3, r3, #3
 800b800:	b2da      	uxtb	r2, r3
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b80a:	0c1b      	lsrs	r3, r3, #16
 800b80c:	b2da      	uxtb	r2, r3
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b816:	0a1b      	lsrs	r3, r3, #8
 800b818:	b2da      	uxtb	r2, r3
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b822:	b2da      	uxtb	r2, r3
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b82c:	0d1b      	lsrs	r3, r3, #20
 800b82e:	b29a      	uxth	r2, r3
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b838:	0c1b      	lsrs	r3, r3, #16
 800b83a:	b2db      	uxtb	r3, r3
 800b83c:	f003 030f 	and.w	r3, r3, #15
 800b840:	b2da      	uxtb	r2, r3
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b84a:	0bdb      	lsrs	r3, r3, #15
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	f003 0301 	and.w	r3, r3, #1
 800b852:	b2da      	uxtb	r2, r3
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b85c:	0b9b      	lsrs	r3, r3, #14
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	f003 0301 	and.w	r3, r3, #1
 800b864:	b2da      	uxtb	r2, r3
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b86e:	0b5b      	lsrs	r3, r3, #13
 800b870:	b2db      	uxtb	r3, r3
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	b2da      	uxtb	r2, r3
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b880:	0b1b      	lsrs	r3, r3, #12
 800b882:	b2db      	uxtb	r3, r3
 800b884:	f003 0301 	and.w	r3, r3, #1
 800b888:	b2da      	uxtb	r2, r3
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2200      	movs	r2, #0
 800b892:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d163      	bne.n	800b964 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b8a0:	009a      	lsls	r2, r3, #2
 800b8a2:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b8a6:	4013      	ands	r3, r2
 800b8a8:	687a      	ldr	r2, [r7, #4]
 800b8aa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b8ac:	0f92      	lsrs	r2, r2, #30
 800b8ae:	431a      	orrs	r2, r3
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8b8:	0edb      	lsrs	r3, r3, #27
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	f003 0307 	and.w	r3, r3, #7
 800b8c0:	b2da      	uxtb	r2, r3
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8ca:	0e1b      	lsrs	r3, r3, #24
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	f003 0307 	and.w	r3, r3, #7
 800b8d2:	b2da      	uxtb	r2, r3
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8dc:	0d5b      	lsrs	r3, r3, #21
 800b8de:	b2db      	uxtb	r3, r3
 800b8e0:	f003 0307 	and.w	r3, r3, #7
 800b8e4:	b2da      	uxtb	r2, r3
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8ee:	0c9b      	lsrs	r3, r3, #18
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	f003 0307 	and.w	r3, r3, #7
 800b8f6:	b2da      	uxtb	r2, r3
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b900:	0bdb      	lsrs	r3, r3, #15
 800b902:	b2db      	uxtb	r3, r3
 800b904:	f003 0307 	and.w	r3, r3, #7
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	691b      	ldr	r3, [r3, #16]
 800b912:	1c5a      	adds	r2, r3, #1
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	7e1b      	ldrb	r3, [r3, #24]
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	f003 0307 	and.w	r3, r3, #7
 800b922:	3302      	adds	r3, #2
 800b924:	2201      	movs	r2, #1
 800b926:	fa02 f303 	lsl.w	r3, r2, r3
 800b92a:	687a      	ldr	r2, [r7, #4]
 800b92c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b92e:	fb02 f203 	mul.w	r2, r2, r3
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	7a1b      	ldrb	r3, [r3, #8]
 800b93a:	b2db      	uxtb	r3, r3
 800b93c:	f003 030f 	and.w	r3, r3, #15
 800b940:	2201      	movs	r2, #1
 800b942:	409a      	lsls	r2, r3
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b950:	0a52      	lsrs	r2, r2, #9
 800b952:	fb02 f203 	mul.w	r2, r2, r3
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b960:	661a      	str	r2, [r3, #96]	; 0x60
 800b962:	e031      	b.n	800b9c8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b968:	2b01      	cmp	r3, #1
 800b96a:	d11d      	bne.n	800b9a8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b970:	041b      	lsls	r3, r3, #16
 800b972:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b97a:	0c1b      	lsrs	r3, r3, #16
 800b97c:	431a      	orrs	r2, r3
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	691b      	ldr	r3, [r3, #16]
 800b986:	3301      	adds	r3, #1
 800b988:	029a      	lsls	r2, r3, #10
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b99c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	661a      	str	r2, [r3, #96]	; 0x60
 800b9a6:	e00f      	b.n	800b9c8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a58      	ldr	r2, [pc, #352]	; (800bb10 <HAL_SD_GetCardCSD+0x344>)
 800b9ae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	e09d      	b.n	800bb04 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9cc:	0b9b      	lsrs	r3, r3, #14
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	f003 0301 	and.w	r3, r3, #1
 800b9d4:	b2da      	uxtb	r2, r3
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9de:	09db      	lsrs	r3, r3, #7
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9e6:	b2da      	uxtb	r2, r3
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9f6:	b2da      	uxtb	r2, r3
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba00:	0fdb      	lsrs	r3, r3, #31
 800ba02:	b2da      	uxtb	r2, r3
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba0c:	0f5b      	lsrs	r3, r3, #29
 800ba0e:	b2db      	uxtb	r3, r3
 800ba10:	f003 0303 	and.w	r3, r3, #3
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba1e:	0e9b      	lsrs	r3, r3, #26
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	f003 0307 	and.w	r3, r3, #7
 800ba26:	b2da      	uxtb	r2, r3
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba30:	0d9b      	lsrs	r3, r3, #22
 800ba32:	b2db      	uxtb	r3, r3
 800ba34:	f003 030f 	and.w	r3, r3, #15
 800ba38:	b2da      	uxtb	r2, r3
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba42:	0d5b      	lsrs	r3, r3, #21
 800ba44:	b2db      	uxtb	r3, r3
 800ba46:	f003 0301 	and.w	r3, r3, #1
 800ba4a:	b2da      	uxtb	r2, r3
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	2200      	movs	r2, #0
 800ba56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba5e:	0c1b      	lsrs	r3, r3, #16
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	f003 0301 	and.w	r3, r3, #1
 800ba66:	b2da      	uxtb	r2, r3
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba72:	0bdb      	lsrs	r3, r3, #15
 800ba74:	b2db      	uxtb	r3, r3
 800ba76:	f003 0301 	and.w	r3, r3, #1
 800ba7a:	b2da      	uxtb	r2, r3
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba86:	0b9b      	lsrs	r3, r3, #14
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	b2da      	uxtb	r2, r3
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba9a:	0b5b      	lsrs	r3, r3, #13
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	f003 0301 	and.w	r3, r3, #1
 800baa2:	b2da      	uxtb	r2, r3
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baae:	0b1b      	lsrs	r3, r3, #12
 800bab0:	b2db      	uxtb	r3, r3
 800bab2:	f003 0301 	and.w	r3, r3, #1
 800bab6:	b2da      	uxtb	r2, r3
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bac2:	0a9b      	lsrs	r3, r3, #10
 800bac4:	b2db      	uxtb	r3, r3
 800bac6:	f003 0303 	and.w	r3, r3, #3
 800baca:	b2da      	uxtb	r2, r3
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bad6:	0a1b      	lsrs	r3, r3, #8
 800bad8:	b2db      	uxtb	r3, r3
 800bada:	f003 0303 	and.w	r3, r3, #3
 800bade:	b2da      	uxtb	r2, r3
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baea:	085b      	lsrs	r3, r3, #1
 800baec:	b2db      	uxtb	r3, r3
 800baee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	2201      	movs	r2, #1
 800bafe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800bb02:	2300      	movs	r3, #0
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	370c      	adds	r7, #12
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0e:	4770      	bx	lr
 800bb10:	004005ff 	.word	0x004005ff

0800bb14 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800bb5e:	2300      	movs	r3, #0
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	370c      	adds	r7, #12
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800bb6c:	b5b0      	push	{r4, r5, r7, lr}
 800bb6e:	b08e      	sub	sp, #56	; 0x38
 800bb70:	af04      	add	r7, sp, #16
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2203      	movs	r2, #3
 800bb7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb82:	2b03      	cmp	r3, #3
 800bb84:	d02e      	beq.n	800bbe4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb8c:	d106      	bne.n	800bb9c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb92:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	639a      	str	r2, [r3, #56]	; 0x38
 800bb9a:	e029      	b.n	800bbf0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800bb9c:	683b      	ldr	r3, [r7, #0]
 800bb9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bba2:	d10a      	bne.n	800bbba <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fb0f 	bl	800c1c8 <SD_WideBus_Enable>
 800bbaa:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb2:	431a      	orrs	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	639a      	str	r2, [r3, #56]	; 0x38
 800bbb8:	e01a      	b.n	800bbf0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d10a      	bne.n	800bbd6 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	f000 fb4c 	bl	800c25e <SD_WideBus_Disable>
 800bbc6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbce:	431a      	orrs	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	639a      	str	r2, [r3, #56]	; 0x38
 800bbd4:	e00c      	b.n	800bbf0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbda:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	639a      	str	r2, [r3, #56]	; 0x38
 800bbe2:	e005      	b.n	800bbf0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbe8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d009      	beq.n	800bc0c <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4a18      	ldr	r2, [pc, #96]	; (800bc60 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800bbfe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bc08:	2301      	movs	r3, #1
 800bc0a:	e024      	b.n	800bc56 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	695b      	ldr	r3, [r3, #20]
 800bc26:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	699b      	ldr	r3, [r3, #24]
 800bc2c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681d      	ldr	r5, [r3, #0]
 800bc32:	466c      	mov	r4, sp
 800bc34:	f107 0318 	add.w	r3, r7, #24
 800bc38:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bc3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bc40:	f107 030c 	add.w	r3, r7, #12
 800bc44:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bc46:	4628      	mov	r0, r5
 800bc48:	f002 fcb2 	bl	800e5b0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2201      	movs	r2, #1
 800bc50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800bc54:	2300      	movs	r3, #0
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3728      	adds	r7, #40	; 0x28
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bdb0      	pop	{r4, r5, r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	004005ff 	.word	0x004005ff

0800bc64 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b086      	sub	sp, #24
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800bc70:	f107 030c 	add.w	r3, r7, #12
 800bc74:	4619      	mov	r1, r3
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f000 fa7e 	bl	800c178 <SD_SendStatus>
 800bc7c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc7e:	697b      	ldr	r3, [r7, #20]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d005      	beq.n	800bc90 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	431a      	orrs	r2, r3
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	0a5b      	lsrs	r3, r3, #9
 800bc94:	f003 030f 	and.w	r3, r3, #15
 800bc98:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800bc9a:	693b      	ldr	r3, [r7, #16]
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3718      	adds	r7, #24
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}

0800bca4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b085      	sub	sp, #20
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bcc0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800bcc2:	bf00      	nop
 800bcc4:	3714      	adds	r7, #20
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bccc:	4770      	bx	lr

0800bcce <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bcce:	b580      	push	{r7, lr}
 800bcd0:	b084      	sub	sp, #16
 800bcd2:	af00      	add	r7, sp, #0
 800bcd4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcda:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bce0:	2b82      	cmp	r3, #130	; 0x82
 800bce2:	d111      	bne.n	800bd08 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4618      	mov	r0, r3
 800bcea:	f002 fde7 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800bcee:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d008      	beq.n	800bd08 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	431a      	orrs	r2, r3
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f7ff fd58 	bl	800b7b8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f022 0208 	bic.w	r2, r2, #8
 800bd16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	f240 523a 	movw	r2, #1338	; 0x53a
 800bd20:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2201      	movs	r2, #1
 800bd26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800bd30:	68f8      	ldr	r0, [r7, #12]
 800bd32:	f003 fa3f 	bl	800f1b4 <HAL_SD_RxCpltCallback>
#endif
}
 800bd36:	bf00      	nop
 800bd38:	3710      	adds	r7, #16
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
	...

0800bd40 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b086      	sub	sp, #24
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd4c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f7fd f848 	bl	8008de4 <HAL_DMA_GetError>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b02      	cmp	r3, #2
 800bd58:	d03e      	beq.n	800bdd8 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd60:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd68:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d002      	beq.n	800bd76 <SD_DMAError+0x36>
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d12d      	bne.n	800bdd2 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	4a19      	ldr	r2, [pc, #100]	; (800bde0 <SD_DMAError+0xa0>)
 800bd7c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800bd8c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd92:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800bd9a:	6978      	ldr	r0, [r7, #20]
 800bd9c:	f7ff ff62 	bl	800bc64 <HAL_SD_GetCardState>
 800bda0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	2b06      	cmp	r3, #6
 800bda6:	d002      	beq.n	800bdae <SD_DMAError+0x6e>
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	2b05      	cmp	r3, #5
 800bdac:	d10a      	bne.n	800bdc4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bdae:	697b      	ldr	r3, [r7, #20]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f002 fd82 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	697b      	ldr	r3, [r7, #20]
 800bdbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdbe:	431a      	orrs	r2, r3
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800bdd2:	6978      	ldr	r0, [r7, #20]
 800bdd4:	f7ff fcf0 	bl	800b7b8 <HAL_SD_ErrorCallback>
#endif
  }
}
 800bdd8:	bf00      	nop
 800bdda:	3718      	adds	r7, #24
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}
 800bde0:	004005ff 	.word	0x004005ff

0800bde4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdf0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f240 523a 	movw	r2, #1338	; 0x53a
 800bdfa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bdfc:	68f8      	ldr	r0, [r7, #12]
 800bdfe:	f7ff ff31 	bl	800bc64 <HAL_SD_GetCardState>
 800be02:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2201      	movs	r2, #1
 800be08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2200      	movs	r2, #0
 800be10:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	2b06      	cmp	r3, #6
 800be16:	d002      	beq.n	800be1e <SD_DMATxAbort+0x3a>
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	2b05      	cmp	r3, #5
 800be1c:	d10a      	bne.n	800be34 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4618      	mov	r0, r3
 800be24:	f002 fd4a 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800be28:	4602      	mov	r2, r0
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be2e:	431a      	orrs	r2, r3
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d103      	bne.n	800be44 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800be3c:	68f8      	ldr	r0, [r7, #12]
 800be3e:	f003 f9a5 	bl	800f18c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800be42:	e002      	b.n	800be4a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f7ff fcb7 	bl	800b7b8 <HAL_SD_ErrorCallback>
}
 800be4a:	bf00      	nop
 800be4c:	3710      	adds	r7, #16
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b084      	sub	sp, #16
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be5e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f240 523a 	movw	r2, #1338	; 0x53a
 800be68:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800be6a:	68f8      	ldr	r0, [r7, #12]
 800be6c:	f7ff fefa 	bl	800bc64 <HAL_SD_GetCardState>
 800be70:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2201      	movs	r2, #1
 800be76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2200      	movs	r2, #0
 800be7e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	2b06      	cmp	r3, #6
 800be84:	d002      	beq.n	800be8c <SD_DMARxAbort+0x3a>
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	2b05      	cmp	r3, #5
 800be8a:	d10a      	bne.n	800bea2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4618      	mov	r0, r3
 800be92:	f002 fd13 	bl	800e8bc <SDMMC_CmdStopTransfer>
 800be96:	4602      	mov	r2, r0
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be9c:	431a      	orrs	r2, r3
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d103      	bne.n	800beb2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800beaa:	68f8      	ldr	r0, [r7, #12]
 800beac:	f003 f96e 	bl	800f18c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800beb0:	e002      	b.n	800beb8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800beb2:	68f8      	ldr	r0, [r7, #12]
 800beb4:	f7ff fc80 	bl	800b7b8 <HAL_SD_ErrorCallback>
}
 800beb8:	bf00      	nop
 800beba:	3710      	adds	r7, #16
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}

0800bec0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bec0:	b5b0      	push	{r4, r5, r7, lr}
 800bec2:	b094      	sub	sp, #80	; 0x50
 800bec4:	af04      	add	r7, sp, #16
 800bec6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800bec8:	2301      	movs	r3, #1
 800beca:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4618      	mov	r0, r3
 800bed2:	f002 fbc5 	bl	800e660 <SDIO_GetPowerState>
 800bed6:	4603      	mov	r3, r0
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d102      	bne.n	800bee2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bedc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800bee0:	e0b7      	b.n	800c052 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d02f      	beq.n	800bf4a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4618      	mov	r0, r3
 800bef0:	f002 fdee 	bl	800ead0 <SDMMC_CmdSendCID>
 800bef4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <SD_InitCard+0x40>
    {
      return errorstate;
 800befc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800befe:	e0a8      	b.n	800c052 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	2100      	movs	r1, #0
 800bf06:	4618      	mov	r0, r3
 800bf08:	f002 fbef 	bl	800e6ea <SDIO_GetResponse>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2104      	movs	r1, #4
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f002 fbe6 	bl	800e6ea <SDIO_GetResponse>
 800bf1e:	4602      	mov	r2, r0
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	2108      	movs	r1, #8
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f002 fbdd 	bl	800e6ea <SDIO_GetResponse>
 800bf30:	4602      	mov	r2, r0
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	210c      	movs	r1, #12
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	f002 fbd4 	bl	800e6ea <SDIO_GetResponse>
 800bf42:	4602      	mov	r2, r0
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf4e:	2b03      	cmp	r3, #3
 800bf50:	d00d      	beq.n	800bf6e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f107 020e 	add.w	r2, r7, #14
 800bf5a:	4611      	mov	r1, r2
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f002 fdf4 	bl	800eb4a <SDMMC_CmdSetRelAdd>
 800bf62:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d001      	beq.n	800bf6e <SD_InitCard+0xae>
    {
      return errorstate;
 800bf6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf6c:	e071      	b.n	800c052 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf72:	2b03      	cmp	r3, #3
 800bf74:	d036      	beq.n	800bfe4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800bf76:	89fb      	ldrh	r3, [r7, #14]
 800bf78:	461a      	mov	r2, r3
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681a      	ldr	r2, [r3, #0]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf86:	041b      	lsls	r3, r3, #16
 800bf88:	4619      	mov	r1, r3
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	f002 fdbe 	bl	800eb0c <SDMMC_CmdSendCSD>
 800bf90:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d001      	beq.n	800bf9c <SD_InitCard+0xdc>
    {
      return errorstate;
 800bf98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf9a:	e05a      	b.n	800c052 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	2100      	movs	r1, #0
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f002 fba1 	bl	800e6ea <SDIO_GetResponse>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2104      	movs	r1, #4
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f002 fb98 	bl	800e6ea <SDIO_GetResponse>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2108      	movs	r1, #8
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f002 fb8f 	bl	800e6ea <SDIO_GetResponse>
 800bfcc:	4602      	mov	r2, r0
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	210c      	movs	r1, #12
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f002 fb86 	bl	800e6ea <SDIO_GetResponse>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	2104      	movs	r1, #4
 800bfea:	4618      	mov	r0, r3
 800bfec:	f002 fb7d 	bl	800e6ea <SDIO_GetResponse>
 800bff0:	4603      	mov	r3, r0
 800bff2:	0d1a      	lsrs	r2, r3, #20
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bff8:	f107 0310 	add.w	r3, r7, #16
 800bffc:	4619      	mov	r1, r3
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f7ff fbe4 	bl	800b7cc <HAL_SD_GetCardCSD>
 800c004:	4603      	mov	r3, r0
 800c006:	2b00      	cmp	r3, #0
 800c008:	d002      	beq.n	800c010 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c00a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c00e:	e020      	b.n	800c052 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6819      	ldr	r1, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c018:	041b      	lsls	r3, r3, #16
 800c01a:	f04f 0400 	mov.w	r4, #0
 800c01e:	461a      	mov	r2, r3
 800c020:	4623      	mov	r3, r4
 800c022:	4608      	mov	r0, r1
 800c024:	f002 fc6c 	bl	800e900 <SDMMC_CmdSelDesel>
 800c028:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800c02a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d001      	beq.n	800c034 <SD_InitCard+0x174>
  {
    return errorstate;
 800c030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c032:	e00e      	b.n	800c052 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681d      	ldr	r5, [r3, #0]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	466c      	mov	r4, sp
 800c03c:	f103 0210 	add.w	r2, r3, #16
 800c040:	ca07      	ldmia	r2, {r0, r1, r2}
 800c042:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c046:	3304      	adds	r3, #4
 800c048:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c04a:	4628      	mov	r0, r5
 800c04c:	f002 fab0 	bl	800e5b0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3740      	adds	r7, #64	; 0x40
 800c056:	46bd      	mov	sp, r7
 800c058:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c05c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b086      	sub	sp, #24
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c064:	2300      	movs	r3, #0
 800c066:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800c068:	2300      	movs	r3, #0
 800c06a:	617b      	str	r3, [r7, #20]
 800c06c:	2300      	movs	r3, #0
 800c06e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4618      	mov	r0, r3
 800c076:	f002 fc66 	bl	800e946 <SDMMC_CmdGoIdleState>
 800c07a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d001      	beq.n	800c086 <SD_PowerON+0x2a>
  {
    return errorstate;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	e072      	b.n	800c16c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4618      	mov	r0, r3
 800c08c:	f002 fc79 	bl	800e982 <SDMMC_CmdOperCond>
 800c090:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d00d      	beq.n	800c0b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f002 fc4f 	bl	800e946 <SDMMC_CmdGoIdleState>
 800c0a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d004      	beq.n	800c0ba <SD_PowerON+0x5e>
    {
      return errorstate;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	e05b      	b.n	800c16c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0be:	2b01      	cmp	r3, #1
 800c0c0:	d137      	bne.n	800c132 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f002 fc79 	bl	800e9c0 <SDMMC_CmdAppCommand>
 800c0ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d02d      	beq.n	800c132 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c0d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c0da:	e047      	b.n	800c16c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f002 fc6c 	bl	800e9c0 <SDMMC_CmdAppCommand>
 800c0e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d001      	beq.n	800c0f4 <SD_PowerON+0x98>
    {
      return errorstate;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	e03b      	b.n	800c16c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	491e      	ldr	r1, [pc, #120]	; (800c174 <SD_PowerON+0x118>)
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f002 fc82 	bl	800ea04 <SDMMC_CmdAppOperCommand>
 800c100:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d002      	beq.n	800c10e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c108:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c10c:	e02e      	b.n	800c16c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2100      	movs	r1, #0
 800c114:	4618      	mov	r0, r3
 800c116:	f002 fae8 	bl	800e6ea <SDIO_GetResponse>
 800c11a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	0fdb      	lsrs	r3, r3, #31
 800c120:	2b01      	cmp	r3, #1
 800c122:	d101      	bne.n	800c128 <SD_PowerON+0xcc>
 800c124:	2301      	movs	r3, #1
 800c126:	e000      	b.n	800c12a <SD_PowerON+0xce>
 800c128:	2300      	movs	r3, #0
 800c12a:	613b      	str	r3, [r7, #16]

    count++;
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	3301      	adds	r3, #1
 800c130:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c138:	4293      	cmp	r3, r2
 800c13a:	d802      	bhi.n	800c142 <SD_PowerON+0xe6>
 800c13c:	693b      	ldr	r3, [r7, #16]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d0cc      	beq.n	800c0dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c148:	4293      	cmp	r3, r2
 800c14a:	d902      	bls.n	800c152 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c14c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c150:	e00c      	b.n	800c16c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c152:	697b      	ldr	r3, [r7, #20]
 800c154:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d003      	beq.n	800c164 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2201      	movs	r2, #1
 800c160:	645a      	str	r2, [r3, #68]	; 0x44
 800c162:	e002      	b.n	800c16a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	2200      	movs	r2, #0
 800c168:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800c16a:	2300      	movs	r3, #0
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3718      	adds	r7, #24
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}
 800c174:	c1100000 	.word	0xc1100000

0800c178 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b084      	sub	sp, #16
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d102      	bne.n	800c18e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800c188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c18c:	e018      	b.n	800c1c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c196:	041b      	lsls	r3, r3, #16
 800c198:	4619      	mov	r1, r3
 800c19a:	4610      	mov	r0, r2
 800c19c:	f002 fcf6 	bl	800eb8c <SDMMC_CmdSendStatus>
 800c1a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d001      	beq.n	800c1ac <SD_SendStatus+0x34>
  {
    return errorstate;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	e009      	b.n	800c1c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	2100      	movs	r1, #0
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f002 fa99 	bl	800e6ea <SDIO_GetResponse>
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800c1be:	2300      	movs	r3, #0
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3710      	adds	r7, #16
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}

0800c1c8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b086      	sub	sp, #24
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	60fb      	str	r3, [r7, #12]
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2100      	movs	r1, #0
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f002 fa83 	bl	800e6ea <SDIO_GetResponse>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1ee:	d102      	bne.n	800c1f6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c1f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c1f4:	e02f      	b.n	800c256 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c1f6:	f107 030c 	add.w	r3, r7, #12
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f000 f879 	bl	800c2f4 <SD_FindSCR>
 800c202:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d001      	beq.n	800c20e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	e023      	b.n	800c256 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c214:	2b00      	cmp	r3, #0
 800c216:	d01c      	beq.n	800c252 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c220:	041b      	lsls	r3, r3, #16
 800c222:	4619      	mov	r1, r3
 800c224:	4610      	mov	r0, r2
 800c226:	f002 fbcb 	bl	800e9c0 <SDMMC_CmdAppCommand>
 800c22a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d001      	beq.n	800c236 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	e00f      	b.n	800c256 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2102      	movs	r1, #2
 800c23c:	4618      	mov	r0, r3
 800c23e:	f002 fc04 	bl	800ea4a <SDMMC_CmdBusWidth>
 800c242:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d001      	beq.n	800c24e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	e003      	b.n	800c256 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c24e:	2300      	movs	r3, #0
 800c250:	e001      	b.n	800c256 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c252:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c256:	4618      	mov	r0, r3
 800c258:	3718      	adds	r7, #24
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b086      	sub	sp, #24
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c266:	2300      	movs	r3, #0
 800c268:	60fb      	str	r3, [r7, #12]
 800c26a:	2300      	movs	r3, #0
 800c26c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	2100      	movs	r1, #0
 800c274:	4618      	mov	r0, r3
 800c276:	f002 fa38 	bl	800e6ea <SDIO_GetResponse>
 800c27a:	4603      	mov	r3, r0
 800c27c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c280:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c284:	d102      	bne.n	800c28c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c286:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c28a:	e02f      	b.n	800c2ec <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c28c:	f107 030c 	add.w	r3, r7, #12
 800c290:	4619      	mov	r1, r3
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f000 f82e 	bl	800c2f4 <SD_FindSCR>
 800c298:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d001      	beq.n	800c2a4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	e023      	b.n	800c2ec <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d01c      	beq.n	800c2e8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2b6:	041b      	lsls	r3, r3, #16
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	4610      	mov	r0, r2
 800c2bc:	f002 fb80 	bl	800e9c0 <SDMMC_CmdAppCommand>
 800c2c0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c2c2:	697b      	ldr	r3, [r7, #20]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d001      	beq.n	800c2cc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800c2c8:	697b      	ldr	r3, [r7, #20]
 800c2ca:	e00f      	b.n	800c2ec <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2100      	movs	r1, #0
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f002 fbb9 	bl	800ea4a <SDMMC_CmdBusWidth>
 800c2d8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d001      	beq.n	800c2e4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	e003      	b.n	800c2ec <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	e001      	b.n	800c2ec <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c2e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3718      	adds	r7, #24
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c2f4:	b590      	push	{r4, r7, lr}
 800c2f6:	b08f      	sub	sp, #60	; 0x3c
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c2fe:	f7fb fd7b 	bl	8007df8 <HAL_GetTick>
 800c302:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800c304:	2300      	movs	r3, #0
 800c306:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800c308:	2300      	movs	r3, #0
 800c30a:	60bb      	str	r3, [r7, #8]
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	2108      	movs	r1, #8
 800c31a:	4618      	mov	r0, r3
 800c31c:	f002 fa24 	bl	800e768 <SDMMC_CmdBlockLength>
 800c320:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c324:	2b00      	cmp	r3, #0
 800c326:	d001      	beq.n	800c32c <SD_FindSCR+0x38>
  {
    return errorstate;
 800c328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c32a:	e0a9      	b.n	800c480 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681a      	ldr	r2, [r3, #0]
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c334:	041b      	lsls	r3, r3, #16
 800c336:	4619      	mov	r1, r3
 800c338:	4610      	mov	r0, r2
 800c33a:	f002 fb41 	bl	800e9c0 <SDMMC_CmdAppCommand>
 800c33e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c342:	2b00      	cmp	r3, #0
 800c344:	d001      	beq.n	800c34a <SD_FindSCR+0x56>
  {
    return errorstate;
 800c346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c348:	e09a      	b.n	800c480 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c34a:	f04f 33ff 	mov.w	r3, #4294967295
 800c34e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c350:	2308      	movs	r3, #8
 800c352:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800c354:	2330      	movs	r3, #48	; 0x30
 800c356:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800c358:	2302      	movs	r3, #2
 800c35a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800c35c:	2300      	movs	r3, #0
 800c35e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800c360:	2301      	movs	r3, #1
 800c362:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f107 0210 	add.w	r2, r7, #16
 800c36c:	4611      	mov	r1, r2
 800c36e:	4618      	mov	r0, r3
 800c370:	f002 f9ce 	bl	800e710 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	4618      	mov	r0, r3
 800c37a:	f002 fb88 	bl	800ea8e <SDMMC_CmdSendSCR>
 800c37e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c382:	2b00      	cmp	r3, #0
 800c384:	d022      	beq.n	800c3cc <SD_FindSCR+0xd8>
  {
    return errorstate;
 800c386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c388:	e07a      	b.n	800c480 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c394:	2b00      	cmp	r3, #0
 800c396:	d00e      	beq.n	800c3b6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6819      	ldr	r1, [r3, #0]
 800c39c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	f107 0208 	add.w	r2, r7, #8
 800c3a4:	18d4      	adds	r4, r2, r3
 800c3a6:	4608      	mov	r0, r1
 800c3a8:	f002 f92d 	bl	800e606 <SDIO_ReadFIFO>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	6023      	str	r3, [r4, #0]
      index++;
 800c3b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c3b6:	f7fb fd1f 	bl	8007df8 <HAL_GetTick>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3be:	1ad3      	subs	r3, r2, r3
 800c3c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3c4:	d102      	bne.n	800c3cc <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c3c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c3ca:	e059      	b.n	800c480 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c3d2:	f240 432a 	movw	r3, #1066	; 0x42a
 800c3d6:	4013      	ands	r3, r2
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d0d6      	beq.n	800c38a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3e2:	f003 0308 	and.w	r3, r3, #8
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d005      	beq.n	800c3f6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2208      	movs	r2, #8
 800c3f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c3f2:	2308      	movs	r3, #8
 800c3f4:	e044      	b.n	800c480 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3fc:	f003 0302 	and.w	r3, r3, #2
 800c400:	2b00      	cmp	r3, #0
 800c402:	d005      	beq.n	800c410 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	2202      	movs	r2, #2
 800c40a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c40c:	2302      	movs	r3, #2
 800c40e:	e037      	b.n	800c480 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c416:	f003 0320 	and.w	r3, r3, #32
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d005      	beq.n	800c42a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2220      	movs	r2, #32
 800c424:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c426:	2320      	movs	r3, #32
 800c428:	e02a      	b.n	800c480 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f240 523a 	movw	r2, #1338	; 0x53a
 800c432:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	061a      	lsls	r2, r3, #24
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	021b      	lsls	r3, r3, #8
 800c43c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c440:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	0a1b      	lsrs	r3, r3, #8
 800c446:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c44a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	0e1b      	lsrs	r3, r3, #24
 800c450:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c454:	601a      	str	r2, [r3, #0]
    scr++;
 800c456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c458:	3304      	adds	r3, #4
 800c45a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	061a      	lsls	r2, r3, #24
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	021b      	lsls	r3, r3, #8
 800c464:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c468:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	0a1b      	lsrs	r3, r3, #8
 800c46e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c472:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	0e1b      	lsrs	r3, r3, #24
 800c478:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c47e:	2300      	movs	r3, #0
}
 800c480:	4618      	mov	r0, r3
 800c482:	373c      	adds	r7, #60	; 0x3c
 800c484:	46bd      	mov	sp, r7
 800c486:	bd90      	pop	{r4, r7, pc}

0800c488 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b086      	sub	sp, #24
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c494:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c49a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d03f      	beq.n	800c522 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	617b      	str	r3, [r7, #20]
 800c4a6:	e033      	b.n	800c510 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f002 f8aa 	bl	800e606 <SDIO_ReadFIFO>
 800c4b2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	b2da      	uxtb	r2, r3
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	3301      	adds	r3, #1
 800c4c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	3b01      	subs	r3, #1
 800c4c6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	0a1b      	lsrs	r3, r3, #8
 800c4cc:	b2da      	uxtb	r2, r3
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	3301      	adds	r3, #1
 800c4d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	0c1b      	lsrs	r3, r3, #16
 800c4e2:	b2da      	uxtb	r2, r3
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c4ee:	693b      	ldr	r3, [r7, #16]
 800c4f0:	3b01      	subs	r3, #1
 800c4f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	0e1b      	lsrs	r3, r3, #24
 800c4f8:	b2da      	uxtb	r2, r3
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	3301      	adds	r3, #1
 800c502:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	3b01      	subs	r3, #1
 800c508:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	3301      	adds	r3, #1
 800c50e:	617b      	str	r3, [r7, #20]
 800c510:	697b      	ldr	r3, [r7, #20]
 800c512:	2b07      	cmp	r3, #7
 800c514:	d9c8      	bls.n	800c4a8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	693a      	ldr	r2, [r7, #16]
 800c520:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c522:	bf00      	nop
 800c524:	3718      	adds	r7, #24
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}

0800c52a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c52a:	b580      	push	{r7, lr}
 800c52c:	b086      	sub	sp, #24
 800c52e:	af00      	add	r7, sp, #0
 800c530:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6a1b      	ldr	r3, [r3, #32]
 800c536:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c53c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c53e:	693b      	ldr	r3, [r7, #16]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d043      	beq.n	800c5cc <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c544:	2300      	movs	r3, #0
 800c546:	617b      	str	r3, [r7, #20]
 800c548:	e037      	b.n	800c5ba <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	3301      	adds	r3, #1
 800c554:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c556:	693b      	ldr	r3, [r7, #16]
 800c558:	3b01      	subs	r3, #1
 800c55a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	781b      	ldrb	r3, [r3, #0]
 800c560:	021a      	lsls	r2, r3, #8
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	4313      	orrs	r3, r2
 800c566:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	3301      	adds	r3, #1
 800c56c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	3b01      	subs	r3, #1
 800c572:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	041a      	lsls	r2, r3, #16
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	4313      	orrs	r3, r2
 800c57e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	3301      	adds	r3, #1
 800c584:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	3b01      	subs	r3, #1
 800c58a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	061a      	lsls	r2, r3, #24
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	4313      	orrs	r3, r2
 800c596:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	3301      	adds	r3, #1
 800c59c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	3b01      	subs	r3, #1
 800c5a2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f107 0208 	add.w	r2, r7, #8
 800c5ac:	4611      	mov	r1, r2
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f002 f836 	bl	800e620 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	617b      	str	r3, [r7, #20]
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	2b07      	cmp	r3, #7
 800c5be:	d9c4      	bls.n	800c54a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	68fa      	ldr	r2, [r7, #12]
 800c5c4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	693a      	ldr	r2, [r7, #16]
 800c5ca:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c5cc:	bf00      	nop
 800c5ce:	3718      	adds	r7, #24
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b082      	sub	sp, #8
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d101      	bne.n	800c5e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	e056      	b.n	800c694 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c5f2:	b2db      	uxtb	r3, r3
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d106      	bne.n	800c606 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f7f9 fd5f 	bl	80060c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2202      	movs	r2, #2
 800c60a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	681a      	ldr	r2, [r3, #0]
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c61c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	685a      	ldr	r2, [r3, #4]
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	431a      	orrs	r2, r3
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	68db      	ldr	r3, [r3, #12]
 800c62c:	431a      	orrs	r2, r3
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	691b      	ldr	r3, [r3, #16]
 800c632:	431a      	orrs	r2, r3
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	695b      	ldr	r3, [r3, #20]
 800c638:	431a      	orrs	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	699b      	ldr	r3, [r3, #24]
 800c63e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c642:	431a      	orrs	r2, r3
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	69db      	ldr	r3, [r3, #28]
 800c648:	431a      	orrs	r2, r3
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6a1b      	ldr	r3, [r3, #32]
 800c64e:	ea42 0103 	orr.w	r1, r2, r3
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	430a      	orrs	r2, r1
 800c65c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	699b      	ldr	r3, [r3, #24]
 800c662:	0c1b      	lsrs	r3, r3, #16
 800c664:	f003 0104 	and.w	r1, r3, #4
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	430a      	orrs	r2, r1
 800c672:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	69da      	ldr	r2, [r3, #28]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c682:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2200      	movs	r2, #0
 800c688:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2201      	movs	r2, #1
 800c68e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c692:	2300      	movs	r3, #0
}
 800c694:	4618      	mov	r0, r3
 800c696:	3708      	adds	r7, #8
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b088      	sub	sp, #32
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	60f8      	str	r0, [r7, #12]
 800c6a4:	60b9      	str	r1, [r7, #8]
 800c6a6:	603b      	str	r3, [r7, #0]
 800c6a8:	4613      	mov	r3, r2
 800c6aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c6b6:	2b01      	cmp	r3, #1
 800c6b8:	d101      	bne.n	800c6be <HAL_SPI_Transmit+0x22>
 800c6ba:	2302      	movs	r3, #2
 800c6bc:	e11e      	b.n	800c8fc <HAL_SPI_Transmit+0x260>
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c6c6:	f7fb fb97 	bl	8007df8 <HAL_GetTick>
 800c6ca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c6cc:	88fb      	ldrh	r3, [r7, #6]
 800c6ce:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d002      	beq.n	800c6e2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c6dc:	2302      	movs	r3, #2
 800c6de:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c6e0:	e103      	b.n	800c8ea <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d002      	beq.n	800c6ee <HAL_SPI_Transmit+0x52>
 800c6e8:	88fb      	ldrh	r3, [r7, #6]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d102      	bne.n	800c6f4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c6f2:	e0fa      	b.n	800c8ea <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	2203      	movs	r2, #3
 800c6f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2200      	movs	r2, #0
 800c700:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	68ba      	ldr	r2, [r7, #8]
 800c706:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	88fa      	ldrh	r2, [r7, #6]
 800c70c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	88fa      	ldrh	r2, [r7, #6]
 800c712:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	2200      	movs	r2, #0
 800c718:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	2200      	movs	r2, #0
 800c71e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2200      	movs	r2, #0
 800c724:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	2200      	movs	r2, #0
 800c72a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	2200      	movs	r2, #0
 800c730:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	689b      	ldr	r3, [r3, #8]
 800c736:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c73a:	d107      	bne.n	800c74c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c74a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c756:	2b40      	cmp	r3, #64	; 0x40
 800c758:	d007      	beq.n	800c76a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c768:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	68db      	ldr	r3, [r3, #12]
 800c76e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c772:	d14b      	bne.n	800c80c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d002      	beq.n	800c782 <HAL_SPI_Transmit+0xe6>
 800c77c:	8afb      	ldrh	r3, [r7, #22]
 800c77e:	2b01      	cmp	r3, #1
 800c780:	d13e      	bne.n	800c800 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c786:	881a      	ldrh	r2, [r3, #0]
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c792:	1c9a      	adds	r2, r3, #2
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	3b01      	subs	r3, #1
 800c7a0:	b29a      	uxth	r2, r3
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c7a6:	e02b      	b.n	800c800 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	689b      	ldr	r3, [r3, #8]
 800c7ae:	f003 0302 	and.w	r3, r3, #2
 800c7b2:	2b02      	cmp	r3, #2
 800c7b4:	d112      	bne.n	800c7dc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7ba:	881a      	ldrh	r2, [r3, #0]
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7c6:	1c9a      	adds	r2, r3, #2
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	3b01      	subs	r3, #1
 800c7d4:	b29a      	uxth	r2, r3
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	86da      	strh	r2, [r3, #54]	; 0x36
 800c7da:	e011      	b.n	800c800 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7dc:	f7fb fb0c 	bl	8007df8 <HAL_GetTick>
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	69bb      	ldr	r3, [r7, #24]
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	683a      	ldr	r2, [r7, #0]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d803      	bhi.n	800c7f4 <HAL_SPI_Transmit+0x158>
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7f2:	d102      	bne.n	800c7fa <HAL_SPI_Transmit+0x15e>
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d102      	bne.n	800c800 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c7fa:	2303      	movs	r3, #3
 800c7fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c7fe:	e074      	b.n	800c8ea <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c804:	b29b      	uxth	r3, r3
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1ce      	bne.n	800c7a8 <HAL_SPI_Transmit+0x10c>
 800c80a:	e04c      	b.n	800c8a6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d002      	beq.n	800c81a <HAL_SPI_Transmit+0x17e>
 800c814:	8afb      	ldrh	r3, [r7, #22]
 800c816:	2b01      	cmp	r3, #1
 800c818:	d140      	bne.n	800c89c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	330c      	adds	r3, #12
 800c824:	7812      	ldrb	r2, [r2, #0]
 800c826:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c82c:	1c5a      	adds	r2, r3, #1
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c836:	b29b      	uxth	r3, r3
 800c838:	3b01      	subs	r3, #1
 800c83a:	b29a      	uxth	r2, r3
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c840:	e02c      	b.n	800c89c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	f003 0302 	and.w	r3, r3, #2
 800c84c:	2b02      	cmp	r3, #2
 800c84e:	d113      	bne.n	800c878 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	330c      	adds	r3, #12
 800c85a:	7812      	ldrb	r2, [r2, #0]
 800c85c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c862:	1c5a      	adds	r2, r3, #1
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c86c:	b29b      	uxth	r3, r3
 800c86e:	3b01      	subs	r3, #1
 800c870:	b29a      	uxth	r2, r3
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	86da      	strh	r2, [r3, #54]	; 0x36
 800c876:	e011      	b.n	800c89c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c878:	f7fb fabe 	bl	8007df8 <HAL_GetTick>
 800c87c:	4602      	mov	r2, r0
 800c87e:	69bb      	ldr	r3, [r7, #24]
 800c880:	1ad3      	subs	r3, r2, r3
 800c882:	683a      	ldr	r2, [r7, #0]
 800c884:	429a      	cmp	r2, r3
 800c886:	d803      	bhi.n	800c890 <HAL_SPI_Transmit+0x1f4>
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c88e:	d102      	bne.n	800c896 <HAL_SPI_Transmit+0x1fa>
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d102      	bne.n	800c89c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c896:	2303      	movs	r3, #3
 800c898:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c89a:	e026      	b.n	800c8ea <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d1cd      	bne.n	800c842 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c8a6:	69ba      	ldr	r2, [r7, #24]
 800c8a8:	6839      	ldr	r1, [r7, #0]
 800c8aa:	68f8      	ldr	r0, [r7, #12]
 800c8ac:	f000 fba4 	bl	800cff8 <SPI_EndRxTxTransaction>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d002      	beq.n	800c8bc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2220      	movs	r2, #32
 800c8ba:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	689b      	ldr	r3, [r3, #8]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d10a      	bne.n	800c8da <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	613b      	str	r3, [r7, #16]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	68db      	ldr	r3, [r3, #12]
 800c8ce:	613b      	str	r3, [r7, #16]
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	613b      	str	r3, [r7, #16]
 800c8d8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d002      	beq.n	800c8e8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	77fb      	strb	r3, [r7, #31]
 800c8e6:	e000      	b.n	800c8ea <HAL_SPI_Transmit+0x24e>
  }

error:
 800c8e8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c8fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3720      	adds	r7, #32
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b088      	sub	sp, #32
 800c908:	af02      	add	r7, sp, #8
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	603b      	str	r3, [r7, #0]
 800c910:	4613      	mov	r3, r2
 800c912:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c914:	2300      	movs	r3, #0
 800c916:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	685b      	ldr	r3, [r3, #4]
 800c91c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c920:	d112      	bne.n	800c948 <HAL_SPI_Receive+0x44>
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	689b      	ldr	r3, [r3, #8]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d10e      	bne.n	800c948 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	2204      	movs	r2, #4
 800c92e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c932:	88fa      	ldrh	r2, [r7, #6]
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	9300      	str	r3, [sp, #0]
 800c938:	4613      	mov	r3, r2
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	68b9      	ldr	r1, [r7, #8]
 800c93e:	68f8      	ldr	r0, [r7, #12]
 800c940:	f000 f8e9 	bl	800cb16 <HAL_SPI_TransmitReceive>
 800c944:	4603      	mov	r3, r0
 800c946:	e0e2      	b.n	800cb0e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c94e:	2b01      	cmp	r3, #1
 800c950:	d101      	bne.n	800c956 <HAL_SPI_Receive+0x52>
 800c952:	2302      	movs	r3, #2
 800c954:	e0db      	b.n	800cb0e <HAL_SPI_Receive+0x20a>
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	2201      	movs	r2, #1
 800c95a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c95e:	f7fb fa4b 	bl	8007df8 <HAL_GetTick>
 800c962:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c96a:	b2db      	uxtb	r3, r3
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d002      	beq.n	800c976 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c970:	2302      	movs	r3, #2
 800c972:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c974:	e0c2      	b.n	800cafc <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c976:	68bb      	ldr	r3, [r7, #8]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d002      	beq.n	800c982 <HAL_SPI_Receive+0x7e>
 800c97c:	88fb      	ldrh	r3, [r7, #6]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d102      	bne.n	800c988 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c982:	2301      	movs	r3, #1
 800c984:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c986:	e0b9      	b.n	800cafc <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2204      	movs	r2, #4
 800c98c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	2200      	movs	r2, #0
 800c994:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	68ba      	ldr	r2, [r7, #8]
 800c99a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	88fa      	ldrh	r2, [r7, #6]
 800c9a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	88fa      	ldrh	r2, [r7, #6]
 800c9a6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9ce:	d107      	bne.n	800c9e0 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	681a      	ldr	r2, [r3, #0]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c9de:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9ea:	2b40      	cmp	r3, #64	; 0x40
 800c9ec:	d007      	beq.n	800c9fe <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	681a      	ldr	r2, [r3, #0]
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c9fc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d162      	bne.n	800cacc <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ca06:	e02e      	b.n	800ca66 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	689b      	ldr	r3, [r3, #8]
 800ca0e:	f003 0301 	and.w	r3, r3, #1
 800ca12:	2b01      	cmp	r3, #1
 800ca14:	d115      	bne.n	800ca42 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f103 020c 	add.w	r2, r3, #12
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca22:	7812      	ldrb	r2, [r2, #0]
 800ca24:	b2d2      	uxtb	r2, r2
 800ca26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca2c:	1c5a      	adds	r2, r3, #1
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca36:	b29b      	uxth	r3, r3
 800ca38:	3b01      	subs	r3, #1
 800ca3a:	b29a      	uxth	r2, r3
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ca40:	e011      	b.n	800ca66 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ca42:	f7fb f9d9 	bl	8007df8 <HAL_GetTick>
 800ca46:	4602      	mov	r2, r0
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	1ad3      	subs	r3, r2, r3
 800ca4c:	683a      	ldr	r2, [r7, #0]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d803      	bhi.n	800ca5a <HAL_SPI_Receive+0x156>
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca58:	d102      	bne.n	800ca60 <HAL_SPI_Receive+0x15c>
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d102      	bne.n	800ca66 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ca60:	2303      	movs	r3, #3
 800ca62:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ca64:	e04a      	b.n	800cafc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca6a:	b29b      	uxth	r3, r3
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d1cb      	bne.n	800ca08 <HAL_SPI_Receive+0x104>
 800ca70:	e031      	b.n	800cad6 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	689b      	ldr	r3, [r3, #8]
 800ca78:	f003 0301 	and.w	r3, r3, #1
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	d113      	bne.n	800caa8 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68da      	ldr	r2, [r3, #12]
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca8a:	b292      	uxth	r2, r2
 800ca8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca92:	1c9a      	adds	r2, r3, #2
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	3b01      	subs	r3, #1
 800caa0:	b29a      	uxth	r2, r3
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800caa6:	e011      	b.n	800cacc <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800caa8:	f7fb f9a6 	bl	8007df8 <HAL_GetTick>
 800caac:	4602      	mov	r2, r0
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	1ad3      	subs	r3, r2, r3
 800cab2:	683a      	ldr	r2, [r7, #0]
 800cab4:	429a      	cmp	r2, r3
 800cab6:	d803      	bhi.n	800cac0 <HAL_SPI_Receive+0x1bc>
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cabe:	d102      	bne.n	800cac6 <HAL_SPI_Receive+0x1c2>
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d102      	bne.n	800cacc <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800cac6:	2303      	movs	r3, #3
 800cac8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800caca:	e017      	b.n	800cafc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d1cd      	bne.n	800ca72 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cad6:	693a      	ldr	r2, [r7, #16]
 800cad8:	6839      	ldr	r1, [r7, #0]
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f000 fa27 	bl	800cf2e <SPI_EndRxTransaction>
 800cae0:	4603      	mov	r3, r0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d002      	beq.n	800caec <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	2220      	movs	r2, #32
 800caea:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d002      	beq.n	800cafa <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800caf4:	2301      	movs	r3, #1
 800caf6:	75fb      	strb	r3, [r7, #23]
 800caf8:	e000      	b.n	800cafc <HAL_SPI_Receive+0x1f8>
  }

error :
 800cafa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2200      	movs	r2, #0
 800cb08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cb0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3718      	adds	r7, #24
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cb16:	b580      	push	{r7, lr}
 800cb18:	b08c      	sub	sp, #48	; 0x30
 800cb1a:	af00      	add	r7, sp, #0
 800cb1c:	60f8      	str	r0, [r7, #12]
 800cb1e:	60b9      	str	r1, [r7, #8]
 800cb20:	607a      	str	r2, [r7, #4]
 800cb22:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cb24:	2301      	movs	r3, #1
 800cb26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cb28:	2300      	movs	r3, #0
 800cb2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d101      	bne.n	800cb3c <HAL_SPI_TransmitReceive+0x26>
 800cb38:	2302      	movs	r3, #2
 800cb3a:	e18a      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x33c>
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cb44:	f7fb f958 	bl	8007df8 <HAL_GetTick>
 800cb48:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cb50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800cb5a:	887b      	ldrh	r3, [r7, #2]
 800cb5c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cb5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d00f      	beq.n	800cb86 <HAL_SPI_TransmitReceive+0x70>
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb6c:	d107      	bne.n	800cb7e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	689b      	ldr	r3, [r3, #8]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d103      	bne.n	800cb7e <HAL_SPI_TransmitReceive+0x68>
 800cb76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb7a:	2b04      	cmp	r3, #4
 800cb7c:	d003      	beq.n	800cb86 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800cb7e:	2302      	movs	r3, #2
 800cb80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cb84:	e15b      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d005      	beq.n	800cb98 <HAL_SPI_TransmitReceive+0x82>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d002      	beq.n	800cb98 <HAL_SPI_TransmitReceive+0x82>
 800cb92:	887b      	ldrh	r3, [r7, #2]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d103      	bne.n	800cba0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cb9e:	e14e      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	2b04      	cmp	r3, #4
 800cbaa:	d003      	beq.n	800cbb4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	2205      	movs	r2, #5
 800cbb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	687a      	ldr	r2, [r7, #4]
 800cbbe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	887a      	ldrh	r2, [r7, #2]
 800cbc4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	887a      	ldrh	r2, [r7, #2]
 800cbca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	68ba      	ldr	r2, [r7, #8]
 800cbd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	887a      	ldrh	r2, [r7, #2]
 800cbd6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	887a      	ldrh	r2, [r7, #2]
 800cbdc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbf4:	2b40      	cmp	r3, #64	; 0x40
 800cbf6:	d007      	beq.n	800cc08 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	681a      	ldr	r2, [r3, #0]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc10:	d178      	bne.n	800cd04 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	685b      	ldr	r3, [r3, #4]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d002      	beq.n	800cc20 <HAL_SPI_TransmitReceive+0x10a>
 800cc1a:	8b7b      	ldrh	r3, [r7, #26]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	d166      	bne.n	800ccee <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc24:	881a      	ldrh	r2, [r3, #0]
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc30:	1c9a      	adds	r2, r3, #2
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc3a:	b29b      	uxth	r3, r3
 800cc3c:	3b01      	subs	r3, #1
 800cc3e:	b29a      	uxth	r2, r3
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc44:	e053      	b.n	800ccee <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	689b      	ldr	r3, [r3, #8]
 800cc4c:	f003 0302 	and.w	r3, r3, #2
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d11b      	bne.n	800cc8c <HAL_SPI_TransmitReceive+0x176>
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d016      	beq.n	800cc8c <HAL_SPI_TransmitReceive+0x176>
 800cc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d113      	bne.n	800cc8c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc68:	881a      	ldrh	r2, [r3, #0]
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc74:	1c9a      	adds	r2, r3, #2
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc7e:	b29b      	uxth	r3, r3
 800cc80:	3b01      	subs	r3, #1
 800cc82:	b29a      	uxth	r2, r3
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	f003 0301 	and.w	r3, r3, #1
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	d119      	bne.n	800ccce <HAL_SPI_TransmitReceive+0x1b8>
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc9e:	b29b      	uxth	r3, r3
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d014      	beq.n	800ccce <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68da      	ldr	r2, [r3, #12]
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccae:	b292      	uxth	r2, r2
 800ccb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccb6:	1c9a      	adds	r2, r3, #2
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	3b01      	subs	r3, #1
 800ccc4:	b29a      	uxth	r2, r3
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ccca:	2301      	movs	r3, #1
 800cccc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ccce:	f7fb f893 	bl	8007df8 <HAL_GetTick>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccd6:	1ad3      	subs	r3, r2, r3
 800ccd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ccda:	429a      	cmp	r2, r3
 800ccdc:	d807      	bhi.n	800ccee <HAL_SPI_TransmitReceive+0x1d8>
 800ccde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cce4:	d003      	beq.n	800ccee <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800cce6:	2303      	movs	r3, #3
 800cce8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ccec:	e0a7      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccf2:	b29b      	uxth	r3, r3
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d1a6      	bne.n	800cc46 <HAL_SPI_TransmitReceive+0x130>
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1a1      	bne.n	800cc46 <HAL_SPI_TransmitReceive+0x130>
 800cd02:	e07c      	b.n	800cdfe <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	685b      	ldr	r3, [r3, #4]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d002      	beq.n	800cd12 <HAL_SPI_TransmitReceive+0x1fc>
 800cd0c:	8b7b      	ldrh	r3, [r7, #26]
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d16b      	bne.n	800cdea <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	330c      	adds	r3, #12
 800cd1c:	7812      	ldrb	r2, [r2, #0]
 800cd1e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd24:	1c5a      	adds	r2, r3, #1
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd2e:	b29b      	uxth	r3, r3
 800cd30:	3b01      	subs	r3, #1
 800cd32:	b29a      	uxth	r2, r3
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd38:	e057      	b.n	800cdea <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	689b      	ldr	r3, [r3, #8]
 800cd40:	f003 0302 	and.w	r3, r3, #2
 800cd44:	2b02      	cmp	r3, #2
 800cd46:	d11c      	bne.n	800cd82 <HAL_SPI_TransmitReceive+0x26c>
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d017      	beq.n	800cd82 <HAL_SPI_TransmitReceive+0x26c>
 800cd52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d114      	bne.n	800cd82 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	330c      	adds	r3, #12
 800cd62:	7812      	ldrb	r2, [r2, #0]
 800cd64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd6a:	1c5a      	adds	r2, r3, #1
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd74:	b29b      	uxth	r3, r3
 800cd76:	3b01      	subs	r3, #1
 800cd78:	b29a      	uxth	r2, r3
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	689b      	ldr	r3, [r3, #8]
 800cd88:	f003 0301 	and.w	r3, r3, #1
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d119      	bne.n	800cdc4 <HAL_SPI_TransmitReceive+0x2ae>
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d014      	beq.n	800cdc4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	68da      	ldr	r2, [r3, #12]
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda4:	b2d2      	uxtb	r2, r2
 800cda6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdac:	1c5a      	adds	r2, r3, #1
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdb6:	b29b      	uxth	r3, r3
 800cdb8:	3b01      	subs	r3, #1
 800cdba:	b29a      	uxth	r2, r3
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cdc4:	f7fb f818 	bl	8007df8 <HAL_GetTick>
 800cdc8:	4602      	mov	r2, r0
 800cdca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdcc:	1ad3      	subs	r3, r2, r3
 800cdce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d803      	bhi.n	800cddc <HAL_SPI_TransmitReceive+0x2c6>
 800cdd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdda:	d102      	bne.n	800cde2 <HAL_SPI_TransmitReceive+0x2cc>
 800cddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d103      	bne.n	800cdea <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800cde2:	2303      	movs	r3, #3
 800cde4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cde8:	e029      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cdee:	b29b      	uxth	r3, r3
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d1a2      	bne.n	800cd3a <HAL_SPI_TransmitReceive+0x224>
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdf8:	b29b      	uxth	r3, r3
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d19d      	bne.n	800cd3a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cdfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce02:	68f8      	ldr	r0, [r7, #12]
 800ce04:	f000 f8f8 	bl	800cff8 <SPI_EndRxTxTransaction>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d006      	beq.n	800ce1c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ce0e:	2301      	movs	r3, #1
 800ce10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2220      	movs	r2, #32
 800ce18:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ce1a:	e010      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d10b      	bne.n	800ce3c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ce24:	2300      	movs	r3, #0
 800ce26:	617b      	str	r3, [r7, #20]
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	68db      	ldr	r3, [r3, #12]
 800ce2e:	617b      	str	r3, [r7, #20]
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	689b      	ldr	r3, [r3, #8]
 800ce36:	617b      	str	r3, [r7, #20]
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	e000      	b.n	800ce3e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ce3c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2201      	movs	r2, #1
 800ce42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ce4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3730      	adds	r7, #48	; 0x30
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}

0800ce5a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b084      	sub	sp, #16
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	60f8      	str	r0, [r7, #12]
 800ce62:	60b9      	str	r1, [r7, #8]
 800ce64:	603b      	str	r3, [r7, #0]
 800ce66:	4613      	mov	r3, r2
 800ce68:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ce6a:	e04c      	b.n	800cf06 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce72:	d048      	beq.n	800cf06 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ce74:	f7fa ffc0 	bl	8007df8 <HAL_GetTick>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	69bb      	ldr	r3, [r7, #24]
 800ce7c:	1ad3      	subs	r3, r2, r3
 800ce7e:	683a      	ldr	r2, [r7, #0]
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d902      	bls.n	800ce8a <SPI_WaitFlagStateUntilTimeout+0x30>
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d13d      	bne.n	800cf06 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	685a      	ldr	r2, [r3, #4]
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ce98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cea2:	d111      	bne.n	800cec8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ceac:	d004      	beq.n	800ceb8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	689b      	ldr	r3, [r3, #8]
 800ceb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ceb6:	d107      	bne.n	800cec8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	681a      	ldr	r2, [r3, #0]
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ced0:	d10f      	bne.n	800cef2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	681a      	ldr	r2, [r3, #0]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cee0:	601a      	str	r2, [r3, #0]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2201      	movs	r2, #1
 800cef6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800cf02:	2303      	movs	r3, #3
 800cf04:	e00f      	b.n	800cf26 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	689a      	ldr	r2, [r3, #8]
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	4013      	ands	r3, r2
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	bf0c      	ite	eq
 800cf16:	2301      	moveq	r3, #1
 800cf18:	2300      	movne	r3, #0
 800cf1a:	b2db      	uxtb	r3, r3
 800cf1c:	461a      	mov	r2, r3
 800cf1e:	79fb      	ldrb	r3, [r7, #7]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d1a3      	bne.n	800ce6c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800cf24:	2300      	movs	r3, #0
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3710      	adds	r7, #16
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}

0800cf2e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cf2e:	b580      	push	{r7, lr}
 800cf30:	b086      	sub	sp, #24
 800cf32:	af02      	add	r7, sp, #8
 800cf34:	60f8      	str	r0, [r7, #12]
 800cf36:	60b9      	str	r1, [r7, #8]
 800cf38:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	685b      	ldr	r3, [r3, #4]
 800cf3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf42:	d111      	bne.n	800cf68 <SPI_EndRxTransaction+0x3a>
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	689b      	ldr	r3, [r3, #8]
 800cf48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cf4c:	d004      	beq.n	800cf58 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cf56:	d107      	bne.n	800cf68 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cf66:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf70:	d12a      	bne.n	800cfc8 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cf7a:	d012      	beq.n	800cfa2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	9300      	str	r3, [sp, #0]
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	2200      	movs	r2, #0
 800cf84:	2180      	movs	r1, #128	; 0x80
 800cf86:	68f8      	ldr	r0, [r7, #12]
 800cf88:	f7ff ff67 	bl	800ce5a <SPI_WaitFlagStateUntilTimeout>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d02d      	beq.n	800cfee <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf96:	f043 0220 	orr.w	r2, r3, #32
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cf9e:	2303      	movs	r3, #3
 800cfa0:	e026      	b.n	800cff0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	9300      	str	r3, [sp, #0]
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	2101      	movs	r1, #1
 800cfac:	68f8      	ldr	r0, [r7, #12]
 800cfae:	f7ff ff54 	bl	800ce5a <SPI_WaitFlagStateUntilTimeout>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d01a      	beq.n	800cfee <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfbc:	f043 0220 	orr.w	r2, r3, #32
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cfc4:	2303      	movs	r3, #3
 800cfc6:	e013      	b.n	800cff0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	9300      	str	r3, [sp, #0]
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2200      	movs	r2, #0
 800cfd0:	2101      	movs	r1, #1
 800cfd2:	68f8      	ldr	r0, [r7, #12]
 800cfd4:	f7ff ff41 	bl	800ce5a <SPI_WaitFlagStateUntilTimeout>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d007      	beq.n	800cfee <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfe2:	f043 0220 	orr.w	r2, r3, #32
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cfea:	2303      	movs	r3, #3
 800cfec:	e000      	b.n	800cff0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cfee:	2300      	movs	r3, #0
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3710      	adds	r7, #16
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}

0800cff8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b088      	sub	sp, #32
 800cffc:	af02      	add	r7, sp, #8
 800cffe:	60f8      	str	r0, [r7, #12]
 800d000:	60b9      	str	r1, [r7, #8]
 800d002:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d004:	4b1b      	ldr	r3, [pc, #108]	; (800d074 <SPI_EndRxTxTransaction+0x7c>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a1b      	ldr	r2, [pc, #108]	; (800d078 <SPI_EndRxTxTransaction+0x80>)
 800d00a:	fba2 2303 	umull	r2, r3, r2, r3
 800d00e:	0d5b      	lsrs	r3, r3, #21
 800d010:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d014:	fb02 f303 	mul.w	r3, r2, r3
 800d018:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d022:	d112      	bne.n	800d04a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	2200      	movs	r2, #0
 800d02c:	2180      	movs	r1, #128	; 0x80
 800d02e:	68f8      	ldr	r0, [r7, #12]
 800d030:	f7ff ff13 	bl	800ce5a <SPI_WaitFlagStateUntilTimeout>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d016      	beq.n	800d068 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d03e:	f043 0220 	orr.w	r2, r3, #32
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d046:	2303      	movs	r3, #3
 800d048:	e00f      	b.n	800d06a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d04a:	697b      	ldr	r3, [r7, #20]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d00a      	beq.n	800d066 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800d050:	697b      	ldr	r3, [r7, #20]
 800d052:	3b01      	subs	r3, #1
 800d054:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	689b      	ldr	r3, [r3, #8]
 800d05c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d060:	2b80      	cmp	r3, #128	; 0x80
 800d062:	d0f2      	beq.n	800d04a <SPI_EndRxTxTransaction+0x52>
 800d064:	e000      	b.n	800d068 <SPI_EndRxTxTransaction+0x70>
        break;
 800d066:	bf00      	nop
  }

  return HAL_OK;
 800d068:	2300      	movs	r3, #0
}
 800d06a:	4618      	mov	r0, r3
 800d06c:	3718      	adds	r7, #24
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
 800d072:	bf00      	nop
 800d074:	20000000 	.word	0x20000000
 800d078:	165e9f81 	.word	0x165e9f81

0800d07c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b082      	sub	sp, #8
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d101      	bne.n	800d08e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d08a:	2301      	movs	r3, #1
 800d08c:	e01d      	b.n	800d0ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d094:	b2db      	uxtb	r3, r3
 800d096:	2b00      	cmp	r3, #0
 800d098:	d106      	bne.n	800d0a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2200      	movs	r2, #0
 800d09e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f7f9 f8ca 	bl	800623c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2202      	movs	r2, #2
 800d0ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	3304      	adds	r3, #4
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	4610      	mov	r0, r2
 800d0bc:	f000 fb56 	bl	800d76c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d0c8:	2300      	movs	r3, #0
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3708      	adds	r7, #8
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}

0800d0d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d0d2:	b480      	push	{r7}
 800d0d4:	b085      	sub	sp, #20
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	68da      	ldr	r2, [r3, #12]
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	f042 0201 	orr.w	r2, r2, #1
 800d0e8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	689b      	ldr	r3, [r3, #8]
 800d0f0:	f003 0307 	and.w	r3, r3, #7
 800d0f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2b06      	cmp	r3, #6
 800d0fa:	d007      	beq.n	800d10c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	681a      	ldr	r2, [r3, #0]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f042 0201 	orr.w	r2, r2, #1
 800d10a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d10c:	2300      	movs	r3, #0
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3714      	adds	r7, #20
 800d112:	46bd      	mov	sp, r7
 800d114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d118:	4770      	bx	lr

0800d11a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b082      	sub	sp, #8
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d101      	bne.n	800d12c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d128:	2301      	movs	r3, #1
 800d12a:	e01d      	b.n	800d168 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d132:	b2db      	uxtb	r3, r3
 800d134:	2b00      	cmp	r3, #0
 800d136:	d106      	bne.n	800d146 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	2200      	movs	r2, #0
 800d13c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7f9 f807 	bl	8006154 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2202      	movs	r2, #2
 800d14a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681a      	ldr	r2, [r3, #0]
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	3304      	adds	r3, #4
 800d156:	4619      	mov	r1, r3
 800d158:	4610      	mov	r0, r2
 800d15a:	f000 fb07 	bl	800d76c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2201      	movs	r2, #1
 800d162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d166:	2300      	movs	r3, #0
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3708      	adds	r7, #8
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
 800d178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	2201      	movs	r2, #1
 800d180:	6839      	ldr	r1, [r7, #0]
 800d182:	4618      	mov	r0, r3
 800d184:	f000 fd42 	bl	800dc0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a15      	ldr	r2, [pc, #84]	; (800d1e4 <HAL_TIM_PWM_Start+0x74>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d004      	beq.n	800d19c <HAL_TIM_PWM_Start+0x2c>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a14      	ldr	r2, [pc, #80]	; (800d1e8 <HAL_TIM_PWM_Start+0x78>)
 800d198:	4293      	cmp	r3, r2
 800d19a:	d101      	bne.n	800d1a0 <HAL_TIM_PWM_Start+0x30>
 800d19c:	2301      	movs	r3, #1
 800d19e:	e000      	b.n	800d1a2 <HAL_TIM_PWM_Start+0x32>
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d007      	beq.n	800d1b6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d1b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	f003 0307 	and.w	r3, r3, #7
 800d1c0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2b06      	cmp	r3, #6
 800d1c6:	d007      	beq.n	800d1d8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	681a      	ldr	r2, [r3, #0]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	f042 0201 	orr.w	r2, r2, #1
 800d1d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d1d8:	2300      	movs	r3, #0
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	40010000 	.word	0x40010000
 800d1e8:	40010400 	.word	0x40010400

0800d1ec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b086      	sub	sp, #24
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
 800d1f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d101      	bne.n	800d200 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	e083      	b.n	800d308 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d206:	b2db      	uxtb	r3, r3
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d106      	bne.n	800d21a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2200      	movs	r2, #0
 800d210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f7f9 f8a1 	bl	800635c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2202      	movs	r2, #2
 800d21e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	6812      	ldr	r2, [r2, #0]
 800d22c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d230:	f023 0307 	bic.w	r3, r3, #7
 800d234:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	3304      	adds	r3, #4
 800d23e:	4619      	mov	r1, r3
 800d240:	4610      	mov	r0, r2
 800d242:	f000 fa93 	bl	800d76c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	689b      	ldr	r3, [r3, #8]
 800d24c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	699b      	ldr	r3, [r3, #24]
 800d254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	6a1b      	ldr	r3, [r3, #32]
 800d25c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	697a      	ldr	r2, [r7, #20]
 800d264:	4313      	orrs	r3, r2
 800d266:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d26e:	f023 0303 	bic.w	r3, r3, #3
 800d272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	689a      	ldr	r2, [r3, #8]
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	699b      	ldr	r3, [r3, #24]
 800d27c:	021b      	lsls	r3, r3, #8
 800d27e:	4313      	orrs	r3, r2
 800d280:	693a      	ldr	r2, [r7, #16]
 800d282:	4313      	orrs	r3, r2
 800d284:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d286:	693b      	ldr	r3, [r7, #16]
 800d288:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800d28c:	f023 030c 	bic.w	r3, r3, #12
 800d290:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d298:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d29c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	68da      	ldr	r2, [r3, #12]
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	69db      	ldr	r3, [r3, #28]
 800d2a6:	021b      	lsls	r3, r3, #8
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	693a      	ldr	r2, [r7, #16]
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	691b      	ldr	r3, [r3, #16]
 800d2b4:	011a      	lsls	r2, r3, #4
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	6a1b      	ldr	r3, [r3, #32]
 800d2ba:	031b      	lsls	r3, r3, #12
 800d2bc:	4313      	orrs	r3, r2
 800d2be:	693a      	ldr	r2, [r7, #16]
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d2ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d2d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	685a      	ldr	r2, [r3, #4]
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	695b      	ldr	r3, [r3, #20]
 800d2dc:	011b      	lsls	r3, r3, #4
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	68fa      	ldr	r2, [r7, #12]
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	697a      	ldr	r2, [r7, #20]
 800d2ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	693a      	ldr	r2, [r7, #16]
 800d2f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	68fa      	ldr	r2, [r7, #12]
 800d2fc:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2201      	movs	r2, #1
 800d302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d306:	2300      	movs	r3, #0
}
 800d308:	4618      	mov	r0, r3
 800d30a:	3718      	adds	r7, #24
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}

0800d310 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b082      	sub	sp, #8
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d002      	beq.n	800d326 <HAL_TIM_Encoder_Start+0x16>
 800d320:	2b04      	cmp	r3, #4
 800d322:	d008      	beq.n	800d336 <HAL_TIM_Encoder_Start+0x26>
 800d324:	e00f      	b.n	800d346 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	2201      	movs	r2, #1
 800d32c:	2100      	movs	r1, #0
 800d32e:	4618      	mov	r0, r3
 800d330:	f000 fc6c 	bl	800dc0c <TIM_CCxChannelCmd>
      break;
 800d334:	e016      	b.n	800d364 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	2201      	movs	r2, #1
 800d33c:	2104      	movs	r1, #4
 800d33e:	4618      	mov	r0, r3
 800d340:	f000 fc64 	bl	800dc0c <TIM_CCxChannelCmd>
      break;
 800d344:	e00e      	b.n	800d364 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	2201      	movs	r2, #1
 800d34c:	2100      	movs	r1, #0
 800d34e:	4618      	mov	r0, r3
 800d350:	f000 fc5c 	bl	800dc0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2201      	movs	r2, #1
 800d35a:	2104      	movs	r1, #4
 800d35c:	4618      	mov	r0, r3
 800d35e:	f000 fc55 	bl	800dc0c <TIM_CCxChannelCmd>
      break;
 800d362:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	681a      	ldr	r2, [r3, #0]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f042 0201 	orr.w	r2, r2, #1
 800d372:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d374:	2300      	movs	r3, #0
}
 800d376:	4618      	mov	r0, r3
 800d378:	3708      	adds	r7, #8
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}

0800d37e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d37e:	b580      	push	{r7, lr}
 800d380:	b082      	sub	sp, #8
 800d382:	af00      	add	r7, sp, #0
 800d384:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	691b      	ldr	r3, [r3, #16]
 800d38c:	f003 0302 	and.w	r3, r3, #2
 800d390:	2b02      	cmp	r3, #2
 800d392:	d122      	bne.n	800d3da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	f003 0302 	and.w	r3, r3, #2
 800d39e:	2b02      	cmp	r3, #2
 800d3a0:	d11b      	bne.n	800d3da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f06f 0202 	mvn.w	r2, #2
 800d3aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	699b      	ldr	r3, [r3, #24]
 800d3b8:	f003 0303 	and.w	r3, r3, #3
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d003      	beq.n	800d3c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 f9b5 	bl	800d730 <HAL_TIM_IC_CaptureCallback>
 800d3c6:	e005      	b.n	800d3d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f000 f9a7 	bl	800d71c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f000 f9b8 	bl	800d744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	691b      	ldr	r3, [r3, #16]
 800d3e0:	f003 0304 	and.w	r3, r3, #4
 800d3e4:	2b04      	cmp	r3, #4
 800d3e6:	d122      	bne.n	800d42e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	f003 0304 	and.w	r3, r3, #4
 800d3f2:	2b04      	cmp	r3, #4
 800d3f4:	d11b      	bne.n	800d42e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f06f 0204 	mvn.w	r2, #4
 800d3fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2202      	movs	r2, #2
 800d404:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d410:	2b00      	cmp	r3, #0
 800d412:	d003      	beq.n	800d41c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 f98b 	bl	800d730 <HAL_TIM_IC_CaptureCallback>
 800d41a:	e005      	b.n	800d428 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f000 f97d 	bl	800d71c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d422:	6878      	ldr	r0, [r7, #4]
 800d424:	f000 f98e 	bl	800d744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2200      	movs	r2, #0
 800d42c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	691b      	ldr	r3, [r3, #16]
 800d434:	f003 0308 	and.w	r3, r3, #8
 800d438:	2b08      	cmp	r3, #8
 800d43a:	d122      	bne.n	800d482 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	68db      	ldr	r3, [r3, #12]
 800d442:	f003 0308 	and.w	r3, r3, #8
 800d446:	2b08      	cmp	r3, #8
 800d448:	d11b      	bne.n	800d482 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f06f 0208 	mvn.w	r2, #8
 800d452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2204      	movs	r2, #4
 800d458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	f003 0303 	and.w	r3, r3, #3
 800d464:	2b00      	cmp	r3, #0
 800d466:	d003      	beq.n	800d470 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 f961 	bl	800d730 <HAL_TIM_IC_CaptureCallback>
 800d46e:	e005      	b.n	800d47c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f000 f953 	bl	800d71c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f000 f964 	bl	800d744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2200      	movs	r2, #0
 800d480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	691b      	ldr	r3, [r3, #16]
 800d488:	f003 0310 	and.w	r3, r3, #16
 800d48c:	2b10      	cmp	r3, #16
 800d48e:	d122      	bne.n	800d4d6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	f003 0310 	and.w	r3, r3, #16
 800d49a:	2b10      	cmp	r3, #16
 800d49c:	d11b      	bne.n	800d4d6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f06f 0210 	mvn.w	r2, #16
 800d4a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2208      	movs	r2, #8
 800d4ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	69db      	ldr	r3, [r3, #28]
 800d4b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d003      	beq.n	800d4c4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f000 f937 	bl	800d730 <HAL_TIM_IC_CaptureCallback>
 800d4c2:	e005      	b.n	800d4d0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f000 f929 	bl	800d71c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f000 f93a 	bl	800d744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	691b      	ldr	r3, [r3, #16]
 800d4dc:	f003 0301 	and.w	r3, r3, #1
 800d4e0:	2b01      	cmp	r3, #1
 800d4e2:	d10e      	bne.n	800d502 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	68db      	ldr	r3, [r3, #12]
 800d4ea:	f003 0301 	and.w	r3, r3, #1
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d107      	bne.n	800d502 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f06f 0201 	mvn.w	r2, #1
 800d4fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f7f7 fc17 	bl	8004d30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	691b      	ldr	r3, [r3, #16]
 800d508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d50c:	2b80      	cmp	r3, #128	; 0x80
 800d50e:	d10e      	bne.n	800d52e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	68db      	ldr	r3, [r3, #12]
 800d516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d51a:	2b80      	cmp	r3, #128	; 0x80
 800d51c:	d107      	bne.n	800d52e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f000 fc6d 	bl	800de08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	691b      	ldr	r3, [r3, #16]
 800d534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d538:	2b40      	cmp	r3, #64	; 0x40
 800d53a:	d10e      	bne.n	800d55a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d546:	2b40      	cmp	r3, #64	; 0x40
 800d548:	d107      	bne.n	800d55a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 f8ff 	bl	800d758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	691b      	ldr	r3, [r3, #16]
 800d560:	f003 0320 	and.w	r3, r3, #32
 800d564:	2b20      	cmp	r3, #32
 800d566:	d10e      	bne.n	800d586 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	68db      	ldr	r3, [r3, #12]
 800d56e:	f003 0320 	and.w	r3, r3, #32
 800d572:	2b20      	cmp	r3, #32
 800d574:	d107      	bne.n	800d586 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f06f 0220 	mvn.w	r2, #32
 800d57e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f000 fc37 	bl	800ddf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d586:	bf00      	nop
 800d588:	3708      	adds	r7, #8
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
	...

0800d590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b084      	sub	sp, #16
 800d594:	af00      	add	r7, sp, #0
 800d596:	60f8      	str	r0, [r7, #12]
 800d598:	60b9      	str	r1, [r7, #8]
 800d59a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d101      	bne.n	800d5aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d5a6:	2302      	movs	r3, #2
 800d5a8:	e0b4      	b.n	800d714 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	2202      	movs	r2, #2
 800d5b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2b0c      	cmp	r3, #12
 800d5be:	f200 809f 	bhi.w	800d700 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d5c2:	a201      	add	r2, pc, #4	; (adr r2, 800d5c8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5c8:	0800d5fd 	.word	0x0800d5fd
 800d5cc:	0800d701 	.word	0x0800d701
 800d5d0:	0800d701 	.word	0x0800d701
 800d5d4:	0800d701 	.word	0x0800d701
 800d5d8:	0800d63d 	.word	0x0800d63d
 800d5dc:	0800d701 	.word	0x0800d701
 800d5e0:	0800d701 	.word	0x0800d701
 800d5e4:	0800d701 	.word	0x0800d701
 800d5e8:	0800d67f 	.word	0x0800d67f
 800d5ec:	0800d701 	.word	0x0800d701
 800d5f0:	0800d701 	.word	0x0800d701
 800d5f4:	0800d701 	.word	0x0800d701
 800d5f8:	0800d6bf 	.word	0x0800d6bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	68b9      	ldr	r1, [r7, #8]
 800d602:	4618      	mov	r0, r3
 800d604:	f000 f952 	bl	800d8ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	699a      	ldr	r2, [r3, #24]
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f042 0208 	orr.w	r2, r2, #8
 800d616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	699a      	ldr	r2, [r3, #24]
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f022 0204 	bic.w	r2, r2, #4
 800d626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	6999      	ldr	r1, [r3, #24]
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	691a      	ldr	r2, [r3, #16]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	430a      	orrs	r2, r1
 800d638:	619a      	str	r2, [r3, #24]
      break;
 800d63a:	e062      	b.n	800d702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	68b9      	ldr	r1, [r7, #8]
 800d642:	4618      	mov	r0, r3
 800d644:	f000 f9a2 	bl	800d98c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	699a      	ldr	r2, [r3, #24]
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	699a      	ldr	r2, [r3, #24]
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	6999      	ldr	r1, [r3, #24]
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	691b      	ldr	r3, [r3, #16]
 800d672:	021a      	lsls	r2, r3, #8
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	430a      	orrs	r2, r1
 800d67a:	619a      	str	r2, [r3, #24]
      break;
 800d67c:	e041      	b.n	800d702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	68b9      	ldr	r1, [r7, #8]
 800d684:	4618      	mov	r0, r3
 800d686:	f000 f9f7 	bl	800da78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	69da      	ldr	r2, [r3, #28]
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	f042 0208 	orr.w	r2, r2, #8
 800d698:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	69da      	ldr	r2, [r3, #28]
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f022 0204 	bic.w	r2, r2, #4
 800d6a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	69d9      	ldr	r1, [r3, #28]
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	691a      	ldr	r2, [r3, #16]
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	430a      	orrs	r2, r1
 800d6ba:	61da      	str	r2, [r3, #28]
      break;
 800d6bc:	e021      	b.n	800d702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	68b9      	ldr	r1, [r7, #8]
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f000 fa4b 	bl	800db60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	69da      	ldr	r2, [r3, #28]
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d6d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	69da      	ldr	r2, [r3, #28]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d6e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	69d9      	ldr	r1, [r3, #28]
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	691b      	ldr	r3, [r3, #16]
 800d6f4:	021a      	lsls	r2, r3, #8
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	430a      	orrs	r2, r1
 800d6fc:	61da      	str	r2, [r3, #28]
      break;
 800d6fe:	e000      	b.n	800d702 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d700:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2201      	movs	r2, #1
 800d706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2200      	movs	r2, #0
 800d70e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d712:	2300      	movs	r3, #0
}
 800d714:	4618      	mov	r0, r3
 800d716:	3710      	adds	r7, #16
 800d718:	46bd      	mov	sp, r7
 800d71a:	bd80      	pop	{r7, pc}

0800d71c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b083      	sub	sp, #12
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d724:	bf00      	nop
 800d726:	370c      	adds	r7, #12
 800d728:	46bd      	mov	sp, r7
 800d72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72e:	4770      	bx	lr

0800d730 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d738:	bf00      	nop
 800d73a:	370c      	adds	r7, #12
 800d73c:	46bd      	mov	sp, r7
 800d73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d742:	4770      	bx	lr

0800d744 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d744:	b480      	push	{r7}
 800d746:	b083      	sub	sp, #12
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d74c:	bf00      	nop
 800d74e:	370c      	adds	r7, #12
 800d750:	46bd      	mov	sp, r7
 800d752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d756:	4770      	bx	lr

0800d758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d760:	bf00      	nop
 800d762:	370c      	adds	r7, #12
 800d764:	46bd      	mov	sp, r7
 800d766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76a:	4770      	bx	lr

0800d76c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b085      	sub	sp, #20
 800d770:	af00      	add	r7, sp, #0
 800d772:	6078      	str	r0, [r7, #4]
 800d774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	4a40      	ldr	r2, [pc, #256]	; (800d880 <TIM_Base_SetConfig+0x114>)
 800d780:	4293      	cmp	r3, r2
 800d782:	d013      	beq.n	800d7ac <TIM_Base_SetConfig+0x40>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d78a:	d00f      	beq.n	800d7ac <TIM_Base_SetConfig+0x40>
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	4a3d      	ldr	r2, [pc, #244]	; (800d884 <TIM_Base_SetConfig+0x118>)
 800d790:	4293      	cmp	r3, r2
 800d792:	d00b      	beq.n	800d7ac <TIM_Base_SetConfig+0x40>
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	4a3c      	ldr	r2, [pc, #240]	; (800d888 <TIM_Base_SetConfig+0x11c>)
 800d798:	4293      	cmp	r3, r2
 800d79a:	d007      	beq.n	800d7ac <TIM_Base_SetConfig+0x40>
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	4a3b      	ldr	r2, [pc, #236]	; (800d88c <TIM_Base_SetConfig+0x120>)
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	d003      	beq.n	800d7ac <TIM_Base_SetConfig+0x40>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	4a3a      	ldr	r2, [pc, #232]	; (800d890 <TIM_Base_SetConfig+0x124>)
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	d108      	bne.n	800d7be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	685b      	ldr	r3, [r3, #4]
 800d7b8:	68fa      	ldr	r2, [r7, #12]
 800d7ba:	4313      	orrs	r3, r2
 800d7bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	4a2f      	ldr	r2, [pc, #188]	; (800d880 <TIM_Base_SetConfig+0x114>)
 800d7c2:	4293      	cmp	r3, r2
 800d7c4:	d02b      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7cc:	d027      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	4a2c      	ldr	r2, [pc, #176]	; (800d884 <TIM_Base_SetConfig+0x118>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d023      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	4a2b      	ldr	r2, [pc, #172]	; (800d888 <TIM_Base_SetConfig+0x11c>)
 800d7da:	4293      	cmp	r3, r2
 800d7dc:	d01f      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	4a2a      	ldr	r2, [pc, #168]	; (800d88c <TIM_Base_SetConfig+0x120>)
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d01b      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	4a29      	ldr	r2, [pc, #164]	; (800d890 <TIM_Base_SetConfig+0x124>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d017      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	4a28      	ldr	r2, [pc, #160]	; (800d894 <TIM_Base_SetConfig+0x128>)
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d013      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	4a27      	ldr	r2, [pc, #156]	; (800d898 <TIM_Base_SetConfig+0x12c>)
 800d7fa:	4293      	cmp	r3, r2
 800d7fc:	d00f      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	4a26      	ldr	r2, [pc, #152]	; (800d89c <TIM_Base_SetConfig+0x130>)
 800d802:	4293      	cmp	r3, r2
 800d804:	d00b      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	4a25      	ldr	r2, [pc, #148]	; (800d8a0 <TIM_Base_SetConfig+0x134>)
 800d80a:	4293      	cmp	r3, r2
 800d80c:	d007      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	4a24      	ldr	r2, [pc, #144]	; (800d8a4 <TIM_Base_SetConfig+0x138>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d003      	beq.n	800d81e <TIM_Base_SetConfig+0xb2>
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	4a23      	ldr	r2, [pc, #140]	; (800d8a8 <TIM_Base_SetConfig+0x13c>)
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d108      	bne.n	800d830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	68db      	ldr	r3, [r3, #12]
 800d82a:	68fa      	ldr	r2, [r7, #12]
 800d82c:	4313      	orrs	r3, r2
 800d82e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	695b      	ldr	r3, [r3, #20]
 800d83a:	4313      	orrs	r3, r2
 800d83c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	689a      	ldr	r2, [r3, #8]
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	681a      	ldr	r2, [r3, #0]
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	4a0a      	ldr	r2, [pc, #40]	; (800d880 <TIM_Base_SetConfig+0x114>)
 800d858:	4293      	cmp	r3, r2
 800d85a:	d003      	beq.n	800d864 <TIM_Base_SetConfig+0xf8>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	4a0c      	ldr	r2, [pc, #48]	; (800d890 <TIM_Base_SetConfig+0x124>)
 800d860:	4293      	cmp	r3, r2
 800d862:	d103      	bne.n	800d86c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	691a      	ldr	r2, [r3, #16]
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	2201      	movs	r2, #1
 800d870:	615a      	str	r2, [r3, #20]
}
 800d872:	bf00      	nop
 800d874:	3714      	adds	r7, #20
 800d876:	46bd      	mov	sp, r7
 800d878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87c:	4770      	bx	lr
 800d87e:	bf00      	nop
 800d880:	40010000 	.word	0x40010000
 800d884:	40000400 	.word	0x40000400
 800d888:	40000800 	.word	0x40000800
 800d88c:	40000c00 	.word	0x40000c00
 800d890:	40010400 	.word	0x40010400
 800d894:	40014000 	.word	0x40014000
 800d898:	40014400 	.word	0x40014400
 800d89c:	40014800 	.word	0x40014800
 800d8a0:	40001800 	.word	0x40001800
 800d8a4:	40001c00 	.word	0x40001c00
 800d8a8:	40002000 	.word	0x40002000

0800d8ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b087      	sub	sp, #28
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6a1b      	ldr	r3, [r3, #32]
 800d8ba:	f023 0201 	bic.w	r2, r3, #1
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6a1b      	ldr	r3, [r3, #32]
 800d8c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	685b      	ldr	r3, [r3, #4]
 800d8cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	699b      	ldr	r3, [r3, #24]
 800d8d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f023 0303 	bic.w	r3, r3, #3
 800d8e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	68fa      	ldr	r2, [r7, #12]
 800d8ea:	4313      	orrs	r3, r2
 800d8ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	f023 0302 	bic.w	r3, r3, #2
 800d8f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	689b      	ldr	r3, [r3, #8]
 800d8fa:	697a      	ldr	r2, [r7, #20]
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	4a20      	ldr	r2, [pc, #128]	; (800d984 <TIM_OC1_SetConfig+0xd8>)
 800d904:	4293      	cmp	r3, r2
 800d906:	d003      	beq.n	800d910 <TIM_OC1_SetConfig+0x64>
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	4a1f      	ldr	r2, [pc, #124]	; (800d988 <TIM_OC1_SetConfig+0xdc>)
 800d90c:	4293      	cmp	r3, r2
 800d90e:	d10c      	bne.n	800d92a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d910:	697b      	ldr	r3, [r7, #20]
 800d912:	f023 0308 	bic.w	r3, r3, #8
 800d916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	68db      	ldr	r3, [r3, #12]
 800d91c:	697a      	ldr	r2, [r7, #20]
 800d91e:	4313      	orrs	r3, r2
 800d920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	f023 0304 	bic.w	r3, r3, #4
 800d928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	4a15      	ldr	r2, [pc, #84]	; (800d984 <TIM_OC1_SetConfig+0xd8>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	d003      	beq.n	800d93a <TIM_OC1_SetConfig+0x8e>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	4a14      	ldr	r2, [pc, #80]	; (800d988 <TIM_OC1_SetConfig+0xdc>)
 800d936:	4293      	cmp	r3, r2
 800d938:	d111      	bne.n	800d95e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	695b      	ldr	r3, [r3, #20]
 800d94e:	693a      	ldr	r2, [r7, #16]
 800d950:	4313      	orrs	r3, r2
 800d952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	699b      	ldr	r3, [r3, #24]
 800d958:	693a      	ldr	r2, [r7, #16]
 800d95a:	4313      	orrs	r3, r2
 800d95c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	693a      	ldr	r2, [r7, #16]
 800d962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	68fa      	ldr	r2, [r7, #12]
 800d968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	685a      	ldr	r2, [r3, #4]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	697a      	ldr	r2, [r7, #20]
 800d976:	621a      	str	r2, [r3, #32]
}
 800d978:	bf00      	nop
 800d97a:	371c      	adds	r7, #28
 800d97c:	46bd      	mov	sp, r7
 800d97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d982:	4770      	bx	lr
 800d984:	40010000 	.word	0x40010000
 800d988:	40010400 	.word	0x40010400

0800d98c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b087      	sub	sp, #28
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
 800d994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6a1b      	ldr	r3, [r3, #32]
 800d99a:	f023 0210 	bic.w	r2, r3, #16
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	6a1b      	ldr	r3, [r3, #32]
 800d9a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	685b      	ldr	r3, [r3, #4]
 800d9ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	699b      	ldr	r3, [r3, #24]
 800d9b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d9ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d9c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	021b      	lsls	r3, r3, #8
 800d9ca:	68fa      	ldr	r2, [r7, #12]
 800d9cc:	4313      	orrs	r3, r2
 800d9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d9d0:	697b      	ldr	r3, [r7, #20]
 800d9d2:	f023 0320 	bic.w	r3, r3, #32
 800d9d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	689b      	ldr	r3, [r3, #8]
 800d9dc:	011b      	lsls	r3, r3, #4
 800d9de:	697a      	ldr	r2, [r7, #20]
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	4a22      	ldr	r2, [pc, #136]	; (800da70 <TIM_OC2_SetConfig+0xe4>)
 800d9e8:	4293      	cmp	r3, r2
 800d9ea:	d003      	beq.n	800d9f4 <TIM_OC2_SetConfig+0x68>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	4a21      	ldr	r2, [pc, #132]	; (800da74 <TIM_OC2_SetConfig+0xe8>)
 800d9f0:	4293      	cmp	r3, r2
 800d9f2:	d10d      	bne.n	800da10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	68db      	ldr	r3, [r3, #12]
 800da00:	011b      	lsls	r3, r3, #4
 800da02:	697a      	ldr	r2, [r7, #20]
 800da04:	4313      	orrs	r3, r2
 800da06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a17      	ldr	r2, [pc, #92]	; (800da70 <TIM_OC2_SetConfig+0xe4>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d003      	beq.n	800da20 <TIM_OC2_SetConfig+0x94>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4a16      	ldr	r2, [pc, #88]	; (800da74 <TIM_OC2_SetConfig+0xe8>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d113      	bne.n	800da48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800da26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800da28:	693b      	ldr	r3, [r7, #16]
 800da2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	695b      	ldr	r3, [r3, #20]
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	693a      	ldr	r2, [r7, #16]
 800da38:	4313      	orrs	r3, r2
 800da3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	699b      	ldr	r3, [r3, #24]
 800da40:	009b      	lsls	r3, r3, #2
 800da42:	693a      	ldr	r2, [r7, #16]
 800da44:	4313      	orrs	r3, r2
 800da46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	693a      	ldr	r2, [r7, #16]
 800da4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	68fa      	ldr	r2, [r7, #12]
 800da52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	685a      	ldr	r2, [r3, #4]
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	697a      	ldr	r2, [r7, #20]
 800da60:	621a      	str	r2, [r3, #32]
}
 800da62:	bf00      	nop
 800da64:	371c      	adds	r7, #28
 800da66:	46bd      	mov	sp, r7
 800da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6c:	4770      	bx	lr
 800da6e:	bf00      	nop
 800da70:	40010000 	.word	0x40010000
 800da74:	40010400 	.word	0x40010400

0800da78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da78:	b480      	push	{r7}
 800da7a:	b087      	sub	sp, #28
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	6a1b      	ldr	r3, [r3, #32]
 800da86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	6a1b      	ldr	r3, [r3, #32]
 800da92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	69db      	ldr	r3, [r3, #28]
 800da9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800daa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f023 0303 	bic.w	r3, r3, #3
 800daae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	4313      	orrs	r3, r2
 800dab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	689b      	ldr	r3, [r3, #8]
 800dac6:	021b      	lsls	r3, r3, #8
 800dac8:	697a      	ldr	r2, [r7, #20]
 800daca:	4313      	orrs	r3, r2
 800dacc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	4a21      	ldr	r2, [pc, #132]	; (800db58 <TIM_OC3_SetConfig+0xe0>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d003      	beq.n	800dade <TIM_OC3_SetConfig+0x66>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	4a20      	ldr	r2, [pc, #128]	; (800db5c <TIM_OC3_SetConfig+0xe4>)
 800dada:	4293      	cmp	r3, r2
 800dadc:	d10d      	bne.n	800dafa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	021b      	lsls	r3, r3, #8
 800daec:	697a      	ldr	r2, [r7, #20]
 800daee:	4313      	orrs	r3, r2
 800daf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800daf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	4a16      	ldr	r2, [pc, #88]	; (800db58 <TIM_OC3_SetConfig+0xe0>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d003      	beq.n	800db0a <TIM_OC3_SetConfig+0x92>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	4a15      	ldr	r2, [pc, #84]	; (800db5c <TIM_OC3_SetConfig+0xe4>)
 800db06:	4293      	cmp	r3, r2
 800db08:	d113      	bne.n	800db32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800db12:	693b      	ldr	r3, [r7, #16]
 800db14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800db18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	695b      	ldr	r3, [r3, #20]
 800db1e:	011b      	lsls	r3, r3, #4
 800db20:	693a      	ldr	r2, [r7, #16]
 800db22:	4313      	orrs	r3, r2
 800db24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	699b      	ldr	r3, [r3, #24]
 800db2a:	011b      	lsls	r3, r3, #4
 800db2c:	693a      	ldr	r2, [r7, #16]
 800db2e:	4313      	orrs	r3, r2
 800db30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	693a      	ldr	r2, [r7, #16]
 800db36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	68fa      	ldr	r2, [r7, #12]
 800db3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	685a      	ldr	r2, [r3, #4]
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	697a      	ldr	r2, [r7, #20]
 800db4a:	621a      	str	r2, [r3, #32]
}
 800db4c:	bf00      	nop
 800db4e:	371c      	adds	r7, #28
 800db50:	46bd      	mov	sp, r7
 800db52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db56:	4770      	bx	lr
 800db58:	40010000 	.word	0x40010000
 800db5c:	40010400 	.word	0x40010400

0800db60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db60:	b480      	push	{r7}
 800db62:	b087      	sub	sp, #28
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	6a1b      	ldr	r3, [r3, #32]
 800db6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6a1b      	ldr	r3, [r3, #32]
 800db7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	69db      	ldr	r3, [r3, #28]
 800db86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	021b      	lsls	r3, r3, #8
 800db9e:	68fa      	ldr	r2, [r7, #12]
 800dba0:	4313      	orrs	r3, r2
 800dba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dbaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	689b      	ldr	r3, [r3, #8]
 800dbb0:	031b      	lsls	r3, r3, #12
 800dbb2:	693a      	ldr	r2, [r7, #16]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	4a12      	ldr	r2, [pc, #72]	; (800dc04 <TIM_OC4_SetConfig+0xa4>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d003      	beq.n	800dbc8 <TIM_OC4_SetConfig+0x68>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	4a11      	ldr	r2, [pc, #68]	; (800dc08 <TIM_OC4_SetConfig+0xa8>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d109      	bne.n	800dbdc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dbc8:	697b      	ldr	r3, [r7, #20]
 800dbca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dbce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	695b      	ldr	r3, [r3, #20]
 800dbd4:	019b      	lsls	r3, r3, #6
 800dbd6:	697a      	ldr	r2, [r7, #20]
 800dbd8:	4313      	orrs	r3, r2
 800dbda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	697a      	ldr	r2, [r7, #20]
 800dbe0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	68fa      	ldr	r2, [r7, #12]
 800dbe6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	685a      	ldr	r2, [r3, #4]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	693a      	ldr	r2, [r7, #16]
 800dbf4:	621a      	str	r2, [r3, #32]
}
 800dbf6:	bf00      	nop
 800dbf8:	371c      	adds	r7, #28
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	40010000 	.word	0x40010000
 800dc08:	40010400 	.word	0x40010400

0800dc0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b087      	sub	sp, #28
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	60f8      	str	r0, [r7, #12]
 800dc14:	60b9      	str	r1, [r7, #8]
 800dc16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	f003 031f 	and.w	r3, r3, #31
 800dc1e:	2201      	movs	r2, #1
 800dc20:	fa02 f303 	lsl.w	r3, r2, r3
 800dc24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	6a1a      	ldr	r2, [r3, #32]
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	43db      	mvns	r3, r3
 800dc2e:	401a      	ands	r2, r3
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	6a1a      	ldr	r2, [r3, #32]
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	f003 031f 	and.w	r3, r3, #31
 800dc3e:	6879      	ldr	r1, [r7, #4]
 800dc40:	fa01 f303 	lsl.w	r3, r1, r3
 800dc44:	431a      	orrs	r2, r3
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	621a      	str	r2, [r3, #32]
}
 800dc4a:	bf00      	nop
 800dc4c:	371c      	adds	r7, #28
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc54:	4770      	bx	lr
	...

0800dc58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	b085      	sub	sp, #20
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
 800dc60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc68:	2b01      	cmp	r3, #1
 800dc6a:	d101      	bne.n	800dc70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dc6c:	2302      	movs	r3, #2
 800dc6e:	e05a      	b.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2201      	movs	r2, #1
 800dc74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2202      	movs	r2, #2
 800dc7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	685b      	ldr	r3, [r3, #4]
 800dc86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	689b      	ldr	r3, [r3, #8]
 800dc8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	68fa      	ldr	r2, [r7, #12]
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	4a21      	ldr	r2, [pc, #132]	; (800dd34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800dcb0:	4293      	cmp	r3, r2
 800dcb2:	d022      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dcbc:	d01d      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	4a1d      	ldr	r2, [pc, #116]	; (800dd38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800dcc4:	4293      	cmp	r3, r2
 800dcc6:	d018      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4a1b      	ldr	r2, [pc, #108]	; (800dd3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d013      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	4a1a      	ldr	r2, [pc, #104]	; (800dd40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800dcd8:	4293      	cmp	r3, r2
 800dcda:	d00e      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4a18      	ldr	r2, [pc, #96]	; (800dd44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800dce2:	4293      	cmp	r3, r2
 800dce4:	d009      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	4a17      	ldr	r2, [pc, #92]	; (800dd48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d004      	beq.n	800dcfa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	4a15      	ldr	r2, [pc, #84]	; (800dd4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800dcf6:	4293      	cmp	r3, r2
 800dcf8:	d10c      	bne.n	800dd14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dcfa:	68bb      	ldr	r3, [r7, #8]
 800dcfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	68ba      	ldr	r2, [r7, #8]
 800dd08:	4313      	orrs	r3, r2
 800dd0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	68ba      	ldr	r2, [r7, #8]
 800dd12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2201      	movs	r2, #1
 800dd18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3714      	adds	r7, #20
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop
 800dd34:	40010000 	.word	0x40010000
 800dd38:	40000400 	.word	0x40000400
 800dd3c:	40000800 	.word	0x40000800
 800dd40:	40000c00 	.word	0x40000c00
 800dd44:	40010400 	.word	0x40010400
 800dd48:	40014000 	.word	0x40014000
 800dd4c:	40001800 	.word	0x40001800

0800dd50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dd50:	b480      	push	{r7}
 800dd52:	b085      	sub	sp, #20
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd64:	2b01      	cmp	r3, #1
 800dd66:	d101      	bne.n	800dd6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dd68:	2302      	movs	r3, #2
 800dd6a:	e03d      	b.n	800dde8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2201      	movs	r2, #1
 800dd70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	68db      	ldr	r3, [r3, #12]
 800dd7e:	4313      	orrs	r3, r2
 800dd80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	689b      	ldr	r3, [r3, #8]
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	685b      	ldr	r3, [r3, #4]
 800dd9a:	4313      	orrs	r3, r2
 800dd9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	4313      	orrs	r3, r2
 800ddaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	691b      	ldr	r3, [r3, #16]
 800ddb6:	4313      	orrs	r3, r2
 800ddb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	695b      	ldr	r3, [r3, #20]
 800ddc4:	4313      	orrs	r3, r2
 800ddc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	69db      	ldr	r3, [r3, #28]
 800ddd2:	4313      	orrs	r3, r2
 800ddd4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	68fa      	ldr	r2, [r7, #12]
 800dddc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dde6:	2300      	movs	r3, #0
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	3714      	adds	r7, #20
 800ddec:	46bd      	mov	sp, r7
 800ddee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf2:	4770      	bx	lr

0800ddf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ddfc:	bf00      	nop
 800ddfe:	370c      	adds	r7, #12
 800de00:	46bd      	mov	sp, r7
 800de02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de06:	4770      	bx	lr

0800de08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800de08:	b480      	push	{r7}
 800de0a:	b083      	sub	sp, #12
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800de10:	bf00      	nop
 800de12:	370c      	adds	r7, #12
 800de14:	46bd      	mov	sp, r7
 800de16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1a:	4770      	bx	lr

0800de1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d101      	bne.n	800de2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de2a:	2301      	movs	r3, #1
 800de2c:	e03f      	b.n	800deae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800de34:	b2db      	uxtb	r3, r3
 800de36:	2b00      	cmp	r3, #0
 800de38:	d106      	bne.n	800de48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2200      	movs	r2, #0
 800de3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de42:	6878      	ldr	r0, [r7, #4]
 800de44:	f7f8 fbb4 	bl	80065b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	2224      	movs	r2, #36	; 0x24
 800de4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	68da      	ldr	r2, [r3, #12]
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800de5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800de60:	6878      	ldr	r0, [r7, #4]
 800de62:	f000 f829 	bl	800deb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	691a      	ldr	r2, [r3, #16]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800de74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	695a      	ldr	r2, [r3, #20]
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800de84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	68da      	ldr	r2, [r3, #12]
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800de94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	2200      	movs	r2, #0
 800de9a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2220      	movs	r2, #32
 800dea0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2220      	movs	r2, #32
 800dea8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800deac:	2300      	movs	r3, #0
}
 800deae:	4618      	mov	r0, r3
 800deb0:	3708      	adds	r7, #8
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}
	...

0800deb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800deb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800debc:	b085      	sub	sp, #20
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	691b      	ldr	r3, [r3, #16]
 800dec8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	68da      	ldr	r2, [r3, #12]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	430a      	orrs	r2, r1
 800ded6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	689a      	ldr	r2, [r3, #8]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	691b      	ldr	r3, [r3, #16]
 800dee0:	431a      	orrs	r2, r3
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	695b      	ldr	r3, [r3, #20]
 800dee6:	431a      	orrs	r2, r3
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	69db      	ldr	r3, [r3, #28]
 800deec:	4313      	orrs	r3, r2
 800deee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	68db      	ldr	r3, [r3, #12]
 800def6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800defa:	f023 030c 	bic.w	r3, r3, #12
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	6812      	ldr	r2, [r2, #0]
 800df02:	68f9      	ldr	r1, [r7, #12]
 800df04:	430b      	orrs	r3, r1
 800df06:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	695b      	ldr	r3, [r3, #20]
 800df0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	699a      	ldr	r2, [r3, #24]
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	430a      	orrs	r2, r1
 800df1c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	69db      	ldr	r3, [r3, #28]
 800df22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800df26:	f040 818b 	bne.w	800e240 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	4ac1      	ldr	r2, [pc, #772]	; (800e234 <UART_SetConfig+0x37c>)
 800df30:	4293      	cmp	r3, r2
 800df32:	d005      	beq.n	800df40 <UART_SetConfig+0x88>
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	4abf      	ldr	r2, [pc, #764]	; (800e238 <UART_SetConfig+0x380>)
 800df3a:	4293      	cmp	r3, r2
 800df3c:	f040 80bd 	bne.w	800e0ba <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800df40:	f7fc fbcc 	bl	800a6dc <HAL_RCC_GetPCLK2Freq>
 800df44:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	461d      	mov	r5, r3
 800df4a:	f04f 0600 	mov.w	r6, #0
 800df4e:	46a8      	mov	r8, r5
 800df50:	46b1      	mov	r9, r6
 800df52:	eb18 0308 	adds.w	r3, r8, r8
 800df56:	eb49 0409 	adc.w	r4, r9, r9
 800df5a:	4698      	mov	r8, r3
 800df5c:	46a1      	mov	r9, r4
 800df5e:	eb18 0805 	adds.w	r8, r8, r5
 800df62:	eb49 0906 	adc.w	r9, r9, r6
 800df66:	f04f 0100 	mov.w	r1, #0
 800df6a:	f04f 0200 	mov.w	r2, #0
 800df6e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800df72:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800df76:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800df7a:	4688      	mov	r8, r1
 800df7c:	4691      	mov	r9, r2
 800df7e:	eb18 0005 	adds.w	r0, r8, r5
 800df82:	eb49 0106 	adc.w	r1, r9, r6
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	461d      	mov	r5, r3
 800df8c:	f04f 0600 	mov.w	r6, #0
 800df90:	196b      	adds	r3, r5, r5
 800df92:	eb46 0406 	adc.w	r4, r6, r6
 800df96:	461a      	mov	r2, r3
 800df98:	4623      	mov	r3, r4
 800df9a:	f7f2 fe8d 	bl	8000cb8 <__aeabi_uldivmod>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	460c      	mov	r4, r1
 800dfa2:	461a      	mov	r2, r3
 800dfa4:	4ba5      	ldr	r3, [pc, #660]	; (800e23c <UART_SetConfig+0x384>)
 800dfa6:	fba3 2302 	umull	r2, r3, r3, r2
 800dfaa:	095b      	lsrs	r3, r3, #5
 800dfac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dfb0:	68bb      	ldr	r3, [r7, #8]
 800dfb2:	461d      	mov	r5, r3
 800dfb4:	f04f 0600 	mov.w	r6, #0
 800dfb8:	46a9      	mov	r9, r5
 800dfba:	46b2      	mov	sl, r6
 800dfbc:	eb19 0309 	adds.w	r3, r9, r9
 800dfc0:	eb4a 040a 	adc.w	r4, sl, sl
 800dfc4:	4699      	mov	r9, r3
 800dfc6:	46a2      	mov	sl, r4
 800dfc8:	eb19 0905 	adds.w	r9, r9, r5
 800dfcc:	eb4a 0a06 	adc.w	sl, sl, r6
 800dfd0:	f04f 0100 	mov.w	r1, #0
 800dfd4:	f04f 0200 	mov.w	r2, #0
 800dfd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dfdc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dfe0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dfe4:	4689      	mov	r9, r1
 800dfe6:	4692      	mov	sl, r2
 800dfe8:	eb19 0005 	adds.w	r0, r9, r5
 800dfec:	eb4a 0106 	adc.w	r1, sl, r6
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	461d      	mov	r5, r3
 800dff6:	f04f 0600 	mov.w	r6, #0
 800dffa:	196b      	adds	r3, r5, r5
 800dffc:	eb46 0406 	adc.w	r4, r6, r6
 800e000:	461a      	mov	r2, r3
 800e002:	4623      	mov	r3, r4
 800e004:	f7f2 fe58 	bl	8000cb8 <__aeabi_uldivmod>
 800e008:	4603      	mov	r3, r0
 800e00a:	460c      	mov	r4, r1
 800e00c:	461a      	mov	r2, r3
 800e00e:	4b8b      	ldr	r3, [pc, #556]	; (800e23c <UART_SetConfig+0x384>)
 800e010:	fba3 1302 	umull	r1, r3, r3, r2
 800e014:	095b      	lsrs	r3, r3, #5
 800e016:	2164      	movs	r1, #100	; 0x64
 800e018:	fb01 f303 	mul.w	r3, r1, r3
 800e01c:	1ad3      	subs	r3, r2, r3
 800e01e:	00db      	lsls	r3, r3, #3
 800e020:	3332      	adds	r3, #50	; 0x32
 800e022:	4a86      	ldr	r2, [pc, #536]	; (800e23c <UART_SetConfig+0x384>)
 800e024:	fba2 2303 	umull	r2, r3, r2, r3
 800e028:	095b      	lsrs	r3, r3, #5
 800e02a:	005b      	lsls	r3, r3, #1
 800e02c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e030:	4498      	add	r8, r3
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	461d      	mov	r5, r3
 800e036:	f04f 0600 	mov.w	r6, #0
 800e03a:	46a9      	mov	r9, r5
 800e03c:	46b2      	mov	sl, r6
 800e03e:	eb19 0309 	adds.w	r3, r9, r9
 800e042:	eb4a 040a 	adc.w	r4, sl, sl
 800e046:	4699      	mov	r9, r3
 800e048:	46a2      	mov	sl, r4
 800e04a:	eb19 0905 	adds.w	r9, r9, r5
 800e04e:	eb4a 0a06 	adc.w	sl, sl, r6
 800e052:	f04f 0100 	mov.w	r1, #0
 800e056:	f04f 0200 	mov.w	r2, #0
 800e05a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e05e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e062:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e066:	4689      	mov	r9, r1
 800e068:	4692      	mov	sl, r2
 800e06a:	eb19 0005 	adds.w	r0, r9, r5
 800e06e:	eb4a 0106 	adc.w	r1, sl, r6
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	685b      	ldr	r3, [r3, #4]
 800e076:	461d      	mov	r5, r3
 800e078:	f04f 0600 	mov.w	r6, #0
 800e07c:	196b      	adds	r3, r5, r5
 800e07e:	eb46 0406 	adc.w	r4, r6, r6
 800e082:	461a      	mov	r2, r3
 800e084:	4623      	mov	r3, r4
 800e086:	f7f2 fe17 	bl	8000cb8 <__aeabi_uldivmod>
 800e08a:	4603      	mov	r3, r0
 800e08c:	460c      	mov	r4, r1
 800e08e:	461a      	mov	r2, r3
 800e090:	4b6a      	ldr	r3, [pc, #424]	; (800e23c <UART_SetConfig+0x384>)
 800e092:	fba3 1302 	umull	r1, r3, r3, r2
 800e096:	095b      	lsrs	r3, r3, #5
 800e098:	2164      	movs	r1, #100	; 0x64
 800e09a:	fb01 f303 	mul.w	r3, r1, r3
 800e09e:	1ad3      	subs	r3, r2, r3
 800e0a0:	00db      	lsls	r3, r3, #3
 800e0a2:	3332      	adds	r3, #50	; 0x32
 800e0a4:	4a65      	ldr	r2, [pc, #404]	; (800e23c <UART_SetConfig+0x384>)
 800e0a6:	fba2 2303 	umull	r2, r3, r2, r3
 800e0aa:	095b      	lsrs	r3, r3, #5
 800e0ac:	f003 0207 	and.w	r2, r3, #7
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	4442      	add	r2, r8
 800e0b6:	609a      	str	r2, [r3, #8]
 800e0b8:	e26f      	b.n	800e59a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e0ba:	f7fc fafb 	bl	800a6b4 <HAL_RCC_GetPCLK1Freq>
 800e0be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	461d      	mov	r5, r3
 800e0c4:	f04f 0600 	mov.w	r6, #0
 800e0c8:	46a8      	mov	r8, r5
 800e0ca:	46b1      	mov	r9, r6
 800e0cc:	eb18 0308 	adds.w	r3, r8, r8
 800e0d0:	eb49 0409 	adc.w	r4, r9, r9
 800e0d4:	4698      	mov	r8, r3
 800e0d6:	46a1      	mov	r9, r4
 800e0d8:	eb18 0805 	adds.w	r8, r8, r5
 800e0dc:	eb49 0906 	adc.w	r9, r9, r6
 800e0e0:	f04f 0100 	mov.w	r1, #0
 800e0e4:	f04f 0200 	mov.w	r2, #0
 800e0e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e0ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e0f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e0f4:	4688      	mov	r8, r1
 800e0f6:	4691      	mov	r9, r2
 800e0f8:	eb18 0005 	adds.w	r0, r8, r5
 800e0fc:	eb49 0106 	adc.w	r1, r9, r6
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	461d      	mov	r5, r3
 800e106:	f04f 0600 	mov.w	r6, #0
 800e10a:	196b      	adds	r3, r5, r5
 800e10c:	eb46 0406 	adc.w	r4, r6, r6
 800e110:	461a      	mov	r2, r3
 800e112:	4623      	mov	r3, r4
 800e114:	f7f2 fdd0 	bl	8000cb8 <__aeabi_uldivmod>
 800e118:	4603      	mov	r3, r0
 800e11a:	460c      	mov	r4, r1
 800e11c:	461a      	mov	r2, r3
 800e11e:	4b47      	ldr	r3, [pc, #284]	; (800e23c <UART_SetConfig+0x384>)
 800e120:	fba3 2302 	umull	r2, r3, r3, r2
 800e124:	095b      	lsrs	r3, r3, #5
 800e126:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	461d      	mov	r5, r3
 800e12e:	f04f 0600 	mov.w	r6, #0
 800e132:	46a9      	mov	r9, r5
 800e134:	46b2      	mov	sl, r6
 800e136:	eb19 0309 	adds.w	r3, r9, r9
 800e13a:	eb4a 040a 	adc.w	r4, sl, sl
 800e13e:	4699      	mov	r9, r3
 800e140:	46a2      	mov	sl, r4
 800e142:	eb19 0905 	adds.w	r9, r9, r5
 800e146:	eb4a 0a06 	adc.w	sl, sl, r6
 800e14a:	f04f 0100 	mov.w	r1, #0
 800e14e:	f04f 0200 	mov.w	r2, #0
 800e152:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e156:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e15a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e15e:	4689      	mov	r9, r1
 800e160:	4692      	mov	sl, r2
 800e162:	eb19 0005 	adds.w	r0, r9, r5
 800e166:	eb4a 0106 	adc.w	r1, sl, r6
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	685b      	ldr	r3, [r3, #4]
 800e16e:	461d      	mov	r5, r3
 800e170:	f04f 0600 	mov.w	r6, #0
 800e174:	196b      	adds	r3, r5, r5
 800e176:	eb46 0406 	adc.w	r4, r6, r6
 800e17a:	461a      	mov	r2, r3
 800e17c:	4623      	mov	r3, r4
 800e17e:	f7f2 fd9b 	bl	8000cb8 <__aeabi_uldivmod>
 800e182:	4603      	mov	r3, r0
 800e184:	460c      	mov	r4, r1
 800e186:	461a      	mov	r2, r3
 800e188:	4b2c      	ldr	r3, [pc, #176]	; (800e23c <UART_SetConfig+0x384>)
 800e18a:	fba3 1302 	umull	r1, r3, r3, r2
 800e18e:	095b      	lsrs	r3, r3, #5
 800e190:	2164      	movs	r1, #100	; 0x64
 800e192:	fb01 f303 	mul.w	r3, r1, r3
 800e196:	1ad3      	subs	r3, r2, r3
 800e198:	00db      	lsls	r3, r3, #3
 800e19a:	3332      	adds	r3, #50	; 0x32
 800e19c:	4a27      	ldr	r2, [pc, #156]	; (800e23c <UART_SetConfig+0x384>)
 800e19e:	fba2 2303 	umull	r2, r3, r2, r3
 800e1a2:	095b      	lsrs	r3, r3, #5
 800e1a4:	005b      	lsls	r3, r3, #1
 800e1a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e1aa:	4498      	add	r8, r3
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	461d      	mov	r5, r3
 800e1b0:	f04f 0600 	mov.w	r6, #0
 800e1b4:	46a9      	mov	r9, r5
 800e1b6:	46b2      	mov	sl, r6
 800e1b8:	eb19 0309 	adds.w	r3, r9, r9
 800e1bc:	eb4a 040a 	adc.w	r4, sl, sl
 800e1c0:	4699      	mov	r9, r3
 800e1c2:	46a2      	mov	sl, r4
 800e1c4:	eb19 0905 	adds.w	r9, r9, r5
 800e1c8:	eb4a 0a06 	adc.w	sl, sl, r6
 800e1cc:	f04f 0100 	mov.w	r1, #0
 800e1d0:	f04f 0200 	mov.w	r2, #0
 800e1d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e1d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e1dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e1e0:	4689      	mov	r9, r1
 800e1e2:	4692      	mov	sl, r2
 800e1e4:	eb19 0005 	adds.w	r0, r9, r5
 800e1e8:	eb4a 0106 	adc.w	r1, sl, r6
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	461d      	mov	r5, r3
 800e1f2:	f04f 0600 	mov.w	r6, #0
 800e1f6:	196b      	adds	r3, r5, r5
 800e1f8:	eb46 0406 	adc.w	r4, r6, r6
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	4623      	mov	r3, r4
 800e200:	f7f2 fd5a 	bl	8000cb8 <__aeabi_uldivmod>
 800e204:	4603      	mov	r3, r0
 800e206:	460c      	mov	r4, r1
 800e208:	461a      	mov	r2, r3
 800e20a:	4b0c      	ldr	r3, [pc, #48]	; (800e23c <UART_SetConfig+0x384>)
 800e20c:	fba3 1302 	umull	r1, r3, r3, r2
 800e210:	095b      	lsrs	r3, r3, #5
 800e212:	2164      	movs	r1, #100	; 0x64
 800e214:	fb01 f303 	mul.w	r3, r1, r3
 800e218:	1ad3      	subs	r3, r2, r3
 800e21a:	00db      	lsls	r3, r3, #3
 800e21c:	3332      	adds	r3, #50	; 0x32
 800e21e:	4a07      	ldr	r2, [pc, #28]	; (800e23c <UART_SetConfig+0x384>)
 800e220:	fba2 2303 	umull	r2, r3, r2, r3
 800e224:	095b      	lsrs	r3, r3, #5
 800e226:	f003 0207 	and.w	r2, r3, #7
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	4442      	add	r2, r8
 800e230:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800e232:	e1b2      	b.n	800e59a <UART_SetConfig+0x6e2>
 800e234:	40011000 	.word	0x40011000
 800e238:	40011400 	.word	0x40011400
 800e23c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	4ad7      	ldr	r2, [pc, #860]	; (800e5a4 <UART_SetConfig+0x6ec>)
 800e246:	4293      	cmp	r3, r2
 800e248:	d005      	beq.n	800e256 <UART_SetConfig+0x39e>
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	4ad6      	ldr	r2, [pc, #856]	; (800e5a8 <UART_SetConfig+0x6f0>)
 800e250:	4293      	cmp	r3, r2
 800e252:	f040 80d1 	bne.w	800e3f8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800e256:	f7fc fa41 	bl	800a6dc <HAL_RCC_GetPCLK2Freq>
 800e25a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e25c:	68bb      	ldr	r3, [r7, #8]
 800e25e:	469a      	mov	sl, r3
 800e260:	f04f 0b00 	mov.w	fp, #0
 800e264:	46d0      	mov	r8, sl
 800e266:	46d9      	mov	r9, fp
 800e268:	eb18 0308 	adds.w	r3, r8, r8
 800e26c:	eb49 0409 	adc.w	r4, r9, r9
 800e270:	4698      	mov	r8, r3
 800e272:	46a1      	mov	r9, r4
 800e274:	eb18 080a 	adds.w	r8, r8, sl
 800e278:	eb49 090b 	adc.w	r9, r9, fp
 800e27c:	f04f 0100 	mov.w	r1, #0
 800e280:	f04f 0200 	mov.w	r2, #0
 800e284:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e288:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e28c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e290:	4688      	mov	r8, r1
 800e292:	4691      	mov	r9, r2
 800e294:	eb1a 0508 	adds.w	r5, sl, r8
 800e298:	eb4b 0609 	adc.w	r6, fp, r9
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	f04f 0200 	mov.w	r2, #0
 800e2a6:	f04f 0300 	mov.w	r3, #0
 800e2aa:	f04f 0400 	mov.w	r4, #0
 800e2ae:	0094      	lsls	r4, r2, #2
 800e2b0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e2b4:	008b      	lsls	r3, r1, #2
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	4623      	mov	r3, r4
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	4631      	mov	r1, r6
 800e2be:	f7f2 fcfb 	bl	8000cb8 <__aeabi_uldivmod>
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	460c      	mov	r4, r1
 800e2c6:	461a      	mov	r2, r3
 800e2c8:	4bb8      	ldr	r3, [pc, #736]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e2ca:	fba3 2302 	umull	r2, r3, r3, r2
 800e2ce:	095b      	lsrs	r3, r3, #5
 800e2d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e2d4:	68bb      	ldr	r3, [r7, #8]
 800e2d6:	469b      	mov	fp, r3
 800e2d8:	f04f 0c00 	mov.w	ip, #0
 800e2dc:	46d9      	mov	r9, fp
 800e2de:	46e2      	mov	sl, ip
 800e2e0:	eb19 0309 	adds.w	r3, r9, r9
 800e2e4:	eb4a 040a 	adc.w	r4, sl, sl
 800e2e8:	4699      	mov	r9, r3
 800e2ea:	46a2      	mov	sl, r4
 800e2ec:	eb19 090b 	adds.w	r9, r9, fp
 800e2f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e2f4:	f04f 0100 	mov.w	r1, #0
 800e2f8:	f04f 0200 	mov.w	r2, #0
 800e2fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e300:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e304:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e308:	4689      	mov	r9, r1
 800e30a:	4692      	mov	sl, r2
 800e30c:	eb1b 0509 	adds.w	r5, fp, r9
 800e310:	eb4c 060a 	adc.w	r6, ip, sl
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	4619      	mov	r1, r3
 800e31a:	f04f 0200 	mov.w	r2, #0
 800e31e:	f04f 0300 	mov.w	r3, #0
 800e322:	f04f 0400 	mov.w	r4, #0
 800e326:	0094      	lsls	r4, r2, #2
 800e328:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e32c:	008b      	lsls	r3, r1, #2
 800e32e:	461a      	mov	r2, r3
 800e330:	4623      	mov	r3, r4
 800e332:	4628      	mov	r0, r5
 800e334:	4631      	mov	r1, r6
 800e336:	f7f2 fcbf 	bl	8000cb8 <__aeabi_uldivmod>
 800e33a:	4603      	mov	r3, r0
 800e33c:	460c      	mov	r4, r1
 800e33e:	461a      	mov	r2, r3
 800e340:	4b9a      	ldr	r3, [pc, #616]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e342:	fba3 1302 	umull	r1, r3, r3, r2
 800e346:	095b      	lsrs	r3, r3, #5
 800e348:	2164      	movs	r1, #100	; 0x64
 800e34a:	fb01 f303 	mul.w	r3, r1, r3
 800e34e:	1ad3      	subs	r3, r2, r3
 800e350:	011b      	lsls	r3, r3, #4
 800e352:	3332      	adds	r3, #50	; 0x32
 800e354:	4a95      	ldr	r2, [pc, #596]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e356:	fba2 2303 	umull	r2, r3, r2, r3
 800e35a:	095b      	lsrs	r3, r3, #5
 800e35c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e360:	4498      	add	r8, r3
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	469b      	mov	fp, r3
 800e366:	f04f 0c00 	mov.w	ip, #0
 800e36a:	46d9      	mov	r9, fp
 800e36c:	46e2      	mov	sl, ip
 800e36e:	eb19 0309 	adds.w	r3, r9, r9
 800e372:	eb4a 040a 	adc.w	r4, sl, sl
 800e376:	4699      	mov	r9, r3
 800e378:	46a2      	mov	sl, r4
 800e37a:	eb19 090b 	adds.w	r9, r9, fp
 800e37e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e382:	f04f 0100 	mov.w	r1, #0
 800e386:	f04f 0200 	mov.w	r2, #0
 800e38a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e38e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e392:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e396:	4689      	mov	r9, r1
 800e398:	4692      	mov	sl, r2
 800e39a:	eb1b 0509 	adds.w	r5, fp, r9
 800e39e:	eb4c 060a 	adc.w	r6, ip, sl
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	685b      	ldr	r3, [r3, #4]
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	f04f 0200 	mov.w	r2, #0
 800e3ac:	f04f 0300 	mov.w	r3, #0
 800e3b0:	f04f 0400 	mov.w	r4, #0
 800e3b4:	0094      	lsls	r4, r2, #2
 800e3b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e3ba:	008b      	lsls	r3, r1, #2
 800e3bc:	461a      	mov	r2, r3
 800e3be:	4623      	mov	r3, r4
 800e3c0:	4628      	mov	r0, r5
 800e3c2:	4631      	mov	r1, r6
 800e3c4:	f7f2 fc78 	bl	8000cb8 <__aeabi_uldivmod>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	4b77      	ldr	r3, [pc, #476]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e3d0:	fba3 1302 	umull	r1, r3, r3, r2
 800e3d4:	095b      	lsrs	r3, r3, #5
 800e3d6:	2164      	movs	r1, #100	; 0x64
 800e3d8:	fb01 f303 	mul.w	r3, r1, r3
 800e3dc:	1ad3      	subs	r3, r2, r3
 800e3de:	011b      	lsls	r3, r3, #4
 800e3e0:	3332      	adds	r3, #50	; 0x32
 800e3e2:	4a72      	ldr	r2, [pc, #456]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e3e4:	fba2 2303 	umull	r2, r3, r2, r3
 800e3e8:	095b      	lsrs	r3, r3, #5
 800e3ea:	f003 020f 	and.w	r2, r3, #15
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	4442      	add	r2, r8
 800e3f4:	609a      	str	r2, [r3, #8]
 800e3f6:	e0d0      	b.n	800e59a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e3f8:	f7fc f95c 	bl	800a6b4 <HAL_RCC_GetPCLK1Freq>
 800e3fc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	469a      	mov	sl, r3
 800e402:	f04f 0b00 	mov.w	fp, #0
 800e406:	46d0      	mov	r8, sl
 800e408:	46d9      	mov	r9, fp
 800e40a:	eb18 0308 	adds.w	r3, r8, r8
 800e40e:	eb49 0409 	adc.w	r4, r9, r9
 800e412:	4698      	mov	r8, r3
 800e414:	46a1      	mov	r9, r4
 800e416:	eb18 080a 	adds.w	r8, r8, sl
 800e41a:	eb49 090b 	adc.w	r9, r9, fp
 800e41e:	f04f 0100 	mov.w	r1, #0
 800e422:	f04f 0200 	mov.w	r2, #0
 800e426:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e42a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e42e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e432:	4688      	mov	r8, r1
 800e434:	4691      	mov	r9, r2
 800e436:	eb1a 0508 	adds.w	r5, sl, r8
 800e43a:	eb4b 0609 	adc.w	r6, fp, r9
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	685b      	ldr	r3, [r3, #4]
 800e442:	4619      	mov	r1, r3
 800e444:	f04f 0200 	mov.w	r2, #0
 800e448:	f04f 0300 	mov.w	r3, #0
 800e44c:	f04f 0400 	mov.w	r4, #0
 800e450:	0094      	lsls	r4, r2, #2
 800e452:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e456:	008b      	lsls	r3, r1, #2
 800e458:	461a      	mov	r2, r3
 800e45a:	4623      	mov	r3, r4
 800e45c:	4628      	mov	r0, r5
 800e45e:	4631      	mov	r1, r6
 800e460:	f7f2 fc2a 	bl	8000cb8 <__aeabi_uldivmod>
 800e464:	4603      	mov	r3, r0
 800e466:	460c      	mov	r4, r1
 800e468:	461a      	mov	r2, r3
 800e46a:	4b50      	ldr	r3, [pc, #320]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e46c:	fba3 2302 	umull	r2, r3, r3, r2
 800e470:	095b      	lsrs	r3, r3, #5
 800e472:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e476:	68bb      	ldr	r3, [r7, #8]
 800e478:	469b      	mov	fp, r3
 800e47a:	f04f 0c00 	mov.w	ip, #0
 800e47e:	46d9      	mov	r9, fp
 800e480:	46e2      	mov	sl, ip
 800e482:	eb19 0309 	adds.w	r3, r9, r9
 800e486:	eb4a 040a 	adc.w	r4, sl, sl
 800e48a:	4699      	mov	r9, r3
 800e48c:	46a2      	mov	sl, r4
 800e48e:	eb19 090b 	adds.w	r9, r9, fp
 800e492:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e496:	f04f 0100 	mov.w	r1, #0
 800e49a:	f04f 0200 	mov.w	r2, #0
 800e49e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e4a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e4a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e4aa:	4689      	mov	r9, r1
 800e4ac:	4692      	mov	sl, r2
 800e4ae:	eb1b 0509 	adds.w	r5, fp, r9
 800e4b2:	eb4c 060a 	adc.w	r6, ip, sl
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	685b      	ldr	r3, [r3, #4]
 800e4ba:	4619      	mov	r1, r3
 800e4bc:	f04f 0200 	mov.w	r2, #0
 800e4c0:	f04f 0300 	mov.w	r3, #0
 800e4c4:	f04f 0400 	mov.w	r4, #0
 800e4c8:	0094      	lsls	r4, r2, #2
 800e4ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e4ce:	008b      	lsls	r3, r1, #2
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	4623      	mov	r3, r4
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	4631      	mov	r1, r6
 800e4d8:	f7f2 fbee 	bl	8000cb8 <__aeabi_uldivmod>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	460c      	mov	r4, r1
 800e4e0:	461a      	mov	r2, r3
 800e4e2:	4b32      	ldr	r3, [pc, #200]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e4e4:	fba3 1302 	umull	r1, r3, r3, r2
 800e4e8:	095b      	lsrs	r3, r3, #5
 800e4ea:	2164      	movs	r1, #100	; 0x64
 800e4ec:	fb01 f303 	mul.w	r3, r1, r3
 800e4f0:	1ad3      	subs	r3, r2, r3
 800e4f2:	011b      	lsls	r3, r3, #4
 800e4f4:	3332      	adds	r3, #50	; 0x32
 800e4f6:	4a2d      	ldr	r2, [pc, #180]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e4f8:	fba2 2303 	umull	r2, r3, r2, r3
 800e4fc:	095b      	lsrs	r3, r3, #5
 800e4fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e502:	4498      	add	r8, r3
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	469b      	mov	fp, r3
 800e508:	f04f 0c00 	mov.w	ip, #0
 800e50c:	46d9      	mov	r9, fp
 800e50e:	46e2      	mov	sl, ip
 800e510:	eb19 0309 	adds.w	r3, r9, r9
 800e514:	eb4a 040a 	adc.w	r4, sl, sl
 800e518:	4699      	mov	r9, r3
 800e51a:	46a2      	mov	sl, r4
 800e51c:	eb19 090b 	adds.w	r9, r9, fp
 800e520:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e524:	f04f 0100 	mov.w	r1, #0
 800e528:	f04f 0200 	mov.w	r2, #0
 800e52c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e530:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e534:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e538:	4689      	mov	r9, r1
 800e53a:	4692      	mov	sl, r2
 800e53c:	eb1b 0509 	adds.w	r5, fp, r9
 800e540:	eb4c 060a 	adc.w	r6, ip, sl
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	4619      	mov	r1, r3
 800e54a:	f04f 0200 	mov.w	r2, #0
 800e54e:	f04f 0300 	mov.w	r3, #0
 800e552:	f04f 0400 	mov.w	r4, #0
 800e556:	0094      	lsls	r4, r2, #2
 800e558:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e55c:	008b      	lsls	r3, r1, #2
 800e55e:	461a      	mov	r2, r3
 800e560:	4623      	mov	r3, r4
 800e562:	4628      	mov	r0, r5
 800e564:	4631      	mov	r1, r6
 800e566:	f7f2 fba7 	bl	8000cb8 <__aeabi_uldivmod>
 800e56a:	4603      	mov	r3, r0
 800e56c:	460c      	mov	r4, r1
 800e56e:	461a      	mov	r2, r3
 800e570:	4b0e      	ldr	r3, [pc, #56]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e572:	fba3 1302 	umull	r1, r3, r3, r2
 800e576:	095b      	lsrs	r3, r3, #5
 800e578:	2164      	movs	r1, #100	; 0x64
 800e57a:	fb01 f303 	mul.w	r3, r1, r3
 800e57e:	1ad3      	subs	r3, r2, r3
 800e580:	011b      	lsls	r3, r3, #4
 800e582:	3332      	adds	r3, #50	; 0x32
 800e584:	4a09      	ldr	r2, [pc, #36]	; (800e5ac <UART_SetConfig+0x6f4>)
 800e586:	fba2 2303 	umull	r2, r3, r2, r3
 800e58a:	095b      	lsrs	r3, r3, #5
 800e58c:	f003 020f 	and.w	r2, r3, #15
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	4442      	add	r2, r8
 800e596:	609a      	str	r2, [r3, #8]
}
 800e598:	e7ff      	b.n	800e59a <UART_SetConfig+0x6e2>
 800e59a:	bf00      	nop
 800e59c:	3714      	adds	r7, #20
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a4:	40011000 	.word	0x40011000
 800e5a8:	40011400 	.word	0x40011400
 800e5ac:	51eb851f 	.word	0x51eb851f

0800e5b0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e5b0:	b084      	sub	sp, #16
 800e5b2:	b480      	push	{r7}
 800e5b4:	b085      	sub	sp, #20
 800e5b6:	af00      	add	r7, sp, #0
 800e5b8:	6078      	str	r0, [r7, #4]
 800e5ba:	f107 001c 	add.w	r0, r7, #28
 800e5be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e5c6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e5c8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e5ca:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e5ce:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e5d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e5d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e5d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e5da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e5dc:	68fa      	ldr	r2, [r7, #12]
 800e5de:	4313      	orrs	r3, r2
 800e5e0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	685b      	ldr	r3, [r3, #4]
 800e5e6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e5ea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e5ee:	68fa      	ldr	r2, [r7, #12]
 800e5f0:	431a      	orrs	r2, r3
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e5f6:	2300      	movs	r3, #0
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3714      	adds	r7, #20
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e602:	b004      	add	sp, #16
 800e604:	4770      	bx	lr

0800e606 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e606:	b480      	push	{r7}
 800e608:	b083      	sub	sp, #12
 800e60a:	af00      	add	r7, sp, #0
 800e60c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e614:	4618      	mov	r0, r3
 800e616:	370c      	adds	r7, #12
 800e618:	46bd      	mov	sp, r7
 800e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61e:	4770      	bx	lr

0800e620 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e620:	b480      	push	{r7}
 800e622:	b083      	sub	sp, #12
 800e624:	af00      	add	r7, sp, #0
 800e626:	6078      	str	r0, [r7, #4]
 800e628:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	681a      	ldr	r2, [r3, #0]
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e634:	2300      	movs	r3, #0
}
 800e636:	4618      	mov	r0, r3
 800e638:	370c      	adds	r7, #12
 800e63a:	46bd      	mov	sp, r7
 800e63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e640:	4770      	bx	lr

0800e642 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e642:	b580      	push	{r7, lr}
 800e644:	b082      	sub	sp, #8
 800e646:	af00      	add	r7, sp, #0
 800e648:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2203      	movs	r2, #3
 800e64e:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e650:	2002      	movs	r0, #2
 800e652:	f7f9 fbdd 	bl	8007e10 <HAL_Delay>
  
  return HAL_OK;
 800e656:	2300      	movs	r3, #0
}
 800e658:	4618      	mov	r0, r3
 800e65a:	3708      	adds	r7, #8
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}

0800e660 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e660:	b480      	push	{r7}
 800e662:	b083      	sub	sp, #12
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f003 0303 	and.w	r3, r3, #3
}
 800e670:	4618      	mov	r0, r3
 800e672:	370c      	adds	r7, #12
 800e674:	46bd      	mov	sp, r7
 800e676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67a:	4770      	bx	lr

0800e67c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b085      	sub	sp, #20
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e686:	2300      	movs	r3, #0
 800e688:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	681a      	ldr	r2, [r3, #0]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e692:	683b      	ldr	r3, [r7, #0]
 800e694:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e69a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e6a0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e6a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e6a8:	68fa      	ldr	r2, [r7, #12]
 800e6aa:	4313      	orrs	r3, r2
 800e6ac:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	68db      	ldr	r3, [r3, #12]
 800e6b2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e6b6:	f023 030f 	bic.w	r3, r3, #15
 800e6ba:	68fa      	ldr	r2, [r7, #12]
 800e6bc:	431a      	orrs	r2, r3
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e6c2:	2300      	movs	r3, #0
}
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	3714      	adds	r7, #20
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ce:	4770      	bx	lr

0800e6d0 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e6d0:	b480      	push	{r7}
 800e6d2:	b083      	sub	sp, #12
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	691b      	ldr	r3, [r3, #16]
 800e6dc:	b2db      	uxtb	r3, r3
}
 800e6de:	4618      	mov	r0, r3
 800e6e0:	370c      	adds	r7, #12
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e8:	4770      	bx	lr

0800e6ea <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e6ea:	b480      	push	{r7}
 800e6ec:	b085      	sub	sp, #20
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
 800e6f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	3314      	adds	r3, #20
 800e6f8:	461a      	mov	r2, r3
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	4413      	add	r3, r2
 800e6fe:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
}  
 800e704:	4618      	mov	r0, r3
 800e706:	3714      	adds	r7, #20
 800e708:	46bd      	mov	sp, r7
 800e70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70e:	4770      	bx	lr

0800e710 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e710:	b480      	push	{r7}
 800e712:	b085      	sub	sp, #20
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
 800e718:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e71a:	2300      	movs	r3, #0
 800e71c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	685a      	ldr	r2, [r3, #4]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e736:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e73c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e742:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e744:	68fa      	ldr	r2, [r7, #12]
 800e746:	4313      	orrs	r3, r2
 800e748:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e74e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	431a      	orrs	r2, r3
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e75a:	2300      	movs	r3, #0

}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3714      	adds	r7, #20
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr

0800e768 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b088      	sub	sp, #32
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e776:	2310      	movs	r3, #16
 800e778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e77a:	2340      	movs	r3, #64	; 0x40
 800e77c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e77e:	2300      	movs	r3, #0
 800e780:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e786:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e788:	f107 0308 	add.w	r3, r7, #8
 800e78c:	4619      	mov	r1, r3
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f7ff ff74 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800e794:	f241 3288 	movw	r2, #5000	; 0x1388
 800e798:	2110      	movs	r1, #16
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f000 fa40 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e7a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e7a2:	69fb      	ldr	r3, [r7, #28]
}
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	3720      	adds	r7, #32
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	bd80      	pop	{r7, pc}

0800e7ac <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e7ac:	b580      	push	{r7, lr}
 800e7ae:	b088      	sub	sp, #32
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	6078      	str	r0, [r7, #4]
 800e7b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e7ba:	2311      	movs	r3, #17
 800e7bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e7be:	2340      	movs	r3, #64	; 0x40
 800e7c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e7c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e7ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e7cc:	f107 0308 	add.w	r3, r7, #8
 800e7d0:	4619      	mov	r1, r3
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f7ff ff52 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e7d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e7dc:	2111      	movs	r1, #17
 800e7de:	6878      	ldr	r0, [r7, #4]
 800e7e0:	f000 fa1e 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e7e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e7e6:	69fb      	ldr	r3, [r7, #28]
}
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	3720      	adds	r7, #32
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}

0800e7f0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b088      	sub	sp, #32
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
 800e7f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e7fe:	2312      	movs	r3, #18
 800e800:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e802:	2340      	movs	r3, #64	; 0x40
 800e804:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e806:	2300      	movs	r3, #0
 800e808:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e80a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e80e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e810:	f107 0308 	add.w	r3, r7, #8
 800e814:	4619      	mov	r1, r3
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f7ff ff30 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e81c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e820:	2112      	movs	r1, #18
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f000 f9fc 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e82a:	69fb      	ldr	r3, [r7, #28]
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	3720      	adds	r7, #32
 800e830:	46bd      	mov	sp, r7
 800e832:	bd80      	pop	{r7, pc}

0800e834 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b088      	sub	sp, #32
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e842:	2318      	movs	r3, #24
 800e844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e846:	2340      	movs	r3, #64	; 0x40
 800e848:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e84a:	2300      	movs	r3, #0
 800e84c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e84e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e852:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e854:	f107 0308 	add.w	r3, r7, #8
 800e858:	4619      	mov	r1, r3
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f7ff ff0e 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e860:	f241 3288 	movw	r2, #5000	; 0x1388
 800e864:	2118      	movs	r1, #24
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 f9da 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e86c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e86e:	69fb      	ldr	r3, [r7, #28]
}
 800e870:	4618      	mov	r0, r3
 800e872:	3720      	adds	r7, #32
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}

0800e878 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b088      	sub	sp, #32
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e886:	2319      	movs	r3, #25
 800e888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e88a:	2340      	movs	r3, #64	; 0x40
 800e88c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e88e:	2300      	movs	r3, #0
 800e890:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e896:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e898:	f107 0308 	add.w	r3, r7, #8
 800e89c:	4619      	mov	r1, r3
 800e89e:	6878      	ldr	r0, [r7, #4]
 800e8a0:	f7ff feec 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e8a4:	f241 3288 	movw	r2, #5000	; 0x1388
 800e8a8:	2119      	movs	r1, #25
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f000 f9b8 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e8b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e8b2:	69fb      	ldr	r3, [r7, #28]
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3720      	adds	r7, #32
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}

0800e8bc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b088      	sub	sp, #32
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e8c8:	230c      	movs	r3, #12
 800e8ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e8cc:	2340      	movs	r3, #64	; 0x40
 800e8ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e8d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e8d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e8da:	f107 0308 	add.w	r3, r7, #8
 800e8de:	4619      	mov	r1, r3
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f7ff fecb 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800e8e6:	4a05      	ldr	r2, [pc, #20]	; (800e8fc <SDMMC_CmdStopTransfer+0x40>)
 800e8e8:	210c      	movs	r1, #12
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f000 f998 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e8f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e8f2:	69fb      	ldr	r3, [r7, #28]
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3720      	adds	r7, #32
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}
 800e8fc:	05f5e100 	.word	0x05f5e100

0800e900 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b08a      	sub	sp, #40	; 0x28
 800e904:	af00      	add	r7, sp, #0
 800e906:	60f8      	str	r0, [r7, #12]
 800e908:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e910:	2307      	movs	r3, #7
 800e912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e914:	2340      	movs	r3, #64	; 0x40
 800e916:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e918:	2300      	movs	r3, #0
 800e91a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e91c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e920:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e922:	f107 0310 	add.w	r3, r7, #16
 800e926:	4619      	mov	r1, r3
 800e928:	68f8      	ldr	r0, [r7, #12]
 800e92a:	f7ff fea7 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800e92e:	f241 3288 	movw	r2, #5000	; 0x1388
 800e932:	2107      	movs	r1, #7
 800e934:	68f8      	ldr	r0, [r7, #12]
 800e936:	f000 f973 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e93a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e93e:	4618      	mov	r0, r3
 800e940:	3728      	adds	r7, #40	; 0x28
 800e942:	46bd      	mov	sp, r7
 800e944:	bd80      	pop	{r7, pc}

0800e946 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800e946:	b580      	push	{r7, lr}
 800e948:	b088      	sub	sp, #32
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e94e:	2300      	movs	r3, #0
 800e950:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e952:	2300      	movs	r3, #0
 800e954:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800e956:	2300      	movs	r3, #0
 800e958:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e95a:	2300      	movs	r3, #0
 800e95c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e95e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e962:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e964:	f107 0308 	add.w	r3, r7, #8
 800e968:	4619      	mov	r1, r3
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f7ff fe86 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f000 f92d 	bl	800ebd0 <SDMMC_GetCmdError>
 800e976:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e978:	69fb      	ldr	r3, [r7, #28]
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3720      	adds	r7, #32
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}

0800e982 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800e982:	b580      	push	{r7, lr}
 800e984:	b088      	sub	sp, #32
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e98a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e98e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e990:	2308      	movs	r3, #8
 800e992:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e994:	2340      	movs	r3, #64	; 0x40
 800e996:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e998:	2300      	movs	r3, #0
 800e99a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e99c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e9a2:	f107 0308 	add.w	r3, r7, #8
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f7ff fe67 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e9ae:	6878      	ldr	r0, [r7, #4]
 800e9b0:	f000 fb16 	bl	800efe0 <SDMMC_GetCmdResp7>
 800e9b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e9b6:	69fb      	ldr	r3, [r7, #28]
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3720      	adds	r7, #32
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b088      	sub	sp, #32
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
 800e9c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e9ce:	2337      	movs	r3, #55	; 0x37
 800e9d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e9d2:	2340      	movs	r3, #64	; 0x40
 800e9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e9da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e9e0:	f107 0308 	add.w	r3, r7, #8
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f7ff fe48 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e9ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800e9f0:	2137      	movs	r1, #55	; 0x37
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f000 f914 	bl	800ec20 <SDMMC_GetCmdResp1>
 800e9f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e9fa:	69fb      	ldr	r3, [r7, #28]
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3720      	adds	r7, #32
 800ea00:	46bd      	mov	sp, r7
 800ea02:	bd80      	pop	{r7, pc}

0800ea04 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b088      	sub	sp, #32
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ea14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ea1a:	2329      	movs	r3, #41	; 0x29
 800ea1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ea1e:	2340      	movs	r3, #64	; 0x40
 800ea20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ea22:	2300      	movs	r3, #0
 800ea24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ea26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ea2c:	f107 0308 	add.w	r3, r7, #8
 800ea30:	4619      	mov	r1, r3
 800ea32:	6878      	ldr	r0, [r7, #4]
 800ea34:	f7ff fe22 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f000 fa23 	bl	800ee84 <SDMMC_GetCmdResp3>
 800ea3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ea40:	69fb      	ldr	r3, [r7, #28]
}
 800ea42:	4618      	mov	r0, r3
 800ea44:	3720      	adds	r7, #32
 800ea46:	46bd      	mov	sp, r7
 800ea48:	bd80      	pop	{r7, pc}

0800ea4a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800ea4a:	b580      	push	{r7, lr}
 800ea4c:	b088      	sub	sp, #32
 800ea4e:	af00      	add	r7, sp, #0
 800ea50:	6078      	str	r0, [r7, #4]
 800ea52:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ea58:	2306      	movs	r3, #6
 800ea5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ea5c:	2340      	movs	r3, #64	; 0x40
 800ea5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ea60:	2300      	movs	r3, #0
 800ea62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ea64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ea6a:	f107 0308 	add.w	r3, r7, #8
 800ea6e:	4619      	mov	r1, r3
 800ea70:	6878      	ldr	r0, [r7, #4]
 800ea72:	f7ff fe03 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800ea76:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea7a:	2106      	movs	r1, #6
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f000 f8cf 	bl	800ec20 <SDMMC_GetCmdResp1>
 800ea82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ea84:	69fb      	ldr	r3, [r7, #28]
}
 800ea86:	4618      	mov	r0, r3
 800ea88:	3720      	adds	r7, #32
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}

0800ea8e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800ea8e:	b580      	push	{r7, lr}
 800ea90:	b088      	sub	sp, #32
 800ea92:	af00      	add	r7, sp, #0
 800ea94:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ea96:	2300      	movs	r3, #0
 800ea98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ea9a:	2333      	movs	r3, #51	; 0x33
 800ea9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ea9e:	2340      	movs	r3, #64	; 0x40
 800eaa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eaa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eaaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eaac:	f107 0308 	add.w	r3, r7, #8
 800eab0:	4619      	mov	r1, r3
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7ff fde2 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800eab8:	f241 3288 	movw	r2, #5000	; 0x1388
 800eabc:	2133      	movs	r1, #51	; 0x33
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f000 f8ae 	bl	800ec20 <SDMMC_GetCmdResp1>
 800eac4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eac6:	69fb      	ldr	r3, [r7, #28]
}
 800eac8:	4618      	mov	r0, r3
 800eaca:	3720      	adds	r7, #32
 800eacc:	46bd      	mov	sp, r7
 800eace:	bd80      	pop	{r7, pc}

0800ead0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b088      	sub	sp, #32
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ead8:	2300      	movs	r3, #0
 800eada:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800eadc:	2302      	movs	r3, #2
 800eade:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800eae0:	23c0      	movs	r3, #192	; 0xc0
 800eae2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eae4:	2300      	movs	r3, #0
 800eae6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eae8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eaec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eaee:	f107 0308 	add.w	r3, r7, #8
 800eaf2:	4619      	mov	r1, r3
 800eaf4:	6878      	ldr	r0, [r7, #4]
 800eaf6:	f7ff fdc1 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f000 f97c 	bl	800edf8 <SDMMC_GetCmdResp2>
 800eb00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb02:	69fb      	ldr	r3, [r7, #28]
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	3720      	adds	r7, #32
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}

0800eb0c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b088      	sub	sp, #32
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800eb1a:	2309      	movs	r3, #9
 800eb1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800eb1e:	23c0      	movs	r3, #192	; 0xc0
 800eb20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eb22:	2300      	movs	r3, #0
 800eb24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eb26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eb2c:	f107 0308 	add.w	r3, r7, #8
 800eb30:	4619      	mov	r1, r3
 800eb32:	6878      	ldr	r0, [r7, #4]
 800eb34:	f7ff fda2 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f000 f95d 	bl	800edf8 <SDMMC_GetCmdResp2>
 800eb3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb40:	69fb      	ldr	r3, [r7, #28]
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3720      	adds	r7, #32
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}

0800eb4a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800eb4a:	b580      	push	{r7, lr}
 800eb4c:	b088      	sub	sp, #32
 800eb4e:	af00      	add	r7, sp, #0
 800eb50:	6078      	str	r0, [r7, #4]
 800eb52:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800eb54:	2300      	movs	r3, #0
 800eb56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800eb58:	2303      	movs	r3, #3
 800eb5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eb5c:	2340      	movs	r3, #64	; 0x40
 800eb5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eb60:	2300      	movs	r3, #0
 800eb62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eb64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800eb6a:	f107 0308 	add.w	r3, r7, #8
 800eb6e:	4619      	mov	r1, r3
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f7ff fd83 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800eb76:	683a      	ldr	r2, [r7, #0]
 800eb78:	2103      	movs	r1, #3
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f000 f9bc 	bl	800eef8 <SDMMC_GetCmdResp6>
 800eb80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800eb82:	69fb      	ldr	r3, [r7, #28]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3720      	adds	r7, #32
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}

0800eb8c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b088      	sub	sp, #32
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800eb9a:	230d      	movs	r3, #13
 800eb9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800eb9e:	2340      	movs	r3, #64	; 0x40
 800eba0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800eba2:	2300      	movs	r3, #0
 800eba4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800eba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ebac:	f107 0308 	add.w	r3, r7, #8
 800ebb0:	4619      	mov	r1, r3
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f7ff fd62 	bl	800e67c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ebb8:	f241 3288 	movw	r2, #5000	; 0x1388
 800ebbc:	210d      	movs	r1, #13
 800ebbe:	6878      	ldr	r0, [r7, #4]
 800ebc0:	f000 f82e 	bl	800ec20 <SDMMC_GetCmdResp1>
 800ebc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ebc6:	69fb      	ldr	r3, [r7, #28]
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3720      	adds	r7, #32
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ebd0:	b490      	push	{r4, r7}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ebd8:	4b0f      	ldr	r3, [pc, #60]	; (800ec18 <SDMMC_GetCmdError+0x48>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	4a0f      	ldr	r2, [pc, #60]	; (800ec1c <SDMMC_GetCmdError+0x4c>)
 800ebde:	fba2 2303 	umull	r2, r3, r2, r3
 800ebe2:	0a5b      	lsrs	r3, r3, #9
 800ebe4:	f241 3288 	movw	r2, #5000	; 0x1388
 800ebe8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ebec:	4623      	mov	r3, r4
 800ebee:	1e5c      	subs	r4, r3, #1
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d102      	bne.n	800ebfa <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ebf4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ebf8:	e009      	b.n	800ec0e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ebfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d0f2      	beq.n	800ebec <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	22c5      	movs	r2, #197	; 0xc5
 800ec0a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ec0c:	2300      	movs	r3, #0
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3708      	adds	r7, #8
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bc90      	pop	{r4, r7}
 800ec16:	4770      	bx	lr
 800ec18:	20000000 	.word	0x20000000
 800ec1c:	10624dd3 	.word	0x10624dd3

0800ec20 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ec20:	b590      	push	{r4, r7, lr}
 800ec22:	b087      	sub	sp, #28
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	60f8      	str	r0, [r7, #12]
 800ec28:	460b      	mov	r3, r1
 800ec2a:	607a      	str	r2, [r7, #4]
 800ec2c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ec2e:	4b6f      	ldr	r3, [pc, #444]	; (800edec <SDMMC_GetCmdResp1+0x1cc>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	4a6f      	ldr	r2, [pc, #444]	; (800edf0 <SDMMC_GetCmdResp1+0x1d0>)
 800ec34:	fba2 2303 	umull	r2, r3, r2, r3
 800ec38:	0a5b      	lsrs	r3, r3, #9
 800ec3a:	687a      	ldr	r2, [r7, #4]
 800ec3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ec40:	4623      	mov	r3, r4
 800ec42:	1e5c      	subs	r4, r3, #1
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d102      	bne.n	800ec4e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ec48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ec4c:	e0c9      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec52:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d0f0      	beq.n	800ec40 <SDMMC_GetCmdResp1+0x20>
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d1eb      	bne.n	800ec40 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec6c:	f003 0304 	and.w	r3, r3, #4
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d004      	beq.n	800ec7e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	2204      	movs	r2, #4
 800ec78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ec7a:	2304      	movs	r3, #4
 800ec7c:	e0b1      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec82:	f003 0301 	and.w	r3, r3, #1
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d004      	beq.n	800ec94 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ec90:	2301      	movs	r3, #1
 800ec92:	e0a6      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	22c5      	movs	r2, #197	; 0xc5
 800ec98:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ec9a:	68f8      	ldr	r0, [r7, #12]
 800ec9c:	f7ff fd18 	bl	800e6d0 <SDIO_GetCommandResponse>
 800eca0:	4603      	mov	r3, r0
 800eca2:	461a      	mov	r2, r3
 800eca4:	7afb      	ldrb	r3, [r7, #11]
 800eca6:	4293      	cmp	r3, r2
 800eca8:	d001      	beq.n	800ecae <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ecaa:	2301      	movs	r3, #1
 800ecac:	e099      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ecae:	2100      	movs	r1, #0
 800ecb0:	68f8      	ldr	r0, [r7, #12]
 800ecb2:	f7ff fd1a 	bl	800e6ea <SDIO_GetResponse>
 800ecb6:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ecb8:	693a      	ldr	r2, [r7, #16]
 800ecba:	4b4e      	ldr	r3, [pc, #312]	; (800edf4 <SDMMC_GetCmdResp1+0x1d4>)
 800ecbc:	4013      	ands	r3, r2
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d101      	bne.n	800ecc6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	e08d      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	da02      	bge.n	800ecd2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800eccc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ecd0:	e087      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ecd2:	693b      	ldr	r3, [r7, #16]
 800ecd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d001      	beq.n	800ece0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ecdc:	2340      	movs	r3, #64	; 0x40
 800ecde:	e080      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ece0:	693b      	ldr	r3, [r7, #16]
 800ece2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d001      	beq.n	800ecee <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ecea:	2380      	movs	r3, #128	; 0x80
 800ecec:	e079      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d002      	beq.n	800ecfe <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ecf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ecfc:	e071      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ecfe:	693b      	ldr	r3, [r7, #16]
 800ed00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d002      	beq.n	800ed0e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ed08:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ed0c:	e069      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ed0e:	693b      	ldr	r3, [r7, #16]
 800ed10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d002      	beq.n	800ed1e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ed18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed1c:	e061      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ed1e:	693b      	ldr	r3, [r7, #16]
 800ed20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d002      	beq.n	800ed2e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ed28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ed2c:	e059      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d002      	beq.n	800ed3e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ed38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed3c:	e051      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ed3e:	693b      	ldr	r3, [r7, #16]
 800ed40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d002      	beq.n	800ed4e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ed48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ed4c:	e049      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ed4e:	693b      	ldr	r3, [r7, #16]
 800ed50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d002      	beq.n	800ed5e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ed58:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ed5c:	e041      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ed5e:	693b      	ldr	r3, [r7, #16]
 800ed60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d002      	beq.n	800ed6e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800ed68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ed6c:	e039      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ed6e:	693b      	ldr	r3, [r7, #16]
 800ed70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d002      	beq.n	800ed7e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ed78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ed7c:	e031      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ed7e:	693b      	ldr	r3, [r7, #16]
 800ed80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d002      	beq.n	800ed8e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ed88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ed8c:	e029      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ed8e:	693b      	ldr	r3, [r7, #16]
 800ed90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d002      	beq.n	800ed9e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ed98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ed9c:	e021      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d002      	beq.n	800edae <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800eda8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800edac:	e019      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800edae:	693b      	ldr	r3, [r7, #16]
 800edb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d002      	beq.n	800edbe <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800edb8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800edbc:	e011      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800edbe:	693b      	ldr	r3, [r7, #16]
 800edc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800edc8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800edcc:	e009      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800edce:	693b      	ldr	r3, [r7, #16]
 800edd0:	f003 0308 	and.w	r3, r3, #8
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d002      	beq.n	800edde <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800edd8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800eddc:	e001      	b.n	800ede2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800edde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	371c      	adds	r7, #28
 800ede6:	46bd      	mov	sp, r7
 800ede8:	bd90      	pop	{r4, r7, pc}
 800edea:	bf00      	nop
 800edec:	20000000 	.word	0x20000000
 800edf0:	10624dd3 	.word	0x10624dd3
 800edf4:	fdffe008 	.word	0xfdffe008

0800edf8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800edf8:	b490      	push	{r4, r7}
 800edfa:	b084      	sub	sp, #16
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ee00:	4b1e      	ldr	r3, [pc, #120]	; (800ee7c <SDMMC_GetCmdResp2+0x84>)
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	4a1e      	ldr	r2, [pc, #120]	; (800ee80 <SDMMC_GetCmdResp2+0x88>)
 800ee06:	fba2 2303 	umull	r2, r3, r2, r3
 800ee0a:	0a5b      	lsrs	r3, r3, #9
 800ee0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ee14:	4623      	mov	r3, r4
 800ee16:	1e5c      	subs	r4, r3, #1
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d102      	bne.n	800ee22 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ee1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ee20:	e026      	b.n	800ee70 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee26:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d0f0      	beq.n	800ee14 <SDMMC_GetCmdResp2+0x1c>
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d1eb      	bne.n	800ee14 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee40:	f003 0304 	and.w	r3, r3, #4
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d004      	beq.n	800ee52 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2204      	movs	r2, #4
 800ee4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ee4e:	2304      	movs	r3, #4
 800ee50:	e00e      	b.n	800ee70 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee56:	f003 0301 	and.w	r3, r3, #1
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d004      	beq.n	800ee68 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2201      	movs	r2, #1
 800ee62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ee64:	2301      	movs	r3, #1
 800ee66:	e003      	b.n	800ee70 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	22c5      	movs	r2, #197	; 0xc5
 800ee6c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800ee6e:	2300      	movs	r3, #0
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3710      	adds	r7, #16
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bc90      	pop	{r4, r7}
 800ee78:	4770      	bx	lr
 800ee7a:	bf00      	nop
 800ee7c:	20000000 	.word	0x20000000
 800ee80:	10624dd3 	.word	0x10624dd3

0800ee84 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ee84:	b490      	push	{r4, r7}
 800ee86:	b084      	sub	sp, #16
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ee8c:	4b18      	ldr	r3, [pc, #96]	; (800eef0 <SDMMC_GetCmdResp3+0x6c>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	4a18      	ldr	r2, [pc, #96]	; (800eef4 <SDMMC_GetCmdResp3+0x70>)
 800ee92:	fba2 2303 	umull	r2, r3, r2, r3
 800ee96:	0a5b      	lsrs	r3, r3, #9
 800ee98:	f241 3288 	movw	r2, #5000	; 0x1388
 800ee9c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800eea0:	4623      	mov	r3, r4
 800eea2:	1e5c      	subs	r4, r3, #1
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d102      	bne.n	800eeae <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eea8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eeac:	e01b      	b.n	800eee6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eeb2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d0f0      	beq.n	800eea0 <SDMMC_GetCmdResp3+0x1c>
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d1eb      	bne.n	800eea0 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eecc:	f003 0304 	and.w	r3, r3, #4
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d004      	beq.n	800eede <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2204      	movs	r2, #4
 800eed8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eeda:	2304      	movs	r3, #4
 800eedc:	e003      	b.n	800eee6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	22c5      	movs	r2, #197	; 0xc5
 800eee2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800eee4:	2300      	movs	r3, #0
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3710      	adds	r7, #16
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bc90      	pop	{r4, r7}
 800eeee:	4770      	bx	lr
 800eef0:	20000000 	.word	0x20000000
 800eef4:	10624dd3 	.word	0x10624dd3

0800eef8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800eef8:	b590      	push	{r4, r7, lr}
 800eefa:	b087      	sub	sp, #28
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	60f8      	str	r0, [r7, #12]
 800ef00:	460b      	mov	r3, r1
 800ef02:	607a      	str	r2, [r7, #4]
 800ef04:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ef06:	4b34      	ldr	r3, [pc, #208]	; (800efd8 <SDMMC_GetCmdResp6+0xe0>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	4a34      	ldr	r2, [pc, #208]	; (800efdc <SDMMC_GetCmdResp6+0xe4>)
 800ef0c:	fba2 2303 	umull	r2, r3, r2, r3
 800ef10:	0a5b      	lsrs	r3, r3, #9
 800ef12:	f241 3288 	movw	r2, #5000	; 0x1388
 800ef16:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ef1a:	4623      	mov	r3, r4
 800ef1c:	1e5c      	subs	r4, r3, #1
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d102      	bne.n	800ef28 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ef22:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ef26:	e052      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef2c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d0f0      	beq.n	800ef1a <SDMMC_GetCmdResp6+0x22>
 800ef38:	697b      	ldr	r3, [r7, #20]
 800ef3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d1eb      	bne.n	800ef1a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef46:	f003 0304 	and.w	r3, r3, #4
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d004      	beq.n	800ef58 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	2204      	movs	r2, #4
 800ef52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ef54:	2304      	movs	r3, #4
 800ef56:	e03a      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef5c:	f003 0301 	and.w	r3, r3, #1
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d004      	beq.n	800ef6e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	2201      	movs	r2, #1
 800ef68:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	e02f      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ef6e:	68f8      	ldr	r0, [r7, #12]
 800ef70:	f7ff fbae 	bl	800e6d0 <SDIO_GetCommandResponse>
 800ef74:	4603      	mov	r3, r0
 800ef76:	461a      	mov	r2, r3
 800ef78:	7afb      	ldrb	r3, [r7, #11]
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	d001      	beq.n	800ef82 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ef7e:	2301      	movs	r3, #1
 800ef80:	e025      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	22c5      	movs	r2, #197	; 0xc5
 800ef86:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ef88:	2100      	movs	r1, #0
 800ef8a:	68f8      	ldr	r0, [r7, #12]
 800ef8c:	f7ff fbad 	bl	800e6ea <SDIO_GetResponse>
 800ef90:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d106      	bne.n	800efaa <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	0c1b      	lsrs	r3, r3, #16
 800efa0:	b29a      	uxth	r2, r3
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800efa6:	2300      	movs	r3, #0
 800efa8:	e011      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d002      	beq.n	800efba <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800efb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800efb8:	e009      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d002      	beq.n	800efca <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800efc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800efc8:	e001      	b.n	800efce <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800efca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800efce:	4618      	mov	r0, r3
 800efd0:	371c      	adds	r7, #28
 800efd2:	46bd      	mov	sp, r7
 800efd4:	bd90      	pop	{r4, r7, pc}
 800efd6:	bf00      	nop
 800efd8:	20000000 	.word	0x20000000
 800efdc:	10624dd3 	.word	0x10624dd3

0800efe0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800efe0:	b490      	push	{r4, r7}
 800efe2:	b084      	sub	sp, #16
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800efe8:	4b21      	ldr	r3, [pc, #132]	; (800f070 <SDMMC_GetCmdResp7+0x90>)
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	4a21      	ldr	r2, [pc, #132]	; (800f074 <SDMMC_GetCmdResp7+0x94>)
 800efee:	fba2 2303 	umull	r2, r3, r2, r3
 800eff2:	0a5b      	lsrs	r3, r3, #9
 800eff4:	f241 3288 	movw	r2, #5000	; 0x1388
 800eff8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800effc:	4623      	mov	r3, r4
 800effe:	1e5c      	subs	r4, r3, #1
 800f000:	2b00      	cmp	r3, #0
 800f002:	d102      	bne.n	800f00a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800f004:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f008:	e02c      	b.n	800f064 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f00e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800f016:	2b00      	cmp	r3, #0
 800f018:	d0f0      	beq.n	800effc <SDMMC_GetCmdResp7+0x1c>
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800f020:	2b00      	cmp	r3, #0
 800f022:	d1eb      	bne.n	800effc <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f028:	f003 0304 	and.w	r3, r3, #4
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d004      	beq.n	800f03a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2204      	movs	r2, #4
 800f034:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800f036:	2304      	movs	r3, #4
 800f038:	e014      	b.n	800f064 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f03e:	f003 0301 	and.w	r3, r3, #1
 800f042:	2b00      	cmp	r3, #0
 800f044:	d004      	beq.n	800f050 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2201      	movs	r2, #1
 800f04a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800f04c:	2301      	movs	r3, #1
 800f04e:	e009      	b.n	800f064 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d002      	beq.n	800f062 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2240      	movs	r2, #64	; 0x40
 800f060:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800f062:	2300      	movs	r3, #0
  
}
 800f064:	4618      	mov	r0, r3
 800f066:	3710      	adds	r7, #16
 800f068:	46bd      	mov	sp, r7
 800f06a:	bc90      	pop	{r4, r7}
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	20000000 	.word	0x20000000
 800f074:	10624dd3 	.word	0x10624dd3

0800f078 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f07c:	4904      	ldr	r1, [pc, #16]	; (800f090 <MX_FATFS_Init+0x18>)
 800f07e:	4805      	ldr	r0, [pc, #20]	; (800f094 <MX_FATFS_Init+0x1c>)
 800f080:	f003 fb9c 	bl	80127bc <FATFS_LinkDriver>
 800f084:	4603      	mov	r3, r0
 800f086:	461a      	mov	r2, r3
 800f088:	4b03      	ldr	r3, [pc, #12]	; (800f098 <MX_FATFS_Init+0x20>)
 800f08a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f08c:	bf00      	nop
 800f08e:	bd80      	pop	{r7, pc}
 800f090:	2003de18 	.word	0x2003de18
 800f094:	08018224 	.word	0x08018224
 800f098:	2003de14 	.word	0x2003de14

0800f09c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b082      	sub	sp, #8
 800f0a0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f0a6:	f000 f896 	bl	800f1d6 <BSP_SD_IsDetected>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	2b01      	cmp	r3, #1
 800f0ae:	d001      	beq.n	800f0b4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800f0b0:	2301      	movs	r3, #1
 800f0b2:	e012      	b.n	800f0da <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800f0b4:	480b      	ldr	r0, [pc, #44]	; (800f0e4 <BSP_SD_Init+0x48>)
 800f0b6:	f7fb ffa5 	bl	800b004 <HAL_SD_Init>
 800f0ba:	4603      	mov	r3, r0
 800f0bc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f0be:	79fb      	ldrb	r3, [r7, #7]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d109      	bne.n	800f0d8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800f0c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f0c8:	4806      	ldr	r0, [pc, #24]	; (800f0e4 <BSP_SD_Init+0x48>)
 800f0ca:	f7fc fd4f 	bl	800bb6c <HAL_SD_ConfigWideBusOperation>
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d001      	beq.n	800f0d8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f0d4:	2301      	movs	r3, #1
 800f0d6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f0d8:	79fb      	ldrb	r3, [r7, #7]
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	3708      	adds	r7, #8
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	bd80      	pop	{r7, pc}
 800f0e2:	bf00      	nop
 800f0e4:	2003dc10 	.word	0x2003dc10

0800f0e8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800f0e8:	b580      	push	{r7, lr}
 800f0ea:	b086      	sub	sp, #24
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	60f8      	str	r0, [r7, #12]
 800f0f0:	60b9      	str	r1, [r7, #8]
 800f0f2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	68ba      	ldr	r2, [r7, #8]
 800f0fc:	68f9      	ldr	r1, [r7, #12]
 800f0fe:	4806      	ldr	r0, [pc, #24]	; (800f118 <BSP_SD_ReadBlocks_DMA+0x30>)
 800f100:	f7fc f810 	bl	800b124 <HAL_SD_ReadBlocks_DMA>
 800f104:	4603      	mov	r3, r0
 800f106:	2b00      	cmp	r3, #0
 800f108:	d001      	beq.n	800f10e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f10a:	2301      	movs	r3, #1
 800f10c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f10e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f110:	4618      	mov	r0, r3
 800f112:	3718      	adds	r7, #24
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}
 800f118:	2003dc10 	.word	0x2003dc10

0800f11c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b086      	sub	sp, #24
 800f120:	af00      	add	r7, sp, #0
 800f122:	60f8      	str	r0, [r7, #12]
 800f124:	60b9      	str	r1, [r7, #8]
 800f126:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f128:	2300      	movs	r3, #0
 800f12a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	68ba      	ldr	r2, [r7, #8]
 800f130:	68f9      	ldr	r1, [r7, #12]
 800f132:	4806      	ldr	r0, [pc, #24]	; (800f14c <BSP_SD_WriteBlocks_DMA+0x30>)
 800f134:	f7fc f8de 	bl	800b2f4 <HAL_SD_WriteBlocks_DMA>
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d001      	beq.n	800f142 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f13e:	2301      	movs	r3, #1
 800f140:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f142:	7dfb      	ldrb	r3, [r7, #23]
}
 800f144:	4618      	mov	r0, r3
 800f146:	3718      	adds	r7, #24
 800f148:	46bd      	mov	sp, r7
 800f14a:	bd80      	pop	{r7, pc}
 800f14c:	2003dc10 	.word	0x2003dc10

0800f150 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f154:	4805      	ldr	r0, [pc, #20]	; (800f16c <BSP_SD_GetCardState+0x1c>)
 800f156:	f7fc fd85 	bl	800bc64 <HAL_SD_GetCardState>
 800f15a:	4603      	mov	r3, r0
 800f15c:	2b04      	cmp	r3, #4
 800f15e:	bf14      	ite	ne
 800f160:	2301      	movne	r3, #1
 800f162:	2300      	moveq	r3, #0
 800f164:	b2db      	uxtb	r3, r3
}
 800f166:	4618      	mov	r0, r3
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	2003dc10 	.word	0x2003dc10

0800f170 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f170:	b580      	push	{r7, lr}
 800f172:	b082      	sub	sp, #8
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800f178:	6879      	ldr	r1, [r7, #4]
 800f17a:	4803      	ldr	r0, [pc, #12]	; (800f188 <BSP_SD_GetCardInfo+0x18>)
 800f17c:	f7fc fcca 	bl	800bb14 <HAL_SD_GetCardInfo>
}
 800f180:	bf00      	nop
 800f182:	3708      	adds	r7, #8
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}
 800f188:	2003dc10 	.word	0x2003dc10

0800f18c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b082      	sub	sp, #8
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800f194:	f000 f818 	bl	800f1c8 <BSP_SD_AbortCallback>
}
 800f198:	bf00      	nop
 800f19a:	3708      	adds	r7, #8
 800f19c:	46bd      	mov	sp, r7
 800f19e:	bd80      	pop	{r7, pc}

0800f1a0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f1a0:	b580      	push	{r7, lr}
 800f1a2:	b082      	sub	sp, #8
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800f1a8:	f000 f9a8 	bl	800f4fc <BSP_SD_WriteCpltCallback>
}
 800f1ac:	bf00      	nop
 800f1ae:	3708      	adds	r7, #8
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	bd80      	pop	{r7, pc}

0800f1b4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b082      	sub	sp, #8
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800f1bc:	f000 f9aa 	bl	800f514 <BSP_SD_ReadCpltCallback>
}
 800f1c0:	bf00      	nop
 800f1c2:	3708      	adds	r7, #8
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800f1c8:	b480      	push	{r7}
 800f1ca:	af00      	add	r7, sp, #0

}
 800f1cc:	bf00      	nop
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d4:	4770      	bx	lr

0800f1d6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f1d6:	b580      	push	{r7, lr}
 800f1d8:	b082      	sub	sp, #8
 800f1da:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f1dc:	2301      	movs	r3, #1
 800f1de:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f1e0:	f000 f80c 	bl	800f1fc <BSP_PlatformIsDetected>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d101      	bne.n	800f1ee <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f1ee:	79fb      	ldrb	r3, [r7, #7]
 800f1f0:	b2db      	uxtb	r3, r3
}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3708      	adds	r7, #8
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}
	...

0800f1fc <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b082      	sub	sp, #8
 800f200:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f202:	2301      	movs	r3, #1
 800f204:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f206:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f20a:	4806      	ldr	r0, [pc, #24]	; (800f224 <BSP_PlatformIsDetected+0x28>)
 800f20c:	f7fa f87e 	bl	800930c <HAL_GPIO_ReadPin>
 800f210:	4603      	mov	r3, r0
 800f212:	2b00      	cmp	r3, #0
 800f214:	d001      	beq.n	800f21a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800f216:	2300      	movs	r3, #0
 800f218:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f21a:	79fb      	ldrb	r3, [r7, #7]
}
 800f21c:	4618      	mov	r0, r3
 800f21e:	3708      	adds	r7, #8
 800f220:	46bd      	mov	sp, r7
 800f222:	bd80      	pop	{r7, pc}
 800f224:	40020000 	.word	0x40020000

0800f228 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800f230:	f7f8 fde2 	bl	8007df8 <HAL_GetTick>
 800f234:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800f236:	e006      	b.n	800f246 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f238:	f7ff ff8a 	bl	800f150 <BSP_SD_GetCardState>
 800f23c:	4603      	mov	r3, r0
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d101      	bne.n	800f246 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800f242:	2300      	movs	r3, #0
 800f244:	e009      	b.n	800f25a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800f246:	f7f8 fdd7 	bl	8007df8 <HAL_GetTick>
 800f24a:	4602      	mov	r2, r0
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	1ad3      	subs	r3, r2, r3
 800f250:	687a      	ldr	r2, [r7, #4]
 800f252:	429a      	cmp	r2, r3
 800f254:	d8f0      	bhi.n	800f238 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800f256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3710      	adds	r7, #16
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}
	...

0800f264 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	b082      	sub	sp, #8
 800f268:	af00      	add	r7, sp, #0
 800f26a:	4603      	mov	r3, r0
 800f26c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f26e:	4b0b      	ldr	r3, [pc, #44]	; (800f29c <SD_CheckStatus+0x38>)
 800f270:	2201      	movs	r2, #1
 800f272:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800f274:	f7ff ff6c 	bl	800f150 <BSP_SD_GetCardState>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d107      	bne.n	800f28e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f27e:	4b07      	ldr	r3, [pc, #28]	; (800f29c <SD_CheckStatus+0x38>)
 800f280:	781b      	ldrb	r3, [r3, #0]
 800f282:	b2db      	uxtb	r3, r3
 800f284:	f023 0301 	bic.w	r3, r3, #1
 800f288:	b2da      	uxtb	r2, r3
 800f28a:	4b04      	ldr	r3, [pc, #16]	; (800f29c <SD_CheckStatus+0x38>)
 800f28c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f28e:	4b03      	ldr	r3, [pc, #12]	; (800f29c <SD_CheckStatus+0x38>)
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	b2db      	uxtb	r3, r3
}
 800f294:	4618      	mov	r0, r3
 800f296:	3708      	adds	r7, #8
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}
 800f29c:	20000009 	.word	0x20000009

0800f2a0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800f2aa:	f7ff fef7 	bl	800f09c <BSP_SD_Init>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d107      	bne.n	800f2c4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800f2b4:	79fb      	ldrb	r3, [r7, #7]
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f7ff ffd4 	bl	800f264 <SD_CheckStatus>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	461a      	mov	r2, r3
 800f2c0:	4b04      	ldr	r3, [pc, #16]	; (800f2d4 <SD_initialize+0x34>)
 800f2c2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800f2c4:	4b03      	ldr	r3, [pc, #12]	; (800f2d4 <SD_initialize+0x34>)
 800f2c6:	781b      	ldrb	r3, [r3, #0]
 800f2c8:	b2db      	uxtb	r3, r3
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3708      	adds	r7, #8
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
 800f2d2:	bf00      	nop
 800f2d4:	20000009 	.word	0x20000009

0800f2d8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b082      	sub	sp, #8
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	4603      	mov	r3, r0
 800f2e0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f2e2:	79fb      	ldrb	r3, [r7, #7]
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	f7ff ffbd 	bl	800f264 <SD_CheckStatus>
 800f2ea:	4603      	mov	r3, r0
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3708      	adds	r7, #8
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b086      	sub	sp, #24
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60b9      	str	r1, [r7, #8]
 800f2fc:	607a      	str	r2, [r7, #4]
 800f2fe:	603b      	str	r3, [r7, #0]
 800f300:	4603      	mov	r3, r0
 800f302:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f304:	2301      	movs	r3, #1
 800f306:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f308:	f247 5030 	movw	r0, #30000	; 0x7530
 800f30c:	f7ff ff8c 	bl	800f228 <SD_CheckStatusWithTimeout>
 800f310:	4603      	mov	r3, r0
 800f312:	2b00      	cmp	r3, #0
 800f314:	da01      	bge.n	800f31a <SD_read+0x26>
  {
    return res;
 800f316:	7dfb      	ldrb	r3, [r7, #23]
 800f318:	e03b      	b.n	800f392 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800f31a:	683a      	ldr	r2, [r7, #0]
 800f31c:	6879      	ldr	r1, [r7, #4]
 800f31e:	68b8      	ldr	r0, [r7, #8]
 800f320:	f7ff fee2 	bl	800f0e8 <BSP_SD_ReadBlocks_DMA>
 800f324:	4603      	mov	r3, r0
 800f326:	2b00      	cmp	r3, #0
 800f328:	d132      	bne.n	800f390 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800f32a:	4b1c      	ldr	r3, [pc, #112]	; (800f39c <SD_read+0xa8>)
 800f32c:	2200      	movs	r2, #0
 800f32e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800f330:	f7f8 fd62 	bl	8007df8 <HAL_GetTick>
 800f334:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f336:	bf00      	nop
 800f338:	4b18      	ldr	r3, [pc, #96]	; (800f39c <SD_read+0xa8>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d108      	bne.n	800f352 <SD_read+0x5e>
 800f340:	f7f8 fd5a 	bl	8007df8 <HAL_GetTick>
 800f344:	4602      	mov	r2, r0
 800f346:	693b      	ldr	r3, [r7, #16]
 800f348:	1ad3      	subs	r3, r2, r3
 800f34a:	f247 522f 	movw	r2, #29999	; 0x752f
 800f34e:	4293      	cmp	r3, r2
 800f350:	d9f2      	bls.n	800f338 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800f352:	4b12      	ldr	r3, [pc, #72]	; (800f39c <SD_read+0xa8>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d102      	bne.n	800f360 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800f35a:	2301      	movs	r3, #1
 800f35c:	75fb      	strb	r3, [r7, #23]
 800f35e:	e017      	b.n	800f390 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800f360:	4b0e      	ldr	r3, [pc, #56]	; (800f39c <SD_read+0xa8>)
 800f362:	2200      	movs	r2, #0
 800f364:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f366:	f7f8 fd47 	bl	8007df8 <HAL_GetTick>
 800f36a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f36c:	e007      	b.n	800f37e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f36e:	f7ff feef 	bl	800f150 <BSP_SD_GetCardState>
 800f372:	4603      	mov	r3, r0
 800f374:	2b00      	cmp	r3, #0
 800f376:	d102      	bne.n	800f37e <SD_read+0x8a>
          {
            res = RES_OK;
 800f378:	2300      	movs	r3, #0
 800f37a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800f37c:	e008      	b.n	800f390 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f37e:	f7f8 fd3b 	bl	8007df8 <HAL_GetTick>
 800f382:	4602      	mov	r2, r0
 800f384:	693b      	ldr	r3, [r7, #16]
 800f386:	1ad3      	subs	r3, r2, r3
 800f388:	f247 522f 	movw	r2, #29999	; 0x752f
 800f38c:	4293      	cmp	r3, r2
 800f38e:	d9ee      	bls.n	800f36e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800f390:	7dfb      	ldrb	r3, [r7, #23]
}
 800f392:	4618      	mov	r0, r3
 800f394:	3718      	adds	r7, #24
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop
 800f39c:	2003b4ac 	.word	0x2003b4ac

0800f3a0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b086      	sub	sp, #24
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	60b9      	str	r1, [r7, #8]
 800f3a8:	607a      	str	r2, [r7, #4]
 800f3aa:	603b      	str	r3, [r7, #0]
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800f3b4:	4b24      	ldr	r3, [pc, #144]	; (800f448 <SD_write+0xa8>)
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f3ba:	f247 5030 	movw	r0, #30000	; 0x7530
 800f3be:	f7ff ff33 	bl	800f228 <SD_CheckStatusWithTimeout>
 800f3c2:	4603      	mov	r3, r0
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	da01      	bge.n	800f3cc <SD_write+0x2c>
  {
    return res;
 800f3c8:	7dfb      	ldrb	r3, [r7, #23]
 800f3ca:	e038      	b.n	800f43e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f3cc:	683a      	ldr	r2, [r7, #0]
 800f3ce:	6879      	ldr	r1, [r7, #4]
 800f3d0:	68b8      	ldr	r0, [r7, #8]
 800f3d2:	f7ff fea3 	bl	800f11c <BSP_SD_WriteBlocks_DMA>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d12f      	bne.n	800f43c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800f3dc:	f7f8 fd0c 	bl	8007df8 <HAL_GetTick>
 800f3e0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f3e2:	bf00      	nop
 800f3e4:	4b18      	ldr	r3, [pc, #96]	; (800f448 <SD_write+0xa8>)
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d108      	bne.n	800f3fe <SD_write+0x5e>
 800f3ec:	f7f8 fd04 	bl	8007df8 <HAL_GetTick>
 800f3f0:	4602      	mov	r2, r0
 800f3f2:	693b      	ldr	r3, [r7, #16]
 800f3f4:	1ad3      	subs	r3, r2, r3
 800f3f6:	f247 522f 	movw	r2, #29999	; 0x752f
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	d9f2      	bls.n	800f3e4 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800f3fe:	4b12      	ldr	r3, [pc, #72]	; (800f448 <SD_write+0xa8>)
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d102      	bne.n	800f40c <SD_write+0x6c>
      {
        res = RES_ERROR;
 800f406:	2301      	movs	r3, #1
 800f408:	75fb      	strb	r3, [r7, #23]
 800f40a:	e017      	b.n	800f43c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800f40c:	4b0e      	ldr	r3, [pc, #56]	; (800f448 <SD_write+0xa8>)
 800f40e:	2200      	movs	r2, #0
 800f410:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f412:	f7f8 fcf1 	bl	8007df8 <HAL_GetTick>
 800f416:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f418:	e007      	b.n	800f42a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f41a:	f7ff fe99 	bl	800f150 <BSP_SD_GetCardState>
 800f41e:	4603      	mov	r3, r0
 800f420:	2b00      	cmp	r3, #0
 800f422:	d102      	bne.n	800f42a <SD_write+0x8a>
          {
            res = RES_OK;
 800f424:	2300      	movs	r3, #0
 800f426:	75fb      	strb	r3, [r7, #23]
            break;
 800f428:	e008      	b.n	800f43c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f42a:	f7f8 fce5 	bl	8007df8 <HAL_GetTick>
 800f42e:	4602      	mov	r2, r0
 800f430:	693b      	ldr	r3, [r7, #16]
 800f432:	1ad3      	subs	r3, r2, r3
 800f434:	f247 522f 	movw	r2, #29999	; 0x752f
 800f438:	4293      	cmp	r3, r2
 800f43a:	d9ee      	bls.n	800f41a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800f43c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f43e:	4618      	mov	r0, r3
 800f440:	3718      	adds	r7, #24
 800f442:	46bd      	mov	sp, r7
 800f444:	bd80      	pop	{r7, pc}
 800f446:	bf00      	nop
 800f448:	2003b4a8 	.word	0x2003b4a8

0800f44c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b08c      	sub	sp, #48	; 0x30
 800f450:	af00      	add	r7, sp, #0
 800f452:	4603      	mov	r3, r0
 800f454:	603a      	str	r2, [r7, #0]
 800f456:	71fb      	strb	r3, [r7, #7]
 800f458:	460b      	mov	r3, r1
 800f45a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f45c:	2301      	movs	r3, #1
 800f45e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f462:	4b25      	ldr	r3, [pc, #148]	; (800f4f8 <SD_ioctl+0xac>)
 800f464:	781b      	ldrb	r3, [r3, #0]
 800f466:	b2db      	uxtb	r3, r3
 800f468:	f003 0301 	and.w	r3, r3, #1
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d001      	beq.n	800f474 <SD_ioctl+0x28>
 800f470:	2303      	movs	r3, #3
 800f472:	e03c      	b.n	800f4ee <SD_ioctl+0xa2>

  switch (cmd)
 800f474:	79bb      	ldrb	r3, [r7, #6]
 800f476:	2b03      	cmp	r3, #3
 800f478:	d834      	bhi.n	800f4e4 <SD_ioctl+0x98>
 800f47a:	a201      	add	r2, pc, #4	; (adr r2, 800f480 <SD_ioctl+0x34>)
 800f47c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f480:	0800f491 	.word	0x0800f491
 800f484:	0800f499 	.word	0x0800f499
 800f488:	0800f4b1 	.word	0x0800f4b1
 800f48c:	0800f4cb 	.word	0x0800f4cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f490:	2300      	movs	r3, #0
 800f492:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f496:	e028      	b.n	800f4ea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f498:	f107 030c 	add.w	r3, r7, #12
 800f49c:	4618      	mov	r0, r3
 800f49e:	f7ff fe67 	bl	800f170 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f4a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f4ae:	e01c      	b.n	800f4ea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f4b0:	f107 030c 	add.w	r3, r7, #12
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f7ff fe5b 	bl	800f170 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4bc:	b29a      	uxth	r2, r3
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f4c8:	e00f      	b.n	800f4ea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f4ca:	f107 030c 	add.w	r3, r7, #12
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7ff fe4e 	bl	800f170 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d6:	0a5a      	lsrs	r2, r3, #9
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f4dc:	2300      	movs	r3, #0
 800f4de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f4e2:	e002      	b.n	800f4ea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f4e4:	2304      	movs	r3, #4
 800f4e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800f4ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	3730      	adds	r7, #48	; 0x30
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	20000009 	.word	0x20000009

0800f4fc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800f500:	4b03      	ldr	r3, [pc, #12]	; (800f510 <BSP_SD_WriteCpltCallback+0x14>)
 800f502:	2201      	movs	r2, #1
 800f504:	601a      	str	r2, [r3, #0]
}
 800f506:	bf00      	nop
 800f508:	46bd      	mov	sp, r7
 800f50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50e:	4770      	bx	lr
 800f510:	2003b4a8 	.word	0x2003b4a8

0800f514 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f514:	b480      	push	{r7}
 800f516:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800f518:	4b03      	ldr	r3, [pc, #12]	; (800f528 <BSP_SD_ReadCpltCallback+0x14>)
 800f51a:	2201      	movs	r2, #1
 800f51c:	601a      	str	r2, [r3, #0]
}
 800f51e:	bf00      	nop
 800f520:	46bd      	mov	sp, r7
 800f522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f526:	4770      	bx	lr
 800f528:	2003b4ac 	.word	0x2003b4ac

0800f52c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b084      	sub	sp, #16
 800f530:	af00      	add	r7, sp, #0
 800f532:	4603      	mov	r3, r0
 800f534:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f536:	79fb      	ldrb	r3, [r7, #7]
 800f538:	4a08      	ldr	r2, [pc, #32]	; (800f55c <disk_status+0x30>)
 800f53a:	009b      	lsls	r3, r3, #2
 800f53c:	4413      	add	r3, r2
 800f53e:	685b      	ldr	r3, [r3, #4]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	79fa      	ldrb	r2, [r7, #7]
 800f544:	4905      	ldr	r1, [pc, #20]	; (800f55c <disk_status+0x30>)
 800f546:	440a      	add	r2, r1
 800f548:	7a12      	ldrb	r2, [r2, #8]
 800f54a:	4610      	mov	r0, r2
 800f54c:	4798      	blx	r3
 800f54e:	4603      	mov	r3, r0
 800f550:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f552:	7bfb      	ldrb	r3, [r7, #15]
}
 800f554:	4618      	mov	r0, r3
 800f556:	3710      	adds	r7, #16
 800f558:	46bd      	mov	sp, r7
 800f55a:	bd80      	pop	{r7, pc}
 800f55c:	2003b4d8 	.word	0x2003b4d8

0800f560 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b084      	sub	sp, #16
 800f564:	af00      	add	r7, sp, #0
 800f566:	4603      	mov	r3, r0
 800f568:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f56a:	2300      	movs	r3, #0
 800f56c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f56e:	79fb      	ldrb	r3, [r7, #7]
 800f570:	4a0d      	ldr	r2, [pc, #52]	; (800f5a8 <disk_initialize+0x48>)
 800f572:	5cd3      	ldrb	r3, [r2, r3]
 800f574:	2b00      	cmp	r3, #0
 800f576:	d111      	bne.n	800f59c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f578:	79fb      	ldrb	r3, [r7, #7]
 800f57a:	4a0b      	ldr	r2, [pc, #44]	; (800f5a8 <disk_initialize+0x48>)
 800f57c:	2101      	movs	r1, #1
 800f57e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f580:	79fb      	ldrb	r3, [r7, #7]
 800f582:	4a09      	ldr	r2, [pc, #36]	; (800f5a8 <disk_initialize+0x48>)
 800f584:	009b      	lsls	r3, r3, #2
 800f586:	4413      	add	r3, r2
 800f588:	685b      	ldr	r3, [r3, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	79fa      	ldrb	r2, [r7, #7]
 800f58e:	4906      	ldr	r1, [pc, #24]	; (800f5a8 <disk_initialize+0x48>)
 800f590:	440a      	add	r2, r1
 800f592:	7a12      	ldrb	r2, [r2, #8]
 800f594:	4610      	mov	r0, r2
 800f596:	4798      	blx	r3
 800f598:	4603      	mov	r3, r0
 800f59a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f59c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3710      	adds	r7, #16
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}
 800f5a6:	bf00      	nop
 800f5a8:	2003b4d8 	.word	0x2003b4d8

0800f5ac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f5ac:	b590      	push	{r4, r7, lr}
 800f5ae:	b087      	sub	sp, #28
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	60b9      	str	r1, [r7, #8]
 800f5b4:	607a      	str	r2, [r7, #4]
 800f5b6:	603b      	str	r3, [r7, #0]
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f5bc:	7bfb      	ldrb	r3, [r7, #15]
 800f5be:	4a0a      	ldr	r2, [pc, #40]	; (800f5e8 <disk_read+0x3c>)
 800f5c0:	009b      	lsls	r3, r3, #2
 800f5c2:	4413      	add	r3, r2
 800f5c4:	685b      	ldr	r3, [r3, #4]
 800f5c6:	689c      	ldr	r4, [r3, #8]
 800f5c8:	7bfb      	ldrb	r3, [r7, #15]
 800f5ca:	4a07      	ldr	r2, [pc, #28]	; (800f5e8 <disk_read+0x3c>)
 800f5cc:	4413      	add	r3, r2
 800f5ce:	7a18      	ldrb	r0, [r3, #8]
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	687a      	ldr	r2, [r7, #4]
 800f5d4:	68b9      	ldr	r1, [r7, #8]
 800f5d6:	47a0      	blx	r4
 800f5d8:	4603      	mov	r3, r0
 800f5da:	75fb      	strb	r3, [r7, #23]
  return res;
 800f5dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5de:	4618      	mov	r0, r3
 800f5e0:	371c      	adds	r7, #28
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	bd90      	pop	{r4, r7, pc}
 800f5e6:	bf00      	nop
 800f5e8:	2003b4d8 	.word	0x2003b4d8

0800f5ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f5ec:	b590      	push	{r4, r7, lr}
 800f5ee:	b087      	sub	sp, #28
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	60b9      	str	r1, [r7, #8]
 800f5f4:	607a      	str	r2, [r7, #4]
 800f5f6:	603b      	str	r3, [r7, #0]
 800f5f8:	4603      	mov	r3, r0
 800f5fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f5fc:	7bfb      	ldrb	r3, [r7, #15]
 800f5fe:	4a0a      	ldr	r2, [pc, #40]	; (800f628 <disk_write+0x3c>)
 800f600:	009b      	lsls	r3, r3, #2
 800f602:	4413      	add	r3, r2
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	68dc      	ldr	r4, [r3, #12]
 800f608:	7bfb      	ldrb	r3, [r7, #15]
 800f60a:	4a07      	ldr	r2, [pc, #28]	; (800f628 <disk_write+0x3c>)
 800f60c:	4413      	add	r3, r2
 800f60e:	7a18      	ldrb	r0, [r3, #8]
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	68b9      	ldr	r1, [r7, #8]
 800f616:	47a0      	blx	r4
 800f618:	4603      	mov	r3, r0
 800f61a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f61c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f61e:	4618      	mov	r0, r3
 800f620:	371c      	adds	r7, #28
 800f622:	46bd      	mov	sp, r7
 800f624:	bd90      	pop	{r4, r7, pc}
 800f626:	bf00      	nop
 800f628:	2003b4d8 	.word	0x2003b4d8

0800f62c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b084      	sub	sp, #16
 800f630:	af00      	add	r7, sp, #0
 800f632:	4603      	mov	r3, r0
 800f634:	603a      	str	r2, [r7, #0]
 800f636:	71fb      	strb	r3, [r7, #7]
 800f638:	460b      	mov	r3, r1
 800f63a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f63c:	79fb      	ldrb	r3, [r7, #7]
 800f63e:	4a09      	ldr	r2, [pc, #36]	; (800f664 <disk_ioctl+0x38>)
 800f640:	009b      	lsls	r3, r3, #2
 800f642:	4413      	add	r3, r2
 800f644:	685b      	ldr	r3, [r3, #4]
 800f646:	691b      	ldr	r3, [r3, #16]
 800f648:	79fa      	ldrb	r2, [r7, #7]
 800f64a:	4906      	ldr	r1, [pc, #24]	; (800f664 <disk_ioctl+0x38>)
 800f64c:	440a      	add	r2, r1
 800f64e:	7a10      	ldrb	r0, [r2, #8]
 800f650:	79b9      	ldrb	r1, [r7, #6]
 800f652:	683a      	ldr	r2, [r7, #0]
 800f654:	4798      	blx	r3
 800f656:	4603      	mov	r3, r0
 800f658:	73fb      	strb	r3, [r7, #15]
  return res;
 800f65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3710      	adds	r7, #16
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}
 800f664:	2003b4d8 	.word	0x2003b4d8

0800f668 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f668:	b480      	push	{r7}
 800f66a:	b085      	sub	sp, #20
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	3301      	adds	r3, #1
 800f674:	781b      	ldrb	r3, [r3, #0]
 800f676:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f678:	89fb      	ldrh	r3, [r7, #14]
 800f67a:	021b      	lsls	r3, r3, #8
 800f67c:	b21a      	sxth	r2, r3
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	781b      	ldrb	r3, [r3, #0]
 800f682:	b21b      	sxth	r3, r3
 800f684:	4313      	orrs	r3, r2
 800f686:	b21b      	sxth	r3, r3
 800f688:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f68a:	89fb      	ldrh	r3, [r7, #14]
}
 800f68c:	4618      	mov	r0, r3
 800f68e:	3714      	adds	r7, #20
 800f690:	46bd      	mov	sp, r7
 800f692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f696:	4770      	bx	lr

0800f698 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f698:	b480      	push	{r7}
 800f69a:	b085      	sub	sp, #20
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	3303      	adds	r3, #3
 800f6a4:	781b      	ldrb	r3, [r3, #0]
 800f6a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	021b      	lsls	r3, r3, #8
 800f6ac:	687a      	ldr	r2, [r7, #4]
 800f6ae:	3202      	adds	r2, #2
 800f6b0:	7812      	ldrb	r2, [r2, #0]
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	021b      	lsls	r3, r3, #8
 800f6ba:	687a      	ldr	r2, [r7, #4]
 800f6bc:	3201      	adds	r2, #1
 800f6be:	7812      	ldrb	r2, [r2, #0]
 800f6c0:	4313      	orrs	r3, r2
 800f6c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	021b      	lsls	r3, r3, #8
 800f6c8:	687a      	ldr	r2, [r7, #4]
 800f6ca:	7812      	ldrb	r2, [r2, #0]
 800f6cc:	4313      	orrs	r3, r2
 800f6ce:	60fb      	str	r3, [r7, #12]
	return rv;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
}
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	3714      	adds	r7, #20
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6dc:	4770      	bx	lr

0800f6de <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f6de:	b480      	push	{r7}
 800f6e0:	b083      	sub	sp, #12
 800f6e2:	af00      	add	r7, sp, #0
 800f6e4:	6078      	str	r0, [r7, #4]
 800f6e6:	460b      	mov	r3, r1
 800f6e8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	1c5a      	adds	r2, r3, #1
 800f6ee:	607a      	str	r2, [r7, #4]
 800f6f0:	887a      	ldrh	r2, [r7, #2]
 800f6f2:	b2d2      	uxtb	r2, r2
 800f6f4:	701a      	strb	r2, [r3, #0]
 800f6f6:	887b      	ldrh	r3, [r7, #2]
 800f6f8:	0a1b      	lsrs	r3, r3, #8
 800f6fa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	1c5a      	adds	r2, r3, #1
 800f700:	607a      	str	r2, [r7, #4]
 800f702:	887a      	ldrh	r2, [r7, #2]
 800f704:	b2d2      	uxtb	r2, r2
 800f706:	701a      	strb	r2, [r3, #0]
}
 800f708:	bf00      	nop
 800f70a:	370c      	adds	r7, #12
 800f70c:	46bd      	mov	sp, r7
 800f70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f712:	4770      	bx	lr

0800f714 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f714:	b480      	push	{r7}
 800f716:	b083      	sub	sp, #12
 800f718:	af00      	add	r7, sp, #0
 800f71a:	6078      	str	r0, [r7, #4]
 800f71c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	1c5a      	adds	r2, r3, #1
 800f722:	607a      	str	r2, [r7, #4]
 800f724:	683a      	ldr	r2, [r7, #0]
 800f726:	b2d2      	uxtb	r2, r2
 800f728:	701a      	strb	r2, [r3, #0]
 800f72a:	683b      	ldr	r3, [r7, #0]
 800f72c:	0a1b      	lsrs	r3, r3, #8
 800f72e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	1c5a      	adds	r2, r3, #1
 800f734:	607a      	str	r2, [r7, #4]
 800f736:	683a      	ldr	r2, [r7, #0]
 800f738:	b2d2      	uxtb	r2, r2
 800f73a:	701a      	strb	r2, [r3, #0]
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	0a1b      	lsrs	r3, r3, #8
 800f740:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	1c5a      	adds	r2, r3, #1
 800f746:	607a      	str	r2, [r7, #4]
 800f748:	683a      	ldr	r2, [r7, #0]
 800f74a:	b2d2      	uxtb	r2, r2
 800f74c:	701a      	strb	r2, [r3, #0]
 800f74e:	683b      	ldr	r3, [r7, #0]
 800f750:	0a1b      	lsrs	r3, r3, #8
 800f752:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	1c5a      	adds	r2, r3, #1
 800f758:	607a      	str	r2, [r7, #4]
 800f75a:	683a      	ldr	r2, [r7, #0]
 800f75c:	b2d2      	uxtb	r2, r2
 800f75e:	701a      	strb	r2, [r3, #0]
}
 800f760:	bf00      	nop
 800f762:	370c      	adds	r7, #12
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr

0800f76c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f76c:	b480      	push	{r7}
 800f76e:	b087      	sub	sp, #28
 800f770:	af00      	add	r7, sp, #0
 800f772:	60f8      	str	r0, [r7, #12]
 800f774:	60b9      	str	r1, [r7, #8]
 800f776:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d00d      	beq.n	800f7a2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f786:	693a      	ldr	r2, [r7, #16]
 800f788:	1c53      	adds	r3, r2, #1
 800f78a:	613b      	str	r3, [r7, #16]
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	1c59      	adds	r1, r3, #1
 800f790:	6179      	str	r1, [r7, #20]
 800f792:	7812      	ldrb	r2, [r2, #0]
 800f794:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	3b01      	subs	r3, #1
 800f79a:	607b      	str	r3, [r7, #4]
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d1f1      	bne.n	800f786 <mem_cpy+0x1a>
	}
}
 800f7a2:	bf00      	nop
 800f7a4:	371c      	adds	r7, #28
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ac:	4770      	bx	lr

0800f7ae <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f7ae:	b480      	push	{r7}
 800f7b0:	b087      	sub	sp, #28
 800f7b2:	af00      	add	r7, sp, #0
 800f7b4:	60f8      	str	r0, [r7, #12]
 800f7b6:	60b9      	str	r1, [r7, #8]
 800f7b8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	1c5a      	adds	r2, r3, #1
 800f7c2:	617a      	str	r2, [r7, #20]
 800f7c4:	68ba      	ldr	r2, [r7, #8]
 800f7c6:	b2d2      	uxtb	r2, r2
 800f7c8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	3b01      	subs	r3, #1
 800f7ce:	607b      	str	r3, [r7, #4]
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d1f3      	bne.n	800f7be <mem_set+0x10>
}
 800f7d6:	bf00      	nop
 800f7d8:	371c      	adds	r7, #28
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e0:	4770      	bx	lr

0800f7e2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f7e2:	b480      	push	{r7}
 800f7e4:	b089      	sub	sp, #36	; 0x24
 800f7e6:	af00      	add	r7, sp, #0
 800f7e8:	60f8      	str	r0, [r7, #12]
 800f7ea:	60b9      	str	r1, [r7, #8]
 800f7ec:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	61fb      	str	r3, [r7, #28]
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f7fa:	69fb      	ldr	r3, [r7, #28]
 800f7fc:	1c5a      	adds	r2, r3, #1
 800f7fe:	61fa      	str	r2, [r7, #28]
 800f800:	781b      	ldrb	r3, [r3, #0]
 800f802:	4619      	mov	r1, r3
 800f804:	69bb      	ldr	r3, [r7, #24]
 800f806:	1c5a      	adds	r2, r3, #1
 800f808:	61ba      	str	r2, [r7, #24]
 800f80a:	781b      	ldrb	r3, [r3, #0]
 800f80c:	1acb      	subs	r3, r1, r3
 800f80e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	3b01      	subs	r3, #1
 800f814:	607b      	str	r3, [r7, #4]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d002      	beq.n	800f822 <mem_cmp+0x40>
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d0eb      	beq.n	800f7fa <mem_cmp+0x18>

	return r;
 800f822:	697b      	ldr	r3, [r7, #20]
}
 800f824:	4618      	mov	r0, r3
 800f826:	3724      	adds	r7, #36	; 0x24
 800f828:	46bd      	mov	sp, r7
 800f82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82e:	4770      	bx	lr

0800f830 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f830:	b480      	push	{r7}
 800f832:	b083      	sub	sp, #12
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
 800f838:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f83a:	e002      	b.n	800f842 <chk_chr+0x12>
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	3301      	adds	r3, #1
 800f840:	607b      	str	r3, [r7, #4]
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d005      	beq.n	800f856 <chk_chr+0x26>
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	781b      	ldrb	r3, [r3, #0]
 800f84e:	461a      	mov	r2, r3
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	4293      	cmp	r3, r2
 800f854:	d1f2      	bne.n	800f83c <chk_chr+0xc>
	return *str;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	781b      	ldrb	r3, [r3, #0]
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	370c      	adds	r7, #12
 800f85e:	46bd      	mov	sp, r7
 800f860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f864:	4770      	bx	lr
	...

0800f868 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f868:	b480      	push	{r7}
 800f86a:	b085      	sub	sp, #20
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	6078      	str	r0, [r7, #4]
 800f870:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f872:	2300      	movs	r3, #0
 800f874:	60bb      	str	r3, [r7, #8]
 800f876:	68bb      	ldr	r3, [r7, #8]
 800f878:	60fb      	str	r3, [r7, #12]
 800f87a:	e029      	b.n	800f8d0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f87c:	4a27      	ldr	r2, [pc, #156]	; (800f91c <chk_lock+0xb4>)
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	011b      	lsls	r3, r3, #4
 800f882:	4413      	add	r3, r2
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d01d      	beq.n	800f8c6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f88a:	4a24      	ldr	r2, [pc, #144]	; (800f91c <chk_lock+0xb4>)
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	011b      	lsls	r3, r3, #4
 800f890:	4413      	add	r3, r2
 800f892:	681a      	ldr	r2, [r3, #0]
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	429a      	cmp	r2, r3
 800f89a:	d116      	bne.n	800f8ca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f89c:	4a1f      	ldr	r2, [pc, #124]	; (800f91c <chk_lock+0xb4>)
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	011b      	lsls	r3, r3, #4
 800f8a2:	4413      	add	r3, r2
 800f8a4:	3304      	adds	r3, #4
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f8ac:	429a      	cmp	r2, r3
 800f8ae:	d10c      	bne.n	800f8ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f8b0:	4a1a      	ldr	r2, [pc, #104]	; (800f91c <chk_lock+0xb4>)
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	011b      	lsls	r3, r3, #4
 800f8b6:	4413      	add	r3, r2
 800f8b8:	3308      	adds	r3, #8
 800f8ba:	681a      	ldr	r2, [r3, #0]
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	d102      	bne.n	800f8ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f8c4:	e007      	b.n	800f8d6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	60fb      	str	r3, [r7, #12]
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d9d2      	bls.n	800f87c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	2b02      	cmp	r3, #2
 800f8da:	d109      	bne.n	800f8f0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f8dc:	68bb      	ldr	r3, [r7, #8]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d102      	bne.n	800f8e8 <chk_lock+0x80>
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	2b02      	cmp	r3, #2
 800f8e6:	d101      	bne.n	800f8ec <chk_lock+0x84>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	e010      	b.n	800f90e <chk_lock+0xa6>
 800f8ec:	2312      	movs	r3, #18
 800f8ee:	e00e      	b.n	800f90e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d108      	bne.n	800f908 <chk_lock+0xa0>
 800f8f6:	4a09      	ldr	r2, [pc, #36]	; (800f91c <chk_lock+0xb4>)
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	011b      	lsls	r3, r3, #4
 800f8fc:	4413      	add	r3, r2
 800f8fe:	330c      	adds	r3, #12
 800f900:	881b      	ldrh	r3, [r3, #0]
 800f902:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f906:	d101      	bne.n	800f90c <chk_lock+0xa4>
 800f908:	2310      	movs	r3, #16
 800f90a:	e000      	b.n	800f90e <chk_lock+0xa6>
 800f90c:	2300      	movs	r3, #0
}
 800f90e:	4618      	mov	r0, r3
 800f910:	3714      	adds	r7, #20
 800f912:	46bd      	mov	sp, r7
 800f914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f918:	4770      	bx	lr
 800f91a:	bf00      	nop
 800f91c:	2003b4b8 	.word	0x2003b4b8

0800f920 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f920:	b480      	push	{r7}
 800f922:	b083      	sub	sp, #12
 800f924:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f926:	2300      	movs	r3, #0
 800f928:	607b      	str	r3, [r7, #4]
 800f92a:	e002      	b.n	800f932 <enq_lock+0x12>
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	3301      	adds	r3, #1
 800f930:	607b      	str	r3, [r7, #4]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	2b01      	cmp	r3, #1
 800f936:	d806      	bhi.n	800f946 <enq_lock+0x26>
 800f938:	4a09      	ldr	r2, [pc, #36]	; (800f960 <enq_lock+0x40>)
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	011b      	lsls	r3, r3, #4
 800f93e:	4413      	add	r3, r2
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d1f2      	bne.n	800f92c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	2b02      	cmp	r3, #2
 800f94a:	bf14      	ite	ne
 800f94c:	2301      	movne	r3, #1
 800f94e:	2300      	moveq	r3, #0
 800f950:	b2db      	uxtb	r3, r3
}
 800f952:	4618      	mov	r0, r3
 800f954:	370c      	adds	r7, #12
 800f956:	46bd      	mov	sp, r7
 800f958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	2003b4b8 	.word	0x2003b4b8

0800f964 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f964:	b480      	push	{r7}
 800f966:	b085      	sub	sp, #20
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]
 800f96c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f96e:	2300      	movs	r3, #0
 800f970:	60fb      	str	r3, [r7, #12]
 800f972:	e01f      	b.n	800f9b4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f974:	4a41      	ldr	r2, [pc, #260]	; (800fa7c <inc_lock+0x118>)
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	011b      	lsls	r3, r3, #4
 800f97a:	4413      	add	r3, r2
 800f97c:	681a      	ldr	r2, [r3, #0]
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	429a      	cmp	r2, r3
 800f984:	d113      	bne.n	800f9ae <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f986:	4a3d      	ldr	r2, [pc, #244]	; (800fa7c <inc_lock+0x118>)
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	011b      	lsls	r3, r3, #4
 800f98c:	4413      	add	r3, r2
 800f98e:	3304      	adds	r3, #4
 800f990:	681a      	ldr	r2, [r3, #0]
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f996:	429a      	cmp	r2, r3
 800f998:	d109      	bne.n	800f9ae <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f99a:	4a38      	ldr	r2, [pc, #224]	; (800fa7c <inc_lock+0x118>)
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	011b      	lsls	r3, r3, #4
 800f9a0:	4413      	add	r3, r2
 800f9a2:	3308      	adds	r3, #8
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f9aa:	429a      	cmp	r2, r3
 800f9ac:	d006      	beq.n	800f9bc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	60fb      	str	r3, [r7, #12]
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	2b01      	cmp	r3, #1
 800f9b8:	d9dc      	bls.n	800f974 <inc_lock+0x10>
 800f9ba:	e000      	b.n	800f9be <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f9bc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	2b02      	cmp	r3, #2
 800f9c2:	d132      	bne.n	800fa2a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	60fb      	str	r3, [r7, #12]
 800f9c8:	e002      	b.n	800f9d0 <inc_lock+0x6c>
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	3301      	adds	r3, #1
 800f9ce:	60fb      	str	r3, [r7, #12]
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	2b01      	cmp	r3, #1
 800f9d4:	d806      	bhi.n	800f9e4 <inc_lock+0x80>
 800f9d6:	4a29      	ldr	r2, [pc, #164]	; (800fa7c <inc_lock+0x118>)
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	011b      	lsls	r3, r3, #4
 800f9dc:	4413      	add	r3, r2
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d1f2      	bne.n	800f9ca <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	d101      	bne.n	800f9ee <inc_lock+0x8a>
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	e040      	b.n	800fa70 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681a      	ldr	r2, [r3, #0]
 800f9f2:	4922      	ldr	r1, [pc, #136]	; (800fa7c <inc_lock+0x118>)
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	011b      	lsls	r3, r3, #4
 800f9f8:	440b      	add	r3, r1
 800f9fa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	689a      	ldr	r2, [r3, #8]
 800fa00:	491e      	ldr	r1, [pc, #120]	; (800fa7c <inc_lock+0x118>)
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	011b      	lsls	r3, r3, #4
 800fa06:	440b      	add	r3, r1
 800fa08:	3304      	adds	r3, #4
 800fa0a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	695a      	ldr	r2, [r3, #20]
 800fa10:	491a      	ldr	r1, [pc, #104]	; (800fa7c <inc_lock+0x118>)
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	011b      	lsls	r3, r3, #4
 800fa16:	440b      	add	r3, r1
 800fa18:	3308      	adds	r3, #8
 800fa1a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800fa1c:	4a17      	ldr	r2, [pc, #92]	; (800fa7c <inc_lock+0x118>)
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	011b      	lsls	r3, r3, #4
 800fa22:	4413      	add	r3, r2
 800fa24:	330c      	adds	r3, #12
 800fa26:	2200      	movs	r2, #0
 800fa28:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d009      	beq.n	800fa44 <inc_lock+0xe0>
 800fa30:	4a12      	ldr	r2, [pc, #72]	; (800fa7c <inc_lock+0x118>)
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	011b      	lsls	r3, r3, #4
 800fa36:	4413      	add	r3, r2
 800fa38:	330c      	adds	r3, #12
 800fa3a:	881b      	ldrh	r3, [r3, #0]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d001      	beq.n	800fa44 <inc_lock+0xe0>
 800fa40:	2300      	movs	r3, #0
 800fa42:	e015      	b.n	800fa70 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d108      	bne.n	800fa5c <inc_lock+0xf8>
 800fa4a:	4a0c      	ldr	r2, [pc, #48]	; (800fa7c <inc_lock+0x118>)
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	011b      	lsls	r3, r3, #4
 800fa50:	4413      	add	r3, r2
 800fa52:	330c      	adds	r3, #12
 800fa54:	881b      	ldrh	r3, [r3, #0]
 800fa56:	3301      	adds	r3, #1
 800fa58:	b29a      	uxth	r2, r3
 800fa5a:	e001      	b.n	800fa60 <inc_lock+0xfc>
 800fa5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fa60:	4906      	ldr	r1, [pc, #24]	; (800fa7c <inc_lock+0x118>)
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	011b      	lsls	r3, r3, #4
 800fa66:	440b      	add	r3, r1
 800fa68:	330c      	adds	r3, #12
 800fa6a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	3301      	adds	r3, #1
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3714      	adds	r7, #20
 800fa74:	46bd      	mov	sp, r7
 800fa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7a:	4770      	bx	lr
 800fa7c:	2003b4b8 	.word	0x2003b4b8

0800fa80 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fa80:	b480      	push	{r7}
 800fa82:	b085      	sub	sp, #20
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	3b01      	subs	r3, #1
 800fa8c:	607b      	str	r3, [r7, #4]
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2b01      	cmp	r3, #1
 800fa92:	d825      	bhi.n	800fae0 <dec_lock+0x60>
		n = Files[i].ctr;
 800fa94:	4a17      	ldr	r2, [pc, #92]	; (800faf4 <dec_lock+0x74>)
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	011b      	lsls	r3, r3, #4
 800fa9a:	4413      	add	r3, r2
 800fa9c:	330c      	adds	r3, #12
 800fa9e:	881b      	ldrh	r3, [r3, #0]
 800faa0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800faa2:	89fb      	ldrh	r3, [r7, #14]
 800faa4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800faa8:	d101      	bne.n	800faae <dec_lock+0x2e>
 800faaa:	2300      	movs	r3, #0
 800faac:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800faae:	89fb      	ldrh	r3, [r7, #14]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d002      	beq.n	800faba <dec_lock+0x3a>
 800fab4:	89fb      	ldrh	r3, [r7, #14]
 800fab6:	3b01      	subs	r3, #1
 800fab8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800faba:	4a0e      	ldr	r2, [pc, #56]	; (800faf4 <dec_lock+0x74>)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	011b      	lsls	r3, r3, #4
 800fac0:	4413      	add	r3, r2
 800fac2:	330c      	adds	r3, #12
 800fac4:	89fa      	ldrh	r2, [r7, #14]
 800fac6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fac8:	89fb      	ldrh	r3, [r7, #14]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d105      	bne.n	800fada <dec_lock+0x5a>
 800face:	4a09      	ldr	r2, [pc, #36]	; (800faf4 <dec_lock+0x74>)
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	011b      	lsls	r3, r3, #4
 800fad4:	4413      	add	r3, r2
 800fad6:	2200      	movs	r2, #0
 800fad8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fada:	2300      	movs	r3, #0
 800fadc:	737b      	strb	r3, [r7, #13]
 800fade:	e001      	b.n	800fae4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fae0:	2302      	movs	r3, #2
 800fae2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fae4:	7b7b      	ldrb	r3, [r7, #13]
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	3714      	adds	r7, #20
 800faea:	46bd      	mov	sp, r7
 800faec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf0:	4770      	bx	lr
 800faf2:	bf00      	nop
 800faf4:	2003b4b8 	.word	0x2003b4b8

0800faf8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800faf8:	b480      	push	{r7}
 800fafa:	b085      	sub	sp, #20
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fb00:	2300      	movs	r3, #0
 800fb02:	60fb      	str	r3, [r7, #12]
 800fb04:	e010      	b.n	800fb28 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fb06:	4a0d      	ldr	r2, [pc, #52]	; (800fb3c <clear_lock+0x44>)
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	011b      	lsls	r3, r3, #4
 800fb0c:	4413      	add	r3, r2
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	687a      	ldr	r2, [r7, #4]
 800fb12:	429a      	cmp	r2, r3
 800fb14:	d105      	bne.n	800fb22 <clear_lock+0x2a>
 800fb16:	4a09      	ldr	r2, [pc, #36]	; (800fb3c <clear_lock+0x44>)
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	011b      	lsls	r3, r3, #4
 800fb1c:	4413      	add	r3, r2
 800fb1e:	2200      	movs	r2, #0
 800fb20:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	3301      	adds	r3, #1
 800fb26:	60fb      	str	r3, [r7, #12]
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	2b01      	cmp	r3, #1
 800fb2c:	d9eb      	bls.n	800fb06 <clear_lock+0xe>
	}
}
 800fb2e:	bf00      	nop
 800fb30:	3714      	adds	r7, #20
 800fb32:	46bd      	mov	sp, r7
 800fb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb38:	4770      	bx	lr
 800fb3a:	bf00      	nop
 800fb3c:	2003b4b8 	.word	0x2003b4b8

0800fb40 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b086      	sub	sp, #24
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	78db      	ldrb	r3, [r3, #3]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d034      	beq.n	800fbbe <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb58:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	7858      	ldrb	r0, [r3, #1]
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb64:	2301      	movs	r3, #1
 800fb66:	697a      	ldr	r2, [r7, #20]
 800fb68:	f7ff fd40 	bl	800f5ec <disk_write>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d002      	beq.n	800fb78 <sync_window+0x38>
			res = FR_DISK_ERR;
 800fb72:	2301      	movs	r3, #1
 800fb74:	73fb      	strb	r3, [r7, #15]
 800fb76:	e022      	b.n	800fbbe <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb82:	697a      	ldr	r2, [r7, #20]
 800fb84:	1ad2      	subs	r2, r2, r3
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6a1b      	ldr	r3, [r3, #32]
 800fb8a:	429a      	cmp	r2, r3
 800fb8c:	d217      	bcs.n	800fbbe <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	789b      	ldrb	r3, [r3, #2]
 800fb92:	613b      	str	r3, [r7, #16]
 800fb94:	e010      	b.n	800fbb8 <sync_window+0x78>
					wsect += fs->fsize;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	697a      	ldr	r2, [r7, #20]
 800fb9c:	4413      	add	r3, r2
 800fb9e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	7858      	ldrb	r0, [r3, #1]
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fbaa:	2301      	movs	r3, #1
 800fbac:	697a      	ldr	r2, [r7, #20]
 800fbae:	f7ff fd1d 	bl	800f5ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fbb2:	693b      	ldr	r3, [r7, #16]
 800fbb4:	3b01      	subs	r3, #1
 800fbb6:	613b      	str	r3, [r7, #16]
 800fbb8:	693b      	ldr	r3, [r7, #16]
 800fbba:	2b01      	cmp	r3, #1
 800fbbc:	d8eb      	bhi.n	800fb96 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fbbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	3718      	adds	r7, #24
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	bd80      	pop	{r7, pc}

0800fbc8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b084      	sub	sp, #16
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
 800fbd0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fbda:	683a      	ldr	r2, [r7, #0]
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d01b      	beq.n	800fc18 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	f7ff ffad 	bl	800fb40 <sync_window>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800fbea:	7bfb      	ldrb	r3, [r7, #15]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d113      	bne.n	800fc18 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	7858      	ldrb	r0, [r3, #1]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fbfa:	2301      	movs	r3, #1
 800fbfc:	683a      	ldr	r2, [r7, #0]
 800fbfe:	f7ff fcd5 	bl	800f5ac <disk_read>
 800fc02:	4603      	mov	r3, r0
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d004      	beq.n	800fc12 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800fc08:	f04f 33ff 	mov.w	r3, #4294967295
 800fc0c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800fc0e:	2301      	movs	r3, #1
 800fc10:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	683a      	ldr	r2, [r7, #0]
 800fc16:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800fc18:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	3710      	adds	r7, #16
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bd80      	pop	{r7, pc}
	...

0800fc24 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f7ff ff87 	bl	800fb40 <sync_window>
 800fc32:	4603      	mov	r3, r0
 800fc34:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fc36:	7bfb      	ldrb	r3, [r7, #15]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d159      	bne.n	800fcf0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	781b      	ldrb	r3, [r3, #0]
 800fc40:	2b03      	cmp	r3, #3
 800fc42:	d149      	bne.n	800fcd8 <sync_fs+0xb4>
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	791b      	ldrb	r3, [r3, #4]
 800fc48:	2b01      	cmp	r3, #1
 800fc4a:	d145      	bne.n	800fcd8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	899b      	ldrh	r3, [r3, #12]
 800fc56:	461a      	mov	r2, r3
 800fc58:	2100      	movs	r1, #0
 800fc5a:	f7ff fda8 	bl	800f7ae <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	3338      	adds	r3, #56	; 0x38
 800fc62:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fc66:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7ff fd37 	bl	800f6de <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	3338      	adds	r3, #56	; 0x38
 800fc74:	4921      	ldr	r1, [pc, #132]	; (800fcfc <sync_fs+0xd8>)
 800fc76:	4618      	mov	r0, r3
 800fc78:	f7ff fd4c 	bl	800f714 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	3338      	adds	r3, #56	; 0x38
 800fc80:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fc84:	491e      	ldr	r1, [pc, #120]	; (800fd00 <sync_fs+0xdc>)
 800fc86:	4618      	mov	r0, r3
 800fc88:	f7ff fd44 	bl	800f714 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	3338      	adds	r3, #56	; 0x38
 800fc90:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	695b      	ldr	r3, [r3, #20]
 800fc98:	4619      	mov	r1, r3
 800fc9a:	4610      	mov	r0, r2
 800fc9c:	f7ff fd3a 	bl	800f714 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	3338      	adds	r3, #56	; 0x38
 800fca4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	691b      	ldr	r3, [r3, #16]
 800fcac:	4619      	mov	r1, r3
 800fcae:	4610      	mov	r0, r2
 800fcb0:	f7ff fd30 	bl	800f714 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcb8:	1c5a      	adds	r2, r3, #1
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	7858      	ldrb	r0, [r3, #1]
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fccc:	2301      	movs	r3, #1
 800fcce:	f7ff fc8d 	bl	800f5ec <disk_write>
			fs->fsi_flag = 0;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	785b      	ldrb	r3, [r3, #1]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	2100      	movs	r1, #0
 800fce0:	4618      	mov	r0, r3
 800fce2:	f7ff fca3 	bl	800f62c <disk_ioctl>
 800fce6:	4603      	mov	r3, r0
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d001      	beq.n	800fcf0 <sync_fs+0xcc>
 800fcec:	2301      	movs	r3, #1
 800fcee:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fcf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3710      	adds	r7, #16
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	41615252 	.word	0x41615252
 800fd00:	61417272 	.word	0x61417272

0800fd04 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b083      	sub	sp, #12
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
 800fd0c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fd0e:	683b      	ldr	r3, [r7, #0]
 800fd10:	3b02      	subs	r3, #2
 800fd12:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	69db      	ldr	r3, [r3, #28]
 800fd18:	3b02      	subs	r3, #2
 800fd1a:	683a      	ldr	r2, [r7, #0]
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	d301      	bcc.n	800fd24 <clust2sect+0x20>
 800fd20:	2300      	movs	r3, #0
 800fd22:	e008      	b.n	800fd36 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	895b      	ldrh	r3, [r3, #10]
 800fd28:	461a      	mov	r2, r3
 800fd2a:	683b      	ldr	r3, [r7, #0]
 800fd2c:	fb03 f202 	mul.w	r2, r3, r2
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd34:	4413      	add	r3, r2
}
 800fd36:	4618      	mov	r0, r3
 800fd38:	370c      	adds	r7, #12
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd40:	4770      	bx	lr

0800fd42 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fd42:	b580      	push	{r7, lr}
 800fd44:	b086      	sub	sp, #24
 800fd46:	af00      	add	r7, sp, #0
 800fd48:	6078      	str	r0, [r7, #4]
 800fd4a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fd52:	683b      	ldr	r3, [r7, #0]
 800fd54:	2b01      	cmp	r3, #1
 800fd56:	d904      	bls.n	800fd62 <get_fat+0x20>
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	69db      	ldr	r3, [r3, #28]
 800fd5c:	683a      	ldr	r2, [r7, #0]
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d302      	bcc.n	800fd68 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fd62:	2301      	movs	r3, #1
 800fd64:	617b      	str	r3, [r7, #20]
 800fd66:	e0b7      	b.n	800fed8 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fd68:	f04f 33ff 	mov.w	r3, #4294967295
 800fd6c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fd6e:	693b      	ldr	r3, [r7, #16]
 800fd70:	781b      	ldrb	r3, [r3, #0]
 800fd72:	2b02      	cmp	r3, #2
 800fd74:	d05a      	beq.n	800fe2c <get_fat+0xea>
 800fd76:	2b03      	cmp	r3, #3
 800fd78:	d07d      	beq.n	800fe76 <get_fat+0x134>
 800fd7a:	2b01      	cmp	r3, #1
 800fd7c:	f040 80a2 	bne.w	800fec4 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	60fb      	str	r3, [r7, #12]
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	085b      	lsrs	r3, r3, #1
 800fd88:	68fa      	ldr	r2, [r7, #12]
 800fd8a:	4413      	add	r3, r2
 800fd8c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fd8e:	693b      	ldr	r3, [r7, #16]
 800fd90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fd92:	693b      	ldr	r3, [r7, #16]
 800fd94:	899b      	ldrh	r3, [r3, #12]
 800fd96:	4619      	mov	r1, r3
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fd9e:	4413      	add	r3, r2
 800fda0:	4619      	mov	r1, r3
 800fda2:	6938      	ldr	r0, [r7, #16]
 800fda4:	f7ff ff10 	bl	800fbc8 <move_window>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	f040 808d 	bne.w	800feca <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	1c5a      	adds	r2, r3, #1
 800fdb4:	60fa      	str	r2, [r7, #12]
 800fdb6:	693a      	ldr	r2, [r7, #16]
 800fdb8:	8992      	ldrh	r2, [r2, #12]
 800fdba:	fbb3 f1f2 	udiv	r1, r3, r2
 800fdbe:	fb02 f201 	mul.w	r2, r2, r1
 800fdc2:	1a9b      	subs	r3, r3, r2
 800fdc4:	693a      	ldr	r2, [r7, #16]
 800fdc6:	4413      	add	r3, r2
 800fdc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fdcc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fdce:	693b      	ldr	r3, [r7, #16]
 800fdd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fdd2:	693b      	ldr	r3, [r7, #16]
 800fdd4:	899b      	ldrh	r3, [r3, #12]
 800fdd6:	4619      	mov	r1, r3
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	fbb3 f3f1 	udiv	r3, r3, r1
 800fdde:	4413      	add	r3, r2
 800fde0:	4619      	mov	r1, r3
 800fde2:	6938      	ldr	r0, [r7, #16]
 800fde4:	f7ff fef0 	bl	800fbc8 <move_window>
 800fde8:	4603      	mov	r3, r0
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d16f      	bne.n	800fece <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fdee:	693b      	ldr	r3, [r7, #16]
 800fdf0:	899b      	ldrh	r3, [r3, #12]
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	fbb3 f1f2 	udiv	r1, r3, r2
 800fdfa:	fb02 f201 	mul.w	r2, r2, r1
 800fdfe:	1a9b      	subs	r3, r3, r2
 800fe00:	693a      	ldr	r2, [r7, #16]
 800fe02:	4413      	add	r3, r2
 800fe04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fe08:	021b      	lsls	r3, r3, #8
 800fe0a:	461a      	mov	r2, r3
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	4313      	orrs	r3, r2
 800fe10:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fe12:	683b      	ldr	r3, [r7, #0]
 800fe14:	f003 0301 	and.w	r3, r3, #1
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d002      	beq.n	800fe22 <get_fat+0xe0>
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	091b      	lsrs	r3, r3, #4
 800fe20:	e002      	b.n	800fe28 <get_fat+0xe6>
 800fe22:	68bb      	ldr	r3, [r7, #8]
 800fe24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fe28:	617b      	str	r3, [r7, #20]
			break;
 800fe2a:	e055      	b.n	800fed8 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	899b      	ldrh	r3, [r3, #12]
 800fe34:	085b      	lsrs	r3, r3, #1
 800fe36:	b29b      	uxth	r3, r3
 800fe38:	4619      	mov	r1, r3
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe40:	4413      	add	r3, r2
 800fe42:	4619      	mov	r1, r3
 800fe44:	6938      	ldr	r0, [r7, #16]
 800fe46:	f7ff febf 	bl	800fbc8 <move_window>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d140      	bne.n	800fed2 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fe50:	693b      	ldr	r3, [r7, #16]
 800fe52:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	005b      	lsls	r3, r3, #1
 800fe5a:	693a      	ldr	r2, [r7, #16]
 800fe5c:	8992      	ldrh	r2, [r2, #12]
 800fe5e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fe62:	fb02 f200 	mul.w	r2, r2, r0
 800fe66:	1a9b      	subs	r3, r3, r2
 800fe68:	440b      	add	r3, r1
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	f7ff fbfc 	bl	800f668 <ld_word>
 800fe70:	4603      	mov	r3, r0
 800fe72:	617b      	str	r3, [r7, #20]
			break;
 800fe74:	e030      	b.n	800fed8 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fe7a:	693b      	ldr	r3, [r7, #16]
 800fe7c:	899b      	ldrh	r3, [r3, #12]
 800fe7e:	089b      	lsrs	r3, r3, #2
 800fe80:	b29b      	uxth	r3, r3
 800fe82:	4619      	mov	r1, r3
 800fe84:	683b      	ldr	r3, [r7, #0]
 800fe86:	fbb3 f3f1 	udiv	r3, r3, r1
 800fe8a:	4413      	add	r3, r2
 800fe8c:	4619      	mov	r1, r3
 800fe8e:	6938      	ldr	r0, [r7, #16]
 800fe90:	f7ff fe9a 	bl	800fbc8 <move_window>
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d11d      	bne.n	800fed6 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fe9a:	693b      	ldr	r3, [r7, #16]
 800fe9c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	009b      	lsls	r3, r3, #2
 800fea4:	693a      	ldr	r2, [r7, #16]
 800fea6:	8992      	ldrh	r2, [r2, #12]
 800fea8:	fbb3 f0f2 	udiv	r0, r3, r2
 800feac:	fb02 f200 	mul.w	r2, r2, r0
 800feb0:	1a9b      	subs	r3, r3, r2
 800feb2:	440b      	add	r3, r1
 800feb4:	4618      	mov	r0, r3
 800feb6:	f7ff fbef 	bl	800f698 <ld_dword>
 800feba:	4603      	mov	r3, r0
 800febc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800fec0:	617b      	str	r3, [r7, #20]
			break;
 800fec2:	e009      	b.n	800fed8 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fec4:	2301      	movs	r3, #1
 800fec6:	617b      	str	r3, [r7, #20]
 800fec8:	e006      	b.n	800fed8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800feca:	bf00      	nop
 800fecc:	e004      	b.n	800fed8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fece:	bf00      	nop
 800fed0:	e002      	b.n	800fed8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fed2:	bf00      	nop
 800fed4:	e000      	b.n	800fed8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fed6:	bf00      	nop
		}
	}

	return val;
 800fed8:	697b      	ldr	r3, [r7, #20]
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3718      	adds	r7, #24
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}

0800fee2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fee2:	b590      	push	{r4, r7, lr}
 800fee4:	b089      	sub	sp, #36	; 0x24
 800fee6:	af00      	add	r7, sp, #0
 800fee8:	60f8      	str	r0, [r7, #12]
 800feea:	60b9      	str	r1, [r7, #8]
 800feec:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800feee:	2302      	movs	r3, #2
 800fef0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fef2:	68bb      	ldr	r3, [r7, #8]
 800fef4:	2b01      	cmp	r3, #1
 800fef6:	f240 8106 	bls.w	8010106 <put_fat+0x224>
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	69db      	ldr	r3, [r3, #28]
 800fefe:	68ba      	ldr	r2, [r7, #8]
 800ff00:	429a      	cmp	r2, r3
 800ff02:	f080 8100 	bcs.w	8010106 <put_fat+0x224>
		switch (fs->fs_type) {
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	781b      	ldrb	r3, [r3, #0]
 800ff0a:	2b02      	cmp	r3, #2
 800ff0c:	f000 8088 	beq.w	8010020 <put_fat+0x13e>
 800ff10:	2b03      	cmp	r3, #3
 800ff12:	f000 80b0 	beq.w	8010076 <put_fat+0x194>
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	f040 80f5 	bne.w	8010106 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	61bb      	str	r3, [r7, #24]
 800ff20:	69bb      	ldr	r3, [r7, #24]
 800ff22:	085b      	lsrs	r3, r3, #1
 800ff24:	69ba      	ldr	r2, [r7, #24]
 800ff26:	4413      	add	r3, r2
 800ff28:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	899b      	ldrh	r3, [r3, #12]
 800ff32:	4619      	mov	r1, r3
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	fbb3 f3f1 	udiv	r3, r3, r1
 800ff3a:	4413      	add	r3, r2
 800ff3c:	4619      	mov	r1, r3
 800ff3e:	68f8      	ldr	r0, [r7, #12]
 800ff40:	f7ff fe42 	bl	800fbc8 <move_window>
 800ff44:	4603      	mov	r3, r0
 800ff46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ff48:	7ffb      	ldrb	r3, [r7, #31]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	f040 80d4 	bne.w	80100f8 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ff56:	69bb      	ldr	r3, [r7, #24]
 800ff58:	1c5a      	adds	r2, r3, #1
 800ff5a:	61ba      	str	r2, [r7, #24]
 800ff5c:	68fa      	ldr	r2, [r7, #12]
 800ff5e:	8992      	ldrh	r2, [r2, #12]
 800ff60:	fbb3 f0f2 	udiv	r0, r3, r2
 800ff64:	fb02 f200 	mul.w	r2, r2, r0
 800ff68:	1a9b      	subs	r3, r3, r2
 800ff6a:	440b      	add	r3, r1
 800ff6c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	f003 0301 	and.w	r3, r3, #1
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d00d      	beq.n	800ff94 <put_fat+0xb2>
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	b25b      	sxtb	r3, r3
 800ff7e:	f003 030f 	and.w	r3, r3, #15
 800ff82:	b25a      	sxtb	r2, r3
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	b2db      	uxtb	r3, r3
 800ff88:	011b      	lsls	r3, r3, #4
 800ff8a:	b25b      	sxtb	r3, r3
 800ff8c:	4313      	orrs	r3, r2
 800ff8e:	b25b      	sxtb	r3, r3
 800ff90:	b2db      	uxtb	r3, r3
 800ff92:	e001      	b.n	800ff98 <put_fat+0xb6>
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	b2db      	uxtb	r3, r3
 800ff98:	697a      	ldr	r2, [r7, #20]
 800ff9a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	2201      	movs	r2, #1
 800ffa0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	899b      	ldrh	r3, [r3, #12]
 800ffaa:	4619      	mov	r1, r3
 800ffac:	69bb      	ldr	r3, [r7, #24]
 800ffae:	fbb3 f3f1 	udiv	r3, r3, r1
 800ffb2:	4413      	add	r3, r2
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	68f8      	ldr	r0, [r7, #12]
 800ffb8:	f7ff fe06 	bl	800fbc8 <move_window>
 800ffbc:	4603      	mov	r3, r0
 800ffbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ffc0:	7ffb      	ldrb	r3, [r7, #31]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	f040 809a 	bne.w	80100fc <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	899b      	ldrh	r3, [r3, #12]
 800ffd2:	461a      	mov	r2, r3
 800ffd4:	69bb      	ldr	r3, [r7, #24]
 800ffd6:	fbb3 f0f2 	udiv	r0, r3, r2
 800ffda:	fb02 f200 	mul.w	r2, r2, r0
 800ffde:	1a9b      	subs	r3, r3, r2
 800ffe0:	440b      	add	r3, r1
 800ffe2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	f003 0301 	and.w	r3, r3, #1
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d003      	beq.n	800fff6 <put_fat+0x114>
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	091b      	lsrs	r3, r3, #4
 800fff2:	b2db      	uxtb	r3, r3
 800fff4:	e00e      	b.n	8010014 <put_fat+0x132>
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	781b      	ldrb	r3, [r3, #0]
 800fffa:	b25b      	sxtb	r3, r3
 800fffc:	f023 030f 	bic.w	r3, r3, #15
 8010000:	b25a      	sxtb	r2, r3
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	0a1b      	lsrs	r3, r3, #8
 8010006:	b25b      	sxtb	r3, r3
 8010008:	f003 030f 	and.w	r3, r3, #15
 801000c:	b25b      	sxtb	r3, r3
 801000e:	4313      	orrs	r3, r2
 8010010:	b25b      	sxtb	r3, r3
 8010012:	b2db      	uxtb	r3, r3
 8010014:	697a      	ldr	r2, [r7, #20]
 8010016:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	2201      	movs	r2, #1
 801001c:	70da      	strb	r2, [r3, #3]
			break;
 801001e:	e072      	b.n	8010106 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	899b      	ldrh	r3, [r3, #12]
 8010028:	085b      	lsrs	r3, r3, #1
 801002a:	b29b      	uxth	r3, r3
 801002c:	4619      	mov	r1, r3
 801002e:	68bb      	ldr	r3, [r7, #8]
 8010030:	fbb3 f3f1 	udiv	r3, r3, r1
 8010034:	4413      	add	r3, r2
 8010036:	4619      	mov	r1, r3
 8010038:	68f8      	ldr	r0, [r7, #12]
 801003a:	f7ff fdc5 	bl	800fbc8 <move_window>
 801003e:	4603      	mov	r3, r0
 8010040:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010042:	7ffb      	ldrb	r3, [r7, #31]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d15b      	bne.n	8010100 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801004e:	68bb      	ldr	r3, [r7, #8]
 8010050:	005b      	lsls	r3, r3, #1
 8010052:	68fa      	ldr	r2, [r7, #12]
 8010054:	8992      	ldrh	r2, [r2, #12]
 8010056:	fbb3 f0f2 	udiv	r0, r3, r2
 801005a:	fb02 f200 	mul.w	r2, r2, r0
 801005e:	1a9b      	subs	r3, r3, r2
 8010060:	440b      	add	r3, r1
 8010062:	687a      	ldr	r2, [r7, #4]
 8010064:	b292      	uxth	r2, r2
 8010066:	4611      	mov	r1, r2
 8010068:	4618      	mov	r0, r3
 801006a:	f7ff fb38 	bl	800f6de <st_word>
			fs->wflag = 1;
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	2201      	movs	r2, #1
 8010072:	70da      	strb	r2, [r3, #3]
			break;
 8010074:	e047      	b.n	8010106 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	899b      	ldrh	r3, [r3, #12]
 801007e:	089b      	lsrs	r3, r3, #2
 8010080:	b29b      	uxth	r3, r3
 8010082:	4619      	mov	r1, r3
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	fbb3 f3f1 	udiv	r3, r3, r1
 801008a:	4413      	add	r3, r2
 801008c:	4619      	mov	r1, r3
 801008e:	68f8      	ldr	r0, [r7, #12]
 8010090:	f7ff fd9a 	bl	800fbc8 <move_window>
 8010094:	4603      	mov	r3, r0
 8010096:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010098:	7ffb      	ldrb	r3, [r7, #31]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d132      	bne.n	8010104 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80100aa:	68bb      	ldr	r3, [r7, #8]
 80100ac:	009b      	lsls	r3, r3, #2
 80100ae:	68fa      	ldr	r2, [r7, #12]
 80100b0:	8992      	ldrh	r2, [r2, #12]
 80100b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80100b6:	fb02 f200 	mul.w	r2, r2, r0
 80100ba:	1a9b      	subs	r3, r3, r2
 80100bc:	440b      	add	r3, r1
 80100be:	4618      	mov	r0, r3
 80100c0:	f7ff faea 	bl	800f698 <ld_dword>
 80100c4:	4603      	mov	r3, r0
 80100c6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80100ca:	4323      	orrs	r3, r4
 80100cc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	009b      	lsls	r3, r3, #2
 80100d8:	68fa      	ldr	r2, [r7, #12]
 80100da:	8992      	ldrh	r2, [r2, #12]
 80100dc:	fbb3 f0f2 	udiv	r0, r3, r2
 80100e0:	fb02 f200 	mul.w	r2, r2, r0
 80100e4:	1a9b      	subs	r3, r3, r2
 80100e6:	440b      	add	r3, r1
 80100e8:	6879      	ldr	r1, [r7, #4]
 80100ea:	4618      	mov	r0, r3
 80100ec:	f7ff fb12 	bl	800f714 <st_dword>
			fs->wflag = 1;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	2201      	movs	r2, #1
 80100f4:	70da      	strb	r2, [r3, #3]
			break;
 80100f6:	e006      	b.n	8010106 <put_fat+0x224>
			if (res != FR_OK) break;
 80100f8:	bf00      	nop
 80100fa:	e004      	b.n	8010106 <put_fat+0x224>
			if (res != FR_OK) break;
 80100fc:	bf00      	nop
 80100fe:	e002      	b.n	8010106 <put_fat+0x224>
			if (res != FR_OK) break;
 8010100:	bf00      	nop
 8010102:	e000      	b.n	8010106 <put_fat+0x224>
			if (res != FR_OK) break;
 8010104:	bf00      	nop
		}
	}
	return res;
 8010106:	7ffb      	ldrb	r3, [r7, #31]
}
 8010108:	4618      	mov	r0, r3
 801010a:	3724      	adds	r7, #36	; 0x24
 801010c:	46bd      	mov	sp, r7
 801010e:	bd90      	pop	{r4, r7, pc}

08010110 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b088      	sub	sp, #32
 8010114:	af00      	add	r7, sp, #0
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	60b9      	str	r1, [r7, #8]
 801011a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801011c:	2300      	movs	r3, #0
 801011e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	2b01      	cmp	r3, #1
 801012a:	d904      	bls.n	8010136 <remove_chain+0x26>
 801012c:	69bb      	ldr	r3, [r7, #24]
 801012e:	69db      	ldr	r3, [r3, #28]
 8010130:	68ba      	ldr	r2, [r7, #8]
 8010132:	429a      	cmp	r2, r3
 8010134:	d301      	bcc.n	801013a <remove_chain+0x2a>
 8010136:	2302      	movs	r3, #2
 8010138:	e04b      	b.n	80101d2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d00c      	beq.n	801015a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8010140:	f04f 32ff 	mov.w	r2, #4294967295
 8010144:	6879      	ldr	r1, [r7, #4]
 8010146:	69b8      	ldr	r0, [r7, #24]
 8010148:	f7ff fecb 	bl	800fee2 <put_fat>
 801014c:	4603      	mov	r3, r0
 801014e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8010150:	7ffb      	ldrb	r3, [r7, #31]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d001      	beq.n	801015a <remove_chain+0x4a>
 8010156:	7ffb      	ldrb	r3, [r7, #31]
 8010158:	e03b      	b.n	80101d2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801015a:	68b9      	ldr	r1, [r7, #8]
 801015c:	68f8      	ldr	r0, [r7, #12]
 801015e:	f7ff fdf0 	bl	800fd42 <get_fat>
 8010162:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010164:	697b      	ldr	r3, [r7, #20]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d031      	beq.n	80101ce <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801016a:	697b      	ldr	r3, [r7, #20]
 801016c:	2b01      	cmp	r3, #1
 801016e:	d101      	bne.n	8010174 <remove_chain+0x64>
 8010170:	2302      	movs	r3, #2
 8010172:	e02e      	b.n	80101d2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010174:	697b      	ldr	r3, [r7, #20]
 8010176:	f1b3 3fff 	cmp.w	r3, #4294967295
 801017a:	d101      	bne.n	8010180 <remove_chain+0x70>
 801017c:	2301      	movs	r3, #1
 801017e:	e028      	b.n	80101d2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8010180:	2200      	movs	r2, #0
 8010182:	68b9      	ldr	r1, [r7, #8]
 8010184:	69b8      	ldr	r0, [r7, #24]
 8010186:	f7ff feac 	bl	800fee2 <put_fat>
 801018a:	4603      	mov	r3, r0
 801018c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801018e:	7ffb      	ldrb	r3, [r7, #31]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d001      	beq.n	8010198 <remove_chain+0x88>
 8010194:	7ffb      	ldrb	r3, [r7, #31]
 8010196:	e01c      	b.n	80101d2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8010198:	69bb      	ldr	r3, [r7, #24]
 801019a:	695a      	ldr	r2, [r3, #20]
 801019c:	69bb      	ldr	r3, [r7, #24]
 801019e:	69db      	ldr	r3, [r3, #28]
 80101a0:	3b02      	subs	r3, #2
 80101a2:	429a      	cmp	r2, r3
 80101a4:	d20b      	bcs.n	80101be <remove_chain+0xae>
			fs->free_clst++;
 80101a6:	69bb      	ldr	r3, [r7, #24]
 80101a8:	695b      	ldr	r3, [r3, #20]
 80101aa:	1c5a      	adds	r2, r3, #1
 80101ac:	69bb      	ldr	r3, [r7, #24]
 80101ae:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80101b0:	69bb      	ldr	r3, [r7, #24]
 80101b2:	791b      	ldrb	r3, [r3, #4]
 80101b4:	f043 0301 	orr.w	r3, r3, #1
 80101b8:	b2da      	uxtb	r2, r3
 80101ba:	69bb      	ldr	r3, [r7, #24]
 80101bc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80101be:	697b      	ldr	r3, [r7, #20]
 80101c0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80101c2:	69bb      	ldr	r3, [r7, #24]
 80101c4:	69db      	ldr	r3, [r3, #28]
 80101c6:	68ba      	ldr	r2, [r7, #8]
 80101c8:	429a      	cmp	r2, r3
 80101ca:	d3c6      	bcc.n	801015a <remove_chain+0x4a>
 80101cc:	e000      	b.n	80101d0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80101ce:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80101d0:	2300      	movs	r3, #0
}
 80101d2:	4618      	mov	r0, r3
 80101d4:	3720      	adds	r7, #32
 80101d6:	46bd      	mov	sp, r7
 80101d8:	bd80      	pop	{r7, pc}

080101da <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80101da:	b580      	push	{r7, lr}
 80101dc:	b088      	sub	sp, #32
 80101de:	af00      	add	r7, sp, #0
 80101e0:	6078      	str	r0, [r7, #4]
 80101e2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d10d      	bne.n	801020c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80101f0:	693b      	ldr	r3, [r7, #16]
 80101f2:	691b      	ldr	r3, [r3, #16]
 80101f4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80101f6:	69bb      	ldr	r3, [r7, #24]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d004      	beq.n	8010206 <create_chain+0x2c>
 80101fc:	693b      	ldr	r3, [r7, #16]
 80101fe:	69db      	ldr	r3, [r3, #28]
 8010200:	69ba      	ldr	r2, [r7, #24]
 8010202:	429a      	cmp	r2, r3
 8010204:	d31b      	bcc.n	801023e <create_chain+0x64>
 8010206:	2301      	movs	r3, #1
 8010208:	61bb      	str	r3, [r7, #24]
 801020a:	e018      	b.n	801023e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 801020c:	6839      	ldr	r1, [r7, #0]
 801020e:	6878      	ldr	r0, [r7, #4]
 8010210:	f7ff fd97 	bl	800fd42 <get_fat>
 8010214:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	2b01      	cmp	r3, #1
 801021a:	d801      	bhi.n	8010220 <create_chain+0x46>
 801021c:	2301      	movs	r3, #1
 801021e:	e070      	b.n	8010302 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010226:	d101      	bne.n	801022c <create_chain+0x52>
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	e06a      	b.n	8010302 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801022c:	693b      	ldr	r3, [r7, #16]
 801022e:	69db      	ldr	r3, [r3, #28]
 8010230:	68fa      	ldr	r2, [r7, #12]
 8010232:	429a      	cmp	r2, r3
 8010234:	d201      	bcs.n	801023a <create_chain+0x60>
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	e063      	b.n	8010302 <create_chain+0x128>
		scl = clst;
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801023e:	69bb      	ldr	r3, [r7, #24]
 8010240:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010242:	69fb      	ldr	r3, [r7, #28]
 8010244:	3301      	adds	r3, #1
 8010246:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8010248:	693b      	ldr	r3, [r7, #16]
 801024a:	69db      	ldr	r3, [r3, #28]
 801024c:	69fa      	ldr	r2, [r7, #28]
 801024e:	429a      	cmp	r2, r3
 8010250:	d307      	bcc.n	8010262 <create_chain+0x88>
				ncl = 2;
 8010252:	2302      	movs	r3, #2
 8010254:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8010256:	69fa      	ldr	r2, [r7, #28]
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	429a      	cmp	r2, r3
 801025c:	d901      	bls.n	8010262 <create_chain+0x88>
 801025e:	2300      	movs	r3, #0
 8010260:	e04f      	b.n	8010302 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010262:	69f9      	ldr	r1, [r7, #28]
 8010264:	6878      	ldr	r0, [r7, #4]
 8010266:	f7ff fd6c 	bl	800fd42 <get_fat>
 801026a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d00e      	beq.n	8010290 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010272:	68fb      	ldr	r3, [r7, #12]
 8010274:	2b01      	cmp	r3, #1
 8010276:	d003      	beq.n	8010280 <create_chain+0xa6>
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801027e:	d101      	bne.n	8010284 <create_chain+0xaa>
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	e03e      	b.n	8010302 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8010284:	69fa      	ldr	r2, [r7, #28]
 8010286:	69bb      	ldr	r3, [r7, #24]
 8010288:	429a      	cmp	r2, r3
 801028a:	d1da      	bne.n	8010242 <create_chain+0x68>
 801028c:	2300      	movs	r3, #0
 801028e:	e038      	b.n	8010302 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8010290:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010292:	f04f 32ff 	mov.w	r2, #4294967295
 8010296:	69f9      	ldr	r1, [r7, #28]
 8010298:	6938      	ldr	r0, [r7, #16]
 801029a:	f7ff fe22 	bl	800fee2 <put_fat>
 801029e:	4603      	mov	r3, r0
 80102a0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80102a2:	7dfb      	ldrb	r3, [r7, #23]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d109      	bne.n	80102bc <create_chain+0xe2>
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d006      	beq.n	80102bc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80102ae:	69fa      	ldr	r2, [r7, #28]
 80102b0:	6839      	ldr	r1, [r7, #0]
 80102b2:	6938      	ldr	r0, [r7, #16]
 80102b4:	f7ff fe15 	bl	800fee2 <put_fat>
 80102b8:	4603      	mov	r3, r0
 80102ba:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80102bc:	7dfb      	ldrb	r3, [r7, #23]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d116      	bne.n	80102f0 <create_chain+0x116>
		fs->last_clst = ncl;
 80102c2:	693b      	ldr	r3, [r7, #16]
 80102c4:	69fa      	ldr	r2, [r7, #28]
 80102c6:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80102c8:	693b      	ldr	r3, [r7, #16]
 80102ca:	695a      	ldr	r2, [r3, #20]
 80102cc:	693b      	ldr	r3, [r7, #16]
 80102ce:	69db      	ldr	r3, [r3, #28]
 80102d0:	3b02      	subs	r3, #2
 80102d2:	429a      	cmp	r2, r3
 80102d4:	d804      	bhi.n	80102e0 <create_chain+0x106>
 80102d6:	693b      	ldr	r3, [r7, #16]
 80102d8:	695b      	ldr	r3, [r3, #20]
 80102da:	1e5a      	subs	r2, r3, #1
 80102dc:	693b      	ldr	r3, [r7, #16]
 80102de:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80102e0:	693b      	ldr	r3, [r7, #16]
 80102e2:	791b      	ldrb	r3, [r3, #4]
 80102e4:	f043 0301 	orr.w	r3, r3, #1
 80102e8:	b2da      	uxtb	r2, r3
 80102ea:	693b      	ldr	r3, [r7, #16]
 80102ec:	711a      	strb	r2, [r3, #4]
 80102ee:	e007      	b.n	8010300 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80102f0:	7dfb      	ldrb	r3, [r7, #23]
 80102f2:	2b01      	cmp	r3, #1
 80102f4:	d102      	bne.n	80102fc <create_chain+0x122>
 80102f6:	f04f 33ff 	mov.w	r3, #4294967295
 80102fa:	e000      	b.n	80102fe <create_chain+0x124>
 80102fc:	2301      	movs	r3, #1
 80102fe:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010300:	69fb      	ldr	r3, [r7, #28]
}
 8010302:	4618      	mov	r0, r3
 8010304:	3720      	adds	r7, #32
 8010306:	46bd      	mov	sp, r7
 8010308:	bd80      	pop	{r7, pc}

0801030a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801030a:	b480      	push	{r7}
 801030c:	b087      	sub	sp, #28
 801030e:	af00      	add	r7, sp, #0
 8010310:	6078      	str	r0, [r7, #4]
 8010312:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801031e:	3304      	adds	r3, #4
 8010320:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	899b      	ldrh	r3, [r3, #12]
 8010326:	461a      	mov	r2, r3
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	fbb3 f3f2 	udiv	r3, r3, r2
 801032e:	68fa      	ldr	r2, [r7, #12]
 8010330:	8952      	ldrh	r2, [r2, #10]
 8010332:	fbb3 f3f2 	udiv	r3, r3, r2
 8010336:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010338:	693b      	ldr	r3, [r7, #16]
 801033a:	1d1a      	adds	r2, r3, #4
 801033c:	613a      	str	r2, [r7, #16]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010342:	68bb      	ldr	r3, [r7, #8]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d101      	bne.n	801034c <clmt_clust+0x42>
 8010348:	2300      	movs	r3, #0
 801034a:	e010      	b.n	801036e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 801034c:	697a      	ldr	r2, [r7, #20]
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	429a      	cmp	r2, r3
 8010352:	d307      	bcc.n	8010364 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8010354:	697a      	ldr	r2, [r7, #20]
 8010356:	68bb      	ldr	r3, [r7, #8]
 8010358:	1ad3      	subs	r3, r2, r3
 801035a:	617b      	str	r3, [r7, #20]
 801035c:	693b      	ldr	r3, [r7, #16]
 801035e:	3304      	adds	r3, #4
 8010360:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010362:	e7e9      	b.n	8010338 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8010364:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010366:	693b      	ldr	r3, [r7, #16]
 8010368:	681a      	ldr	r2, [r3, #0]
 801036a:	697b      	ldr	r3, [r7, #20]
 801036c:	4413      	add	r3, r2
}
 801036e:	4618      	mov	r0, r3
 8010370:	371c      	adds	r7, #28
 8010372:	46bd      	mov	sp, r7
 8010374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010378:	4770      	bx	lr

0801037a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801037a:	b580      	push	{r7, lr}
 801037c:	b086      	sub	sp, #24
 801037e:	af00      	add	r7, sp, #0
 8010380:	6078      	str	r0, [r7, #4]
 8010382:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801038a:	683b      	ldr	r3, [r7, #0]
 801038c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010390:	d204      	bcs.n	801039c <dir_sdi+0x22>
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	f003 031f 	and.w	r3, r3, #31
 8010398:	2b00      	cmp	r3, #0
 801039a:	d001      	beq.n	80103a0 <dir_sdi+0x26>
		return FR_INT_ERR;
 801039c:	2302      	movs	r3, #2
 801039e:	e071      	b.n	8010484 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	683a      	ldr	r2, [r7, #0]
 80103a4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	689b      	ldr	r3, [r3, #8]
 80103aa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d106      	bne.n	80103c0 <dir_sdi+0x46>
 80103b2:	693b      	ldr	r3, [r7, #16]
 80103b4:	781b      	ldrb	r3, [r3, #0]
 80103b6:	2b02      	cmp	r3, #2
 80103b8:	d902      	bls.n	80103c0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80103ba:	693b      	ldr	r3, [r7, #16]
 80103bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103be:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80103c0:	697b      	ldr	r3, [r7, #20]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d10c      	bne.n	80103e0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	095b      	lsrs	r3, r3, #5
 80103ca:	693a      	ldr	r2, [r7, #16]
 80103cc:	8912      	ldrh	r2, [r2, #8]
 80103ce:	4293      	cmp	r3, r2
 80103d0:	d301      	bcc.n	80103d6 <dir_sdi+0x5c>
 80103d2:	2302      	movs	r3, #2
 80103d4:	e056      	b.n	8010484 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80103d6:	693b      	ldr	r3, [r7, #16]
 80103d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	61da      	str	r2, [r3, #28]
 80103de:	e02d      	b.n	801043c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	895b      	ldrh	r3, [r3, #10]
 80103e4:	461a      	mov	r2, r3
 80103e6:	693b      	ldr	r3, [r7, #16]
 80103e8:	899b      	ldrh	r3, [r3, #12]
 80103ea:	fb03 f302 	mul.w	r3, r3, r2
 80103ee:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80103f0:	e019      	b.n	8010426 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	6979      	ldr	r1, [r7, #20]
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7ff fca3 	bl	800fd42 <get_fat>
 80103fc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80103fe:	697b      	ldr	r3, [r7, #20]
 8010400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010404:	d101      	bne.n	801040a <dir_sdi+0x90>
 8010406:	2301      	movs	r3, #1
 8010408:	e03c      	b.n	8010484 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801040a:	697b      	ldr	r3, [r7, #20]
 801040c:	2b01      	cmp	r3, #1
 801040e:	d904      	bls.n	801041a <dir_sdi+0xa0>
 8010410:	693b      	ldr	r3, [r7, #16]
 8010412:	69db      	ldr	r3, [r3, #28]
 8010414:	697a      	ldr	r2, [r7, #20]
 8010416:	429a      	cmp	r2, r3
 8010418:	d301      	bcc.n	801041e <dir_sdi+0xa4>
 801041a:	2302      	movs	r3, #2
 801041c:	e032      	b.n	8010484 <dir_sdi+0x10a>
			ofs -= csz;
 801041e:	683a      	ldr	r2, [r7, #0]
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	1ad3      	subs	r3, r2, r3
 8010424:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010426:	683a      	ldr	r2, [r7, #0]
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	429a      	cmp	r2, r3
 801042c:	d2e1      	bcs.n	80103f2 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 801042e:	6979      	ldr	r1, [r7, #20]
 8010430:	6938      	ldr	r0, [r7, #16]
 8010432:	f7ff fc67 	bl	800fd04 <clust2sect>
 8010436:	4602      	mov	r2, r0
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	697a      	ldr	r2, [r7, #20]
 8010440:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	69db      	ldr	r3, [r3, #28]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d101      	bne.n	801044e <dir_sdi+0xd4>
 801044a:	2302      	movs	r3, #2
 801044c:	e01a      	b.n	8010484 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	69da      	ldr	r2, [r3, #28]
 8010452:	693b      	ldr	r3, [r7, #16]
 8010454:	899b      	ldrh	r3, [r3, #12]
 8010456:	4619      	mov	r1, r3
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	fbb3 f3f1 	udiv	r3, r3, r1
 801045e:	441a      	add	r2, r3
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010464:	693b      	ldr	r3, [r7, #16]
 8010466:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801046a:	693b      	ldr	r3, [r7, #16]
 801046c:	899b      	ldrh	r3, [r3, #12]
 801046e:	461a      	mov	r2, r3
 8010470:	683b      	ldr	r3, [r7, #0]
 8010472:	fbb3 f0f2 	udiv	r0, r3, r2
 8010476:	fb02 f200 	mul.w	r2, r2, r0
 801047a:	1a9b      	subs	r3, r3, r2
 801047c:	18ca      	adds	r2, r1, r3
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010482:	2300      	movs	r3, #0
}
 8010484:	4618      	mov	r0, r3
 8010486:	3718      	adds	r7, #24
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b086      	sub	sp, #24
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
 8010494:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	695b      	ldr	r3, [r3, #20]
 80104a0:	3320      	adds	r3, #32
 80104a2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	69db      	ldr	r3, [r3, #28]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d003      	beq.n	80104b4 <dir_next+0x28>
 80104ac:	68bb      	ldr	r3, [r7, #8]
 80104ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80104b2:	d301      	bcc.n	80104b8 <dir_next+0x2c>
 80104b4:	2304      	movs	r3, #4
 80104b6:	e0bb      	b.n	8010630 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	899b      	ldrh	r3, [r3, #12]
 80104bc:	461a      	mov	r2, r3
 80104be:	68bb      	ldr	r3, [r7, #8]
 80104c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80104c4:	fb02 f201 	mul.w	r2, r2, r1
 80104c8:	1a9b      	subs	r3, r3, r2
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	f040 809d 	bne.w	801060a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	69db      	ldr	r3, [r3, #28]
 80104d4:	1c5a      	adds	r2, r3, #1
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	699b      	ldr	r3, [r3, #24]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d10b      	bne.n	80104fa <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	095b      	lsrs	r3, r3, #5
 80104e6:	68fa      	ldr	r2, [r7, #12]
 80104e8:	8912      	ldrh	r2, [r2, #8]
 80104ea:	4293      	cmp	r3, r2
 80104ec:	f0c0 808d 	bcc.w	801060a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	61da      	str	r2, [r3, #28]
 80104f6:	2304      	movs	r3, #4
 80104f8:	e09a      	b.n	8010630 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	899b      	ldrh	r3, [r3, #12]
 80104fe:	461a      	mov	r2, r3
 8010500:	68bb      	ldr	r3, [r7, #8]
 8010502:	fbb3 f3f2 	udiv	r3, r3, r2
 8010506:	68fa      	ldr	r2, [r7, #12]
 8010508:	8952      	ldrh	r2, [r2, #10]
 801050a:	3a01      	subs	r2, #1
 801050c:	4013      	ands	r3, r2
 801050e:	2b00      	cmp	r3, #0
 8010510:	d17b      	bne.n	801060a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	699b      	ldr	r3, [r3, #24]
 8010518:	4619      	mov	r1, r3
 801051a:	4610      	mov	r0, r2
 801051c:	f7ff fc11 	bl	800fd42 <get_fat>
 8010520:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	2b01      	cmp	r3, #1
 8010526:	d801      	bhi.n	801052c <dir_next+0xa0>
 8010528:	2302      	movs	r3, #2
 801052a:	e081      	b.n	8010630 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801052c:	697b      	ldr	r3, [r7, #20]
 801052e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010532:	d101      	bne.n	8010538 <dir_next+0xac>
 8010534:	2301      	movs	r3, #1
 8010536:	e07b      	b.n	8010630 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	69db      	ldr	r3, [r3, #28]
 801053c:	697a      	ldr	r2, [r7, #20]
 801053e:	429a      	cmp	r2, r3
 8010540:	d359      	bcc.n	80105f6 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010542:	683b      	ldr	r3, [r7, #0]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d104      	bne.n	8010552 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	2200      	movs	r2, #0
 801054c:	61da      	str	r2, [r3, #28]
 801054e:	2304      	movs	r3, #4
 8010550:	e06e      	b.n	8010630 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010552:	687a      	ldr	r2, [r7, #4]
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	699b      	ldr	r3, [r3, #24]
 8010558:	4619      	mov	r1, r3
 801055a:	4610      	mov	r0, r2
 801055c:	f7ff fe3d 	bl	80101da <create_chain>
 8010560:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d101      	bne.n	801056c <dir_next+0xe0>
 8010568:	2307      	movs	r3, #7
 801056a:	e061      	b.n	8010630 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801056c:	697b      	ldr	r3, [r7, #20]
 801056e:	2b01      	cmp	r3, #1
 8010570:	d101      	bne.n	8010576 <dir_next+0xea>
 8010572:	2302      	movs	r3, #2
 8010574:	e05c      	b.n	8010630 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010576:	697b      	ldr	r3, [r7, #20]
 8010578:	f1b3 3fff 	cmp.w	r3, #4294967295
 801057c:	d101      	bne.n	8010582 <dir_next+0xf6>
 801057e:	2301      	movs	r3, #1
 8010580:	e056      	b.n	8010630 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8010582:	68f8      	ldr	r0, [r7, #12]
 8010584:	f7ff fadc 	bl	800fb40 <sync_window>
 8010588:	4603      	mov	r3, r0
 801058a:	2b00      	cmp	r3, #0
 801058c:	d001      	beq.n	8010592 <dir_next+0x106>
 801058e:	2301      	movs	r3, #1
 8010590:	e04e      	b.n	8010630 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	899b      	ldrh	r3, [r3, #12]
 801059c:	461a      	mov	r2, r3
 801059e:	2100      	movs	r1, #0
 80105a0:	f7ff f905 	bl	800f7ae <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80105a4:	2300      	movs	r3, #0
 80105a6:	613b      	str	r3, [r7, #16]
 80105a8:	6979      	ldr	r1, [r7, #20]
 80105aa:	68f8      	ldr	r0, [r7, #12]
 80105ac:	f7ff fbaa 	bl	800fd04 <clust2sect>
 80105b0:	4602      	mov	r2, r0
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	635a      	str	r2, [r3, #52]	; 0x34
 80105b6:	e012      	b.n	80105de <dir_next+0x152>
						fs->wflag = 1;
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	2201      	movs	r2, #1
 80105bc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80105be:	68f8      	ldr	r0, [r7, #12]
 80105c0:	f7ff fabe 	bl	800fb40 <sync_window>
 80105c4:	4603      	mov	r3, r0
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d001      	beq.n	80105ce <dir_next+0x142>
 80105ca:	2301      	movs	r3, #1
 80105cc:	e030      	b.n	8010630 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80105ce:	693b      	ldr	r3, [r7, #16]
 80105d0:	3301      	adds	r3, #1
 80105d2:	613b      	str	r3, [r7, #16]
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80105d8:	1c5a      	adds	r2, r3, #1
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	635a      	str	r2, [r3, #52]	; 0x34
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	895b      	ldrh	r3, [r3, #10]
 80105e2:	461a      	mov	r2, r3
 80105e4:	693b      	ldr	r3, [r7, #16]
 80105e6:	4293      	cmp	r3, r2
 80105e8:	d3e6      	bcc.n	80105b8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	1ad2      	subs	r2, r2, r3
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	697a      	ldr	r2, [r7, #20]
 80105fa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80105fc:	6979      	ldr	r1, [r7, #20]
 80105fe:	68f8      	ldr	r0, [r7, #12]
 8010600:	f7ff fb80 	bl	800fd04 <clust2sect>
 8010604:	4602      	mov	r2, r0
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	68ba      	ldr	r2, [r7, #8]
 801060e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	899b      	ldrh	r3, [r3, #12]
 801061a:	461a      	mov	r2, r3
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010622:	fb02 f200 	mul.w	r2, r2, r0
 8010626:	1a9b      	subs	r3, r3, r2
 8010628:	18ca      	adds	r2, r1, r3
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801062e:	2300      	movs	r3, #0
}
 8010630:	4618      	mov	r0, r3
 8010632:	3718      	adds	r7, #24
 8010634:	46bd      	mov	sp, r7
 8010636:	bd80      	pop	{r7, pc}

08010638 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b086      	sub	sp, #24
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
 8010640:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8010648:	2100      	movs	r1, #0
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f7ff fe95 	bl	801037a <dir_sdi>
 8010650:	4603      	mov	r3, r0
 8010652:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010654:	7dfb      	ldrb	r3, [r7, #23]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d12b      	bne.n	80106b2 <dir_alloc+0x7a>
		n = 0;
 801065a:	2300      	movs	r3, #0
 801065c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	69db      	ldr	r3, [r3, #28]
 8010662:	4619      	mov	r1, r3
 8010664:	68f8      	ldr	r0, [r7, #12]
 8010666:	f7ff faaf 	bl	800fbc8 <move_window>
 801066a:	4603      	mov	r3, r0
 801066c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801066e:	7dfb      	ldrb	r3, [r7, #23]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d11d      	bne.n	80106b0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6a1b      	ldr	r3, [r3, #32]
 8010678:	781b      	ldrb	r3, [r3, #0]
 801067a:	2be5      	cmp	r3, #229	; 0xe5
 801067c:	d004      	beq.n	8010688 <dir_alloc+0x50>
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	6a1b      	ldr	r3, [r3, #32]
 8010682:	781b      	ldrb	r3, [r3, #0]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d107      	bne.n	8010698 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010688:	693b      	ldr	r3, [r7, #16]
 801068a:	3301      	adds	r3, #1
 801068c:	613b      	str	r3, [r7, #16]
 801068e:	693a      	ldr	r2, [r7, #16]
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	429a      	cmp	r2, r3
 8010694:	d102      	bne.n	801069c <dir_alloc+0x64>
 8010696:	e00c      	b.n	80106b2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010698:	2300      	movs	r3, #0
 801069a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801069c:	2101      	movs	r1, #1
 801069e:	6878      	ldr	r0, [r7, #4]
 80106a0:	f7ff fef4 	bl	801048c <dir_next>
 80106a4:	4603      	mov	r3, r0
 80106a6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80106a8:	7dfb      	ldrb	r3, [r7, #23]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d0d7      	beq.n	801065e <dir_alloc+0x26>
 80106ae:	e000      	b.n	80106b2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80106b0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80106b2:	7dfb      	ldrb	r3, [r7, #23]
 80106b4:	2b04      	cmp	r3, #4
 80106b6:	d101      	bne.n	80106bc <dir_alloc+0x84>
 80106b8:	2307      	movs	r3, #7
 80106ba:	75fb      	strb	r3, [r7, #23]
	return res;
 80106bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3718      	adds	r7, #24
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}

080106c6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80106c6:	b580      	push	{r7, lr}
 80106c8:	b084      	sub	sp, #16
 80106ca:	af00      	add	r7, sp, #0
 80106cc:	6078      	str	r0, [r7, #4]
 80106ce:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80106d0:	683b      	ldr	r3, [r7, #0]
 80106d2:	331a      	adds	r3, #26
 80106d4:	4618      	mov	r0, r3
 80106d6:	f7fe ffc7 	bl	800f668 <ld_word>
 80106da:	4603      	mov	r3, r0
 80106dc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	781b      	ldrb	r3, [r3, #0]
 80106e2:	2b03      	cmp	r3, #3
 80106e4:	d109      	bne.n	80106fa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	3314      	adds	r3, #20
 80106ea:	4618      	mov	r0, r3
 80106ec:	f7fe ffbc 	bl	800f668 <ld_word>
 80106f0:	4603      	mov	r3, r0
 80106f2:	041b      	lsls	r3, r3, #16
 80106f4:	68fa      	ldr	r2, [r7, #12]
 80106f6:	4313      	orrs	r3, r2
 80106f8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80106fa:	68fb      	ldr	r3, [r7, #12]
}
 80106fc:	4618      	mov	r0, r3
 80106fe:	3710      	adds	r7, #16
 8010700:	46bd      	mov	sp, r7
 8010702:	bd80      	pop	{r7, pc}

08010704 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	60f8      	str	r0, [r7, #12]
 801070c:	60b9      	str	r1, [r7, #8]
 801070e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010710:	68bb      	ldr	r3, [r7, #8]
 8010712:	331a      	adds	r3, #26
 8010714:	687a      	ldr	r2, [r7, #4]
 8010716:	b292      	uxth	r2, r2
 8010718:	4611      	mov	r1, r2
 801071a:	4618      	mov	r0, r3
 801071c:	f7fe ffdf 	bl	800f6de <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	781b      	ldrb	r3, [r3, #0]
 8010724:	2b03      	cmp	r3, #3
 8010726:	d109      	bne.n	801073c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	f103 0214 	add.w	r2, r3, #20
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	0c1b      	lsrs	r3, r3, #16
 8010732:	b29b      	uxth	r3, r3
 8010734:	4619      	mov	r1, r3
 8010736:	4610      	mov	r0, r2
 8010738:	f7fe ffd1 	bl	800f6de <st_word>
	}
}
 801073c:	bf00      	nop
 801073e:	3710      	adds	r7, #16
 8010740:	46bd      	mov	sp, r7
 8010742:	bd80      	pop	{r7, pc}

08010744 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b086      	sub	sp, #24
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
 801074c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 801074e:	2304      	movs	r3, #4
 8010750:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8010758:	e03c      	b.n	80107d4 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	69db      	ldr	r3, [r3, #28]
 801075e:	4619      	mov	r1, r3
 8010760:	6938      	ldr	r0, [r7, #16]
 8010762:	f7ff fa31 	bl	800fbc8 <move_window>
 8010766:	4603      	mov	r3, r0
 8010768:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801076a:	7dfb      	ldrb	r3, [r7, #23]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d136      	bne.n	80107de <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	6a1b      	ldr	r3, [r3, #32]
 8010774:	781b      	ldrb	r3, [r3, #0]
 8010776:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8010778:	7bfb      	ldrb	r3, [r7, #15]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d102      	bne.n	8010784 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 801077e:	2304      	movs	r3, #4
 8010780:	75fb      	strb	r3, [r7, #23]
 8010782:	e031      	b.n	80107e8 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	6a1b      	ldr	r3, [r3, #32]
 8010788:	330b      	adds	r3, #11
 801078a:	781b      	ldrb	r3, [r3, #0]
 801078c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010790:	73bb      	strb	r3, [r7, #14]
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	7bba      	ldrb	r2, [r7, #14]
 8010796:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010798:	7bfb      	ldrb	r3, [r7, #15]
 801079a:	2be5      	cmp	r3, #229	; 0xe5
 801079c:	d011      	beq.n	80107c2 <dir_read+0x7e>
 801079e:	7bfb      	ldrb	r3, [r7, #15]
 80107a0:	2b2e      	cmp	r3, #46	; 0x2e
 80107a2:	d00e      	beq.n	80107c2 <dir_read+0x7e>
 80107a4:	7bbb      	ldrb	r3, [r7, #14]
 80107a6:	2b0f      	cmp	r3, #15
 80107a8:	d00b      	beq.n	80107c2 <dir_read+0x7e>
 80107aa:	7bbb      	ldrb	r3, [r7, #14]
 80107ac:	f023 0320 	bic.w	r3, r3, #32
 80107b0:	2b08      	cmp	r3, #8
 80107b2:	bf0c      	ite	eq
 80107b4:	2301      	moveq	r3, #1
 80107b6:	2300      	movne	r3, #0
 80107b8:	b2db      	uxtb	r3, r3
 80107ba:	461a      	mov	r2, r3
 80107bc:	683b      	ldr	r3, [r7, #0]
 80107be:	4293      	cmp	r3, r2
 80107c0:	d00f      	beq.n	80107e2 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80107c2:	2100      	movs	r1, #0
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	f7ff fe61 	bl	801048c <dir_next>
 80107ca:	4603      	mov	r3, r0
 80107cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80107ce:	7dfb      	ldrb	r3, [r7, #23]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d108      	bne.n	80107e6 <dir_read+0xa2>
	while (dp->sect) {
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	69db      	ldr	r3, [r3, #28]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d1be      	bne.n	801075a <dir_read+0x16>
 80107dc:	e004      	b.n	80107e8 <dir_read+0xa4>
		if (res != FR_OK) break;
 80107de:	bf00      	nop
 80107e0:	e002      	b.n	80107e8 <dir_read+0xa4>
				break;
 80107e2:	bf00      	nop
 80107e4:	e000      	b.n	80107e8 <dir_read+0xa4>
		if (res != FR_OK) break;
 80107e6:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80107e8:	7dfb      	ldrb	r3, [r7, #23]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d002      	beq.n	80107f4 <dir_read+0xb0>
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2200      	movs	r2, #0
 80107f2:	61da      	str	r2, [r3, #28]
	return res;
 80107f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80107f6:	4618      	mov	r0, r3
 80107f8:	3718      	adds	r7, #24
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}

080107fe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80107fe:	b580      	push	{r7, lr}
 8010800:	b086      	sub	sp, #24
 8010802:	af00      	add	r7, sp, #0
 8010804:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801080c:	2100      	movs	r1, #0
 801080e:	6878      	ldr	r0, [r7, #4]
 8010810:	f7ff fdb3 	bl	801037a <dir_sdi>
 8010814:	4603      	mov	r3, r0
 8010816:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010818:	7dfb      	ldrb	r3, [r7, #23]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d001      	beq.n	8010822 <dir_find+0x24>
 801081e:	7dfb      	ldrb	r3, [r7, #23]
 8010820:	e03e      	b.n	80108a0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	69db      	ldr	r3, [r3, #28]
 8010826:	4619      	mov	r1, r3
 8010828:	6938      	ldr	r0, [r7, #16]
 801082a:	f7ff f9cd 	bl	800fbc8 <move_window>
 801082e:	4603      	mov	r3, r0
 8010830:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010832:	7dfb      	ldrb	r3, [r7, #23]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d12f      	bne.n	8010898 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	6a1b      	ldr	r3, [r3, #32]
 801083c:	781b      	ldrb	r3, [r3, #0]
 801083e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010840:	7bfb      	ldrb	r3, [r7, #15]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d102      	bne.n	801084c <dir_find+0x4e>
 8010846:	2304      	movs	r3, #4
 8010848:	75fb      	strb	r3, [r7, #23]
 801084a:	e028      	b.n	801089e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	6a1b      	ldr	r3, [r3, #32]
 8010850:	330b      	adds	r3, #11
 8010852:	781b      	ldrb	r3, [r3, #0]
 8010854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010858:	b2da      	uxtb	r2, r3
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	6a1b      	ldr	r3, [r3, #32]
 8010862:	330b      	adds	r3, #11
 8010864:	781b      	ldrb	r3, [r3, #0]
 8010866:	f003 0308 	and.w	r3, r3, #8
 801086a:	2b00      	cmp	r3, #0
 801086c:	d10a      	bne.n	8010884 <dir_find+0x86>
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6a18      	ldr	r0, [r3, #32]
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	3324      	adds	r3, #36	; 0x24
 8010876:	220b      	movs	r2, #11
 8010878:	4619      	mov	r1, r3
 801087a:	f7fe ffb2 	bl	800f7e2 <mem_cmp>
 801087e:	4603      	mov	r3, r0
 8010880:	2b00      	cmp	r3, #0
 8010882:	d00b      	beq.n	801089c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010884:	2100      	movs	r1, #0
 8010886:	6878      	ldr	r0, [r7, #4]
 8010888:	f7ff fe00 	bl	801048c <dir_next>
 801088c:	4603      	mov	r3, r0
 801088e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010890:	7dfb      	ldrb	r3, [r7, #23]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d0c5      	beq.n	8010822 <dir_find+0x24>
 8010896:	e002      	b.n	801089e <dir_find+0xa0>
		if (res != FR_OK) break;
 8010898:	bf00      	nop
 801089a:	e000      	b.n	801089e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801089c:	bf00      	nop

	return res;
 801089e:	7dfb      	ldrb	r3, [r7, #23]
}
 80108a0:	4618      	mov	r0, r3
 80108a2:	3718      	adds	r7, #24
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bd80      	pop	{r7, pc}

080108a8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b084      	sub	sp, #16
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80108b6:	2101      	movs	r1, #1
 80108b8:	6878      	ldr	r0, [r7, #4]
 80108ba:	f7ff febd 	bl	8010638 <dir_alloc>
 80108be:	4603      	mov	r3, r0
 80108c0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80108c2:	7bfb      	ldrb	r3, [r7, #15]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d11c      	bne.n	8010902 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	69db      	ldr	r3, [r3, #28]
 80108cc:	4619      	mov	r1, r3
 80108ce:	68b8      	ldr	r0, [r7, #8]
 80108d0:	f7ff f97a 	bl	800fbc8 <move_window>
 80108d4:	4603      	mov	r3, r0
 80108d6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80108d8:	7bfb      	ldrb	r3, [r7, #15]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d111      	bne.n	8010902 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6a1b      	ldr	r3, [r3, #32]
 80108e2:	2220      	movs	r2, #32
 80108e4:	2100      	movs	r1, #0
 80108e6:	4618      	mov	r0, r3
 80108e8:	f7fe ff61 	bl	800f7ae <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	6a18      	ldr	r0, [r3, #32]
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	3324      	adds	r3, #36	; 0x24
 80108f4:	220b      	movs	r2, #11
 80108f6:	4619      	mov	r1, r3
 80108f8:	f7fe ff38 	bl	800f76c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80108fc:	68bb      	ldr	r3, [r7, #8]
 80108fe:	2201      	movs	r2, #1
 8010900:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010902:	7bfb      	ldrb	r3, [r7, #15]
}
 8010904:	4618      	mov	r0, r3
 8010906:	3710      	adds	r7, #16
 8010908:	46bd      	mov	sp, r7
 801090a:	bd80      	pop	{r7, pc}

0801090c <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b084      	sub	sp, #16
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	69db      	ldr	r3, [r3, #28]
 801091e:	4619      	mov	r1, r3
 8010920:	68f8      	ldr	r0, [r7, #12]
 8010922:	f7ff f951 	bl	800fbc8 <move_window>
 8010926:	4603      	mov	r3, r0
 8010928:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 801092a:	7afb      	ldrb	r3, [r7, #11]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d106      	bne.n	801093e <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	6a1b      	ldr	r3, [r3, #32]
 8010934:	22e5      	movs	r2, #229	; 0xe5
 8010936:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	2201      	movs	r2, #1
 801093c:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 801093e:	7afb      	ldrb	r3, [r7, #11]
}
 8010940:	4618      	mov	r0, r3
 8010942:	3710      	adds	r7, #16
 8010944:	46bd      	mov	sp, r7
 8010946:	bd80      	pop	{r7, pc}

08010948 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010948:	b580      	push	{r7, lr}
 801094a:	b088      	sub	sp, #32
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8010952:	683b      	ldr	r3, [r7, #0]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	60fb      	str	r3, [r7, #12]
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	3324      	adds	r3, #36	; 0x24
 801095c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801095e:	220b      	movs	r2, #11
 8010960:	2120      	movs	r1, #32
 8010962:	68b8      	ldr	r0, [r7, #8]
 8010964:	f7fe ff23 	bl	800f7ae <mem_set>
	si = i = 0; ni = 8;
 8010968:	2300      	movs	r3, #0
 801096a:	613b      	str	r3, [r7, #16]
 801096c:	693b      	ldr	r3, [r7, #16]
 801096e:	617b      	str	r3, [r7, #20]
 8010970:	2308      	movs	r3, #8
 8010972:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 8010974:	68fa      	ldr	r2, [r7, #12]
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	4413      	add	r3, r2
 801097a:	781b      	ldrb	r3, [r3, #0]
 801097c:	2b2e      	cmp	r3, #46	; 0x2e
 801097e:	d12f      	bne.n	80109e0 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	1c5a      	adds	r2, r3, #1
 8010984:	617a      	str	r2, [r7, #20]
 8010986:	68fa      	ldr	r2, [r7, #12]
 8010988:	4413      	add	r3, r2
 801098a:	781b      	ldrb	r3, [r3, #0]
 801098c:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 801098e:	7ffb      	ldrb	r3, [r7, #31]
 8010990:	2b2e      	cmp	r3, #46	; 0x2e
 8010992:	d10a      	bne.n	80109aa <create_name+0x62>
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	2b02      	cmp	r3, #2
 8010998:	d807      	bhi.n	80109aa <create_name+0x62>
			sfn[i++] = c;
 801099a:	693b      	ldr	r3, [r7, #16]
 801099c:	1c5a      	adds	r2, r3, #1
 801099e:	613a      	str	r2, [r7, #16]
 80109a0:	68ba      	ldr	r2, [r7, #8]
 80109a2:	4413      	add	r3, r2
 80109a4:	7ffa      	ldrb	r2, [r7, #31]
 80109a6:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80109a8:	e7ea      	b.n	8010980 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80109aa:	7ffb      	ldrb	r3, [r7, #31]
 80109ac:	2b2f      	cmp	r3, #47	; 0x2f
 80109ae:	d007      	beq.n	80109c0 <create_name+0x78>
 80109b0:	7ffb      	ldrb	r3, [r7, #31]
 80109b2:	2b5c      	cmp	r3, #92	; 0x5c
 80109b4:	d004      	beq.n	80109c0 <create_name+0x78>
 80109b6:	7ffb      	ldrb	r3, [r7, #31]
 80109b8:	2b20      	cmp	r3, #32
 80109ba:	d901      	bls.n	80109c0 <create_name+0x78>
 80109bc:	2306      	movs	r3, #6
 80109be:	e084      	b.n	8010aca <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80109c0:	68fa      	ldr	r2, [r7, #12]
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	441a      	add	r2, r3
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80109ca:	7ffb      	ldrb	r3, [r7, #31]
 80109cc:	2b20      	cmp	r3, #32
 80109ce:	d801      	bhi.n	80109d4 <create_name+0x8c>
 80109d0:	2224      	movs	r2, #36	; 0x24
 80109d2:	e000      	b.n	80109d6 <create_name+0x8e>
 80109d4:	2220      	movs	r2, #32
 80109d6:	68bb      	ldr	r3, [r7, #8]
 80109d8:	330b      	adds	r3, #11
 80109da:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80109dc:	2300      	movs	r3, #0
 80109de:	e074      	b.n	8010aca <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	1c5a      	adds	r2, r3, #1
 80109e4:	617a      	str	r2, [r7, #20]
 80109e6:	68fa      	ldr	r2, [r7, #12]
 80109e8:	4413      	add	r3, r2
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80109ee:	7ffb      	ldrb	r3, [r7, #31]
 80109f0:	2b20      	cmp	r3, #32
 80109f2:	d94e      	bls.n	8010a92 <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80109f4:	7ffb      	ldrb	r3, [r7, #31]
 80109f6:	2b2f      	cmp	r3, #47	; 0x2f
 80109f8:	d006      	beq.n	8010a08 <create_name+0xc0>
 80109fa:	7ffb      	ldrb	r3, [r7, #31]
 80109fc:	2b5c      	cmp	r3, #92	; 0x5c
 80109fe:	d110      	bne.n	8010a22 <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010a00:	e002      	b.n	8010a08 <create_name+0xc0>
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	3301      	adds	r3, #1
 8010a06:	617b      	str	r3, [r7, #20]
 8010a08:	68fa      	ldr	r2, [r7, #12]
 8010a0a:	697b      	ldr	r3, [r7, #20]
 8010a0c:	4413      	add	r3, r2
 8010a0e:	781b      	ldrb	r3, [r3, #0]
 8010a10:	2b2f      	cmp	r3, #47	; 0x2f
 8010a12:	d0f6      	beq.n	8010a02 <create_name+0xba>
 8010a14:	68fa      	ldr	r2, [r7, #12]
 8010a16:	697b      	ldr	r3, [r7, #20]
 8010a18:	4413      	add	r3, r2
 8010a1a:	781b      	ldrb	r3, [r3, #0]
 8010a1c:	2b5c      	cmp	r3, #92	; 0x5c
 8010a1e:	d0f0      	beq.n	8010a02 <create_name+0xba>
			break;
 8010a20:	e038      	b.n	8010a94 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8010a22:	7ffb      	ldrb	r3, [r7, #31]
 8010a24:	2b2e      	cmp	r3, #46	; 0x2e
 8010a26:	d003      	beq.n	8010a30 <create_name+0xe8>
 8010a28:	693a      	ldr	r2, [r7, #16]
 8010a2a:	69bb      	ldr	r3, [r7, #24]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d30c      	bcc.n	8010a4a <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8010a30:	69bb      	ldr	r3, [r7, #24]
 8010a32:	2b0b      	cmp	r3, #11
 8010a34:	d002      	beq.n	8010a3c <create_name+0xf4>
 8010a36:	7ffb      	ldrb	r3, [r7, #31]
 8010a38:	2b2e      	cmp	r3, #46	; 0x2e
 8010a3a:	d001      	beq.n	8010a40 <create_name+0xf8>
 8010a3c:	2306      	movs	r3, #6
 8010a3e:	e044      	b.n	8010aca <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8010a40:	2308      	movs	r3, #8
 8010a42:	613b      	str	r3, [r7, #16]
 8010a44:	230b      	movs	r3, #11
 8010a46:	61bb      	str	r3, [r7, #24]
			continue;
 8010a48:	e022      	b.n	8010a90 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010a4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	da04      	bge.n	8010a5c <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010a52:	7ffb      	ldrb	r3, [r7, #31]
 8010a54:	3b80      	subs	r3, #128	; 0x80
 8010a56:	4a1f      	ldr	r2, [pc, #124]	; (8010ad4 <create_name+0x18c>)
 8010a58:	5cd3      	ldrb	r3, [r2, r3]
 8010a5a:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010a5c:	7ffb      	ldrb	r3, [r7, #31]
 8010a5e:	4619      	mov	r1, r3
 8010a60:	481d      	ldr	r0, [pc, #116]	; (8010ad8 <create_name+0x190>)
 8010a62:	f7fe fee5 	bl	800f830 <chk_chr>
 8010a66:	4603      	mov	r3, r0
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d001      	beq.n	8010a70 <create_name+0x128>
 8010a6c:	2306      	movs	r3, #6
 8010a6e:	e02c      	b.n	8010aca <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8010a70:	7ffb      	ldrb	r3, [r7, #31]
 8010a72:	2b60      	cmp	r3, #96	; 0x60
 8010a74:	d905      	bls.n	8010a82 <create_name+0x13a>
 8010a76:	7ffb      	ldrb	r3, [r7, #31]
 8010a78:	2b7a      	cmp	r3, #122	; 0x7a
 8010a7a:	d802      	bhi.n	8010a82 <create_name+0x13a>
 8010a7c:	7ffb      	ldrb	r3, [r7, #31]
 8010a7e:	3b20      	subs	r3, #32
 8010a80:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8010a82:	693b      	ldr	r3, [r7, #16]
 8010a84:	1c5a      	adds	r2, r3, #1
 8010a86:	613a      	str	r2, [r7, #16]
 8010a88:	68ba      	ldr	r2, [r7, #8]
 8010a8a:	4413      	add	r3, r2
 8010a8c:	7ffa      	ldrb	r2, [r7, #31]
 8010a8e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8010a90:	e7a6      	b.n	80109e0 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010a92:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010a94:	68fa      	ldr	r2, [r7, #12]
 8010a96:	697b      	ldr	r3, [r7, #20]
 8010a98:	441a      	add	r2, r3
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d101      	bne.n	8010aa8 <create_name+0x160>
 8010aa4:	2306      	movs	r3, #6
 8010aa6:	e010      	b.n	8010aca <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	781b      	ldrb	r3, [r3, #0]
 8010aac:	2be5      	cmp	r3, #229	; 0xe5
 8010aae:	d102      	bne.n	8010ab6 <create_name+0x16e>
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	2205      	movs	r2, #5
 8010ab4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010ab6:	7ffb      	ldrb	r3, [r7, #31]
 8010ab8:	2b20      	cmp	r3, #32
 8010aba:	d801      	bhi.n	8010ac0 <create_name+0x178>
 8010abc:	2204      	movs	r2, #4
 8010abe:	e000      	b.n	8010ac2 <create_name+0x17a>
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	68bb      	ldr	r3, [r7, #8]
 8010ac4:	330b      	adds	r3, #11
 8010ac6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010ac8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	3720      	adds	r7, #32
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}
 8010ad2:	bf00      	nop
 8010ad4:	08018238 	.word	0x08018238
 8010ad8:	080181e8 	.word	0x080181e8

08010adc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b086      	sub	sp, #24
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
 8010ae4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010aea:	693b      	ldr	r3, [r7, #16]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	2b2f      	cmp	r3, #47	; 0x2f
 8010af6:	d00b      	beq.n	8010b10 <follow_path+0x34>
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	781b      	ldrb	r3, [r3, #0]
 8010afc:	2b5c      	cmp	r3, #92	; 0x5c
 8010afe:	d007      	beq.n	8010b10 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	699a      	ldr	r2, [r3, #24]
 8010b04:	693b      	ldr	r3, [r7, #16]
 8010b06:	609a      	str	r2, [r3, #8]
 8010b08:	e00d      	b.n	8010b26 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010b0a:	683b      	ldr	r3, [r7, #0]
 8010b0c:	3301      	adds	r3, #1
 8010b0e:	603b      	str	r3, [r7, #0]
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	781b      	ldrb	r3, [r3, #0]
 8010b14:	2b2f      	cmp	r3, #47	; 0x2f
 8010b16:	d0f8      	beq.n	8010b0a <follow_path+0x2e>
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	781b      	ldrb	r3, [r3, #0]
 8010b1c:	2b5c      	cmp	r3, #92	; 0x5c
 8010b1e:	d0f4      	beq.n	8010b0a <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	2200      	movs	r2, #0
 8010b24:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010b26:	683b      	ldr	r3, [r7, #0]
 8010b28:	781b      	ldrb	r3, [r3, #0]
 8010b2a:	2b1f      	cmp	r3, #31
 8010b2c:	d80a      	bhi.n	8010b44 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	2280      	movs	r2, #128	; 0x80
 8010b32:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010b36:	2100      	movs	r1, #0
 8010b38:	6878      	ldr	r0, [r7, #4]
 8010b3a:	f7ff fc1e 	bl	801037a <dir_sdi>
 8010b3e:	4603      	mov	r3, r0
 8010b40:	75fb      	strb	r3, [r7, #23]
 8010b42:	e05b      	b.n	8010bfc <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010b44:	463b      	mov	r3, r7
 8010b46:	4619      	mov	r1, r3
 8010b48:	6878      	ldr	r0, [r7, #4]
 8010b4a:	f7ff fefd 	bl	8010948 <create_name>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010b52:	7dfb      	ldrb	r3, [r7, #23]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d14c      	bne.n	8010bf2 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010b58:	6878      	ldr	r0, [r7, #4]
 8010b5a:	f7ff fe50 	bl	80107fe <dir_find>
 8010b5e:	4603      	mov	r3, r0
 8010b60:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b68:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010b6a:	7dfb      	ldrb	r3, [r7, #23]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d01b      	beq.n	8010ba8 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010b70:	7dfb      	ldrb	r3, [r7, #23]
 8010b72:	2b04      	cmp	r3, #4
 8010b74:	d13f      	bne.n	8010bf6 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8010b76:	7afb      	ldrb	r3, [r7, #11]
 8010b78:	f003 0320 	and.w	r3, r3, #32
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d00b      	beq.n	8010b98 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010b80:	7afb      	ldrb	r3, [r7, #11]
 8010b82:	f003 0304 	and.w	r3, r3, #4
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d031      	beq.n	8010bee <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	2280      	movs	r2, #128	; 0x80
 8010b8e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 8010b92:	2300      	movs	r3, #0
 8010b94:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8010b96:	e02e      	b.n	8010bf6 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010b98:	7afb      	ldrb	r3, [r7, #11]
 8010b9a:	f003 0304 	and.w	r3, r3, #4
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d129      	bne.n	8010bf6 <follow_path+0x11a>
 8010ba2:	2305      	movs	r3, #5
 8010ba4:	75fb      	strb	r3, [r7, #23]
				break;
 8010ba6:	e026      	b.n	8010bf6 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010ba8:	7afb      	ldrb	r3, [r7, #11]
 8010baa:	f003 0304 	and.w	r3, r3, #4
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d123      	bne.n	8010bfa <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	799b      	ldrb	r3, [r3, #6]
 8010bb6:	f003 0310 	and.w	r3, r3, #16
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d102      	bne.n	8010bc4 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8010bbe:	2305      	movs	r3, #5
 8010bc0:	75fb      	strb	r3, [r7, #23]
 8010bc2:	e01b      	b.n	8010bfc <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	695b      	ldr	r3, [r3, #20]
 8010bce:	68fa      	ldr	r2, [r7, #12]
 8010bd0:	8992      	ldrh	r2, [r2, #12]
 8010bd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8010bd6:	fb02 f200 	mul.w	r2, r2, r0
 8010bda:	1a9b      	subs	r3, r3, r2
 8010bdc:	440b      	add	r3, r1
 8010bde:	4619      	mov	r1, r3
 8010be0:	68f8      	ldr	r0, [r7, #12]
 8010be2:	f7ff fd70 	bl	80106c6 <ld_clust>
 8010be6:	4602      	mov	r2, r0
 8010be8:	693b      	ldr	r3, [r7, #16]
 8010bea:	609a      	str	r2, [r3, #8]
 8010bec:	e7aa      	b.n	8010b44 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010bee:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010bf0:	e7a8      	b.n	8010b44 <follow_path+0x68>
			if (res != FR_OK) break;
 8010bf2:	bf00      	nop
 8010bf4:	e002      	b.n	8010bfc <follow_path+0x120>
				break;
 8010bf6:	bf00      	nop
 8010bf8:	e000      	b.n	8010bfc <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010bfa:	bf00      	nop
			}
		}
	}

	return res;
 8010bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3718      	adds	r7, #24
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}

08010c06 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010c06:	b480      	push	{r7}
 8010c08:	b087      	sub	sp, #28
 8010c0a:	af00      	add	r7, sp, #0
 8010c0c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8010c12:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d031      	beq.n	8010c80 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	617b      	str	r3, [r7, #20]
 8010c22:	e002      	b.n	8010c2a <get_ldnumber+0x24>
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	3301      	adds	r3, #1
 8010c28:	617b      	str	r3, [r7, #20]
 8010c2a:	697b      	ldr	r3, [r7, #20]
 8010c2c:	781b      	ldrb	r3, [r3, #0]
 8010c2e:	2b20      	cmp	r3, #32
 8010c30:	d903      	bls.n	8010c3a <get_ldnumber+0x34>
 8010c32:	697b      	ldr	r3, [r7, #20]
 8010c34:	781b      	ldrb	r3, [r3, #0]
 8010c36:	2b3a      	cmp	r3, #58	; 0x3a
 8010c38:	d1f4      	bne.n	8010c24 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010c3a:	697b      	ldr	r3, [r7, #20]
 8010c3c:	781b      	ldrb	r3, [r3, #0]
 8010c3e:	2b3a      	cmp	r3, #58	; 0x3a
 8010c40:	d11c      	bne.n	8010c7c <get_ldnumber+0x76>
			tp = *path;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	1c5a      	adds	r2, r3, #1
 8010c4c:	60fa      	str	r2, [r7, #12]
 8010c4e:	781b      	ldrb	r3, [r3, #0]
 8010c50:	3b30      	subs	r3, #48	; 0x30
 8010c52:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	2b09      	cmp	r3, #9
 8010c58:	d80e      	bhi.n	8010c78 <get_ldnumber+0x72>
 8010c5a:	68fa      	ldr	r2, [r7, #12]
 8010c5c:	697b      	ldr	r3, [r7, #20]
 8010c5e:	429a      	cmp	r2, r3
 8010c60:	d10a      	bne.n	8010c78 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010c62:	68bb      	ldr	r3, [r7, #8]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d107      	bne.n	8010c78 <get_ldnumber+0x72>
					vol = (int)i;
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010c6c:	697b      	ldr	r3, [r7, #20]
 8010c6e:	3301      	adds	r3, #1
 8010c70:	617b      	str	r3, [r7, #20]
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	697a      	ldr	r2, [r7, #20]
 8010c76:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010c78:	693b      	ldr	r3, [r7, #16]
 8010c7a:	e002      	b.n	8010c82 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010c80:	693b      	ldr	r3, [r7, #16]
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	371c      	adds	r7, #28
 8010c86:	46bd      	mov	sp, r7
 8010c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8c:	4770      	bx	lr
	...

08010c90 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010c90:	b580      	push	{r7, lr}
 8010c92:	b082      	sub	sp, #8
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	6078      	str	r0, [r7, #4]
 8010c98:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	70da      	strb	r2, [r3, #3]
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ca6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010ca8:	6839      	ldr	r1, [r7, #0]
 8010caa:	6878      	ldr	r0, [r7, #4]
 8010cac:	f7fe ff8c 	bl	800fbc8 <move_window>
 8010cb0:	4603      	mov	r3, r0
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d001      	beq.n	8010cba <check_fs+0x2a>
 8010cb6:	2304      	movs	r3, #4
 8010cb8:	e038      	b.n	8010d2c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	3338      	adds	r3, #56	; 0x38
 8010cbe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f7fe fcd0 	bl	800f668 <ld_word>
 8010cc8:	4603      	mov	r3, r0
 8010cca:	461a      	mov	r2, r3
 8010ccc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010cd0:	429a      	cmp	r2, r3
 8010cd2:	d001      	beq.n	8010cd8 <check_fs+0x48>
 8010cd4:	2303      	movs	r3, #3
 8010cd6:	e029      	b.n	8010d2c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010cde:	2be9      	cmp	r3, #233	; 0xe9
 8010ce0:	d009      	beq.n	8010cf6 <check_fs+0x66>
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010ce8:	2beb      	cmp	r3, #235	; 0xeb
 8010cea:	d11e      	bne.n	8010d2a <check_fs+0x9a>
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010cf2:	2b90      	cmp	r3, #144	; 0x90
 8010cf4:	d119      	bne.n	8010d2a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	3338      	adds	r3, #56	; 0x38
 8010cfa:	3336      	adds	r3, #54	; 0x36
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f7fe fccb 	bl	800f698 <ld_dword>
 8010d02:	4603      	mov	r3, r0
 8010d04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010d08:	4a0a      	ldr	r2, [pc, #40]	; (8010d34 <check_fs+0xa4>)
 8010d0a:	4293      	cmp	r3, r2
 8010d0c:	d101      	bne.n	8010d12 <check_fs+0x82>
 8010d0e:	2300      	movs	r3, #0
 8010d10:	e00c      	b.n	8010d2c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	3338      	adds	r3, #56	; 0x38
 8010d16:	3352      	adds	r3, #82	; 0x52
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f7fe fcbd 	bl	800f698 <ld_dword>
 8010d1e:	4602      	mov	r2, r0
 8010d20:	4b05      	ldr	r3, [pc, #20]	; (8010d38 <check_fs+0xa8>)
 8010d22:	429a      	cmp	r2, r3
 8010d24:	d101      	bne.n	8010d2a <check_fs+0x9a>
 8010d26:	2300      	movs	r3, #0
 8010d28:	e000      	b.n	8010d2c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010d2a:	2302      	movs	r3, #2
}
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	3708      	adds	r7, #8
 8010d30:	46bd      	mov	sp, r7
 8010d32:	bd80      	pop	{r7, pc}
 8010d34:	00544146 	.word	0x00544146
 8010d38:	33544146 	.word	0x33544146

08010d3c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b096      	sub	sp, #88	; 0x58
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	60f8      	str	r0, [r7, #12]
 8010d44:	60b9      	str	r1, [r7, #8]
 8010d46:	4613      	mov	r3, r2
 8010d48:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010d4a:	68bb      	ldr	r3, [r7, #8]
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010d50:	68f8      	ldr	r0, [r7, #12]
 8010d52:	f7ff ff58 	bl	8010c06 <get_ldnumber>
 8010d56:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010d58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	da01      	bge.n	8010d62 <find_volume+0x26>
 8010d5e:	230b      	movs	r3, #11
 8010d60:	e268      	b.n	8011234 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010d62:	4ab0      	ldr	r2, [pc, #704]	; (8011024 <find_volume+0x2e8>)
 8010d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d6a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d101      	bne.n	8010d76 <find_volume+0x3a>
 8010d72:	230c      	movs	r3, #12
 8010d74:	e25e      	b.n	8011234 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8010d76:	68bb      	ldr	r3, [r7, #8]
 8010d78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d7a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010d7c:	79fb      	ldrb	r3, [r7, #7]
 8010d7e:	f023 0301 	bic.w	r3, r3, #1
 8010d82:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d01a      	beq.n	8010dc2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d8e:	785b      	ldrb	r3, [r3, #1]
 8010d90:	4618      	mov	r0, r3
 8010d92:	f7fe fbcb 	bl	800f52c <disk_status>
 8010d96:	4603      	mov	r3, r0
 8010d98:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010d9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010da0:	f003 0301 	and.w	r3, r3, #1
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d10c      	bne.n	8010dc2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010da8:	79fb      	ldrb	r3, [r7, #7]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d007      	beq.n	8010dbe <find_volume+0x82>
 8010dae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010db2:	f003 0304 	and.w	r3, r3, #4
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d001      	beq.n	8010dbe <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010dba:	230a      	movs	r3, #10
 8010dbc:	e23a      	b.n	8011234 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	e238      	b.n	8011234 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010dca:	b2da      	uxtb	r2, r3
 8010dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dce:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dd2:	785b      	ldrb	r3, [r3, #1]
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f7fe fbc3 	bl	800f560 <disk_initialize>
 8010dda:	4603      	mov	r3, r0
 8010ddc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010de0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010de4:	f003 0301 	and.w	r3, r3, #1
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d001      	beq.n	8010df0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010dec:	2303      	movs	r3, #3
 8010dee:	e221      	b.n	8011234 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010df0:	79fb      	ldrb	r3, [r7, #7]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d007      	beq.n	8010e06 <find_volume+0xca>
 8010df6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010dfa:	f003 0304 	and.w	r3, r3, #4
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d001      	beq.n	8010e06 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8010e02:	230a      	movs	r3, #10
 8010e04:	e216      	b.n	8011234 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8010e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e08:	7858      	ldrb	r0, [r3, #1]
 8010e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e0c:	330c      	adds	r3, #12
 8010e0e:	461a      	mov	r2, r3
 8010e10:	2102      	movs	r1, #2
 8010e12:	f7fe fc0b 	bl	800f62c <disk_ioctl>
 8010e16:	4603      	mov	r3, r0
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d001      	beq.n	8010e20 <find_volume+0xe4>
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	e209      	b.n	8011234 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8010e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e22:	899b      	ldrh	r3, [r3, #12]
 8010e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010e28:	d80d      	bhi.n	8010e46 <find_volume+0x10a>
 8010e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e2c:	899b      	ldrh	r3, [r3, #12]
 8010e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010e32:	d308      	bcc.n	8010e46 <find_volume+0x10a>
 8010e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e36:	899b      	ldrh	r3, [r3, #12]
 8010e38:	461a      	mov	r2, r3
 8010e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e3c:	899b      	ldrh	r3, [r3, #12]
 8010e3e:	3b01      	subs	r3, #1
 8010e40:	4013      	ands	r3, r2
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d001      	beq.n	8010e4a <find_volume+0x10e>
 8010e46:	2301      	movs	r3, #1
 8010e48:	e1f4      	b.n	8011234 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010e4e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010e50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010e52:	f7ff ff1d 	bl	8010c90 <check_fs>
 8010e56:	4603      	mov	r3, r0
 8010e58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010e5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010e60:	2b02      	cmp	r3, #2
 8010e62:	d14b      	bne.n	8010efc <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010e64:	2300      	movs	r3, #0
 8010e66:	643b      	str	r3, [r7, #64]	; 0x40
 8010e68:	e01f      	b.n	8010eaa <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e6c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8010e70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010e72:	011b      	lsls	r3, r3, #4
 8010e74:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010e78:	4413      	add	r3, r2
 8010e7a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e7e:	3304      	adds	r3, #4
 8010e80:	781b      	ldrb	r3, [r3, #0]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d006      	beq.n	8010e94 <find_volume+0x158>
 8010e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e88:	3308      	adds	r3, #8
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	f7fe fc04 	bl	800f698 <ld_dword>
 8010e90:	4602      	mov	r2, r0
 8010e92:	e000      	b.n	8010e96 <find_volume+0x15a>
 8010e94:	2200      	movs	r2, #0
 8010e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010e98:	009b      	lsls	r3, r3, #2
 8010e9a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010e9e:	440b      	add	r3, r1
 8010ea0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8010eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010eac:	2b03      	cmp	r3, #3
 8010eae:	d9dc      	bls.n	8010e6a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010eb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d002      	beq.n	8010ec0 <find_volume+0x184>
 8010eba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ebc:	3b01      	subs	r3, #1
 8010ebe:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ec2:	009b      	lsls	r3, r3, #2
 8010ec4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010ec8:	4413      	add	r3, r2
 8010eca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010ece:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010ed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d005      	beq.n	8010ee2 <find_volume+0x1a6>
 8010ed6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ed8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010eda:	f7ff fed9 	bl	8010c90 <check_fs>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	e000      	b.n	8010ee4 <find_volume+0x1a8>
 8010ee2:	2303      	movs	r3, #3
 8010ee4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010ee8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010eec:	2b01      	cmp	r3, #1
 8010eee:	d905      	bls.n	8010efc <find_volume+0x1c0>
 8010ef0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	643b      	str	r3, [r7, #64]	; 0x40
 8010ef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ef8:	2b03      	cmp	r3, #3
 8010efa:	d9e1      	bls.n	8010ec0 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010efc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010f00:	2b04      	cmp	r3, #4
 8010f02:	d101      	bne.n	8010f08 <find_volume+0x1cc>
 8010f04:	2301      	movs	r3, #1
 8010f06:	e195      	b.n	8011234 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010f08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010f0c:	2b01      	cmp	r3, #1
 8010f0e:	d901      	bls.n	8010f14 <find_volume+0x1d8>
 8010f10:	230d      	movs	r3, #13
 8010f12:	e18f      	b.n	8011234 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f16:	3338      	adds	r3, #56	; 0x38
 8010f18:	330b      	adds	r3, #11
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	f7fe fba4 	bl	800f668 <ld_word>
 8010f20:	4603      	mov	r3, r0
 8010f22:	461a      	mov	r2, r3
 8010f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f26:	899b      	ldrh	r3, [r3, #12]
 8010f28:	429a      	cmp	r2, r3
 8010f2a:	d001      	beq.n	8010f30 <find_volume+0x1f4>
 8010f2c:	230d      	movs	r3, #13
 8010f2e:	e181      	b.n	8011234 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f32:	3338      	adds	r3, #56	; 0x38
 8010f34:	3316      	adds	r3, #22
 8010f36:	4618      	mov	r0, r3
 8010f38:	f7fe fb96 	bl	800f668 <ld_word>
 8010f3c:	4603      	mov	r3, r0
 8010f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010f40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d106      	bne.n	8010f54 <find_volume+0x218>
 8010f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f48:	3338      	adds	r3, #56	; 0x38
 8010f4a:	3324      	adds	r3, #36	; 0x24
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	f7fe fba3 	bl	800f698 <ld_dword>
 8010f52:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010f58:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f5c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f62:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f66:	789b      	ldrb	r3, [r3, #2]
 8010f68:	2b01      	cmp	r3, #1
 8010f6a:	d005      	beq.n	8010f78 <find_volume+0x23c>
 8010f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f6e:	789b      	ldrb	r3, [r3, #2]
 8010f70:	2b02      	cmp	r3, #2
 8010f72:	d001      	beq.n	8010f78 <find_volume+0x23c>
 8010f74:	230d      	movs	r3, #13
 8010f76:	e15d      	b.n	8011234 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f7a:	789b      	ldrb	r3, [r3, #2]
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010f80:	fb02 f303 	mul.w	r3, r2, r3
 8010f84:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010f8c:	b29a      	uxth	r2, r3
 8010f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f90:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f94:	895b      	ldrh	r3, [r3, #10]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d008      	beq.n	8010fac <find_volume+0x270>
 8010f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f9c:	895b      	ldrh	r3, [r3, #10]
 8010f9e:	461a      	mov	r2, r3
 8010fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fa2:	895b      	ldrh	r3, [r3, #10]
 8010fa4:	3b01      	subs	r3, #1
 8010fa6:	4013      	ands	r3, r2
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d001      	beq.n	8010fb0 <find_volume+0x274>
 8010fac:	230d      	movs	r3, #13
 8010fae:	e141      	b.n	8011234 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fb2:	3338      	adds	r3, #56	; 0x38
 8010fb4:	3311      	adds	r3, #17
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	f7fe fb56 	bl	800f668 <ld_word>
 8010fbc:	4603      	mov	r3, r0
 8010fbe:	461a      	mov	r2, r3
 8010fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fc2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fc6:	891b      	ldrh	r3, [r3, #8]
 8010fc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010fca:	8992      	ldrh	r2, [r2, #12]
 8010fcc:	0952      	lsrs	r2, r2, #5
 8010fce:	b292      	uxth	r2, r2
 8010fd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8010fd4:	fb02 f201 	mul.w	r2, r2, r1
 8010fd8:	1a9b      	subs	r3, r3, r2
 8010fda:	b29b      	uxth	r3, r3
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d001      	beq.n	8010fe4 <find_volume+0x2a8>
 8010fe0:	230d      	movs	r3, #13
 8010fe2:	e127      	b.n	8011234 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fe6:	3338      	adds	r3, #56	; 0x38
 8010fe8:	3313      	adds	r3, #19
 8010fea:	4618      	mov	r0, r3
 8010fec:	f7fe fb3c 	bl	800f668 <ld_word>
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010ff4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d106      	bne.n	8011008 <find_volume+0x2cc>
 8010ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ffc:	3338      	adds	r3, #56	; 0x38
 8010ffe:	3320      	adds	r3, #32
 8011000:	4618      	mov	r0, r3
 8011002:	f7fe fb49 	bl	800f698 <ld_dword>
 8011006:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801100a:	3338      	adds	r3, #56	; 0x38
 801100c:	330e      	adds	r3, #14
 801100e:	4618      	mov	r0, r3
 8011010:	f7fe fb2a 	bl	800f668 <ld_word>
 8011014:	4603      	mov	r3, r0
 8011016:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011018:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801101a:	2b00      	cmp	r3, #0
 801101c:	d104      	bne.n	8011028 <find_volume+0x2ec>
 801101e:	230d      	movs	r3, #13
 8011020:	e108      	b.n	8011234 <find_volume+0x4f8>
 8011022:	bf00      	nop
 8011024:	2003b4b0 	.word	0x2003b4b0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011028:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801102a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801102c:	4413      	add	r3, r2
 801102e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011030:	8911      	ldrh	r1, [r2, #8]
 8011032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011034:	8992      	ldrh	r2, [r2, #12]
 8011036:	0952      	lsrs	r2, r2, #5
 8011038:	b292      	uxth	r2, r2
 801103a:	fbb1 f2f2 	udiv	r2, r1, r2
 801103e:	b292      	uxth	r2, r2
 8011040:	4413      	add	r3, r2
 8011042:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011044:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011048:	429a      	cmp	r2, r3
 801104a:	d201      	bcs.n	8011050 <find_volume+0x314>
 801104c:	230d      	movs	r3, #13
 801104e:	e0f1      	b.n	8011234 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011050:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011054:	1ad3      	subs	r3, r2, r3
 8011056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011058:	8952      	ldrh	r2, [r2, #10]
 801105a:	fbb3 f3f2 	udiv	r3, r3, r2
 801105e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011062:	2b00      	cmp	r3, #0
 8011064:	d101      	bne.n	801106a <find_volume+0x32e>
 8011066:	230d      	movs	r3, #13
 8011068:	e0e4      	b.n	8011234 <find_volume+0x4f8>
		fmt = FS_FAT32;
 801106a:	2303      	movs	r3, #3
 801106c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011072:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011076:	4293      	cmp	r3, r2
 8011078:	d802      	bhi.n	8011080 <find_volume+0x344>
 801107a:	2302      	movs	r3, #2
 801107c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011082:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011086:	4293      	cmp	r3, r2
 8011088:	d802      	bhi.n	8011090 <find_volume+0x354>
 801108a:	2301      	movs	r3, #1
 801108c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011092:	1c9a      	adds	r2, r3, #2
 8011094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011096:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8011098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801109a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801109c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801109e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80110a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80110a2:	441a      	add	r2, r3
 80110a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110a6:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80110a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80110aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110ac:	441a      	add	r2, r3
 80110ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110b0:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80110b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80110b6:	2b03      	cmp	r3, #3
 80110b8:	d11e      	bne.n	80110f8 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80110ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110bc:	3338      	adds	r3, #56	; 0x38
 80110be:	332a      	adds	r3, #42	; 0x2a
 80110c0:	4618      	mov	r0, r3
 80110c2:	f7fe fad1 	bl	800f668 <ld_word>
 80110c6:	4603      	mov	r3, r0
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d001      	beq.n	80110d0 <find_volume+0x394>
 80110cc:	230d      	movs	r3, #13
 80110ce:	e0b1      	b.n	8011234 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80110d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110d2:	891b      	ldrh	r3, [r3, #8]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d001      	beq.n	80110dc <find_volume+0x3a0>
 80110d8:	230d      	movs	r3, #13
 80110da:	e0ab      	b.n	8011234 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80110dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110de:	3338      	adds	r3, #56	; 0x38
 80110e0:	332c      	adds	r3, #44	; 0x2c
 80110e2:	4618      	mov	r0, r3
 80110e4:	f7fe fad8 	bl	800f698 <ld_dword>
 80110e8:	4602      	mov	r2, r0
 80110ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110ec:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80110ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110f0:	69db      	ldr	r3, [r3, #28]
 80110f2:	009b      	lsls	r3, r3, #2
 80110f4:	647b      	str	r3, [r7, #68]	; 0x44
 80110f6:	e01f      	b.n	8011138 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80110f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110fa:	891b      	ldrh	r3, [r3, #8]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d101      	bne.n	8011104 <find_volume+0x3c8>
 8011100:	230d      	movs	r3, #13
 8011102:	e097      	b.n	8011234 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8011104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801110a:	441a      	add	r2, r3
 801110c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801110e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011110:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011114:	2b02      	cmp	r3, #2
 8011116:	d103      	bne.n	8011120 <find_volume+0x3e4>
 8011118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801111a:	69db      	ldr	r3, [r3, #28]
 801111c:	005b      	lsls	r3, r3, #1
 801111e:	e00a      	b.n	8011136 <find_volume+0x3fa>
 8011120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011122:	69da      	ldr	r2, [r3, #28]
 8011124:	4613      	mov	r3, r2
 8011126:	005b      	lsls	r3, r3, #1
 8011128:	4413      	add	r3, r2
 801112a:	085a      	lsrs	r2, r3, #1
 801112c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801112e:	69db      	ldr	r3, [r3, #28]
 8011130:	f003 0301 	and.w	r3, r3, #1
 8011134:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011136:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801113a:	6a1a      	ldr	r2, [r3, #32]
 801113c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801113e:	899b      	ldrh	r3, [r3, #12]
 8011140:	4619      	mov	r1, r3
 8011142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011144:	440b      	add	r3, r1
 8011146:	3b01      	subs	r3, #1
 8011148:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801114a:	8989      	ldrh	r1, [r1, #12]
 801114c:	fbb3 f3f1 	udiv	r3, r3, r1
 8011150:	429a      	cmp	r2, r3
 8011152:	d201      	bcs.n	8011158 <find_volume+0x41c>
 8011154:	230d      	movs	r3, #13
 8011156:	e06d      	b.n	8011234 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801115a:	f04f 32ff 	mov.w	r2, #4294967295
 801115e:	615a      	str	r2, [r3, #20]
 8011160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011162:	695a      	ldr	r2, [r3, #20]
 8011164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011166:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8011168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801116a:	2280      	movs	r2, #128	; 0x80
 801116c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801116e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011172:	2b03      	cmp	r3, #3
 8011174:	d149      	bne.n	801120a <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011178:	3338      	adds	r3, #56	; 0x38
 801117a:	3330      	adds	r3, #48	; 0x30
 801117c:	4618      	mov	r0, r3
 801117e:	f7fe fa73 	bl	800f668 <ld_word>
 8011182:	4603      	mov	r3, r0
 8011184:	2b01      	cmp	r3, #1
 8011186:	d140      	bne.n	801120a <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011188:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801118a:	3301      	adds	r3, #1
 801118c:	4619      	mov	r1, r3
 801118e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011190:	f7fe fd1a 	bl	800fbc8 <move_window>
 8011194:	4603      	mov	r3, r0
 8011196:	2b00      	cmp	r3, #0
 8011198:	d137      	bne.n	801120a <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 801119a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801119c:	2200      	movs	r2, #0
 801119e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80111a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111a2:	3338      	adds	r3, #56	; 0x38
 80111a4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80111a8:	4618      	mov	r0, r3
 80111aa:	f7fe fa5d 	bl	800f668 <ld_word>
 80111ae:	4603      	mov	r3, r0
 80111b0:	461a      	mov	r2, r3
 80111b2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80111b6:	429a      	cmp	r2, r3
 80111b8:	d127      	bne.n	801120a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80111ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111bc:	3338      	adds	r3, #56	; 0x38
 80111be:	4618      	mov	r0, r3
 80111c0:	f7fe fa6a 	bl	800f698 <ld_dword>
 80111c4:	4602      	mov	r2, r0
 80111c6:	4b1d      	ldr	r3, [pc, #116]	; (801123c <find_volume+0x500>)
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d11e      	bne.n	801120a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80111cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111ce:	3338      	adds	r3, #56	; 0x38
 80111d0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80111d4:	4618      	mov	r0, r3
 80111d6:	f7fe fa5f 	bl	800f698 <ld_dword>
 80111da:	4602      	mov	r2, r0
 80111dc:	4b18      	ldr	r3, [pc, #96]	; (8011240 <find_volume+0x504>)
 80111de:	429a      	cmp	r2, r3
 80111e0:	d113      	bne.n	801120a <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80111e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111e4:	3338      	adds	r3, #56	; 0x38
 80111e6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80111ea:	4618      	mov	r0, r3
 80111ec:	f7fe fa54 	bl	800f698 <ld_dword>
 80111f0:	4602      	mov	r2, r0
 80111f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111f4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80111f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111f8:	3338      	adds	r3, #56	; 0x38
 80111fa:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80111fe:	4618      	mov	r0, r3
 8011200:	f7fe fa4a 	bl	800f698 <ld_dword>
 8011204:	4602      	mov	r2, r0
 8011206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011208:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801120a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801120c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8011210:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011212:	4b0c      	ldr	r3, [pc, #48]	; (8011244 <find_volume+0x508>)
 8011214:	881b      	ldrh	r3, [r3, #0]
 8011216:	3301      	adds	r3, #1
 8011218:	b29a      	uxth	r2, r3
 801121a:	4b0a      	ldr	r3, [pc, #40]	; (8011244 <find_volume+0x508>)
 801121c:	801a      	strh	r2, [r3, #0]
 801121e:	4b09      	ldr	r3, [pc, #36]	; (8011244 <find_volume+0x508>)
 8011220:	881a      	ldrh	r2, [r3, #0]
 8011222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011224:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8011226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011228:	2200      	movs	r2, #0
 801122a:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801122c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801122e:	f7fe fc63 	bl	800faf8 <clear_lock>
#endif
	return FR_OK;
 8011232:	2300      	movs	r3, #0
}
 8011234:	4618      	mov	r0, r3
 8011236:	3758      	adds	r7, #88	; 0x58
 8011238:	46bd      	mov	sp, r7
 801123a:	bd80      	pop	{r7, pc}
 801123c:	41615252 	.word	0x41615252
 8011240:	61417272 	.word	0x61417272
 8011244:	2003b4b4 	.word	0x2003b4b4

08011248 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b084      	sub	sp, #16
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
 8011250:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8011252:	2309      	movs	r3, #9
 8011254:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d01c      	beq.n	8011296 <validate+0x4e>
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d018      	beq.n	8011296 <validate+0x4e>
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	781b      	ldrb	r3, [r3, #0]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d013      	beq.n	8011296 <validate+0x4e>
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	889a      	ldrh	r2, [r3, #4]
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	88db      	ldrh	r3, [r3, #6]
 8011278:	429a      	cmp	r2, r3
 801127a:	d10c      	bne.n	8011296 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	785b      	ldrb	r3, [r3, #1]
 8011282:	4618      	mov	r0, r3
 8011284:	f7fe f952 	bl	800f52c <disk_status>
 8011288:	4603      	mov	r3, r0
 801128a:	f003 0301 	and.w	r3, r3, #1
 801128e:	2b00      	cmp	r3, #0
 8011290:	d101      	bne.n	8011296 <validate+0x4e>
			res = FR_OK;
 8011292:	2300      	movs	r3, #0
 8011294:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8011296:	7bfb      	ldrb	r3, [r7, #15]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d102      	bne.n	80112a2 <validate+0x5a>
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	e000      	b.n	80112a4 <validate+0x5c>
 80112a2:	2300      	movs	r3, #0
 80112a4:	683a      	ldr	r2, [r7, #0]
 80112a6:	6013      	str	r3, [r2, #0]
	return res;
 80112a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80112aa:	4618      	mov	r0, r3
 80112ac:	3710      	adds	r7, #16
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bd80      	pop	{r7, pc}
	...

080112b4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b088      	sub	sp, #32
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	60f8      	str	r0, [r7, #12]
 80112bc:	60b9      	str	r1, [r7, #8]
 80112be:	4613      	mov	r3, r2
 80112c0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80112c6:	f107 0310 	add.w	r3, r7, #16
 80112ca:	4618      	mov	r0, r3
 80112cc:	f7ff fc9b 	bl	8010c06 <get_ldnumber>
 80112d0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80112d2:	69fb      	ldr	r3, [r7, #28]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	da01      	bge.n	80112dc <f_mount+0x28>
 80112d8:	230b      	movs	r3, #11
 80112da:	e02b      	b.n	8011334 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80112dc:	4a17      	ldr	r2, [pc, #92]	; (801133c <f_mount+0x88>)
 80112de:	69fb      	ldr	r3, [r7, #28]
 80112e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80112e4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80112e6:	69bb      	ldr	r3, [r7, #24]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d005      	beq.n	80112f8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80112ec:	69b8      	ldr	r0, [r7, #24]
 80112ee:	f7fe fc03 	bl	800faf8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80112f2:	69bb      	ldr	r3, [r7, #24]
 80112f4:	2200      	movs	r2, #0
 80112f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d002      	beq.n	8011304 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	2200      	movs	r2, #0
 8011302:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011304:	68fa      	ldr	r2, [r7, #12]
 8011306:	490d      	ldr	r1, [pc, #52]	; (801133c <f_mount+0x88>)
 8011308:	69fb      	ldr	r3, [r7, #28]
 801130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d002      	beq.n	801131a <f_mount+0x66>
 8011314:	79fb      	ldrb	r3, [r7, #7]
 8011316:	2b01      	cmp	r3, #1
 8011318:	d001      	beq.n	801131e <f_mount+0x6a>
 801131a:	2300      	movs	r3, #0
 801131c:	e00a      	b.n	8011334 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801131e:	f107 010c 	add.w	r1, r7, #12
 8011322:	f107 0308 	add.w	r3, r7, #8
 8011326:	2200      	movs	r2, #0
 8011328:	4618      	mov	r0, r3
 801132a:	f7ff fd07 	bl	8010d3c <find_volume>
 801132e:	4603      	mov	r3, r0
 8011330:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011332:	7dfb      	ldrb	r3, [r7, #23]
}
 8011334:	4618      	mov	r0, r3
 8011336:	3720      	adds	r7, #32
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}
 801133c:	2003b4b0 	.word	0x2003b4b0

08011340 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b098      	sub	sp, #96	; 0x60
 8011344:	af00      	add	r7, sp, #0
 8011346:	60f8      	str	r0, [r7, #12]
 8011348:	60b9      	str	r1, [r7, #8]
 801134a:	4613      	mov	r3, r2
 801134c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d101      	bne.n	8011358 <f_open+0x18>
 8011354:	2309      	movs	r3, #9
 8011356:	e1ba      	b.n	80116ce <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011358:	79fb      	ldrb	r3, [r7, #7]
 801135a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801135e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011360:	79fa      	ldrb	r2, [r7, #7]
 8011362:	f107 0110 	add.w	r1, r7, #16
 8011366:	f107 0308 	add.w	r3, r7, #8
 801136a:	4618      	mov	r0, r3
 801136c:	f7ff fce6 	bl	8010d3c <find_volume>
 8011370:	4603      	mov	r3, r0
 8011372:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8011376:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801137a:	2b00      	cmp	r3, #0
 801137c:	f040 819e 	bne.w	80116bc <f_open+0x37c>
		dj.obj.fs = fs;
 8011380:	693b      	ldr	r3, [r7, #16]
 8011382:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011384:	68ba      	ldr	r2, [r7, #8]
 8011386:	f107 0314 	add.w	r3, r7, #20
 801138a:	4611      	mov	r1, r2
 801138c:	4618      	mov	r0, r3
 801138e:	f7ff fba5 	bl	8010adc <follow_path>
 8011392:	4603      	mov	r3, r0
 8011394:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011398:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801139c:	2b00      	cmp	r3, #0
 801139e:	d11a      	bne.n	80113d6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80113a0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80113a4:	b25b      	sxtb	r3, r3
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	da03      	bge.n	80113b2 <f_open+0x72>
				res = FR_INVALID_NAME;
 80113aa:	2306      	movs	r3, #6
 80113ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80113b0:	e011      	b.n	80113d6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80113b2:	79fb      	ldrb	r3, [r7, #7]
 80113b4:	f023 0301 	bic.w	r3, r3, #1
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	bf14      	ite	ne
 80113bc:	2301      	movne	r3, #1
 80113be:	2300      	moveq	r3, #0
 80113c0:	b2db      	uxtb	r3, r3
 80113c2:	461a      	mov	r2, r3
 80113c4:	f107 0314 	add.w	r3, r7, #20
 80113c8:	4611      	mov	r1, r2
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7fe fa4c 	bl	800f868 <chk_lock>
 80113d0:	4603      	mov	r3, r0
 80113d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80113d6:	79fb      	ldrb	r3, [r7, #7]
 80113d8:	f003 031c 	and.w	r3, r3, #28
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d07e      	beq.n	80114de <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80113e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d017      	beq.n	8011418 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80113e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80113ec:	2b04      	cmp	r3, #4
 80113ee:	d10e      	bne.n	801140e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80113f0:	f7fe fa96 	bl	800f920 <enq_lock>
 80113f4:	4603      	mov	r3, r0
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d006      	beq.n	8011408 <f_open+0xc8>
 80113fa:	f107 0314 	add.w	r3, r7, #20
 80113fe:	4618      	mov	r0, r3
 8011400:	f7ff fa52 	bl	80108a8 <dir_register>
 8011404:	4603      	mov	r3, r0
 8011406:	e000      	b.n	801140a <f_open+0xca>
 8011408:	2312      	movs	r3, #18
 801140a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801140e:	79fb      	ldrb	r3, [r7, #7]
 8011410:	f043 0308 	orr.w	r3, r3, #8
 8011414:	71fb      	strb	r3, [r7, #7]
 8011416:	e010      	b.n	801143a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011418:	7ebb      	ldrb	r3, [r7, #26]
 801141a:	f003 0311 	and.w	r3, r3, #17
 801141e:	2b00      	cmp	r3, #0
 8011420:	d003      	beq.n	801142a <f_open+0xea>
					res = FR_DENIED;
 8011422:	2307      	movs	r3, #7
 8011424:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011428:	e007      	b.n	801143a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801142a:	79fb      	ldrb	r3, [r7, #7]
 801142c:	f003 0304 	and.w	r3, r3, #4
 8011430:	2b00      	cmp	r3, #0
 8011432:	d002      	beq.n	801143a <f_open+0xfa>
 8011434:	2308      	movs	r3, #8
 8011436:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801143a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801143e:	2b00      	cmp	r3, #0
 8011440:	d167      	bne.n	8011512 <f_open+0x1d2>
 8011442:	79fb      	ldrb	r3, [r7, #7]
 8011444:	f003 0308 	and.w	r3, r3, #8
 8011448:	2b00      	cmp	r3, #0
 801144a:	d062      	beq.n	8011512 <f_open+0x1d2>
				dw = GET_FATTIME();
 801144c:	4ba2      	ldr	r3, [pc, #648]	; (80116d8 <f_open+0x398>)
 801144e:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011452:	330e      	adds	r3, #14
 8011454:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011456:	4618      	mov	r0, r3
 8011458:	f7fe f95c 	bl	800f714 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801145c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801145e:	3316      	adds	r3, #22
 8011460:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011462:	4618      	mov	r0, r3
 8011464:	f7fe f956 	bl	800f714 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801146a:	330b      	adds	r3, #11
 801146c:	2220      	movs	r2, #32
 801146e:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011470:	693b      	ldr	r3, [r7, #16]
 8011472:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011474:	4611      	mov	r1, r2
 8011476:	4618      	mov	r0, r3
 8011478:	f7ff f925 	bl	80106c6 <ld_clust>
 801147c:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801147e:	693b      	ldr	r3, [r7, #16]
 8011480:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011482:	2200      	movs	r2, #0
 8011484:	4618      	mov	r0, r3
 8011486:	f7ff f93d 	bl	8010704 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801148a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801148c:	331c      	adds	r3, #28
 801148e:	2100      	movs	r1, #0
 8011490:	4618      	mov	r0, r3
 8011492:	f7fe f93f 	bl	800f714 <st_dword>
					fs->wflag = 1;
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	2201      	movs	r2, #1
 801149a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801149c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d037      	beq.n	8011512 <f_open+0x1d2>
						dw = fs->winsect;
 80114a2:	693b      	ldr	r3, [r7, #16]
 80114a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80114a6:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80114a8:	f107 0314 	add.w	r3, r7, #20
 80114ac:	2200      	movs	r2, #0
 80114ae:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80114b0:	4618      	mov	r0, r3
 80114b2:	f7fe fe2d 	bl	8010110 <remove_chain>
 80114b6:	4603      	mov	r3, r0
 80114b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80114bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d126      	bne.n	8011512 <f_open+0x1d2>
							res = move_window(fs, dw);
 80114c4:	693b      	ldr	r3, [r7, #16]
 80114c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7fe fb7d 	bl	800fbc8 <move_window>
 80114ce:	4603      	mov	r3, r0
 80114d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80114d4:	693b      	ldr	r3, [r7, #16]
 80114d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80114d8:	3a01      	subs	r2, #1
 80114da:	611a      	str	r2, [r3, #16]
 80114dc:	e019      	b.n	8011512 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80114de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d115      	bne.n	8011512 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80114e6:	7ebb      	ldrb	r3, [r7, #26]
 80114e8:	f003 0310 	and.w	r3, r3, #16
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d003      	beq.n	80114f8 <f_open+0x1b8>
					res = FR_NO_FILE;
 80114f0:	2304      	movs	r3, #4
 80114f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80114f6:	e00c      	b.n	8011512 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80114f8:	79fb      	ldrb	r3, [r7, #7]
 80114fa:	f003 0302 	and.w	r3, r3, #2
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d007      	beq.n	8011512 <f_open+0x1d2>
 8011502:	7ebb      	ldrb	r3, [r7, #26]
 8011504:	f003 0301 	and.w	r3, r3, #1
 8011508:	2b00      	cmp	r3, #0
 801150a:	d002      	beq.n	8011512 <f_open+0x1d2>
						res = FR_DENIED;
 801150c:	2307      	movs	r3, #7
 801150e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8011512:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011516:	2b00      	cmp	r3, #0
 8011518:	d128      	bne.n	801156c <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801151a:	79fb      	ldrb	r3, [r7, #7]
 801151c:	f003 0308 	and.w	r3, r3, #8
 8011520:	2b00      	cmp	r3, #0
 8011522:	d003      	beq.n	801152c <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8011524:	79fb      	ldrb	r3, [r7, #7]
 8011526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801152a:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801152c:	693b      	ldr	r3, [r7, #16]
 801152e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011534:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801153a:	79fb      	ldrb	r3, [r7, #7]
 801153c:	f023 0301 	bic.w	r3, r3, #1
 8011540:	2b00      	cmp	r3, #0
 8011542:	bf14      	ite	ne
 8011544:	2301      	movne	r3, #1
 8011546:	2300      	moveq	r3, #0
 8011548:	b2db      	uxtb	r3, r3
 801154a:	461a      	mov	r2, r3
 801154c:	f107 0314 	add.w	r3, r7, #20
 8011550:	4611      	mov	r1, r2
 8011552:	4618      	mov	r0, r3
 8011554:	f7fe fa06 	bl	800f964 <inc_lock>
 8011558:	4602      	mov	r2, r0
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	691b      	ldr	r3, [r3, #16]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d102      	bne.n	801156c <f_open+0x22c>
 8011566:	2302      	movs	r3, #2
 8011568:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801156c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011570:	2b00      	cmp	r3, #0
 8011572:	f040 80a3 	bne.w	80116bc <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011576:	693b      	ldr	r3, [r7, #16]
 8011578:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801157a:	4611      	mov	r1, r2
 801157c:	4618      	mov	r0, r3
 801157e:	f7ff f8a2 	bl	80106c6 <ld_clust>
 8011582:	4602      	mov	r2, r0
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801158a:	331c      	adds	r3, #28
 801158c:	4618      	mov	r0, r3
 801158e:	f7fe f883 	bl	800f698 <ld_dword>
 8011592:	4602      	mov	r2, r0
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	2200      	movs	r2, #0
 801159c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801159e:	693a      	ldr	r2, [r7, #16]
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80115a4:	693b      	ldr	r3, [r7, #16]
 80115a6:	88da      	ldrh	r2, [r3, #6]
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	79fa      	ldrb	r2, [r7, #7]
 80115b0:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	2200      	movs	r2, #0
 80115b6:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	2200      	movs	r2, #0
 80115bc:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	2200      	movs	r2, #0
 80115c2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	3330      	adds	r3, #48	; 0x30
 80115c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80115cc:	2100      	movs	r1, #0
 80115ce:	4618      	mov	r0, r3
 80115d0:	f7fe f8ed 	bl	800f7ae <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80115d4:	79fb      	ldrb	r3, [r7, #7]
 80115d6:	f003 0320 	and.w	r3, r3, #32
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d06e      	beq.n	80116bc <f_open+0x37c>
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	68db      	ldr	r3, [r3, #12]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d06a      	beq.n	80116bc <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	68da      	ldr	r2, [r3, #12]
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80115ee:	693b      	ldr	r3, [r7, #16]
 80115f0:	895b      	ldrh	r3, [r3, #10]
 80115f2:	461a      	mov	r2, r3
 80115f4:	693b      	ldr	r3, [r7, #16]
 80115f6:	899b      	ldrh	r3, [r3, #12]
 80115f8:	fb03 f302 	mul.w	r3, r3, r2
 80115fc:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	689b      	ldr	r3, [r3, #8]
 8011602:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	68db      	ldr	r3, [r3, #12]
 8011608:	657b      	str	r3, [r7, #84]	; 0x54
 801160a:	e016      	b.n	801163a <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011610:	4618      	mov	r0, r3
 8011612:	f7fe fb96 	bl	800fd42 <get_fat>
 8011616:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011618:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801161a:	2b01      	cmp	r3, #1
 801161c:	d802      	bhi.n	8011624 <f_open+0x2e4>
 801161e:	2302      	movs	r3, #2
 8011620:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011624:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011626:	f1b3 3fff 	cmp.w	r3, #4294967295
 801162a:	d102      	bne.n	8011632 <f_open+0x2f2>
 801162c:	2301      	movs	r3, #1
 801162e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011632:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011636:	1ad3      	subs	r3, r2, r3
 8011638:	657b      	str	r3, [r7, #84]	; 0x54
 801163a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801163e:	2b00      	cmp	r3, #0
 8011640:	d103      	bne.n	801164a <f_open+0x30a>
 8011642:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011644:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011646:	429a      	cmp	r2, r3
 8011648:	d8e0      	bhi.n	801160c <f_open+0x2cc>
				}
				fp->clust = clst;
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801164e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011650:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011654:	2b00      	cmp	r3, #0
 8011656:	d131      	bne.n	80116bc <f_open+0x37c>
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	899b      	ldrh	r3, [r3, #12]
 801165c:	461a      	mov	r2, r3
 801165e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011660:	fbb3 f1f2 	udiv	r1, r3, r2
 8011664:	fb02 f201 	mul.w	r2, r2, r1
 8011668:	1a9b      	subs	r3, r3, r2
 801166a:	2b00      	cmp	r3, #0
 801166c:	d026      	beq.n	80116bc <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801166e:	693b      	ldr	r3, [r7, #16]
 8011670:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011672:	4618      	mov	r0, r3
 8011674:	f7fe fb46 	bl	800fd04 <clust2sect>
 8011678:	6478      	str	r0, [r7, #68]	; 0x44
 801167a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801167c:	2b00      	cmp	r3, #0
 801167e:	d103      	bne.n	8011688 <f_open+0x348>
						res = FR_INT_ERR;
 8011680:	2302      	movs	r3, #2
 8011682:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011686:	e019      	b.n	80116bc <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011688:	693b      	ldr	r3, [r7, #16]
 801168a:	899b      	ldrh	r3, [r3, #12]
 801168c:	461a      	mov	r2, r3
 801168e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011690:	fbb3 f2f2 	udiv	r2, r3, r2
 8011694:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011696:	441a      	add	r2, r3
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801169c:	693b      	ldr	r3, [r7, #16]
 801169e:	7858      	ldrb	r0, [r3, #1]
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	6a1a      	ldr	r2, [r3, #32]
 80116aa:	2301      	movs	r3, #1
 80116ac:	f7fd ff7e 	bl	800f5ac <disk_read>
 80116b0:	4603      	mov	r3, r0
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d002      	beq.n	80116bc <f_open+0x37c>
 80116b6:	2301      	movs	r3, #1
 80116b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80116bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d002      	beq.n	80116ca <f_open+0x38a>
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	2200      	movs	r2, #0
 80116c8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80116ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	3760      	adds	r7, #96	; 0x60
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	274a0000 	.word	0x274a0000

080116dc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b08e      	sub	sp, #56	; 0x38
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	60f8      	str	r0, [r7, #12]
 80116e4:	60b9      	str	r1, [r7, #8]
 80116e6:	607a      	str	r2, [r7, #4]
 80116e8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80116ea:	68bb      	ldr	r3, [r7, #8]
 80116ec:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80116ee:	683b      	ldr	r3, [r7, #0]
 80116f0:	2200      	movs	r2, #0
 80116f2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	f107 0214 	add.w	r2, r7, #20
 80116fa:	4611      	mov	r1, r2
 80116fc:	4618      	mov	r0, r3
 80116fe:	f7ff fda3 	bl	8011248 <validate>
 8011702:	4603      	mov	r3, r0
 8011704:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011708:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801170c:	2b00      	cmp	r3, #0
 801170e:	d107      	bne.n	8011720 <f_read+0x44>
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	7d5b      	ldrb	r3, [r3, #21]
 8011714:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011718:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801171c:	2b00      	cmp	r3, #0
 801171e:	d002      	beq.n	8011726 <f_read+0x4a>
 8011720:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011724:	e135      	b.n	8011992 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	7d1b      	ldrb	r3, [r3, #20]
 801172a:	f003 0301 	and.w	r3, r3, #1
 801172e:	2b00      	cmp	r3, #0
 8011730:	d101      	bne.n	8011736 <f_read+0x5a>
 8011732:	2307      	movs	r3, #7
 8011734:	e12d      	b.n	8011992 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	68da      	ldr	r2, [r3, #12]
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	699b      	ldr	r3, [r3, #24]
 801173e:	1ad3      	subs	r3, r2, r3
 8011740:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8011742:	687a      	ldr	r2, [r7, #4]
 8011744:	6a3b      	ldr	r3, [r7, #32]
 8011746:	429a      	cmp	r2, r3
 8011748:	f240 811e 	bls.w	8011988 <f_read+0x2ac>
 801174c:	6a3b      	ldr	r3, [r7, #32]
 801174e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8011750:	e11a      	b.n	8011988 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	699b      	ldr	r3, [r3, #24]
 8011756:	697a      	ldr	r2, [r7, #20]
 8011758:	8992      	ldrh	r2, [r2, #12]
 801175a:	fbb3 f1f2 	udiv	r1, r3, r2
 801175e:	fb02 f201 	mul.w	r2, r2, r1
 8011762:	1a9b      	subs	r3, r3, r2
 8011764:	2b00      	cmp	r3, #0
 8011766:	f040 80d5 	bne.w	8011914 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	699b      	ldr	r3, [r3, #24]
 801176e:	697a      	ldr	r2, [r7, #20]
 8011770:	8992      	ldrh	r2, [r2, #12]
 8011772:	fbb3 f3f2 	udiv	r3, r3, r2
 8011776:	697a      	ldr	r2, [r7, #20]
 8011778:	8952      	ldrh	r2, [r2, #10]
 801177a:	3a01      	subs	r2, #1
 801177c:	4013      	ands	r3, r2
 801177e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8011780:	69fb      	ldr	r3, [r7, #28]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d12f      	bne.n	80117e6 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	699b      	ldr	r3, [r3, #24]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d103      	bne.n	8011796 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	689b      	ldr	r3, [r3, #8]
 8011792:	633b      	str	r3, [r7, #48]	; 0x30
 8011794:	e013      	b.n	80117be <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801179a:	2b00      	cmp	r3, #0
 801179c:	d007      	beq.n	80117ae <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	699b      	ldr	r3, [r3, #24]
 80117a2:	4619      	mov	r1, r3
 80117a4:	68f8      	ldr	r0, [r7, #12]
 80117a6:	f7fe fdb0 	bl	801030a <clmt_clust>
 80117aa:	6338      	str	r0, [r7, #48]	; 0x30
 80117ac:	e007      	b.n	80117be <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80117ae:	68fa      	ldr	r2, [r7, #12]
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	69db      	ldr	r3, [r3, #28]
 80117b4:	4619      	mov	r1, r3
 80117b6:	4610      	mov	r0, r2
 80117b8:	f7fe fac3 	bl	800fd42 <get_fat>
 80117bc:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80117be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117c0:	2b01      	cmp	r3, #1
 80117c2:	d804      	bhi.n	80117ce <f_read+0xf2>
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	2202      	movs	r2, #2
 80117c8:	755a      	strb	r2, [r3, #21]
 80117ca:	2302      	movs	r3, #2
 80117cc:	e0e1      	b.n	8011992 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80117ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117d4:	d104      	bne.n	80117e0 <f_read+0x104>
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	2201      	movs	r2, #1
 80117da:	755a      	strb	r2, [r3, #21]
 80117dc:	2301      	movs	r3, #1
 80117de:	e0d8      	b.n	8011992 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80117e4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80117e6:	697a      	ldr	r2, [r7, #20]
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	69db      	ldr	r3, [r3, #28]
 80117ec:	4619      	mov	r1, r3
 80117ee:	4610      	mov	r0, r2
 80117f0:	f7fe fa88 	bl	800fd04 <clust2sect>
 80117f4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80117f6:	69bb      	ldr	r3, [r7, #24]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d104      	bne.n	8011806 <f_read+0x12a>
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	2202      	movs	r2, #2
 8011800:	755a      	strb	r2, [r3, #21]
 8011802:	2302      	movs	r3, #2
 8011804:	e0c5      	b.n	8011992 <f_read+0x2b6>
			sect += csect;
 8011806:	69ba      	ldr	r2, [r7, #24]
 8011808:	69fb      	ldr	r3, [r7, #28]
 801180a:	4413      	add	r3, r2
 801180c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801180e:	697b      	ldr	r3, [r7, #20]
 8011810:	899b      	ldrh	r3, [r3, #12]
 8011812:	461a      	mov	r2, r3
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	fbb3 f3f2 	udiv	r3, r3, r2
 801181a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 801181c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801181e:	2b00      	cmp	r3, #0
 8011820:	d041      	beq.n	80118a6 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011822:	69fa      	ldr	r2, [r7, #28]
 8011824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011826:	4413      	add	r3, r2
 8011828:	697a      	ldr	r2, [r7, #20]
 801182a:	8952      	ldrh	r2, [r2, #10]
 801182c:	4293      	cmp	r3, r2
 801182e:	d905      	bls.n	801183c <f_read+0x160>
					cc = fs->csize - csect;
 8011830:	697b      	ldr	r3, [r7, #20]
 8011832:	895b      	ldrh	r3, [r3, #10]
 8011834:	461a      	mov	r2, r3
 8011836:	69fb      	ldr	r3, [r7, #28]
 8011838:	1ad3      	subs	r3, r2, r3
 801183a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801183c:	697b      	ldr	r3, [r7, #20]
 801183e:	7858      	ldrb	r0, [r3, #1]
 8011840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011842:	69ba      	ldr	r2, [r7, #24]
 8011844:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011846:	f7fd feb1 	bl	800f5ac <disk_read>
 801184a:	4603      	mov	r3, r0
 801184c:	2b00      	cmp	r3, #0
 801184e:	d004      	beq.n	801185a <f_read+0x17e>
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	2201      	movs	r2, #1
 8011854:	755a      	strb	r2, [r3, #21]
 8011856:	2301      	movs	r3, #1
 8011858:	e09b      	b.n	8011992 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	7d1b      	ldrb	r3, [r3, #20]
 801185e:	b25b      	sxtb	r3, r3
 8011860:	2b00      	cmp	r3, #0
 8011862:	da18      	bge.n	8011896 <f_read+0x1ba>
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	6a1a      	ldr	r2, [r3, #32]
 8011868:	69bb      	ldr	r3, [r7, #24]
 801186a:	1ad3      	subs	r3, r2, r3
 801186c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801186e:	429a      	cmp	r2, r3
 8011870:	d911      	bls.n	8011896 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	6a1a      	ldr	r2, [r3, #32]
 8011876:	69bb      	ldr	r3, [r7, #24]
 8011878:	1ad3      	subs	r3, r2, r3
 801187a:	697a      	ldr	r2, [r7, #20]
 801187c:	8992      	ldrh	r2, [r2, #12]
 801187e:	fb02 f303 	mul.w	r3, r2, r3
 8011882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011884:	18d0      	adds	r0, r2, r3
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801188c:	697b      	ldr	r3, [r7, #20]
 801188e:	899b      	ldrh	r3, [r3, #12]
 8011890:	461a      	mov	r2, r3
 8011892:	f7fd ff6b 	bl	800f76c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011896:	697b      	ldr	r3, [r7, #20]
 8011898:	899b      	ldrh	r3, [r3, #12]
 801189a:	461a      	mov	r2, r3
 801189c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801189e:	fb02 f303 	mul.w	r3, r2, r3
 80118a2:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80118a4:	e05c      	b.n	8011960 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	6a1b      	ldr	r3, [r3, #32]
 80118aa:	69ba      	ldr	r2, [r7, #24]
 80118ac:	429a      	cmp	r2, r3
 80118ae:	d02e      	beq.n	801190e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	7d1b      	ldrb	r3, [r3, #20]
 80118b4:	b25b      	sxtb	r3, r3
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	da18      	bge.n	80118ec <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80118ba:	697b      	ldr	r3, [r7, #20]
 80118bc:	7858      	ldrb	r0, [r3, #1]
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	6a1a      	ldr	r2, [r3, #32]
 80118c8:	2301      	movs	r3, #1
 80118ca:	f7fd fe8f 	bl	800f5ec <disk_write>
 80118ce:	4603      	mov	r3, r0
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d004      	beq.n	80118de <f_read+0x202>
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	2201      	movs	r2, #1
 80118d8:	755a      	strb	r2, [r3, #21]
 80118da:	2301      	movs	r3, #1
 80118dc:	e059      	b.n	8011992 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	7d1b      	ldrb	r3, [r3, #20]
 80118e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80118e6:	b2da      	uxtb	r2, r3
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80118ec:	697b      	ldr	r3, [r7, #20]
 80118ee:	7858      	ldrb	r0, [r3, #1]
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80118f6:	2301      	movs	r3, #1
 80118f8:	69ba      	ldr	r2, [r7, #24]
 80118fa:	f7fd fe57 	bl	800f5ac <disk_read>
 80118fe:	4603      	mov	r3, r0
 8011900:	2b00      	cmp	r3, #0
 8011902:	d004      	beq.n	801190e <f_read+0x232>
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	2201      	movs	r2, #1
 8011908:	755a      	strb	r2, [r3, #21]
 801190a:	2301      	movs	r3, #1
 801190c:	e041      	b.n	8011992 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	69ba      	ldr	r2, [r7, #24]
 8011912:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011914:	697b      	ldr	r3, [r7, #20]
 8011916:	899b      	ldrh	r3, [r3, #12]
 8011918:	4618      	mov	r0, r3
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	699b      	ldr	r3, [r3, #24]
 801191e:	697a      	ldr	r2, [r7, #20]
 8011920:	8992      	ldrh	r2, [r2, #12]
 8011922:	fbb3 f1f2 	udiv	r1, r3, r2
 8011926:	fb02 f201 	mul.w	r2, r2, r1
 801192a:	1a9b      	subs	r3, r3, r2
 801192c:	1ac3      	subs	r3, r0, r3
 801192e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011930:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	429a      	cmp	r2, r3
 8011936:	d901      	bls.n	801193c <f_read+0x260>
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	699b      	ldr	r3, [r3, #24]
 8011946:	697a      	ldr	r2, [r7, #20]
 8011948:	8992      	ldrh	r2, [r2, #12]
 801194a:	fbb3 f0f2 	udiv	r0, r3, r2
 801194e:	fb02 f200 	mul.w	r2, r2, r0
 8011952:	1a9b      	subs	r3, r3, r2
 8011954:	440b      	add	r3, r1
 8011956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011958:	4619      	mov	r1, r3
 801195a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801195c:	f7fd ff06 	bl	800f76c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8011960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011964:	4413      	add	r3, r2
 8011966:	627b      	str	r3, [r7, #36]	; 0x24
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	699a      	ldr	r2, [r3, #24]
 801196c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801196e:	441a      	add	r2, r3
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	619a      	str	r2, [r3, #24]
 8011974:	683b      	ldr	r3, [r7, #0]
 8011976:	681a      	ldr	r2, [r3, #0]
 8011978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801197a:	441a      	add	r2, r3
 801197c:	683b      	ldr	r3, [r7, #0]
 801197e:	601a      	str	r2, [r3, #0]
 8011980:	687a      	ldr	r2, [r7, #4]
 8011982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011984:	1ad3      	subs	r3, r2, r3
 8011986:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2b00      	cmp	r3, #0
 801198c:	f47f aee1 	bne.w	8011752 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8011990:	2300      	movs	r3, #0
}
 8011992:	4618      	mov	r0, r3
 8011994:	3738      	adds	r7, #56	; 0x38
 8011996:	46bd      	mov	sp, r7
 8011998:	bd80      	pop	{r7, pc}

0801199a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801199a:	b580      	push	{r7, lr}
 801199c:	b08c      	sub	sp, #48	; 0x30
 801199e:	af00      	add	r7, sp, #0
 80119a0:	60f8      	str	r0, [r7, #12]
 80119a2:	60b9      	str	r1, [r7, #8]
 80119a4:	607a      	str	r2, [r7, #4]
 80119a6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80119a8:	68bb      	ldr	r3, [r7, #8]
 80119aa:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	2200      	movs	r2, #0
 80119b0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	f107 0210 	add.w	r2, r7, #16
 80119b8:	4611      	mov	r1, r2
 80119ba:	4618      	mov	r0, r3
 80119bc:	f7ff fc44 	bl	8011248 <validate>
 80119c0:	4603      	mov	r3, r0
 80119c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80119c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d107      	bne.n	80119de <f_write+0x44>
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	7d5b      	ldrb	r3, [r3, #21]
 80119d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80119d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d002      	beq.n	80119e4 <f_write+0x4a>
 80119de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119e2:	e16a      	b.n	8011cba <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	7d1b      	ldrb	r3, [r3, #20]
 80119e8:	f003 0302 	and.w	r3, r3, #2
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d101      	bne.n	80119f4 <f_write+0x5a>
 80119f0:	2307      	movs	r3, #7
 80119f2:	e162      	b.n	8011cba <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	699a      	ldr	r2, [r3, #24]
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	441a      	add	r2, r3
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	699b      	ldr	r3, [r3, #24]
 8011a00:	429a      	cmp	r2, r3
 8011a02:	f080 814c 	bcs.w	8011c9e <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	699b      	ldr	r3, [r3, #24]
 8011a0a:	43db      	mvns	r3, r3
 8011a0c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011a0e:	e146      	b.n	8011c9e <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	699b      	ldr	r3, [r3, #24]
 8011a14:	693a      	ldr	r2, [r7, #16]
 8011a16:	8992      	ldrh	r2, [r2, #12]
 8011a18:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a1c:	fb02 f201 	mul.w	r2, r2, r1
 8011a20:	1a9b      	subs	r3, r3, r2
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	f040 80f1 	bne.w	8011c0a <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	699b      	ldr	r3, [r3, #24]
 8011a2c:	693a      	ldr	r2, [r7, #16]
 8011a2e:	8992      	ldrh	r2, [r2, #12]
 8011a30:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a34:	693a      	ldr	r2, [r7, #16]
 8011a36:	8952      	ldrh	r2, [r2, #10]
 8011a38:	3a01      	subs	r2, #1
 8011a3a:	4013      	ands	r3, r2
 8011a3c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011a3e:	69bb      	ldr	r3, [r7, #24]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d143      	bne.n	8011acc <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	699b      	ldr	r3, [r3, #24]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d10c      	bne.n	8011a66 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	689b      	ldr	r3, [r3, #8]
 8011a50:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8011a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d11a      	bne.n	8011a8e <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	2100      	movs	r1, #0
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7fe fbbc 	bl	80101da <create_chain>
 8011a62:	62b8      	str	r0, [r7, #40]	; 0x28
 8011a64:	e013      	b.n	8011a8e <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d007      	beq.n	8011a7e <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	699b      	ldr	r3, [r3, #24]
 8011a72:	4619      	mov	r1, r3
 8011a74:	68f8      	ldr	r0, [r7, #12]
 8011a76:	f7fe fc48 	bl	801030a <clmt_clust>
 8011a7a:	62b8      	str	r0, [r7, #40]	; 0x28
 8011a7c:	e007      	b.n	8011a8e <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011a7e:	68fa      	ldr	r2, [r7, #12]
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	69db      	ldr	r3, [r3, #28]
 8011a84:	4619      	mov	r1, r3
 8011a86:	4610      	mov	r0, r2
 8011a88:	f7fe fba7 	bl	80101da <create_chain>
 8011a8c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	f000 8109 	beq.w	8011ca8 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a98:	2b01      	cmp	r3, #1
 8011a9a:	d104      	bne.n	8011aa6 <f_write+0x10c>
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	2202      	movs	r2, #2
 8011aa0:	755a      	strb	r2, [r3, #21]
 8011aa2:	2302      	movs	r3, #2
 8011aa4:	e109      	b.n	8011cba <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011aac:	d104      	bne.n	8011ab8 <f_write+0x11e>
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	755a      	strb	r2, [r3, #21]
 8011ab4:	2301      	movs	r3, #1
 8011ab6:	e100      	b.n	8011cba <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011abc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	689b      	ldr	r3, [r3, #8]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d102      	bne.n	8011acc <f_write+0x132>
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011aca:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	7d1b      	ldrb	r3, [r3, #20]
 8011ad0:	b25b      	sxtb	r3, r3
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	da18      	bge.n	8011b08 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011ad6:	693b      	ldr	r3, [r7, #16]
 8011ad8:	7858      	ldrb	r0, [r3, #1]
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	6a1a      	ldr	r2, [r3, #32]
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	f7fd fd81 	bl	800f5ec <disk_write>
 8011aea:	4603      	mov	r3, r0
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d004      	beq.n	8011afa <f_write+0x160>
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	2201      	movs	r2, #1
 8011af4:	755a      	strb	r2, [r3, #21]
 8011af6:	2301      	movs	r3, #1
 8011af8:	e0df      	b.n	8011cba <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	7d1b      	ldrb	r3, [r3, #20]
 8011afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b02:	b2da      	uxtb	r2, r3
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011b08:	693a      	ldr	r2, [r7, #16]
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	69db      	ldr	r3, [r3, #28]
 8011b0e:	4619      	mov	r1, r3
 8011b10:	4610      	mov	r0, r2
 8011b12:	f7fe f8f7 	bl	800fd04 <clust2sect>
 8011b16:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011b18:	697b      	ldr	r3, [r7, #20]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d104      	bne.n	8011b28 <f_write+0x18e>
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	2202      	movs	r2, #2
 8011b22:	755a      	strb	r2, [r3, #21]
 8011b24:	2302      	movs	r3, #2
 8011b26:	e0c8      	b.n	8011cba <f_write+0x320>
			sect += csect;
 8011b28:	697a      	ldr	r2, [r7, #20]
 8011b2a:	69bb      	ldr	r3, [r7, #24]
 8011b2c:	4413      	add	r3, r2
 8011b2e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011b30:	693b      	ldr	r3, [r7, #16]
 8011b32:	899b      	ldrh	r3, [r3, #12]
 8011b34:	461a      	mov	r2, r3
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	fbb3 f3f2 	udiv	r3, r3, r2
 8011b3c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011b3e:	6a3b      	ldr	r3, [r7, #32]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d043      	beq.n	8011bcc <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011b44:	69ba      	ldr	r2, [r7, #24]
 8011b46:	6a3b      	ldr	r3, [r7, #32]
 8011b48:	4413      	add	r3, r2
 8011b4a:	693a      	ldr	r2, [r7, #16]
 8011b4c:	8952      	ldrh	r2, [r2, #10]
 8011b4e:	4293      	cmp	r3, r2
 8011b50:	d905      	bls.n	8011b5e <f_write+0x1c4>
					cc = fs->csize - csect;
 8011b52:	693b      	ldr	r3, [r7, #16]
 8011b54:	895b      	ldrh	r3, [r3, #10]
 8011b56:	461a      	mov	r2, r3
 8011b58:	69bb      	ldr	r3, [r7, #24]
 8011b5a:	1ad3      	subs	r3, r2, r3
 8011b5c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011b5e:	693b      	ldr	r3, [r7, #16]
 8011b60:	7858      	ldrb	r0, [r3, #1]
 8011b62:	6a3b      	ldr	r3, [r7, #32]
 8011b64:	697a      	ldr	r2, [r7, #20]
 8011b66:	69f9      	ldr	r1, [r7, #28]
 8011b68:	f7fd fd40 	bl	800f5ec <disk_write>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d004      	beq.n	8011b7c <f_write+0x1e2>
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	2201      	movs	r2, #1
 8011b76:	755a      	strb	r2, [r3, #21]
 8011b78:	2301      	movs	r3, #1
 8011b7a:	e09e      	b.n	8011cba <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	6a1a      	ldr	r2, [r3, #32]
 8011b80:	697b      	ldr	r3, [r7, #20]
 8011b82:	1ad3      	subs	r3, r2, r3
 8011b84:	6a3a      	ldr	r2, [r7, #32]
 8011b86:	429a      	cmp	r2, r3
 8011b88:	d918      	bls.n	8011bbc <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	6a1a      	ldr	r2, [r3, #32]
 8011b94:	697b      	ldr	r3, [r7, #20]
 8011b96:	1ad3      	subs	r3, r2, r3
 8011b98:	693a      	ldr	r2, [r7, #16]
 8011b9a:	8992      	ldrh	r2, [r2, #12]
 8011b9c:	fb02 f303 	mul.w	r3, r2, r3
 8011ba0:	69fa      	ldr	r2, [r7, #28]
 8011ba2:	18d1      	adds	r1, r2, r3
 8011ba4:	693b      	ldr	r3, [r7, #16]
 8011ba6:	899b      	ldrh	r3, [r3, #12]
 8011ba8:	461a      	mov	r2, r3
 8011baa:	f7fd fddf 	bl	800f76c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	7d1b      	ldrb	r3, [r3, #20]
 8011bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011bb6:	b2da      	uxtb	r2, r3
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011bbc:	693b      	ldr	r3, [r7, #16]
 8011bbe:	899b      	ldrh	r3, [r3, #12]
 8011bc0:	461a      	mov	r2, r3
 8011bc2:	6a3b      	ldr	r3, [r7, #32]
 8011bc4:	fb02 f303 	mul.w	r3, r2, r3
 8011bc8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011bca:	e04b      	b.n	8011c64 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	6a1b      	ldr	r3, [r3, #32]
 8011bd0:	697a      	ldr	r2, [r7, #20]
 8011bd2:	429a      	cmp	r2, r3
 8011bd4:	d016      	beq.n	8011c04 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	699a      	ldr	r2, [r3, #24]
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011bde:	429a      	cmp	r2, r3
 8011be0:	d210      	bcs.n	8011c04 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011be2:	693b      	ldr	r3, [r7, #16]
 8011be4:	7858      	ldrb	r0, [r3, #1]
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011bec:	2301      	movs	r3, #1
 8011bee:	697a      	ldr	r2, [r7, #20]
 8011bf0:	f7fd fcdc 	bl	800f5ac <disk_read>
 8011bf4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d004      	beq.n	8011c04 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	2201      	movs	r2, #1
 8011bfe:	755a      	strb	r2, [r3, #21]
 8011c00:	2301      	movs	r3, #1
 8011c02:	e05a      	b.n	8011cba <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	697a      	ldr	r2, [r7, #20]
 8011c08:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	899b      	ldrh	r3, [r3, #12]
 8011c0e:	4618      	mov	r0, r3
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	699b      	ldr	r3, [r3, #24]
 8011c14:	693a      	ldr	r2, [r7, #16]
 8011c16:	8992      	ldrh	r2, [r2, #12]
 8011c18:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c1c:	fb02 f201 	mul.w	r2, r2, r1
 8011c20:	1a9b      	subs	r3, r3, r2
 8011c22:	1ac3      	subs	r3, r0, r3
 8011c24:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	429a      	cmp	r2, r3
 8011c2c:	d901      	bls.n	8011c32 <f_write+0x298>
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	699b      	ldr	r3, [r3, #24]
 8011c3c:	693a      	ldr	r2, [r7, #16]
 8011c3e:	8992      	ldrh	r2, [r2, #12]
 8011c40:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c44:	fb02 f200 	mul.w	r2, r2, r0
 8011c48:	1a9b      	subs	r3, r3, r2
 8011c4a:	440b      	add	r3, r1
 8011c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c4e:	69f9      	ldr	r1, [r7, #28]
 8011c50:	4618      	mov	r0, r3
 8011c52:	f7fd fd8b 	bl	800f76c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	7d1b      	ldrb	r3, [r3, #20]
 8011c5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011c5e:	b2da      	uxtb	r2, r3
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8011c64:	69fa      	ldr	r2, [r7, #28]
 8011c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c68:	4413      	add	r3, r2
 8011c6a:	61fb      	str	r3, [r7, #28]
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	699a      	ldr	r2, [r3, #24]
 8011c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c72:	441a      	add	r2, r3
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	619a      	str	r2, [r3, #24]
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	68da      	ldr	r2, [r3, #12]
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	699b      	ldr	r3, [r3, #24]
 8011c80:	429a      	cmp	r2, r3
 8011c82:	bf38      	it	cc
 8011c84:	461a      	movcc	r2, r3
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	60da      	str	r2, [r3, #12]
 8011c8a:	683b      	ldr	r3, [r7, #0]
 8011c8c:	681a      	ldr	r2, [r3, #0]
 8011c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c90:	441a      	add	r2, r3
 8011c92:	683b      	ldr	r3, [r7, #0]
 8011c94:	601a      	str	r2, [r3, #0]
 8011c96:	687a      	ldr	r2, [r7, #4]
 8011c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c9a:	1ad3      	subs	r3, r2, r3
 8011c9c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	f47f aeb5 	bne.w	8011a10 <f_write+0x76>
 8011ca6:	e000      	b.n	8011caa <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011ca8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	7d1b      	ldrb	r3, [r3, #20]
 8011cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cb2:	b2da      	uxtb	r2, r3
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8011cb8:	2300      	movs	r3, #0
}
 8011cba:	4618      	mov	r0, r3
 8011cbc:	3730      	adds	r7, #48	; 0x30
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bd80      	pop	{r7, pc}
	...

08011cc4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b086      	sub	sp, #24
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f107 0208 	add.w	r2, r7, #8
 8011cd2:	4611      	mov	r1, r2
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7ff fab7 	bl	8011248 <validate>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011cde:	7dfb      	ldrb	r3, [r7, #23]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d167      	bne.n	8011db4 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	7d1b      	ldrb	r3, [r3, #20]
 8011ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d061      	beq.n	8011db4 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	7d1b      	ldrb	r3, [r3, #20]
 8011cf4:	b25b      	sxtb	r3, r3
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	da15      	bge.n	8011d26 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	7858      	ldrb	r0, [r3, #1]
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	6a1a      	ldr	r2, [r3, #32]
 8011d08:	2301      	movs	r3, #1
 8011d0a:	f7fd fc6f 	bl	800f5ec <disk_write>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d001      	beq.n	8011d18 <f_sync+0x54>
 8011d14:	2301      	movs	r3, #1
 8011d16:	e04e      	b.n	8011db6 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	7d1b      	ldrb	r3, [r3, #20]
 8011d1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d20:	b2da      	uxtb	r2, r3
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011d26:	4b26      	ldr	r3, [pc, #152]	; (8011dc0 <f_sync+0xfc>)
 8011d28:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011d2a:	68ba      	ldr	r2, [r7, #8]
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d30:	4619      	mov	r1, r3
 8011d32:	4610      	mov	r0, r2
 8011d34:	f7fd ff48 	bl	800fbc8 <move_window>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011d3c:	7dfb      	ldrb	r3, [r7, #23]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d138      	bne.n	8011db4 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011d46:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	330b      	adds	r3, #11
 8011d4c:	781a      	ldrb	r2, [r3, #0]
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	330b      	adds	r3, #11
 8011d52:	f042 0220 	orr.w	r2, r2, #32
 8011d56:	b2d2      	uxtb	r2, r2
 8011d58:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	6818      	ldr	r0, [r3, #0]
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	689b      	ldr	r3, [r3, #8]
 8011d62:	461a      	mov	r2, r3
 8011d64:	68f9      	ldr	r1, [r7, #12]
 8011d66:	f7fe fccd 	bl	8010704 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	f103 021c 	add.w	r2, r3, #28
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	68db      	ldr	r3, [r3, #12]
 8011d74:	4619      	mov	r1, r3
 8011d76:	4610      	mov	r0, r2
 8011d78:	f7fd fccc 	bl	800f714 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	3316      	adds	r3, #22
 8011d80:	6939      	ldr	r1, [r7, #16]
 8011d82:	4618      	mov	r0, r3
 8011d84:	f7fd fcc6 	bl	800f714 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	3312      	adds	r3, #18
 8011d8c:	2100      	movs	r1, #0
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f7fd fca5 	bl	800f6de <st_word>
					fs->wflag = 1;
 8011d94:	68bb      	ldr	r3, [r7, #8]
 8011d96:	2201      	movs	r2, #1
 8011d98:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011d9a:	68bb      	ldr	r3, [r7, #8]
 8011d9c:	4618      	mov	r0, r3
 8011d9e:	f7fd ff41 	bl	800fc24 <sync_fs>
 8011da2:	4603      	mov	r3, r0
 8011da4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	7d1b      	ldrb	r3, [r3, #20]
 8011daa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011dae:	b2da      	uxtb	r2, r3
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3718      	adds	r7, #24
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}
 8011dbe:	bf00      	nop
 8011dc0:	274a0000 	.word	0x274a0000

08011dc4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b084      	sub	sp, #16
 8011dc8:	af00      	add	r7, sp, #0
 8011dca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011dcc:	6878      	ldr	r0, [r7, #4]
 8011dce:	f7ff ff79 	bl	8011cc4 <f_sync>
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011dd6:	7bfb      	ldrb	r3, [r7, #15]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d118      	bne.n	8011e0e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f107 0208 	add.w	r2, r7, #8
 8011de2:	4611      	mov	r1, r2
 8011de4:	4618      	mov	r0, r3
 8011de6:	f7ff fa2f 	bl	8011248 <validate>
 8011dea:	4603      	mov	r3, r0
 8011dec:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011dee:	7bfb      	ldrb	r3, [r7, #15]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d10c      	bne.n	8011e0e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	691b      	ldr	r3, [r3, #16]
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f7fd fe41 	bl	800fa80 <dec_lock>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011e02:	7bfb      	ldrb	r3, [r7, #15]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d102      	bne.n	8011e0e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8011e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e10:	4618      	mov	r0, r3
 8011e12:	3710      	adds	r7, #16
 8011e14:	46bd      	mov	sp, r7
 8011e16:	bd80      	pop	{r7, pc}

08011e18 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011e18:	b590      	push	{r4, r7, lr}
 8011e1a:	b091      	sub	sp, #68	; 0x44
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8011e20:	f107 0108 	add.w	r1, r7, #8
 8011e24:	1d3b      	adds	r3, r7, #4
 8011e26:	2200      	movs	r2, #0
 8011e28:	4618      	mov	r0, r3
 8011e2a:	f7fe ff87 	bl	8010d3c <find_volume>
 8011e2e:	4603      	mov	r3, r0
 8011e30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8011e34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d131      	bne.n	8011ea0 <f_chdir+0x88>
		dj.obj.fs = fs;
 8011e3c:	68bb      	ldr	r3, [r7, #8]
 8011e3e:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8011e40:	687a      	ldr	r2, [r7, #4]
 8011e42:	f107 030c 	add.w	r3, r7, #12
 8011e46:	4611      	mov	r1, r2
 8011e48:	4618      	mov	r0, r3
 8011e4a:	f7fe fe47 	bl	8010adc <follow_path>
 8011e4e:	4603      	mov	r3, r0
 8011e50:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8011e54:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d11a      	bne.n	8011e92 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011e5c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011e60:	b25b      	sxtb	r3, r3
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	da03      	bge.n	8011e6e <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8011e66:	68bb      	ldr	r3, [r7, #8]
 8011e68:	697a      	ldr	r2, [r7, #20]
 8011e6a:	619a      	str	r2, [r3, #24]
 8011e6c:	e011      	b.n	8011e92 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8011e6e:	7cbb      	ldrb	r3, [r7, #18]
 8011e70:	f003 0310 	and.w	r3, r3, #16
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d009      	beq.n	8011e8c <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8011e78:	68bb      	ldr	r3, [r7, #8]
 8011e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011e7c:	68bc      	ldr	r4, [r7, #8]
 8011e7e:	4611      	mov	r1, r2
 8011e80:	4618      	mov	r0, r3
 8011e82:	f7fe fc20 	bl	80106c6 <ld_clust>
 8011e86:	4603      	mov	r3, r0
 8011e88:	61a3      	str	r3, [r4, #24]
 8011e8a:	e002      	b.n	8011e92 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8011e8c:	2305      	movs	r3, #5
 8011e8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8011e92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e96:	2b04      	cmp	r3, #4
 8011e98:	d102      	bne.n	8011ea0 <f_chdir+0x88>
 8011e9a:	2305      	movs	r3, #5
 8011e9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8011ea0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011ea4:	4618      	mov	r0, r3
 8011ea6:	3744      	adds	r7, #68	; 0x44
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	bd90      	pop	{r4, r7, pc}

08011eac <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b090      	sub	sp, #64	; 0x40
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
 8011eb4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	f107 0208 	add.w	r2, r7, #8
 8011ebc:	4611      	mov	r1, r2
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f7ff f9c2 	bl	8011248 <validate>
 8011ec4:	4603      	mov	r3, r0
 8011ec6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011eca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d103      	bne.n	8011eda <f_lseek+0x2e>
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	7d5b      	ldrb	r3, [r3, #21]
 8011ed6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011eda:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d002      	beq.n	8011ee8 <f_lseek+0x3c>
 8011ee2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011ee6:	e201      	b.n	80122ec <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	f000 80d9 	beq.w	80120a4 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011ef2:	683b      	ldr	r3, [r7, #0]
 8011ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ef8:	d15a      	bne.n	8011fb0 <f_lseek+0x104>
			tbl = fp->cltbl;
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011efe:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f02:	1d1a      	adds	r2, r3, #4
 8011f04:	627a      	str	r2, [r7, #36]	; 0x24
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	617b      	str	r3, [r7, #20]
 8011f0a:	2302      	movs	r3, #2
 8011f0c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	689b      	ldr	r3, [r3, #8]
 8011f12:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d03a      	beq.n	8011f90 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f1c:	613b      	str	r3, [r7, #16]
 8011f1e:	2300      	movs	r3, #0
 8011f20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f24:	3302      	adds	r3, #2
 8011f26:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f2a:	60fb      	str	r3, [r7, #12]
 8011f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f2e:	3301      	adds	r3, #1
 8011f30:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011f36:	4618      	mov	r0, r3
 8011f38:	f7fd ff03 	bl	800fd42 <get_fat>
 8011f3c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f40:	2b01      	cmp	r3, #1
 8011f42:	d804      	bhi.n	8011f4e <f_lseek+0xa2>
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	2202      	movs	r2, #2
 8011f48:	755a      	strb	r2, [r3, #21]
 8011f4a:	2302      	movs	r3, #2
 8011f4c:	e1ce      	b.n	80122ec <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f54:	d104      	bne.n	8011f60 <f_lseek+0xb4>
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	2201      	movs	r2, #1
 8011f5a:	755a      	strb	r2, [r3, #21]
 8011f5c:	2301      	movs	r3, #1
 8011f5e:	e1c5      	b.n	80122ec <f_lseek+0x440>
					} while (cl == pcl + 1);
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	3301      	adds	r3, #1
 8011f64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f66:	429a      	cmp	r2, r3
 8011f68:	d0de      	beq.n	8011f28 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011f6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011f6c:	697b      	ldr	r3, [r7, #20]
 8011f6e:	429a      	cmp	r2, r3
 8011f70:	d809      	bhi.n	8011f86 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8011f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f74:	1d1a      	adds	r2, r3, #4
 8011f76:	627a      	str	r2, [r7, #36]	; 0x24
 8011f78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f7a:	601a      	str	r2, [r3, #0]
 8011f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f7e:	1d1a      	adds	r2, r3, #4
 8011f80:	627a      	str	r2, [r7, #36]	; 0x24
 8011f82:	693a      	ldr	r2, [r7, #16]
 8011f84:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011f86:	68bb      	ldr	r3, [r7, #8]
 8011f88:	69db      	ldr	r3, [r3, #28]
 8011f8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011f8c:	429a      	cmp	r2, r3
 8011f8e:	d3c4      	bcc.n	8011f1a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011f96:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011f9a:	697b      	ldr	r3, [r7, #20]
 8011f9c:	429a      	cmp	r2, r3
 8011f9e:	d803      	bhi.n	8011fa8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	601a      	str	r2, [r3, #0]
 8011fa6:	e19f      	b.n	80122e8 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011fa8:	2311      	movs	r3, #17
 8011faa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011fae:	e19b      	b.n	80122e8 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	68db      	ldr	r3, [r3, #12]
 8011fb4:	683a      	ldr	r2, [r7, #0]
 8011fb6:	429a      	cmp	r2, r3
 8011fb8:	d902      	bls.n	8011fc0 <f_lseek+0x114>
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	68db      	ldr	r3, [r3, #12]
 8011fbe:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	683a      	ldr	r2, [r7, #0]
 8011fc4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	f000 818d 	beq.w	80122e8 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	3b01      	subs	r3, #1
 8011fd2:	4619      	mov	r1, r3
 8011fd4:	6878      	ldr	r0, [r7, #4]
 8011fd6:	f7fe f998 	bl	801030a <clmt_clust>
 8011fda:	4602      	mov	r2, r0
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011fe0:	68ba      	ldr	r2, [r7, #8]
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	69db      	ldr	r3, [r3, #28]
 8011fe6:	4619      	mov	r1, r3
 8011fe8:	4610      	mov	r0, r2
 8011fea:	f7fd fe8b 	bl	800fd04 <clust2sect>
 8011fee:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011ff0:	69bb      	ldr	r3, [r7, #24]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d104      	bne.n	8012000 <f_lseek+0x154>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	2202      	movs	r2, #2
 8011ffa:	755a      	strb	r2, [r3, #21]
 8011ffc:	2302      	movs	r3, #2
 8011ffe:	e175      	b.n	80122ec <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	3b01      	subs	r3, #1
 8012004:	68ba      	ldr	r2, [r7, #8]
 8012006:	8992      	ldrh	r2, [r2, #12]
 8012008:	fbb3 f3f2 	udiv	r3, r3, r2
 801200c:	68ba      	ldr	r2, [r7, #8]
 801200e:	8952      	ldrh	r2, [r2, #10]
 8012010:	3a01      	subs	r2, #1
 8012012:	4013      	ands	r3, r2
 8012014:	69ba      	ldr	r2, [r7, #24]
 8012016:	4413      	add	r3, r2
 8012018:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	699b      	ldr	r3, [r3, #24]
 801201e:	68ba      	ldr	r2, [r7, #8]
 8012020:	8992      	ldrh	r2, [r2, #12]
 8012022:	fbb3 f1f2 	udiv	r1, r3, r2
 8012026:	fb02 f201 	mul.w	r2, r2, r1
 801202a:	1a9b      	subs	r3, r3, r2
 801202c:	2b00      	cmp	r3, #0
 801202e:	f000 815b 	beq.w	80122e8 <f_lseek+0x43c>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	6a1b      	ldr	r3, [r3, #32]
 8012036:	69ba      	ldr	r2, [r7, #24]
 8012038:	429a      	cmp	r2, r3
 801203a:	f000 8155 	beq.w	80122e8 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	7d1b      	ldrb	r3, [r3, #20]
 8012042:	b25b      	sxtb	r3, r3
 8012044:	2b00      	cmp	r3, #0
 8012046:	da18      	bge.n	801207a <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	7858      	ldrb	r0, [r3, #1]
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	6a1a      	ldr	r2, [r3, #32]
 8012056:	2301      	movs	r3, #1
 8012058:	f7fd fac8 	bl	800f5ec <disk_write>
 801205c:	4603      	mov	r3, r0
 801205e:	2b00      	cmp	r3, #0
 8012060:	d004      	beq.n	801206c <f_lseek+0x1c0>
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	2201      	movs	r2, #1
 8012066:	755a      	strb	r2, [r3, #21]
 8012068:	2301      	movs	r3, #1
 801206a:	e13f      	b.n	80122ec <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	7d1b      	ldrb	r3, [r3, #20]
 8012070:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012074:	b2da      	uxtb	r2, r3
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801207a:	68bb      	ldr	r3, [r7, #8]
 801207c:	7858      	ldrb	r0, [r3, #1]
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012084:	2301      	movs	r3, #1
 8012086:	69ba      	ldr	r2, [r7, #24]
 8012088:	f7fd fa90 	bl	800f5ac <disk_read>
 801208c:	4603      	mov	r3, r0
 801208e:	2b00      	cmp	r3, #0
 8012090:	d004      	beq.n	801209c <f_lseek+0x1f0>
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2201      	movs	r2, #1
 8012096:	755a      	strb	r2, [r3, #21]
 8012098:	2301      	movs	r3, #1
 801209a:	e127      	b.n	80122ec <f_lseek+0x440>
#endif
					fp->sect = dsc;
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	69ba      	ldr	r2, [r7, #24]
 80120a0:	621a      	str	r2, [r3, #32]
 80120a2:	e121      	b.n	80122e8 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	68db      	ldr	r3, [r3, #12]
 80120a8:	683a      	ldr	r2, [r7, #0]
 80120aa:	429a      	cmp	r2, r3
 80120ac:	d908      	bls.n	80120c0 <f_lseek+0x214>
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	7d1b      	ldrb	r3, [r3, #20]
 80120b2:	f003 0302 	and.w	r3, r3, #2
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d102      	bne.n	80120c0 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	68db      	ldr	r3, [r3, #12]
 80120be:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	699b      	ldr	r3, [r3, #24]
 80120c4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80120c6:	2300      	movs	r3, #0
 80120c8:	637b      	str	r3, [r7, #52]	; 0x34
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80120ce:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	f000 80b5 	beq.w	8012242 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80120d8:	68bb      	ldr	r3, [r7, #8]
 80120da:	895b      	ldrh	r3, [r3, #10]
 80120dc:	461a      	mov	r2, r3
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	899b      	ldrh	r3, [r3, #12]
 80120e2:	fb03 f302 	mul.w	r3, r3, r2
 80120e6:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80120e8:	6a3b      	ldr	r3, [r7, #32]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d01b      	beq.n	8012126 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	1e5a      	subs	r2, r3, #1
 80120f2:	69fb      	ldr	r3, [r7, #28]
 80120f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80120f8:	6a3b      	ldr	r3, [r7, #32]
 80120fa:	1e59      	subs	r1, r3, #1
 80120fc:	69fb      	ldr	r3, [r7, #28]
 80120fe:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8012102:	429a      	cmp	r2, r3
 8012104:	d30f      	bcc.n	8012126 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012106:	6a3b      	ldr	r3, [r7, #32]
 8012108:	1e5a      	subs	r2, r3, #1
 801210a:	69fb      	ldr	r3, [r7, #28]
 801210c:	425b      	negs	r3, r3
 801210e:	401a      	ands	r2, r3
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	699b      	ldr	r3, [r3, #24]
 8012118:	683a      	ldr	r2, [r7, #0]
 801211a:	1ad3      	subs	r3, r2, r3
 801211c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	69db      	ldr	r3, [r3, #28]
 8012122:	63bb      	str	r3, [r7, #56]	; 0x38
 8012124:	e022      	b.n	801216c <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	689b      	ldr	r3, [r3, #8]
 801212a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801212c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801212e:	2b00      	cmp	r3, #0
 8012130:	d119      	bne.n	8012166 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2100      	movs	r1, #0
 8012136:	4618      	mov	r0, r3
 8012138:	f7fe f84f 	bl	80101da <create_chain>
 801213c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801213e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012140:	2b01      	cmp	r3, #1
 8012142:	d104      	bne.n	801214e <f_lseek+0x2a2>
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2202      	movs	r2, #2
 8012148:	755a      	strb	r2, [r3, #21]
 801214a:	2302      	movs	r3, #2
 801214c:	e0ce      	b.n	80122ec <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801214e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012154:	d104      	bne.n	8012160 <f_lseek+0x2b4>
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	2201      	movs	r2, #1
 801215a:	755a      	strb	r2, [r3, #21]
 801215c:	2301      	movs	r3, #1
 801215e:	e0c5      	b.n	80122ec <f_lseek+0x440>
					fp->obj.sclust = clst;
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012164:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801216a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801216c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801216e:	2b00      	cmp	r3, #0
 8012170:	d067      	beq.n	8012242 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8012172:	e03a      	b.n	80121ea <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8012174:	683a      	ldr	r2, [r7, #0]
 8012176:	69fb      	ldr	r3, [r7, #28]
 8012178:	1ad3      	subs	r3, r2, r3
 801217a:	603b      	str	r3, [r7, #0]
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	699a      	ldr	r2, [r3, #24]
 8012180:	69fb      	ldr	r3, [r7, #28]
 8012182:	441a      	add	r2, r3
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	7d1b      	ldrb	r3, [r3, #20]
 801218c:	f003 0302 	and.w	r3, r3, #2
 8012190:	2b00      	cmp	r3, #0
 8012192:	d00b      	beq.n	80121ac <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012198:	4618      	mov	r0, r3
 801219a:	f7fe f81e 	bl	80101da <create_chain>
 801219e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80121a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d108      	bne.n	80121b8 <f_lseek+0x30c>
							ofs = 0; break;
 80121a6:	2300      	movs	r3, #0
 80121a8:	603b      	str	r3, [r7, #0]
 80121aa:	e022      	b.n	80121f2 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80121b0:	4618      	mov	r0, r3
 80121b2:	f7fd fdc6 	bl	800fd42 <get_fat>
 80121b6:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80121b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121be:	d104      	bne.n	80121ca <f_lseek+0x31e>
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	2201      	movs	r2, #1
 80121c4:	755a      	strb	r2, [r3, #21]
 80121c6:	2301      	movs	r3, #1
 80121c8:	e090      	b.n	80122ec <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80121ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121cc:	2b01      	cmp	r3, #1
 80121ce:	d904      	bls.n	80121da <f_lseek+0x32e>
 80121d0:	68bb      	ldr	r3, [r7, #8]
 80121d2:	69db      	ldr	r3, [r3, #28]
 80121d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80121d6:	429a      	cmp	r2, r3
 80121d8:	d304      	bcc.n	80121e4 <f_lseek+0x338>
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2202      	movs	r2, #2
 80121de:	755a      	strb	r2, [r3, #21]
 80121e0:	2302      	movs	r3, #2
 80121e2:	e083      	b.n	80122ec <f_lseek+0x440>
					fp->clust = clst;
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80121e8:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80121ea:	683a      	ldr	r2, [r7, #0]
 80121ec:	69fb      	ldr	r3, [r7, #28]
 80121ee:	429a      	cmp	r2, r3
 80121f0:	d8c0      	bhi.n	8012174 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	699a      	ldr	r2, [r3, #24]
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	441a      	add	r2, r3
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80121fe:	68bb      	ldr	r3, [r7, #8]
 8012200:	899b      	ldrh	r3, [r3, #12]
 8012202:	461a      	mov	r2, r3
 8012204:	683b      	ldr	r3, [r7, #0]
 8012206:	fbb3 f1f2 	udiv	r1, r3, r2
 801220a:	fb02 f201 	mul.w	r2, r2, r1
 801220e:	1a9b      	subs	r3, r3, r2
 8012210:	2b00      	cmp	r3, #0
 8012212:	d016      	beq.n	8012242 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8012214:	68bb      	ldr	r3, [r7, #8]
 8012216:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012218:	4618      	mov	r0, r3
 801221a:	f7fd fd73 	bl	800fd04 <clust2sect>
 801221e:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8012220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012222:	2b00      	cmp	r3, #0
 8012224:	d104      	bne.n	8012230 <f_lseek+0x384>
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2202      	movs	r2, #2
 801222a:	755a      	strb	r2, [r3, #21]
 801222c:	2302      	movs	r3, #2
 801222e:	e05d      	b.n	80122ec <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8012230:	68bb      	ldr	r3, [r7, #8]
 8012232:	899b      	ldrh	r3, [r3, #12]
 8012234:	461a      	mov	r2, r3
 8012236:	683b      	ldr	r3, [r7, #0]
 8012238:	fbb3 f3f2 	udiv	r3, r3, r2
 801223c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801223e:	4413      	add	r3, r2
 8012240:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	699a      	ldr	r2, [r3, #24]
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	68db      	ldr	r3, [r3, #12]
 801224a:	429a      	cmp	r2, r3
 801224c:	d90a      	bls.n	8012264 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	699a      	ldr	r2, [r3, #24]
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	7d1b      	ldrb	r3, [r3, #20]
 801225a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801225e:	b2da      	uxtb	r2, r3
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	699b      	ldr	r3, [r3, #24]
 8012268:	68ba      	ldr	r2, [r7, #8]
 801226a:	8992      	ldrh	r2, [r2, #12]
 801226c:	fbb3 f1f2 	udiv	r1, r3, r2
 8012270:	fb02 f201 	mul.w	r2, r2, r1
 8012274:	1a9b      	subs	r3, r3, r2
 8012276:	2b00      	cmp	r3, #0
 8012278:	d036      	beq.n	80122e8 <f_lseek+0x43c>
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	6a1b      	ldr	r3, [r3, #32]
 801227e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012280:	429a      	cmp	r2, r3
 8012282:	d031      	beq.n	80122e8 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	7d1b      	ldrb	r3, [r3, #20]
 8012288:	b25b      	sxtb	r3, r3
 801228a:	2b00      	cmp	r3, #0
 801228c:	da18      	bge.n	80122c0 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801228e:	68bb      	ldr	r3, [r7, #8]
 8012290:	7858      	ldrb	r0, [r3, #1]
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	6a1a      	ldr	r2, [r3, #32]
 801229c:	2301      	movs	r3, #1
 801229e:	f7fd f9a5 	bl	800f5ec <disk_write>
 80122a2:	4603      	mov	r3, r0
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d004      	beq.n	80122b2 <f_lseek+0x406>
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2201      	movs	r2, #1
 80122ac:	755a      	strb	r2, [r3, #21]
 80122ae:	2301      	movs	r3, #1
 80122b0:	e01c      	b.n	80122ec <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	7d1b      	ldrb	r3, [r3, #20]
 80122b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80122ba:	b2da      	uxtb	r2, r3
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	7858      	ldrb	r0, [r3, #1]
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80122ca:	2301      	movs	r3, #1
 80122cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80122ce:	f7fd f96d 	bl	800f5ac <disk_read>
 80122d2:	4603      	mov	r3, r0
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d004      	beq.n	80122e2 <f_lseek+0x436>
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2201      	movs	r2, #1
 80122dc:	755a      	strb	r2, [r3, #21]
 80122de:	2301      	movs	r3, #1
 80122e0:	e004      	b.n	80122ec <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80122e6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80122e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	3740      	adds	r7, #64	; 0x40
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd80      	pop	{r7, pc}

080122f4 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b09e      	sub	sp, #120	; 0x78
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80122fc:	2300      	movs	r3, #0
 80122fe:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8012300:	f107 010c 	add.w	r1, r7, #12
 8012304:	1d3b      	adds	r3, r7, #4
 8012306:	2202      	movs	r2, #2
 8012308:	4618      	mov	r0, r3
 801230a:	f7fe fd17 	bl	8010d3c <find_volume>
 801230e:	4603      	mov	r3, r0
 8012310:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8012318:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801231c:	2b00      	cmp	r3, #0
 801231e:	f040 80a4 	bne.w	801246a <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8012322:	687a      	ldr	r2, [r7, #4]
 8012324:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012328:	4611      	mov	r1, r2
 801232a:	4618      	mov	r0, r3
 801232c:	f7fe fbd6 	bl	8010adc <follow_path>
 8012330:	4603      	mov	r3, r0
 8012332:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8012336:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801233a:	2b00      	cmp	r3, #0
 801233c:	d108      	bne.n	8012350 <f_unlink+0x5c>
 801233e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8012342:	f003 0320 	and.w	r3, r3, #32
 8012346:	2b00      	cmp	r3, #0
 8012348:	d002      	beq.n	8012350 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 801234a:	2306      	movs	r3, #6
 801234c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8012350:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012354:	2b00      	cmp	r3, #0
 8012356:	d108      	bne.n	801236a <f_unlink+0x76>
 8012358:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801235c:	2102      	movs	r1, #2
 801235e:	4618      	mov	r0, r3
 8012360:	f7fd fa82 	bl	800f868 <chk_lock>
 8012364:	4603      	mov	r3, r0
 8012366:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 801236a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801236e:	2b00      	cmp	r3, #0
 8012370:	d17b      	bne.n	801246a <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8012372:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8012376:	b25b      	sxtb	r3, r3
 8012378:	2b00      	cmp	r3, #0
 801237a:	da03      	bge.n	8012384 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 801237c:	2306      	movs	r3, #6
 801237e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8012382:	e008      	b.n	8012396 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8012384:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8012388:	f003 0301 	and.w	r3, r3, #1
 801238c:	2b00      	cmp	r3, #0
 801238e:	d002      	beq.n	8012396 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8012390:	2307      	movs	r3, #7
 8012392:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8012396:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801239a:	2b00      	cmp	r3, #0
 801239c:	d13d      	bne.n	801241a <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80123a2:	4611      	mov	r1, r2
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7fe f98e 	bl	80106c6 <ld_clust>
 80123aa:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80123ac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80123b0:	f003 0310 	and.w	r3, r3, #16
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d030      	beq.n	801241a <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	699b      	ldr	r3, [r3, #24]
 80123bc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80123be:	429a      	cmp	r2, r3
 80123c0:	d103      	bne.n	80123ca <f_unlink+0xd6>
						res = FR_DENIED;
 80123c2:	2307      	movs	r3, #7
 80123c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80123c8:	e027      	b.n	801241a <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80123ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80123d0:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80123d2:	f107 0310 	add.w	r3, r7, #16
 80123d6:	2100      	movs	r1, #0
 80123d8:	4618      	mov	r0, r3
 80123da:	f7fd ffce 	bl	801037a <dir_sdi>
 80123de:	4603      	mov	r3, r0
 80123e0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80123e4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d116      	bne.n	801241a <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80123ec:	f107 0310 	add.w	r3, r7, #16
 80123f0:	2100      	movs	r1, #0
 80123f2:	4618      	mov	r0, r3
 80123f4:	f7fe f9a6 	bl	8010744 <dir_read>
 80123f8:	4603      	mov	r3, r0
 80123fa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80123fe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012402:	2b00      	cmp	r3, #0
 8012404:	d102      	bne.n	801240c <f_unlink+0x118>
 8012406:	2307      	movs	r3, #7
 8012408:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 801240c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012410:	2b04      	cmp	r3, #4
 8012412:	d102      	bne.n	801241a <f_unlink+0x126>
 8012414:	2300      	movs	r3, #0
 8012416:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 801241a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801241e:	2b00      	cmp	r3, #0
 8012420:	d123      	bne.n	801246a <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8012422:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012426:	4618      	mov	r0, r3
 8012428:	f7fe fa70 	bl	801090c <dir_remove>
 801242c:	4603      	mov	r3, r0
 801242e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8012432:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012436:	2b00      	cmp	r3, #0
 8012438:	d10c      	bne.n	8012454 <f_unlink+0x160>
 801243a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801243c:	2b00      	cmp	r3, #0
 801243e:	d009      	beq.n	8012454 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8012440:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012444:	2200      	movs	r2, #0
 8012446:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8012448:	4618      	mov	r0, r3
 801244a:	f7fd fe61 	bl	8010110 <remove_chain>
 801244e:	4603      	mov	r3, r0
 8012450:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8012454:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012458:	2b00      	cmp	r3, #0
 801245a:	d106      	bne.n	801246a <f_unlink+0x176>
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	4618      	mov	r0, r3
 8012460:	f7fd fbe0 	bl	800fc24 <sync_fs>
 8012464:	4603      	mov	r3, r0
 8012466:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801246a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 801246e:	4618      	mov	r0, r3
 8012470:	3778      	adds	r7, #120	; 0x78
 8012472:	46bd      	mov	sp, r7
 8012474:	bd80      	pop	{r7, pc}
	...

08012478 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8012478:	b580      	push	{r7, lr}
 801247a:	b096      	sub	sp, #88	; 0x58
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8012480:	f107 0108 	add.w	r1, r7, #8
 8012484:	1d3b      	adds	r3, r7, #4
 8012486:	2202      	movs	r2, #2
 8012488:	4618      	mov	r0, r3
 801248a:	f7fe fc57 	bl	8010d3c <find_volume>
 801248e:	4603      	mov	r3, r0
 8012490:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8012494:	68bb      	ldr	r3, [r7, #8]
 8012496:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8012498:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801249c:	2b00      	cmp	r3, #0
 801249e:	f040 80fe 	bne.w	801269e <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80124a2:	687a      	ldr	r2, [r7, #4]
 80124a4:	f107 030c 	add.w	r3, r7, #12
 80124a8:	4611      	mov	r1, r2
 80124aa:	4618      	mov	r0, r3
 80124ac:	f7fe fb16 	bl	8010adc <follow_path>
 80124b0:	4603      	mov	r3, r0
 80124b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80124b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d102      	bne.n	80124c4 <f_mkdir+0x4c>
 80124be:	2308      	movs	r3, #8
 80124c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80124c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80124c8:	2b04      	cmp	r3, #4
 80124ca:	d108      	bne.n	80124de <f_mkdir+0x66>
 80124cc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80124d0:	f003 0320 	and.w	r3, r3, #32
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d002      	beq.n	80124de <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80124d8:	2306      	movs	r3, #6
 80124da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80124de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80124e2:	2b04      	cmp	r3, #4
 80124e4:	f040 80db 	bne.w	801269e <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80124e8:	f107 030c 	add.w	r3, r7, #12
 80124ec:	2100      	movs	r1, #0
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7fd fe73 	bl	80101da <create_chain>
 80124f4:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	895b      	ldrh	r3, [r3, #10]
 80124fa:	461a      	mov	r2, r3
 80124fc:	68bb      	ldr	r3, [r7, #8]
 80124fe:	899b      	ldrh	r3, [r3, #12]
 8012500:	fb03 f302 	mul.w	r3, r3, r2
 8012504:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8012506:	2300      	movs	r3, #0
 8012508:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 801250c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801250e:	2b00      	cmp	r3, #0
 8012510:	d102      	bne.n	8012518 <f_mkdir+0xa0>
 8012512:	2307      	movs	r3, #7
 8012514:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8012518:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801251a:	2b01      	cmp	r3, #1
 801251c:	d102      	bne.n	8012524 <f_mkdir+0xac>
 801251e:	2302      	movs	r3, #2
 8012520:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012526:	f1b3 3fff 	cmp.w	r3, #4294967295
 801252a:	d102      	bne.n	8012532 <f_mkdir+0xba>
 801252c:	2301      	movs	r3, #1
 801252e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8012532:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012536:	2b00      	cmp	r3, #0
 8012538:	d106      	bne.n	8012548 <f_mkdir+0xd0>
 801253a:	68bb      	ldr	r3, [r7, #8]
 801253c:	4618      	mov	r0, r3
 801253e:	f7fd faff 	bl	800fb40 <sync_window>
 8012542:	4603      	mov	r3, r0
 8012544:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8012548:	4b58      	ldr	r3, [pc, #352]	; (80126ac <f_mkdir+0x234>)
 801254a:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 801254c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012550:	2b00      	cmp	r3, #0
 8012552:	d16c      	bne.n	801262e <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8012554:	68bb      	ldr	r3, [r7, #8]
 8012556:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012558:	4618      	mov	r0, r3
 801255a:	f7fd fbd3 	bl	800fd04 <clust2sect>
 801255e:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8012560:	68bb      	ldr	r3, [r7, #8]
 8012562:	3338      	adds	r3, #56	; 0x38
 8012564:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8012566:	68bb      	ldr	r3, [r7, #8]
 8012568:	899b      	ldrh	r3, [r3, #12]
 801256a:	461a      	mov	r2, r3
 801256c:	2100      	movs	r1, #0
 801256e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8012570:	f7fd f91d 	bl	800f7ae <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8012574:	220b      	movs	r2, #11
 8012576:	2120      	movs	r1, #32
 8012578:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801257a:	f7fd f918 	bl	800f7ae <mem_set>
					dir[DIR_Name] = '.';
 801257e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012580:	222e      	movs	r2, #46	; 0x2e
 8012582:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8012584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012586:	330b      	adds	r3, #11
 8012588:	2210      	movs	r2, #16
 801258a:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 801258c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801258e:	3316      	adds	r3, #22
 8012590:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012592:	4618      	mov	r0, r3
 8012594:	f7fd f8be 	bl	800f714 <st_dword>
					st_clust(fs, dir, dcl);
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801259c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801259e:	4618      	mov	r0, r3
 80125a0:	f7fe f8b0 	bl	8010704 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80125a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125a6:	3320      	adds	r3, #32
 80125a8:	2220      	movs	r2, #32
 80125aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80125ac:	4618      	mov	r0, r3
 80125ae:	f7fd f8dd 	bl	800f76c <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80125b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125b4:	3321      	adds	r3, #33	; 0x21
 80125b6:	222e      	movs	r2, #46	; 0x2e
 80125b8:	701a      	strb	r2, [r3, #0]
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80125be:	68bb      	ldr	r3, [r7, #8]
 80125c0:	781b      	ldrb	r3, [r3, #0]
 80125c2:	2b03      	cmp	r3, #3
 80125c4:	d106      	bne.n	80125d4 <f_mkdir+0x15c>
 80125c6:	68bb      	ldr	r3, [r7, #8]
 80125c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80125cc:	429a      	cmp	r2, r3
 80125ce:	d101      	bne.n	80125d4 <f_mkdir+0x15c>
 80125d0:	2300      	movs	r3, #0
 80125d2:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80125d4:	68b8      	ldr	r0, [r7, #8]
 80125d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80125d8:	3320      	adds	r3, #32
 80125da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80125dc:	4619      	mov	r1, r3
 80125de:	f7fe f891 	bl	8010704 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80125e2:	68bb      	ldr	r3, [r7, #8]
 80125e4:	895b      	ldrh	r3, [r3, #10]
 80125e6:	653b      	str	r3, [r7, #80]	; 0x50
 80125e8:	e01c      	b.n	8012624 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80125ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80125ec:	1c5a      	adds	r2, r3, #1
 80125ee:	64fa      	str	r2, [r7, #76]	; 0x4c
 80125f0:	68ba      	ldr	r2, [r7, #8]
 80125f2:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80125f4:	68bb      	ldr	r3, [r7, #8]
 80125f6:	2201      	movs	r2, #1
 80125f8:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80125fa:	68bb      	ldr	r3, [r7, #8]
 80125fc:	4618      	mov	r0, r3
 80125fe:	f7fd fa9f 	bl	800fb40 <sync_window>
 8012602:	4603      	mov	r3, r0
 8012604:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8012608:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801260c:	2b00      	cmp	r3, #0
 801260e:	d10d      	bne.n	801262c <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	899b      	ldrh	r3, [r3, #12]
 8012614:	461a      	mov	r2, r3
 8012616:	2100      	movs	r1, #0
 8012618:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801261a:	f7fd f8c8 	bl	800f7ae <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801261e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012620:	3b01      	subs	r3, #1
 8012622:	653b      	str	r3, [r7, #80]	; 0x50
 8012624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012626:	2b00      	cmp	r3, #0
 8012628:	d1df      	bne.n	80125ea <f_mkdir+0x172>
 801262a:	e000      	b.n	801262e <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 801262c:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801262e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012632:	2b00      	cmp	r3, #0
 8012634:	d107      	bne.n	8012646 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8012636:	f107 030c 	add.w	r3, r7, #12
 801263a:	4618      	mov	r0, r3
 801263c:	f7fe f934 	bl	80108a8 <dir_register>
 8012640:	4603      	mov	r3, r0
 8012642:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8012646:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801264a:	2b00      	cmp	r3, #0
 801264c:	d120      	bne.n	8012690 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801264e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012650:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8012652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012654:	3316      	adds	r3, #22
 8012656:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012658:	4618      	mov	r0, r3
 801265a:	f7fd f85b 	bl	800f714 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801265e:	68bb      	ldr	r3, [r7, #8]
 8012660:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012662:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012664:	4618      	mov	r0, r3
 8012666:	f7fe f84d 	bl	8010704 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 801266a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801266c:	330b      	adds	r3, #11
 801266e:	2210      	movs	r2, #16
 8012670:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8012672:	68bb      	ldr	r3, [r7, #8]
 8012674:	2201      	movs	r2, #1
 8012676:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8012678:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801267c:	2b00      	cmp	r3, #0
 801267e:	d10e      	bne.n	801269e <f_mkdir+0x226>
					res = sync_fs(fs);
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	4618      	mov	r0, r3
 8012684:	f7fd face 	bl	800fc24 <sync_fs>
 8012688:	4603      	mov	r3, r0
 801268a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801268e:	e006      	b.n	801269e <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8012690:	f107 030c 	add.w	r3, r7, #12
 8012694:	2200      	movs	r2, #0
 8012696:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012698:	4618      	mov	r0, r3
 801269a:	f7fd fd39 	bl	8010110 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801269e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80126a2:	4618      	mov	r0, r3
 80126a4:	3758      	adds	r7, #88	; 0x58
 80126a6:	46bd      	mov	sp, r7
 80126a8:	bd80      	pop	{r7, pc}
 80126aa:	bf00      	nop
 80126ac:	274a0000 	.word	0x274a0000

080126b0 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b088      	sub	sp, #32
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	60b9      	str	r1, [r7, #8]
 80126ba:	607a      	str	r2, [r7, #4]
	int n = 0;
 80126bc:	2300      	movs	r3, #0
 80126be:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80126c0:	68fb      	ldr	r3, [r7, #12]
 80126c2:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80126c4:	e017      	b.n	80126f6 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80126c6:	f107 0310 	add.w	r3, r7, #16
 80126ca:	f107 0114 	add.w	r1, r7, #20
 80126ce:	2201      	movs	r2, #1
 80126d0:	6878      	ldr	r0, [r7, #4]
 80126d2:	f7ff f803 	bl	80116dc <f_read>
		if (rc != 1) break;
 80126d6:	693b      	ldr	r3, [r7, #16]
 80126d8:	2b01      	cmp	r3, #1
 80126da:	d112      	bne.n	8012702 <f_gets+0x52>
		c = s[0];
 80126dc:	7d3b      	ldrb	r3, [r7, #20]
 80126de:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80126e0:	69bb      	ldr	r3, [r7, #24]
 80126e2:	1c5a      	adds	r2, r3, #1
 80126e4:	61ba      	str	r2, [r7, #24]
 80126e6:	7dfa      	ldrb	r2, [r7, #23]
 80126e8:	701a      	strb	r2, [r3, #0]
		n++;
 80126ea:	69fb      	ldr	r3, [r7, #28]
 80126ec:	3301      	adds	r3, #1
 80126ee:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80126f0:	7dfb      	ldrb	r3, [r7, #23]
 80126f2:	2b0a      	cmp	r3, #10
 80126f4:	d007      	beq.n	8012706 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80126f6:	68bb      	ldr	r3, [r7, #8]
 80126f8:	3b01      	subs	r3, #1
 80126fa:	69fa      	ldr	r2, [r7, #28]
 80126fc:	429a      	cmp	r2, r3
 80126fe:	dbe2      	blt.n	80126c6 <f_gets+0x16>
 8012700:	e002      	b.n	8012708 <f_gets+0x58>
		if (rc != 1) break;
 8012702:	bf00      	nop
 8012704:	e000      	b.n	8012708 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8012706:	bf00      	nop
	}
	*p = 0;
 8012708:	69bb      	ldr	r3, [r7, #24]
 801270a:	2200      	movs	r2, #0
 801270c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801270e:	69fb      	ldr	r3, [r7, #28]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d001      	beq.n	8012718 <f_gets+0x68>
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	e000      	b.n	801271a <f_gets+0x6a>
 8012718:	2300      	movs	r3, #0
}
 801271a:	4618      	mov	r0, r3
 801271c:	3720      	adds	r7, #32
 801271e:	46bd      	mov	sp, r7
 8012720:	bd80      	pop	{r7, pc}
	...

08012724 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012724:	b480      	push	{r7}
 8012726:	b087      	sub	sp, #28
 8012728:	af00      	add	r7, sp, #0
 801272a:	60f8      	str	r0, [r7, #12]
 801272c:	60b9      	str	r1, [r7, #8]
 801272e:	4613      	mov	r3, r2
 8012730:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012732:	2301      	movs	r3, #1
 8012734:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012736:	2300      	movs	r3, #0
 8012738:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801273a:	4b1f      	ldr	r3, [pc, #124]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 801273c:	7a5b      	ldrb	r3, [r3, #9]
 801273e:	b2db      	uxtb	r3, r3
 8012740:	2b00      	cmp	r3, #0
 8012742:	d131      	bne.n	80127a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012744:	4b1c      	ldr	r3, [pc, #112]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 8012746:	7a5b      	ldrb	r3, [r3, #9]
 8012748:	b2db      	uxtb	r3, r3
 801274a:	461a      	mov	r2, r3
 801274c:	4b1a      	ldr	r3, [pc, #104]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 801274e:	2100      	movs	r1, #0
 8012750:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012752:	4b19      	ldr	r3, [pc, #100]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 8012754:	7a5b      	ldrb	r3, [r3, #9]
 8012756:	b2db      	uxtb	r3, r3
 8012758:	4a17      	ldr	r2, [pc, #92]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 801275a:	009b      	lsls	r3, r3, #2
 801275c:	4413      	add	r3, r2
 801275e:	68fa      	ldr	r2, [r7, #12]
 8012760:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012762:	4b15      	ldr	r3, [pc, #84]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 8012764:	7a5b      	ldrb	r3, [r3, #9]
 8012766:	b2db      	uxtb	r3, r3
 8012768:	461a      	mov	r2, r3
 801276a:	4b13      	ldr	r3, [pc, #76]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 801276c:	4413      	add	r3, r2
 801276e:	79fa      	ldrb	r2, [r7, #7]
 8012770:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012772:	4b11      	ldr	r3, [pc, #68]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 8012774:	7a5b      	ldrb	r3, [r3, #9]
 8012776:	b2db      	uxtb	r3, r3
 8012778:	1c5a      	adds	r2, r3, #1
 801277a:	b2d1      	uxtb	r1, r2
 801277c:	4a0e      	ldr	r2, [pc, #56]	; (80127b8 <FATFS_LinkDriverEx+0x94>)
 801277e:	7251      	strb	r1, [r2, #9]
 8012780:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012782:	7dbb      	ldrb	r3, [r7, #22]
 8012784:	3330      	adds	r3, #48	; 0x30
 8012786:	b2da      	uxtb	r2, r3
 8012788:	68bb      	ldr	r3, [r7, #8]
 801278a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801278c:	68bb      	ldr	r3, [r7, #8]
 801278e:	3301      	adds	r3, #1
 8012790:	223a      	movs	r2, #58	; 0x3a
 8012792:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012794:	68bb      	ldr	r3, [r7, #8]
 8012796:	3302      	adds	r3, #2
 8012798:	222f      	movs	r2, #47	; 0x2f
 801279a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801279c:	68bb      	ldr	r3, [r7, #8]
 801279e:	3303      	adds	r3, #3
 80127a0:	2200      	movs	r2, #0
 80127a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80127a4:	2300      	movs	r3, #0
 80127a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80127a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80127aa:	4618      	mov	r0, r3
 80127ac:	371c      	adds	r7, #28
 80127ae:	46bd      	mov	sp, r7
 80127b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b4:	4770      	bx	lr
 80127b6:	bf00      	nop
 80127b8:	2003b4d8 	.word	0x2003b4d8

080127bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b082      	sub	sp, #8
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
 80127c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80127c6:	2200      	movs	r2, #0
 80127c8:	6839      	ldr	r1, [r7, #0]
 80127ca:	6878      	ldr	r0, [r7, #4]
 80127cc:	f7ff ffaa 	bl	8012724 <FATFS_LinkDriverEx>
 80127d0:	4603      	mov	r3, r0
}
 80127d2:	4618      	mov	r0, r3
 80127d4:	3708      	adds	r7, #8
 80127d6:	46bd      	mov	sp, r7
 80127d8:	bd80      	pop	{r7, pc}

080127da <__cxa_guard_acquire>:
 80127da:	6803      	ldr	r3, [r0, #0]
 80127dc:	07db      	lsls	r3, r3, #31
 80127de:	d406      	bmi.n	80127ee <__cxa_guard_acquire+0x14>
 80127e0:	7843      	ldrb	r3, [r0, #1]
 80127e2:	b103      	cbz	r3, 80127e6 <__cxa_guard_acquire+0xc>
 80127e4:	deff      	udf	#255	; 0xff
 80127e6:	2301      	movs	r3, #1
 80127e8:	7043      	strb	r3, [r0, #1]
 80127ea:	4618      	mov	r0, r3
 80127ec:	4770      	bx	lr
 80127ee:	2000      	movs	r0, #0
 80127f0:	4770      	bx	lr

080127f2 <__cxa_guard_release>:
 80127f2:	2301      	movs	r3, #1
 80127f4:	6003      	str	r3, [r0, #0]
 80127f6:	4770      	bx	lr

080127f8 <cos>:
 80127f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80127fa:	ec51 0b10 	vmov	r0, r1, d0
 80127fe:	4a1e      	ldr	r2, [pc, #120]	; (8012878 <cos+0x80>)
 8012800:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012804:	4293      	cmp	r3, r2
 8012806:	dc06      	bgt.n	8012816 <cos+0x1e>
 8012808:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8012870 <cos+0x78>
 801280c:	f000 fa74 	bl	8012cf8 <__kernel_cos>
 8012810:	ec51 0b10 	vmov	r0, r1, d0
 8012814:	e007      	b.n	8012826 <cos+0x2e>
 8012816:	4a19      	ldr	r2, [pc, #100]	; (801287c <cos+0x84>)
 8012818:	4293      	cmp	r3, r2
 801281a:	dd09      	ble.n	8012830 <cos+0x38>
 801281c:	ee10 2a10 	vmov	r2, s0
 8012820:	460b      	mov	r3, r1
 8012822:	f7ed fd49 	bl	80002b8 <__aeabi_dsub>
 8012826:	ec41 0b10 	vmov	d0, r0, r1
 801282a:	b005      	add	sp, #20
 801282c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012830:	4668      	mov	r0, sp
 8012832:	f000 f86d 	bl	8012910 <__ieee754_rem_pio2>
 8012836:	f000 0003 	and.w	r0, r0, #3
 801283a:	2801      	cmp	r0, #1
 801283c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012840:	ed9d 0b00 	vldr	d0, [sp]
 8012844:	d007      	beq.n	8012856 <cos+0x5e>
 8012846:	2802      	cmp	r0, #2
 8012848:	d00e      	beq.n	8012868 <cos+0x70>
 801284a:	2800      	cmp	r0, #0
 801284c:	d0de      	beq.n	801280c <cos+0x14>
 801284e:	2001      	movs	r0, #1
 8012850:	f000 fe5a 	bl	8013508 <__kernel_sin>
 8012854:	e7dc      	b.n	8012810 <cos+0x18>
 8012856:	f000 fe57 	bl	8013508 <__kernel_sin>
 801285a:	ec53 2b10 	vmov	r2, r3, d0
 801285e:	ee10 0a10 	vmov	r0, s0
 8012862:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012866:	e7de      	b.n	8012826 <cos+0x2e>
 8012868:	f000 fa46 	bl	8012cf8 <__kernel_cos>
 801286c:	e7f5      	b.n	801285a <cos+0x62>
 801286e:	bf00      	nop
	...
 8012878:	3fe921fb 	.word	0x3fe921fb
 801287c:	7fefffff 	.word	0x7fefffff

08012880 <sin>:
 8012880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012882:	ec51 0b10 	vmov	r0, r1, d0
 8012886:	4a20      	ldr	r2, [pc, #128]	; (8012908 <sin+0x88>)
 8012888:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801288c:	4293      	cmp	r3, r2
 801288e:	dc07      	bgt.n	80128a0 <sin+0x20>
 8012890:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012900 <sin+0x80>
 8012894:	2000      	movs	r0, #0
 8012896:	f000 fe37 	bl	8013508 <__kernel_sin>
 801289a:	ec51 0b10 	vmov	r0, r1, d0
 801289e:	e007      	b.n	80128b0 <sin+0x30>
 80128a0:	4a1a      	ldr	r2, [pc, #104]	; (801290c <sin+0x8c>)
 80128a2:	4293      	cmp	r3, r2
 80128a4:	dd09      	ble.n	80128ba <sin+0x3a>
 80128a6:	ee10 2a10 	vmov	r2, s0
 80128aa:	460b      	mov	r3, r1
 80128ac:	f7ed fd04 	bl	80002b8 <__aeabi_dsub>
 80128b0:	ec41 0b10 	vmov	d0, r0, r1
 80128b4:	b005      	add	sp, #20
 80128b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80128ba:	4668      	mov	r0, sp
 80128bc:	f000 f828 	bl	8012910 <__ieee754_rem_pio2>
 80128c0:	f000 0003 	and.w	r0, r0, #3
 80128c4:	2801      	cmp	r0, #1
 80128c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80128ca:	ed9d 0b00 	vldr	d0, [sp]
 80128ce:	d004      	beq.n	80128da <sin+0x5a>
 80128d0:	2802      	cmp	r0, #2
 80128d2:	d005      	beq.n	80128e0 <sin+0x60>
 80128d4:	b970      	cbnz	r0, 80128f4 <sin+0x74>
 80128d6:	2001      	movs	r0, #1
 80128d8:	e7dd      	b.n	8012896 <sin+0x16>
 80128da:	f000 fa0d 	bl	8012cf8 <__kernel_cos>
 80128de:	e7dc      	b.n	801289a <sin+0x1a>
 80128e0:	2001      	movs	r0, #1
 80128e2:	f000 fe11 	bl	8013508 <__kernel_sin>
 80128e6:	ec53 2b10 	vmov	r2, r3, d0
 80128ea:	ee10 0a10 	vmov	r0, s0
 80128ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80128f2:	e7dd      	b.n	80128b0 <sin+0x30>
 80128f4:	f000 fa00 	bl	8012cf8 <__kernel_cos>
 80128f8:	e7f5      	b.n	80128e6 <sin+0x66>
 80128fa:	bf00      	nop
 80128fc:	f3af 8000 	nop.w
	...
 8012908:	3fe921fb 	.word	0x3fe921fb
 801290c:	7fefffff 	.word	0x7fefffff

08012910 <__ieee754_rem_pio2>:
 8012910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012914:	ec57 6b10 	vmov	r6, r7, d0
 8012918:	4bc3      	ldr	r3, [pc, #780]	; (8012c28 <__ieee754_rem_pio2+0x318>)
 801291a:	b08d      	sub	sp, #52	; 0x34
 801291c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012920:	4598      	cmp	r8, r3
 8012922:	4604      	mov	r4, r0
 8012924:	9704      	str	r7, [sp, #16]
 8012926:	dc07      	bgt.n	8012938 <__ieee754_rem_pio2+0x28>
 8012928:	2200      	movs	r2, #0
 801292a:	2300      	movs	r3, #0
 801292c:	ed84 0b00 	vstr	d0, [r4]
 8012930:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012934:	2500      	movs	r5, #0
 8012936:	e027      	b.n	8012988 <__ieee754_rem_pio2+0x78>
 8012938:	4bbc      	ldr	r3, [pc, #752]	; (8012c2c <__ieee754_rem_pio2+0x31c>)
 801293a:	4598      	cmp	r8, r3
 801293c:	dc75      	bgt.n	8012a2a <__ieee754_rem_pio2+0x11a>
 801293e:	9b04      	ldr	r3, [sp, #16]
 8012940:	4dbb      	ldr	r5, [pc, #748]	; (8012c30 <__ieee754_rem_pio2+0x320>)
 8012942:	2b00      	cmp	r3, #0
 8012944:	ee10 0a10 	vmov	r0, s0
 8012948:	a3a9      	add	r3, pc, #676	; (adr r3, 8012bf0 <__ieee754_rem_pio2+0x2e0>)
 801294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801294e:	4639      	mov	r1, r7
 8012950:	dd36      	ble.n	80129c0 <__ieee754_rem_pio2+0xb0>
 8012952:	f7ed fcb1 	bl	80002b8 <__aeabi_dsub>
 8012956:	45a8      	cmp	r8, r5
 8012958:	4606      	mov	r6, r0
 801295a:	460f      	mov	r7, r1
 801295c:	d018      	beq.n	8012990 <__ieee754_rem_pio2+0x80>
 801295e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012bf8 <__ieee754_rem_pio2+0x2e8>)
 8012960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012964:	f7ed fca8 	bl	80002b8 <__aeabi_dsub>
 8012968:	4602      	mov	r2, r0
 801296a:	460b      	mov	r3, r1
 801296c:	e9c4 2300 	strd	r2, r3, [r4]
 8012970:	4630      	mov	r0, r6
 8012972:	4639      	mov	r1, r7
 8012974:	f7ed fca0 	bl	80002b8 <__aeabi_dsub>
 8012978:	a39f      	add	r3, pc, #636	; (adr r3, 8012bf8 <__ieee754_rem_pio2+0x2e8>)
 801297a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801297e:	f7ed fc9b 	bl	80002b8 <__aeabi_dsub>
 8012982:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012986:	2501      	movs	r5, #1
 8012988:	4628      	mov	r0, r5
 801298a:	b00d      	add	sp, #52	; 0x34
 801298c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012990:	a39b      	add	r3, pc, #620	; (adr r3, 8012c00 <__ieee754_rem_pio2+0x2f0>)
 8012992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012996:	f7ed fc8f 	bl	80002b8 <__aeabi_dsub>
 801299a:	a39b      	add	r3, pc, #620	; (adr r3, 8012c08 <__ieee754_rem_pio2+0x2f8>)
 801299c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129a0:	4606      	mov	r6, r0
 80129a2:	460f      	mov	r7, r1
 80129a4:	f7ed fc88 	bl	80002b8 <__aeabi_dsub>
 80129a8:	4602      	mov	r2, r0
 80129aa:	460b      	mov	r3, r1
 80129ac:	e9c4 2300 	strd	r2, r3, [r4]
 80129b0:	4630      	mov	r0, r6
 80129b2:	4639      	mov	r1, r7
 80129b4:	f7ed fc80 	bl	80002b8 <__aeabi_dsub>
 80129b8:	a393      	add	r3, pc, #588	; (adr r3, 8012c08 <__ieee754_rem_pio2+0x2f8>)
 80129ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129be:	e7de      	b.n	801297e <__ieee754_rem_pio2+0x6e>
 80129c0:	f7ed fc7c 	bl	80002bc <__adddf3>
 80129c4:	45a8      	cmp	r8, r5
 80129c6:	4606      	mov	r6, r0
 80129c8:	460f      	mov	r7, r1
 80129ca:	d016      	beq.n	80129fa <__ieee754_rem_pio2+0xea>
 80129cc:	a38a      	add	r3, pc, #552	; (adr r3, 8012bf8 <__ieee754_rem_pio2+0x2e8>)
 80129ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129d2:	f7ed fc73 	bl	80002bc <__adddf3>
 80129d6:	4602      	mov	r2, r0
 80129d8:	460b      	mov	r3, r1
 80129da:	e9c4 2300 	strd	r2, r3, [r4]
 80129de:	4630      	mov	r0, r6
 80129e0:	4639      	mov	r1, r7
 80129e2:	f7ed fc69 	bl	80002b8 <__aeabi_dsub>
 80129e6:	a384      	add	r3, pc, #528	; (adr r3, 8012bf8 <__ieee754_rem_pio2+0x2e8>)
 80129e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129ec:	f7ed fc66 	bl	80002bc <__adddf3>
 80129f0:	f04f 35ff 	mov.w	r5, #4294967295
 80129f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80129f8:	e7c6      	b.n	8012988 <__ieee754_rem_pio2+0x78>
 80129fa:	a381      	add	r3, pc, #516	; (adr r3, 8012c00 <__ieee754_rem_pio2+0x2f0>)
 80129fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a00:	f7ed fc5c 	bl	80002bc <__adddf3>
 8012a04:	a380      	add	r3, pc, #512	; (adr r3, 8012c08 <__ieee754_rem_pio2+0x2f8>)
 8012a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a0a:	4606      	mov	r6, r0
 8012a0c:	460f      	mov	r7, r1
 8012a0e:	f7ed fc55 	bl	80002bc <__adddf3>
 8012a12:	4602      	mov	r2, r0
 8012a14:	460b      	mov	r3, r1
 8012a16:	e9c4 2300 	strd	r2, r3, [r4]
 8012a1a:	4630      	mov	r0, r6
 8012a1c:	4639      	mov	r1, r7
 8012a1e:	f7ed fc4b 	bl	80002b8 <__aeabi_dsub>
 8012a22:	a379      	add	r3, pc, #484	; (adr r3, 8012c08 <__ieee754_rem_pio2+0x2f8>)
 8012a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a28:	e7e0      	b.n	80129ec <__ieee754_rem_pio2+0xdc>
 8012a2a:	4b82      	ldr	r3, [pc, #520]	; (8012c34 <__ieee754_rem_pio2+0x324>)
 8012a2c:	4598      	cmp	r8, r3
 8012a2e:	f300 80d0 	bgt.w	8012bd2 <__ieee754_rem_pio2+0x2c2>
 8012a32:	f000 fe23 	bl	801367c <fabs>
 8012a36:	ec57 6b10 	vmov	r6, r7, d0
 8012a3a:	ee10 0a10 	vmov	r0, s0
 8012a3e:	a374      	add	r3, pc, #464	; (adr r3, 8012c10 <__ieee754_rem_pio2+0x300>)
 8012a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a44:	4639      	mov	r1, r7
 8012a46:	f7ed fdef 	bl	8000628 <__aeabi_dmul>
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	4b7a      	ldr	r3, [pc, #488]	; (8012c38 <__ieee754_rem_pio2+0x328>)
 8012a4e:	f7ed fc35 	bl	80002bc <__adddf3>
 8012a52:	f7ee f899 	bl	8000b88 <__aeabi_d2iz>
 8012a56:	4605      	mov	r5, r0
 8012a58:	f7ed fd7c 	bl	8000554 <__aeabi_i2d>
 8012a5c:	a364      	add	r3, pc, #400	; (adr r3, 8012bf0 <__ieee754_rem_pio2+0x2e0>)
 8012a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a66:	f7ed fddf 	bl	8000628 <__aeabi_dmul>
 8012a6a:	4602      	mov	r2, r0
 8012a6c:	460b      	mov	r3, r1
 8012a6e:	4630      	mov	r0, r6
 8012a70:	4639      	mov	r1, r7
 8012a72:	f7ed fc21 	bl	80002b8 <__aeabi_dsub>
 8012a76:	a360      	add	r3, pc, #384	; (adr r3, 8012bf8 <__ieee754_rem_pio2+0x2e8>)
 8012a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7c:	4682      	mov	sl, r0
 8012a7e:	468b      	mov	fp, r1
 8012a80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012a84:	f7ed fdd0 	bl	8000628 <__aeabi_dmul>
 8012a88:	2d1f      	cmp	r5, #31
 8012a8a:	4606      	mov	r6, r0
 8012a8c:	460f      	mov	r7, r1
 8012a8e:	dc0c      	bgt.n	8012aaa <__ieee754_rem_pio2+0x19a>
 8012a90:	1e6a      	subs	r2, r5, #1
 8012a92:	4b6a      	ldr	r3, [pc, #424]	; (8012c3c <__ieee754_rem_pio2+0x32c>)
 8012a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a98:	4543      	cmp	r3, r8
 8012a9a:	d006      	beq.n	8012aaa <__ieee754_rem_pio2+0x19a>
 8012a9c:	4632      	mov	r2, r6
 8012a9e:	463b      	mov	r3, r7
 8012aa0:	4650      	mov	r0, sl
 8012aa2:	4659      	mov	r1, fp
 8012aa4:	f7ed fc08 	bl	80002b8 <__aeabi_dsub>
 8012aa8:	e00e      	b.n	8012ac8 <__ieee754_rem_pio2+0x1b8>
 8012aaa:	4632      	mov	r2, r6
 8012aac:	463b      	mov	r3, r7
 8012aae:	4650      	mov	r0, sl
 8012ab0:	4659      	mov	r1, fp
 8012ab2:	f7ed fc01 	bl	80002b8 <__aeabi_dsub>
 8012ab6:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012aba:	9305      	str	r3, [sp, #20]
 8012abc:	9a05      	ldr	r2, [sp, #20]
 8012abe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012ac2:	1ad3      	subs	r3, r2, r3
 8012ac4:	2b10      	cmp	r3, #16
 8012ac6:	dc02      	bgt.n	8012ace <__ieee754_rem_pio2+0x1be>
 8012ac8:	e9c4 0100 	strd	r0, r1, [r4]
 8012acc:	e039      	b.n	8012b42 <__ieee754_rem_pio2+0x232>
 8012ace:	a34c      	add	r3, pc, #304	; (adr r3, 8012c00 <__ieee754_rem_pio2+0x2f0>)
 8012ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ad8:	f7ed fda6 	bl	8000628 <__aeabi_dmul>
 8012adc:	4606      	mov	r6, r0
 8012ade:	460f      	mov	r7, r1
 8012ae0:	4602      	mov	r2, r0
 8012ae2:	460b      	mov	r3, r1
 8012ae4:	4650      	mov	r0, sl
 8012ae6:	4659      	mov	r1, fp
 8012ae8:	f7ed fbe6 	bl	80002b8 <__aeabi_dsub>
 8012aec:	4602      	mov	r2, r0
 8012aee:	460b      	mov	r3, r1
 8012af0:	4680      	mov	r8, r0
 8012af2:	4689      	mov	r9, r1
 8012af4:	4650      	mov	r0, sl
 8012af6:	4659      	mov	r1, fp
 8012af8:	f7ed fbde 	bl	80002b8 <__aeabi_dsub>
 8012afc:	4632      	mov	r2, r6
 8012afe:	463b      	mov	r3, r7
 8012b00:	f7ed fbda 	bl	80002b8 <__aeabi_dsub>
 8012b04:	a340      	add	r3, pc, #256	; (adr r3, 8012c08 <__ieee754_rem_pio2+0x2f8>)
 8012b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0a:	4606      	mov	r6, r0
 8012b0c:	460f      	mov	r7, r1
 8012b0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b12:	f7ed fd89 	bl	8000628 <__aeabi_dmul>
 8012b16:	4632      	mov	r2, r6
 8012b18:	463b      	mov	r3, r7
 8012b1a:	f7ed fbcd 	bl	80002b8 <__aeabi_dsub>
 8012b1e:	4602      	mov	r2, r0
 8012b20:	460b      	mov	r3, r1
 8012b22:	4606      	mov	r6, r0
 8012b24:	460f      	mov	r7, r1
 8012b26:	4640      	mov	r0, r8
 8012b28:	4649      	mov	r1, r9
 8012b2a:	f7ed fbc5 	bl	80002b8 <__aeabi_dsub>
 8012b2e:	9a05      	ldr	r2, [sp, #20]
 8012b30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012b34:	1ad3      	subs	r3, r2, r3
 8012b36:	2b31      	cmp	r3, #49	; 0x31
 8012b38:	dc20      	bgt.n	8012b7c <__ieee754_rem_pio2+0x26c>
 8012b3a:	e9c4 0100 	strd	r0, r1, [r4]
 8012b3e:	46c2      	mov	sl, r8
 8012b40:	46cb      	mov	fp, r9
 8012b42:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012b46:	4650      	mov	r0, sl
 8012b48:	4642      	mov	r2, r8
 8012b4a:	464b      	mov	r3, r9
 8012b4c:	4659      	mov	r1, fp
 8012b4e:	f7ed fbb3 	bl	80002b8 <__aeabi_dsub>
 8012b52:	463b      	mov	r3, r7
 8012b54:	4632      	mov	r2, r6
 8012b56:	f7ed fbaf 	bl	80002b8 <__aeabi_dsub>
 8012b5a:	9b04      	ldr	r3, [sp, #16]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012b62:	f6bf af11 	bge.w	8012988 <__ieee754_rem_pio2+0x78>
 8012b66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012b6a:	6063      	str	r3, [r4, #4]
 8012b6c:	f8c4 8000 	str.w	r8, [r4]
 8012b70:	60a0      	str	r0, [r4, #8]
 8012b72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012b76:	60e3      	str	r3, [r4, #12]
 8012b78:	426d      	negs	r5, r5
 8012b7a:	e705      	b.n	8012988 <__ieee754_rem_pio2+0x78>
 8012b7c:	a326      	add	r3, pc, #152	; (adr r3, 8012c18 <__ieee754_rem_pio2+0x308>)
 8012b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b86:	f7ed fd4f 	bl	8000628 <__aeabi_dmul>
 8012b8a:	4606      	mov	r6, r0
 8012b8c:	460f      	mov	r7, r1
 8012b8e:	4602      	mov	r2, r0
 8012b90:	460b      	mov	r3, r1
 8012b92:	4640      	mov	r0, r8
 8012b94:	4649      	mov	r1, r9
 8012b96:	f7ed fb8f 	bl	80002b8 <__aeabi_dsub>
 8012b9a:	4602      	mov	r2, r0
 8012b9c:	460b      	mov	r3, r1
 8012b9e:	4682      	mov	sl, r0
 8012ba0:	468b      	mov	fp, r1
 8012ba2:	4640      	mov	r0, r8
 8012ba4:	4649      	mov	r1, r9
 8012ba6:	f7ed fb87 	bl	80002b8 <__aeabi_dsub>
 8012baa:	4632      	mov	r2, r6
 8012bac:	463b      	mov	r3, r7
 8012bae:	f7ed fb83 	bl	80002b8 <__aeabi_dsub>
 8012bb2:	a31b      	add	r3, pc, #108	; (adr r3, 8012c20 <__ieee754_rem_pio2+0x310>)
 8012bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bb8:	4606      	mov	r6, r0
 8012bba:	460f      	mov	r7, r1
 8012bbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012bc0:	f7ed fd32 	bl	8000628 <__aeabi_dmul>
 8012bc4:	4632      	mov	r2, r6
 8012bc6:	463b      	mov	r3, r7
 8012bc8:	f7ed fb76 	bl	80002b8 <__aeabi_dsub>
 8012bcc:	4606      	mov	r6, r0
 8012bce:	460f      	mov	r7, r1
 8012bd0:	e764      	b.n	8012a9c <__ieee754_rem_pio2+0x18c>
 8012bd2:	4b1b      	ldr	r3, [pc, #108]	; (8012c40 <__ieee754_rem_pio2+0x330>)
 8012bd4:	4598      	cmp	r8, r3
 8012bd6:	dd35      	ble.n	8012c44 <__ieee754_rem_pio2+0x334>
 8012bd8:	ee10 2a10 	vmov	r2, s0
 8012bdc:	463b      	mov	r3, r7
 8012bde:	4630      	mov	r0, r6
 8012be0:	4639      	mov	r1, r7
 8012be2:	f7ed fb69 	bl	80002b8 <__aeabi_dsub>
 8012be6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012bea:	e9c4 0100 	strd	r0, r1, [r4]
 8012bee:	e6a1      	b.n	8012934 <__ieee754_rem_pio2+0x24>
 8012bf0:	54400000 	.word	0x54400000
 8012bf4:	3ff921fb 	.word	0x3ff921fb
 8012bf8:	1a626331 	.word	0x1a626331
 8012bfc:	3dd0b461 	.word	0x3dd0b461
 8012c00:	1a600000 	.word	0x1a600000
 8012c04:	3dd0b461 	.word	0x3dd0b461
 8012c08:	2e037073 	.word	0x2e037073
 8012c0c:	3ba3198a 	.word	0x3ba3198a
 8012c10:	6dc9c883 	.word	0x6dc9c883
 8012c14:	3fe45f30 	.word	0x3fe45f30
 8012c18:	2e000000 	.word	0x2e000000
 8012c1c:	3ba3198a 	.word	0x3ba3198a
 8012c20:	252049c1 	.word	0x252049c1
 8012c24:	397b839a 	.word	0x397b839a
 8012c28:	3fe921fb 	.word	0x3fe921fb
 8012c2c:	4002d97b 	.word	0x4002d97b
 8012c30:	3ff921fb 	.word	0x3ff921fb
 8012c34:	413921fb 	.word	0x413921fb
 8012c38:	3fe00000 	.word	0x3fe00000
 8012c3c:	080182b8 	.word	0x080182b8
 8012c40:	7fefffff 	.word	0x7fefffff
 8012c44:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012c48:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012c4c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012c50:	4630      	mov	r0, r6
 8012c52:	460f      	mov	r7, r1
 8012c54:	f7ed ff98 	bl	8000b88 <__aeabi_d2iz>
 8012c58:	f7ed fc7c 	bl	8000554 <__aeabi_i2d>
 8012c5c:	4602      	mov	r2, r0
 8012c5e:	460b      	mov	r3, r1
 8012c60:	4630      	mov	r0, r6
 8012c62:	4639      	mov	r1, r7
 8012c64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012c68:	f7ed fb26 	bl	80002b8 <__aeabi_dsub>
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	4b1f      	ldr	r3, [pc, #124]	; (8012cec <__ieee754_rem_pio2+0x3dc>)
 8012c70:	f7ed fcda 	bl	8000628 <__aeabi_dmul>
 8012c74:	460f      	mov	r7, r1
 8012c76:	4606      	mov	r6, r0
 8012c78:	f7ed ff86 	bl	8000b88 <__aeabi_d2iz>
 8012c7c:	f7ed fc6a 	bl	8000554 <__aeabi_i2d>
 8012c80:	4602      	mov	r2, r0
 8012c82:	460b      	mov	r3, r1
 8012c84:	4630      	mov	r0, r6
 8012c86:	4639      	mov	r1, r7
 8012c88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012c8c:	f7ed fb14 	bl	80002b8 <__aeabi_dsub>
 8012c90:	2200      	movs	r2, #0
 8012c92:	4b16      	ldr	r3, [pc, #88]	; (8012cec <__ieee754_rem_pio2+0x3dc>)
 8012c94:	f7ed fcc8 	bl	8000628 <__aeabi_dmul>
 8012c98:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012c9c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012ca0:	f04f 0803 	mov.w	r8, #3
 8012ca4:	2600      	movs	r6, #0
 8012ca6:	2700      	movs	r7, #0
 8012ca8:	4632      	mov	r2, r6
 8012caa:	463b      	mov	r3, r7
 8012cac:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012cb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8012cb4:	f7ed ff20 	bl	8000af8 <__aeabi_dcmpeq>
 8012cb8:	b9b0      	cbnz	r0, 8012ce8 <__ieee754_rem_pio2+0x3d8>
 8012cba:	4b0d      	ldr	r3, [pc, #52]	; (8012cf0 <__ieee754_rem_pio2+0x3e0>)
 8012cbc:	9301      	str	r3, [sp, #4]
 8012cbe:	2302      	movs	r3, #2
 8012cc0:	9300      	str	r3, [sp, #0]
 8012cc2:	462a      	mov	r2, r5
 8012cc4:	4643      	mov	r3, r8
 8012cc6:	4621      	mov	r1, r4
 8012cc8:	a806      	add	r0, sp, #24
 8012cca:	f000 f8dd 	bl	8012e88 <__kernel_rem_pio2>
 8012cce:	9b04      	ldr	r3, [sp, #16]
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	4605      	mov	r5, r0
 8012cd4:	f6bf ae58 	bge.w	8012988 <__ieee754_rem_pio2+0x78>
 8012cd8:	6863      	ldr	r3, [r4, #4]
 8012cda:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012cde:	6063      	str	r3, [r4, #4]
 8012ce0:	68e3      	ldr	r3, [r4, #12]
 8012ce2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012ce6:	e746      	b.n	8012b76 <__ieee754_rem_pio2+0x266>
 8012ce8:	46d0      	mov	r8, sl
 8012cea:	e7dd      	b.n	8012ca8 <__ieee754_rem_pio2+0x398>
 8012cec:	41700000 	.word	0x41700000
 8012cf0:	08018338 	.word	0x08018338
 8012cf4:	00000000 	.word	0x00000000

08012cf8 <__kernel_cos>:
 8012cf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cfc:	ec59 8b10 	vmov	r8, r9, d0
 8012d00:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012d04:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012d08:	ed2d 8b02 	vpush	{d8}
 8012d0c:	eeb0 8a41 	vmov.f32	s16, s2
 8012d10:	eef0 8a61 	vmov.f32	s17, s3
 8012d14:	da07      	bge.n	8012d26 <__kernel_cos+0x2e>
 8012d16:	ee10 0a10 	vmov	r0, s0
 8012d1a:	4649      	mov	r1, r9
 8012d1c:	f7ed ff34 	bl	8000b88 <__aeabi_d2iz>
 8012d20:	2800      	cmp	r0, #0
 8012d22:	f000 8089 	beq.w	8012e38 <__kernel_cos+0x140>
 8012d26:	4642      	mov	r2, r8
 8012d28:	464b      	mov	r3, r9
 8012d2a:	4640      	mov	r0, r8
 8012d2c:	4649      	mov	r1, r9
 8012d2e:	f7ed fc7b 	bl	8000628 <__aeabi_dmul>
 8012d32:	2200      	movs	r2, #0
 8012d34:	4b4e      	ldr	r3, [pc, #312]	; (8012e70 <__kernel_cos+0x178>)
 8012d36:	4604      	mov	r4, r0
 8012d38:	460d      	mov	r5, r1
 8012d3a:	f7ed fc75 	bl	8000628 <__aeabi_dmul>
 8012d3e:	a340      	add	r3, pc, #256	; (adr r3, 8012e40 <__kernel_cos+0x148>)
 8012d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d44:	4682      	mov	sl, r0
 8012d46:	468b      	mov	fp, r1
 8012d48:	4620      	mov	r0, r4
 8012d4a:	4629      	mov	r1, r5
 8012d4c:	f7ed fc6c 	bl	8000628 <__aeabi_dmul>
 8012d50:	a33d      	add	r3, pc, #244	; (adr r3, 8012e48 <__kernel_cos+0x150>)
 8012d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d56:	f7ed fab1 	bl	80002bc <__adddf3>
 8012d5a:	4622      	mov	r2, r4
 8012d5c:	462b      	mov	r3, r5
 8012d5e:	f7ed fc63 	bl	8000628 <__aeabi_dmul>
 8012d62:	a33b      	add	r3, pc, #236	; (adr r3, 8012e50 <__kernel_cos+0x158>)
 8012d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d68:	f7ed faa6 	bl	80002b8 <__aeabi_dsub>
 8012d6c:	4622      	mov	r2, r4
 8012d6e:	462b      	mov	r3, r5
 8012d70:	f7ed fc5a 	bl	8000628 <__aeabi_dmul>
 8012d74:	a338      	add	r3, pc, #224	; (adr r3, 8012e58 <__kernel_cos+0x160>)
 8012d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d7a:	f7ed fa9f 	bl	80002bc <__adddf3>
 8012d7e:	4622      	mov	r2, r4
 8012d80:	462b      	mov	r3, r5
 8012d82:	f7ed fc51 	bl	8000628 <__aeabi_dmul>
 8012d86:	a336      	add	r3, pc, #216	; (adr r3, 8012e60 <__kernel_cos+0x168>)
 8012d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d8c:	f7ed fa94 	bl	80002b8 <__aeabi_dsub>
 8012d90:	4622      	mov	r2, r4
 8012d92:	462b      	mov	r3, r5
 8012d94:	f7ed fc48 	bl	8000628 <__aeabi_dmul>
 8012d98:	a333      	add	r3, pc, #204	; (adr r3, 8012e68 <__kernel_cos+0x170>)
 8012d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d9e:	f7ed fa8d 	bl	80002bc <__adddf3>
 8012da2:	4622      	mov	r2, r4
 8012da4:	462b      	mov	r3, r5
 8012da6:	f7ed fc3f 	bl	8000628 <__aeabi_dmul>
 8012daa:	4622      	mov	r2, r4
 8012dac:	462b      	mov	r3, r5
 8012dae:	f7ed fc3b 	bl	8000628 <__aeabi_dmul>
 8012db2:	ec53 2b18 	vmov	r2, r3, d8
 8012db6:	4604      	mov	r4, r0
 8012db8:	460d      	mov	r5, r1
 8012dba:	4640      	mov	r0, r8
 8012dbc:	4649      	mov	r1, r9
 8012dbe:	f7ed fc33 	bl	8000628 <__aeabi_dmul>
 8012dc2:	460b      	mov	r3, r1
 8012dc4:	4602      	mov	r2, r0
 8012dc6:	4629      	mov	r1, r5
 8012dc8:	4620      	mov	r0, r4
 8012dca:	f7ed fa75 	bl	80002b8 <__aeabi_dsub>
 8012dce:	4b29      	ldr	r3, [pc, #164]	; (8012e74 <__kernel_cos+0x17c>)
 8012dd0:	429e      	cmp	r6, r3
 8012dd2:	4680      	mov	r8, r0
 8012dd4:	4689      	mov	r9, r1
 8012dd6:	dc11      	bgt.n	8012dfc <__kernel_cos+0x104>
 8012dd8:	4602      	mov	r2, r0
 8012dda:	460b      	mov	r3, r1
 8012ddc:	4650      	mov	r0, sl
 8012dde:	4659      	mov	r1, fp
 8012de0:	f7ed fa6a 	bl	80002b8 <__aeabi_dsub>
 8012de4:	460b      	mov	r3, r1
 8012de6:	4924      	ldr	r1, [pc, #144]	; (8012e78 <__kernel_cos+0x180>)
 8012de8:	4602      	mov	r2, r0
 8012dea:	2000      	movs	r0, #0
 8012dec:	f7ed fa64 	bl	80002b8 <__aeabi_dsub>
 8012df0:	ecbd 8b02 	vpop	{d8}
 8012df4:	ec41 0b10 	vmov	d0, r0, r1
 8012df8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dfc:	4b1f      	ldr	r3, [pc, #124]	; (8012e7c <__kernel_cos+0x184>)
 8012dfe:	491e      	ldr	r1, [pc, #120]	; (8012e78 <__kernel_cos+0x180>)
 8012e00:	429e      	cmp	r6, r3
 8012e02:	bfcc      	ite	gt
 8012e04:	4d1e      	ldrgt	r5, [pc, #120]	; (8012e80 <__kernel_cos+0x188>)
 8012e06:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012e0a:	2400      	movs	r4, #0
 8012e0c:	4622      	mov	r2, r4
 8012e0e:	462b      	mov	r3, r5
 8012e10:	2000      	movs	r0, #0
 8012e12:	f7ed fa51 	bl	80002b8 <__aeabi_dsub>
 8012e16:	4622      	mov	r2, r4
 8012e18:	4606      	mov	r6, r0
 8012e1a:	460f      	mov	r7, r1
 8012e1c:	462b      	mov	r3, r5
 8012e1e:	4650      	mov	r0, sl
 8012e20:	4659      	mov	r1, fp
 8012e22:	f7ed fa49 	bl	80002b8 <__aeabi_dsub>
 8012e26:	4642      	mov	r2, r8
 8012e28:	464b      	mov	r3, r9
 8012e2a:	f7ed fa45 	bl	80002b8 <__aeabi_dsub>
 8012e2e:	4602      	mov	r2, r0
 8012e30:	460b      	mov	r3, r1
 8012e32:	4630      	mov	r0, r6
 8012e34:	4639      	mov	r1, r7
 8012e36:	e7d9      	b.n	8012dec <__kernel_cos+0xf4>
 8012e38:	2000      	movs	r0, #0
 8012e3a:	490f      	ldr	r1, [pc, #60]	; (8012e78 <__kernel_cos+0x180>)
 8012e3c:	e7d8      	b.n	8012df0 <__kernel_cos+0xf8>
 8012e3e:	bf00      	nop
 8012e40:	be8838d4 	.word	0xbe8838d4
 8012e44:	bda8fae9 	.word	0xbda8fae9
 8012e48:	bdb4b1c4 	.word	0xbdb4b1c4
 8012e4c:	3e21ee9e 	.word	0x3e21ee9e
 8012e50:	809c52ad 	.word	0x809c52ad
 8012e54:	3e927e4f 	.word	0x3e927e4f
 8012e58:	19cb1590 	.word	0x19cb1590
 8012e5c:	3efa01a0 	.word	0x3efa01a0
 8012e60:	16c15177 	.word	0x16c15177
 8012e64:	3f56c16c 	.word	0x3f56c16c
 8012e68:	5555554c 	.word	0x5555554c
 8012e6c:	3fa55555 	.word	0x3fa55555
 8012e70:	3fe00000 	.word	0x3fe00000
 8012e74:	3fd33332 	.word	0x3fd33332
 8012e78:	3ff00000 	.word	0x3ff00000
 8012e7c:	3fe90000 	.word	0x3fe90000
 8012e80:	3fd20000 	.word	0x3fd20000
 8012e84:	00000000 	.word	0x00000000

08012e88 <__kernel_rem_pio2>:
 8012e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e8c:	ed2d 8b02 	vpush	{d8}
 8012e90:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012e94:	1ed4      	subs	r4, r2, #3
 8012e96:	9308      	str	r3, [sp, #32]
 8012e98:	9101      	str	r1, [sp, #4]
 8012e9a:	4bc5      	ldr	r3, [pc, #788]	; (80131b0 <__kernel_rem_pio2+0x328>)
 8012e9c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012e9e:	9009      	str	r0, [sp, #36]	; 0x24
 8012ea0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012ea4:	9304      	str	r3, [sp, #16]
 8012ea6:	9b08      	ldr	r3, [sp, #32]
 8012ea8:	3b01      	subs	r3, #1
 8012eaa:	9307      	str	r3, [sp, #28]
 8012eac:	2318      	movs	r3, #24
 8012eae:	fb94 f4f3 	sdiv	r4, r4, r3
 8012eb2:	f06f 0317 	mvn.w	r3, #23
 8012eb6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012eba:	fb04 3303 	mla	r3, r4, r3, r3
 8012ebe:	eb03 0a02 	add.w	sl, r3, r2
 8012ec2:	9b04      	ldr	r3, [sp, #16]
 8012ec4:	9a07      	ldr	r2, [sp, #28]
 8012ec6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80131a0 <__kernel_rem_pio2+0x318>
 8012eca:	eb03 0802 	add.w	r8, r3, r2
 8012ece:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012ed0:	1aa7      	subs	r7, r4, r2
 8012ed2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012ed6:	ae22      	add	r6, sp, #136	; 0x88
 8012ed8:	2500      	movs	r5, #0
 8012eda:	4545      	cmp	r5, r8
 8012edc:	dd13      	ble.n	8012f06 <__kernel_rem_pio2+0x7e>
 8012ede:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80131a0 <__kernel_rem_pio2+0x318>
 8012ee2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012ee6:	2600      	movs	r6, #0
 8012ee8:	9b04      	ldr	r3, [sp, #16]
 8012eea:	429e      	cmp	r6, r3
 8012eec:	dc32      	bgt.n	8012f54 <__kernel_rem_pio2+0xcc>
 8012eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ef0:	9302      	str	r3, [sp, #8]
 8012ef2:	9b08      	ldr	r3, [sp, #32]
 8012ef4:	199d      	adds	r5, r3, r6
 8012ef6:	ab22      	add	r3, sp, #136	; 0x88
 8012ef8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012efc:	9306      	str	r3, [sp, #24]
 8012efe:	ec59 8b18 	vmov	r8, r9, d8
 8012f02:	2700      	movs	r7, #0
 8012f04:	e01f      	b.n	8012f46 <__kernel_rem_pio2+0xbe>
 8012f06:	42ef      	cmn	r7, r5
 8012f08:	d407      	bmi.n	8012f1a <__kernel_rem_pio2+0x92>
 8012f0a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012f0e:	f7ed fb21 	bl	8000554 <__aeabi_i2d>
 8012f12:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012f16:	3501      	adds	r5, #1
 8012f18:	e7df      	b.n	8012eda <__kernel_rem_pio2+0x52>
 8012f1a:	ec51 0b18 	vmov	r0, r1, d8
 8012f1e:	e7f8      	b.n	8012f12 <__kernel_rem_pio2+0x8a>
 8012f20:	9906      	ldr	r1, [sp, #24]
 8012f22:	9d02      	ldr	r5, [sp, #8]
 8012f24:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012f28:	9106      	str	r1, [sp, #24]
 8012f2a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012f2e:	9502      	str	r5, [sp, #8]
 8012f30:	f7ed fb7a 	bl	8000628 <__aeabi_dmul>
 8012f34:	4602      	mov	r2, r0
 8012f36:	460b      	mov	r3, r1
 8012f38:	4640      	mov	r0, r8
 8012f3a:	4649      	mov	r1, r9
 8012f3c:	f7ed f9be 	bl	80002bc <__adddf3>
 8012f40:	3701      	adds	r7, #1
 8012f42:	4680      	mov	r8, r0
 8012f44:	4689      	mov	r9, r1
 8012f46:	9b07      	ldr	r3, [sp, #28]
 8012f48:	429f      	cmp	r7, r3
 8012f4a:	dde9      	ble.n	8012f20 <__kernel_rem_pio2+0x98>
 8012f4c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012f50:	3601      	adds	r6, #1
 8012f52:	e7c9      	b.n	8012ee8 <__kernel_rem_pio2+0x60>
 8012f54:	9b04      	ldr	r3, [sp, #16]
 8012f56:	aa0e      	add	r2, sp, #56	; 0x38
 8012f58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012f5c:	930c      	str	r3, [sp, #48]	; 0x30
 8012f5e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012f60:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012f64:	9c04      	ldr	r4, [sp, #16]
 8012f66:	930b      	str	r3, [sp, #44]	; 0x2c
 8012f68:	ab9a      	add	r3, sp, #616	; 0x268
 8012f6a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012f6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012f72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f76:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012f7a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012f7e:	ab9a      	add	r3, sp, #616	; 0x268
 8012f80:	445b      	add	r3, fp
 8012f82:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012f86:	2500      	movs	r5, #0
 8012f88:	1b63      	subs	r3, r4, r5
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	dc78      	bgt.n	8013080 <__kernel_rem_pio2+0x1f8>
 8012f8e:	4650      	mov	r0, sl
 8012f90:	ec49 8b10 	vmov	d0, r8, r9
 8012f94:	f000 fc00 	bl	8013798 <scalbn>
 8012f98:	ec57 6b10 	vmov	r6, r7, d0
 8012f9c:	2200      	movs	r2, #0
 8012f9e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012fa2:	ee10 0a10 	vmov	r0, s0
 8012fa6:	4639      	mov	r1, r7
 8012fa8:	f7ed fb3e 	bl	8000628 <__aeabi_dmul>
 8012fac:	ec41 0b10 	vmov	d0, r0, r1
 8012fb0:	f000 fb6e 	bl	8013690 <floor>
 8012fb4:	2200      	movs	r2, #0
 8012fb6:	ec51 0b10 	vmov	r0, r1, d0
 8012fba:	4b7e      	ldr	r3, [pc, #504]	; (80131b4 <__kernel_rem_pio2+0x32c>)
 8012fbc:	f7ed fb34 	bl	8000628 <__aeabi_dmul>
 8012fc0:	4602      	mov	r2, r0
 8012fc2:	460b      	mov	r3, r1
 8012fc4:	4630      	mov	r0, r6
 8012fc6:	4639      	mov	r1, r7
 8012fc8:	f7ed f976 	bl	80002b8 <__aeabi_dsub>
 8012fcc:	460f      	mov	r7, r1
 8012fce:	4606      	mov	r6, r0
 8012fd0:	f7ed fdda 	bl	8000b88 <__aeabi_d2iz>
 8012fd4:	9006      	str	r0, [sp, #24]
 8012fd6:	f7ed fabd 	bl	8000554 <__aeabi_i2d>
 8012fda:	4602      	mov	r2, r0
 8012fdc:	460b      	mov	r3, r1
 8012fde:	4630      	mov	r0, r6
 8012fe0:	4639      	mov	r1, r7
 8012fe2:	f7ed f969 	bl	80002b8 <__aeabi_dsub>
 8012fe6:	f1ba 0f00 	cmp.w	sl, #0
 8012fea:	4606      	mov	r6, r0
 8012fec:	460f      	mov	r7, r1
 8012fee:	dd6c      	ble.n	80130ca <__kernel_rem_pio2+0x242>
 8012ff0:	1e62      	subs	r2, r4, #1
 8012ff2:	ab0e      	add	r3, sp, #56	; 0x38
 8012ff4:	f1ca 0118 	rsb	r1, sl, #24
 8012ff8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012ffc:	9d06      	ldr	r5, [sp, #24]
 8012ffe:	fa40 f301 	asr.w	r3, r0, r1
 8013002:	441d      	add	r5, r3
 8013004:	408b      	lsls	r3, r1
 8013006:	1ac0      	subs	r0, r0, r3
 8013008:	ab0e      	add	r3, sp, #56	; 0x38
 801300a:	9506      	str	r5, [sp, #24]
 801300c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8013010:	f1ca 0317 	rsb	r3, sl, #23
 8013014:	fa40 f303 	asr.w	r3, r0, r3
 8013018:	9302      	str	r3, [sp, #8]
 801301a:	9b02      	ldr	r3, [sp, #8]
 801301c:	2b00      	cmp	r3, #0
 801301e:	dd62      	ble.n	80130e6 <__kernel_rem_pio2+0x25e>
 8013020:	9b06      	ldr	r3, [sp, #24]
 8013022:	2200      	movs	r2, #0
 8013024:	3301      	adds	r3, #1
 8013026:	9306      	str	r3, [sp, #24]
 8013028:	4615      	mov	r5, r2
 801302a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801302e:	4294      	cmp	r4, r2
 8013030:	f300 8095 	bgt.w	801315e <__kernel_rem_pio2+0x2d6>
 8013034:	f1ba 0f00 	cmp.w	sl, #0
 8013038:	dd07      	ble.n	801304a <__kernel_rem_pio2+0x1c2>
 801303a:	f1ba 0f01 	cmp.w	sl, #1
 801303e:	f000 80a2 	beq.w	8013186 <__kernel_rem_pio2+0x2fe>
 8013042:	f1ba 0f02 	cmp.w	sl, #2
 8013046:	f000 80c1 	beq.w	80131cc <__kernel_rem_pio2+0x344>
 801304a:	9b02      	ldr	r3, [sp, #8]
 801304c:	2b02      	cmp	r3, #2
 801304e:	d14a      	bne.n	80130e6 <__kernel_rem_pio2+0x25e>
 8013050:	4632      	mov	r2, r6
 8013052:	463b      	mov	r3, r7
 8013054:	2000      	movs	r0, #0
 8013056:	4958      	ldr	r1, [pc, #352]	; (80131b8 <__kernel_rem_pio2+0x330>)
 8013058:	f7ed f92e 	bl	80002b8 <__aeabi_dsub>
 801305c:	4606      	mov	r6, r0
 801305e:	460f      	mov	r7, r1
 8013060:	2d00      	cmp	r5, #0
 8013062:	d040      	beq.n	80130e6 <__kernel_rem_pio2+0x25e>
 8013064:	4650      	mov	r0, sl
 8013066:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80131a8 <__kernel_rem_pio2+0x320>
 801306a:	f000 fb95 	bl	8013798 <scalbn>
 801306e:	4630      	mov	r0, r6
 8013070:	4639      	mov	r1, r7
 8013072:	ec53 2b10 	vmov	r2, r3, d0
 8013076:	f7ed f91f 	bl	80002b8 <__aeabi_dsub>
 801307a:	4606      	mov	r6, r0
 801307c:	460f      	mov	r7, r1
 801307e:	e032      	b.n	80130e6 <__kernel_rem_pio2+0x25e>
 8013080:	2200      	movs	r2, #0
 8013082:	4b4e      	ldr	r3, [pc, #312]	; (80131bc <__kernel_rem_pio2+0x334>)
 8013084:	4640      	mov	r0, r8
 8013086:	4649      	mov	r1, r9
 8013088:	f7ed face 	bl	8000628 <__aeabi_dmul>
 801308c:	f7ed fd7c 	bl	8000b88 <__aeabi_d2iz>
 8013090:	f7ed fa60 	bl	8000554 <__aeabi_i2d>
 8013094:	2200      	movs	r2, #0
 8013096:	4b4a      	ldr	r3, [pc, #296]	; (80131c0 <__kernel_rem_pio2+0x338>)
 8013098:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801309c:	f7ed fac4 	bl	8000628 <__aeabi_dmul>
 80130a0:	4602      	mov	r2, r0
 80130a2:	460b      	mov	r3, r1
 80130a4:	4640      	mov	r0, r8
 80130a6:	4649      	mov	r1, r9
 80130a8:	f7ed f906 	bl	80002b8 <__aeabi_dsub>
 80130ac:	f7ed fd6c 	bl	8000b88 <__aeabi_d2iz>
 80130b0:	ab0e      	add	r3, sp, #56	; 0x38
 80130b2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80130b6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80130ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130be:	f7ed f8fd 	bl	80002bc <__adddf3>
 80130c2:	3501      	adds	r5, #1
 80130c4:	4680      	mov	r8, r0
 80130c6:	4689      	mov	r9, r1
 80130c8:	e75e      	b.n	8012f88 <__kernel_rem_pio2+0x100>
 80130ca:	d105      	bne.n	80130d8 <__kernel_rem_pio2+0x250>
 80130cc:	1e63      	subs	r3, r4, #1
 80130ce:	aa0e      	add	r2, sp, #56	; 0x38
 80130d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80130d4:	15c3      	asrs	r3, r0, #23
 80130d6:	e79f      	b.n	8013018 <__kernel_rem_pio2+0x190>
 80130d8:	2200      	movs	r2, #0
 80130da:	4b3a      	ldr	r3, [pc, #232]	; (80131c4 <__kernel_rem_pio2+0x33c>)
 80130dc:	f7ed fd2a 	bl	8000b34 <__aeabi_dcmpge>
 80130e0:	2800      	cmp	r0, #0
 80130e2:	d139      	bne.n	8013158 <__kernel_rem_pio2+0x2d0>
 80130e4:	9002      	str	r0, [sp, #8]
 80130e6:	2200      	movs	r2, #0
 80130e8:	2300      	movs	r3, #0
 80130ea:	4630      	mov	r0, r6
 80130ec:	4639      	mov	r1, r7
 80130ee:	f7ed fd03 	bl	8000af8 <__aeabi_dcmpeq>
 80130f2:	2800      	cmp	r0, #0
 80130f4:	f000 80c7 	beq.w	8013286 <__kernel_rem_pio2+0x3fe>
 80130f8:	1e65      	subs	r5, r4, #1
 80130fa:	462b      	mov	r3, r5
 80130fc:	2200      	movs	r2, #0
 80130fe:	9904      	ldr	r1, [sp, #16]
 8013100:	428b      	cmp	r3, r1
 8013102:	da6a      	bge.n	80131da <__kernel_rem_pio2+0x352>
 8013104:	2a00      	cmp	r2, #0
 8013106:	f000 8088 	beq.w	801321a <__kernel_rem_pio2+0x392>
 801310a:	ab0e      	add	r3, sp, #56	; 0x38
 801310c:	f1aa 0a18 	sub.w	sl, sl, #24
 8013110:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8013114:	2b00      	cmp	r3, #0
 8013116:	f000 80b4 	beq.w	8013282 <__kernel_rem_pio2+0x3fa>
 801311a:	4650      	mov	r0, sl
 801311c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80131a8 <__kernel_rem_pio2+0x320>
 8013120:	f000 fb3a 	bl	8013798 <scalbn>
 8013124:	00ec      	lsls	r4, r5, #3
 8013126:	ab72      	add	r3, sp, #456	; 0x1c8
 8013128:	191e      	adds	r6, r3, r4
 801312a:	ec59 8b10 	vmov	r8, r9, d0
 801312e:	f106 0a08 	add.w	sl, r6, #8
 8013132:	462f      	mov	r7, r5
 8013134:	2f00      	cmp	r7, #0
 8013136:	f280 80df 	bge.w	80132f8 <__kernel_rem_pio2+0x470>
 801313a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80131a0 <__kernel_rem_pio2+0x318>
 801313e:	f04f 0a00 	mov.w	sl, #0
 8013142:	eba5 030a 	sub.w	r3, r5, sl
 8013146:	2b00      	cmp	r3, #0
 8013148:	f2c0 810a 	blt.w	8013360 <__kernel_rem_pio2+0x4d8>
 801314c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80131c8 <__kernel_rem_pio2+0x340>
 8013150:	ec59 8b18 	vmov	r8, r9, d8
 8013154:	2700      	movs	r7, #0
 8013156:	e0f5      	b.n	8013344 <__kernel_rem_pio2+0x4bc>
 8013158:	2302      	movs	r3, #2
 801315a:	9302      	str	r3, [sp, #8]
 801315c:	e760      	b.n	8013020 <__kernel_rem_pio2+0x198>
 801315e:	ab0e      	add	r3, sp, #56	; 0x38
 8013160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013164:	b94d      	cbnz	r5, 801317a <__kernel_rem_pio2+0x2f2>
 8013166:	b12b      	cbz	r3, 8013174 <__kernel_rem_pio2+0x2ec>
 8013168:	a80e      	add	r0, sp, #56	; 0x38
 801316a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801316e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8013172:	2301      	movs	r3, #1
 8013174:	3201      	adds	r2, #1
 8013176:	461d      	mov	r5, r3
 8013178:	e759      	b.n	801302e <__kernel_rem_pio2+0x1a6>
 801317a:	a80e      	add	r0, sp, #56	; 0x38
 801317c:	1acb      	subs	r3, r1, r3
 801317e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8013182:	462b      	mov	r3, r5
 8013184:	e7f6      	b.n	8013174 <__kernel_rem_pio2+0x2ec>
 8013186:	1e62      	subs	r2, r4, #1
 8013188:	ab0e      	add	r3, sp, #56	; 0x38
 801318a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801318e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013192:	a90e      	add	r1, sp, #56	; 0x38
 8013194:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013198:	e757      	b.n	801304a <__kernel_rem_pio2+0x1c2>
 801319a:	bf00      	nop
 801319c:	f3af 8000 	nop.w
	...
 80131ac:	3ff00000 	.word	0x3ff00000
 80131b0:	08018480 	.word	0x08018480
 80131b4:	40200000 	.word	0x40200000
 80131b8:	3ff00000 	.word	0x3ff00000
 80131bc:	3e700000 	.word	0x3e700000
 80131c0:	41700000 	.word	0x41700000
 80131c4:	3fe00000 	.word	0x3fe00000
 80131c8:	08018440 	.word	0x08018440
 80131cc:	1e62      	subs	r2, r4, #1
 80131ce:	ab0e      	add	r3, sp, #56	; 0x38
 80131d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80131d8:	e7db      	b.n	8013192 <__kernel_rem_pio2+0x30a>
 80131da:	a90e      	add	r1, sp, #56	; 0x38
 80131dc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80131e0:	3b01      	subs	r3, #1
 80131e2:	430a      	orrs	r2, r1
 80131e4:	e78b      	b.n	80130fe <__kernel_rem_pio2+0x276>
 80131e6:	3301      	adds	r3, #1
 80131e8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80131ec:	2900      	cmp	r1, #0
 80131ee:	d0fa      	beq.n	80131e6 <__kernel_rem_pio2+0x35e>
 80131f0:	9a08      	ldr	r2, [sp, #32]
 80131f2:	4422      	add	r2, r4
 80131f4:	00d2      	lsls	r2, r2, #3
 80131f6:	a922      	add	r1, sp, #136	; 0x88
 80131f8:	18e3      	adds	r3, r4, r3
 80131fa:	9206      	str	r2, [sp, #24]
 80131fc:	440a      	add	r2, r1
 80131fe:	9302      	str	r3, [sp, #8]
 8013200:	f10b 0108 	add.w	r1, fp, #8
 8013204:	f102 0308 	add.w	r3, r2, #8
 8013208:	1c66      	adds	r6, r4, #1
 801320a:	910a      	str	r1, [sp, #40]	; 0x28
 801320c:	2500      	movs	r5, #0
 801320e:	930d      	str	r3, [sp, #52]	; 0x34
 8013210:	9b02      	ldr	r3, [sp, #8]
 8013212:	42b3      	cmp	r3, r6
 8013214:	da04      	bge.n	8013220 <__kernel_rem_pio2+0x398>
 8013216:	461c      	mov	r4, r3
 8013218:	e6a6      	b.n	8012f68 <__kernel_rem_pio2+0xe0>
 801321a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801321c:	2301      	movs	r3, #1
 801321e:	e7e3      	b.n	80131e8 <__kernel_rem_pio2+0x360>
 8013220:	9b06      	ldr	r3, [sp, #24]
 8013222:	18ef      	adds	r7, r5, r3
 8013224:	ab22      	add	r3, sp, #136	; 0x88
 8013226:	441f      	add	r7, r3
 8013228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801322a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801322e:	f7ed f991 	bl	8000554 <__aeabi_i2d>
 8013232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013234:	461c      	mov	r4, r3
 8013236:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013238:	e9c7 0100 	strd	r0, r1, [r7]
 801323c:	eb03 0b05 	add.w	fp, r3, r5
 8013240:	2700      	movs	r7, #0
 8013242:	f04f 0800 	mov.w	r8, #0
 8013246:	f04f 0900 	mov.w	r9, #0
 801324a:	9b07      	ldr	r3, [sp, #28]
 801324c:	429f      	cmp	r7, r3
 801324e:	dd08      	ble.n	8013262 <__kernel_rem_pio2+0x3da>
 8013250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013252:	aa72      	add	r2, sp, #456	; 0x1c8
 8013254:	18eb      	adds	r3, r5, r3
 8013256:	4413      	add	r3, r2
 8013258:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801325c:	3601      	adds	r6, #1
 801325e:	3508      	adds	r5, #8
 8013260:	e7d6      	b.n	8013210 <__kernel_rem_pio2+0x388>
 8013262:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013266:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801326a:	f7ed f9dd 	bl	8000628 <__aeabi_dmul>
 801326e:	4602      	mov	r2, r0
 8013270:	460b      	mov	r3, r1
 8013272:	4640      	mov	r0, r8
 8013274:	4649      	mov	r1, r9
 8013276:	f7ed f821 	bl	80002bc <__adddf3>
 801327a:	3701      	adds	r7, #1
 801327c:	4680      	mov	r8, r0
 801327e:	4689      	mov	r9, r1
 8013280:	e7e3      	b.n	801324a <__kernel_rem_pio2+0x3c2>
 8013282:	3d01      	subs	r5, #1
 8013284:	e741      	b.n	801310a <__kernel_rem_pio2+0x282>
 8013286:	f1ca 0000 	rsb	r0, sl, #0
 801328a:	ec47 6b10 	vmov	d0, r6, r7
 801328e:	f000 fa83 	bl	8013798 <scalbn>
 8013292:	ec57 6b10 	vmov	r6, r7, d0
 8013296:	2200      	movs	r2, #0
 8013298:	4b99      	ldr	r3, [pc, #612]	; (8013500 <__kernel_rem_pio2+0x678>)
 801329a:	ee10 0a10 	vmov	r0, s0
 801329e:	4639      	mov	r1, r7
 80132a0:	f7ed fc48 	bl	8000b34 <__aeabi_dcmpge>
 80132a4:	b1f8      	cbz	r0, 80132e6 <__kernel_rem_pio2+0x45e>
 80132a6:	2200      	movs	r2, #0
 80132a8:	4b96      	ldr	r3, [pc, #600]	; (8013504 <__kernel_rem_pio2+0x67c>)
 80132aa:	4630      	mov	r0, r6
 80132ac:	4639      	mov	r1, r7
 80132ae:	f7ed f9bb 	bl	8000628 <__aeabi_dmul>
 80132b2:	f7ed fc69 	bl	8000b88 <__aeabi_d2iz>
 80132b6:	4680      	mov	r8, r0
 80132b8:	f7ed f94c 	bl	8000554 <__aeabi_i2d>
 80132bc:	2200      	movs	r2, #0
 80132be:	4b90      	ldr	r3, [pc, #576]	; (8013500 <__kernel_rem_pio2+0x678>)
 80132c0:	f7ed f9b2 	bl	8000628 <__aeabi_dmul>
 80132c4:	460b      	mov	r3, r1
 80132c6:	4602      	mov	r2, r0
 80132c8:	4639      	mov	r1, r7
 80132ca:	4630      	mov	r0, r6
 80132cc:	f7ec fff4 	bl	80002b8 <__aeabi_dsub>
 80132d0:	f7ed fc5a 	bl	8000b88 <__aeabi_d2iz>
 80132d4:	1c65      	adds	r5, r4, #1
 80132d6:	ab0e      	add	r3, sp, #56	; 0x38
 80132d8:	f10a 0a18 	add.w	sl, sl, #24
 80132dc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80132e0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80132e4:	e719      	b.n	801311a <__kernel_rem_pio2+0x292>
 80132e6:	4630      	mov	r0, r6
 80132e8:	4639      	mov	r1, r7
 80132ea:	f7ed fc4d 	bl	8000b88 <__aeabi_d2iz>
 80132ee:	ab0e      	add	r3, sp, #56	; 0x38
 80132f0:	4625      	mov	r5, r4
 80132f2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80132f6:	e710      	b.n	801311a <__kernel_rem_pio2+0x292>
 80132f8:	ab0e      	add	r3, sp, #56	; 0x38
 80132fa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80132fe:	f7ed f929 	bl	8000554 <__aeabi_i2d>
 8013302:	4642      	mov	r2, r8
 8013304:	464b      	mov	r3, r9
 8013306:	f7ed f98f 	bl	8000628 <__aeabi_dmul>
 801330a:	2200      	movs	r2, #0
 801330c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013310:	4b7c      	ldr	r3, [pc, #496]	; (8013504 <__kernel_rem_pio2+0x67c>)
 8013312:	4640      	mov	r0, r8
 8013314:	4649      	mov	r1, r9
 8013316:	f7ed f987 	bl	8000628 <__aeabi_dmul>
 801331a:	3f01      	subs	r7, #1
 801331c:	4680      	mov	r8, r0
 801331e:	4689      	mov	r9, r1
 8013320:	e708      	b.n	8013134 <__kernel_rem_pio2+0x2ac>
 8013322:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8013326:	e9d3 2300 	ldrd	r2, r3, [r3]
 801332a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801332e:	f7ed f97b 	bl	8000628 <__aeabi_dmul>
 8013332:	4602      	mov	r2, r0
 8013334:	460b      	mov	r3, r1
 8013336:	4640      	mov	r0, r8
 8013338:	4649      	mov	r1, r9
 801333a:	f7ec ffbf 	bl	80002bc <__adddf3>
 801333e:	3701      	adds	r7, #1
 8013340:	4680      	mov	r8, r0
 8013342:	4689      	mov	r9, r1
 8013344:	9b04      	ldr	r3, [sp, #16]
 8013346:	429f      	cmp	r7, r3
 8013348:	dc01      	bgt.n	801334e <__kernel_rem_pio2+0x4c6>
 801334a:	45ba      	cmp	sl, r7
 801334c:	dae9      	bge.n	8013322 <__kernel_rem_pio2+0x49a>
 801334e:	ab4a      	add	r3, sp, #296	; 0x128
 8013350:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013354:	e9c3 8900 	strd	r8, r9, [r3]
 8013358:	f10a 0a01 	add.w	sl, sl, #1
 801335c:	3e08      	subs	r6, #8
 801335e:	e6f0      	b.n	8013142 <__kernel_rem_pio2+0x2ba>
 8013360:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8013362:	2b03      	cmp	r3, #3
 8013364:	d85b      	bhi.n	801341e <__kernel_rem_pio2+0x596>
 8013366:	e8df f003 	tbb	[pc, r3]
 801336a:	264a      	.short	0x264a
 801336c:	0226      	.short	0x0226
 801336e:	ab9a      	add	r3, sp, #616	; 0x268
 8013370:	441c      	add	r4, r3
 8013372:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013376:	46a2      	mov	sl, r4
 8013378:	46ab      	mov	fp, r5
 801337a:	f1bb 0f00 	cmp.w	fp, #0
 801337e:	dc6c      	bgt.n	801345a <__kernel_rem_pio2+0x5d2>
 8013380:	46a2      	mov	sl, r4
 8013382:	46ab      	mov	fp, r5
 8013384:	f1bb 0f01 	cmp.w	fp, #1
 8013388:	f300 8086 	bgt.w	8013498 <__kernel_rem_pio2+0x610>
 801338c:	2000      	movs	r0, #0
 801338e:	2100      	movs	r1, #0
 8013390:	2d01      	cmp	r5, #1
 8013392:	f300 80a0 	bgt.w	80134d6 <__kernel_rem_pio2+0x64e>
 8013396:	9b02      	ldr	r3, [sp, #8]
 8013398:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801339c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	f040 809e 	bne.w	80134e2 <__kernel_rem_pio2+0x65a>
 80133a6:	9b01      	ldr	r3, [sp, #4]
 80133a8:	e9c3 7800 	strd	r7, r8, [r3]
 80133ac:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80133b0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80133b4:	e033      	b.n	801341e <__kernel_rem_pio2+0x596>
 80133b6:	3408      	adds	r4, #8
 80133b8:	ab4a      	add	r3, sp, #296	; 0x128
 80133ba:	441c      	add	r4, r3
 80133bc:	462e      	mov	r6, r5
 80133be:	2000      	movs	r0, #0
 80133c0:	2100      	movs	r1, #0
 80133c2:	2e00      	cmp	r6, #0
 80133c4:	da3a      	bge.n	801343c <__kernel_rem_pio2+0x5b4>
 80133c6:	9b02      	ldr	r3, [sp, #8]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d03d      	beq.n	8013448 <__kernel_rem_pio2+0x5c0>
 80133cc:	4602      	mov	r2, r0
 80133ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80133d2:	9c01      	ldr	r4, [sp, #4]
 80133d4:	e9c4 2300 	strd	r2, r3, [r4]
 80133d8:	4602      	mov	r2, r0
 80133da:	460b      	mov	r3, r1
 80133dc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80133e0:	f7ec ff6a 	bl	80002b8 <__aeabi_dsub>
 80133e4:	ae4c      	add	r6, sp, #304	; 0x130
 80133e6:	2401      	movs	r4, #1
 80133e8:	42a5      	cmp	r5, r4
 80133ea:	da30      	bge.n	801344e <__kernel_rem_pio2+0x5c6>
 80133ec:	9b02      	ldr	r3, [sp, #8]
 80133ee:	b113      	cbz	r3, 80133f6 <__kernel_rem_pio2+0x56e>
 80133f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80133f4:	4619      	mov	r1, r3
 80133f6:	9b01      	ldr	r3, [sp, #4]
 80133f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80133fc:	e00f      	b.n	801341e <__kernel_rem_pio2+0x596>
 80133fe:	ab9a      	add	r3, sp, #616	; 0x268
 8013400:	441c      	add	r4, r3
 8013402:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8013406:	2000      	movs	r0, #0
 8013408:	2100      	movs	r1, #0
 801340a:	2d00      	cmp	r5, #0
 801340c:	da10      	bge.n	8013430 <__kernel_rem_pio2+0x5a8>
 801340e:	9b02      	ldr	r3, [sp, #8]
 8013410:	b113      	cbz	r3, 8013418 <__kernel_rem_pio2+0x590>
 8013412:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013416:	4619      	mov	r1, r3
 8013418:	9b01      	ldr	r3, [sp, #4]
 801341a:	e9c3 0100 	strd	r0, r1, [r3]
 801341e:	9b06      	ldr	r3, [sp, #24]
 8013420:	f003 0007 	and.w	r0, r3, #7
 8013424:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013428:	ecbd 8b02 	vpop	{d8}
 801342c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013430:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013434:	f7ec ff42 	bl	80002bc <__adddf3>
 8013438:	3d01      	subs	r5, #1
 801343a:	e7e6      	b.n	801340a <__kernel_rem_pio2+0x582>
 801343c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013440:	f7ec ff3c 	bl	80002bc <__adddf3>
 8013444:	3e01      	subs	r6, #1
 8013446:	e7bc      	b.n	80133c2 <__kernel_rem_pio2+0x53a>
 8013448:	4602      	mov	r2, r0
 801344a:	460b      	mov	r3, r1
 801344c:	e7c1      	b.n	80133d2 <__kernel_rem_pio2+0x54a>
 801344e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8013452:	f7ec ff33 	bl	80002bc <__adddf3>
 8013456:	3401      	adds	r4, #1
 8013458:	e7c6      	b.n	80133e8 <__kernel_rem_pio2+0x560>
 801345a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801345e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8013462:	4640      	mov	r0, r8
 8013464:	ec53 2b17 	vmov	r2, r3, d7
 8013468:	4649      	mov	r1, r9
 801346a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801346e:	f7ec ff25 	bl	80002bc <__adddf3>
 8013472:	4602      	mov	r2, r0
 8013474:	460b      	mov	r3, r1
 8013476:	4606      	mov	r6, r0
 8013478:	460f      	mov	r7, r1
 801347a:	4640      	mov	r0, r8
 801347c:	4649      	mov	r1, r9
 801347e:	f7ec ff1b 	bl	80002b8 <__aeabi_dsub>
 8013482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013486:	f7ec ff19 	bl	80002bc <__adddf3>
 801348a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801348e:	e9ca 0100 	strd	r0, r1, [sl]
 8013492:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8013496:	e770      	b.n	801337a <__kernel_rem_pio2+0x4f2>
 8013498:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801349c:	ed3a 7b02 	vldmdb	sl!, {d7}
 80134a0:	4630      	mov	r0, r6
 80134a2:	ec53 2b17 	vmov	r2, r3, d7
 80134a6:	4639      	mov	r1, r7
 80134a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80134ac:	f7ec ff06 	bl	80002bc <__adddf3>
 80134b0:	4602      	mov	r2, r0
 80134b2:	460b      	mov	r3, r1
 80134b4:	4680      	mov	r8, r0
 80134b6:	4689      	mov	r9, r1
 80134b8:	4630      	mov	r0, r6
 80134ba:	4639      	mov	r1, r7
 80134bc:	f7ec fefc 	bl	80002b8 <__aeabi_dsub>
 80134c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80134c4:	f7ec fefa 	bl	80002bc <__adddf3>
 80134c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80134cc:	e9ca 0100 	strd	r0, r1, [sl]
 80134d0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80134d4:	e756      	b.n	8013384 <__kernel_rem_pio2+0x4fc>
 80134d6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80134da:	f7ec feef 	bl	80002bc <__adddf3>
 80134de:	3d01      	subs	r5, #1
 80134e0:	e756      	b.n	8013390 <__kernel_rem_pio2+0x508>
 80134e2:	9b01      	ldr	r3, [sp, #4]
 80134e4:	9a01      	ldr	r2, [sp, #4]
 80134e6:	601f      	str	r7, [r3, #0]
 80134e8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80134ec:	605c      	str	r4, [r3, #4]
 80134ee:	609d      	str	r5, [r3, #8]
 80134f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80134f4:	60d3      	str	r3, [r2, #12]
 80134f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80134fa:	6110      	str	r0, [r2, #16]
 80134fc:	6153      	str	r3, [r2, #20]
 80134fe:	e78e      	b.n	801341e <__kernel_rem_pio2+0x596>
 8013500:	41700000 	.word	0x41700000
 8013504:	3e700000 	.word	0x3e700000

08013508 <__kernel_sin>:
 8013508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801350c:	ec55 4b10 	vmov	r4, r5, d0
 8013510:	b085      	sub	sp, #20
 8013512:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013516:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801351a:	ed8d 1b00 	vstr	d1, [sp]
 801351e:	9002      	str	r0, [sp, #8]
 8013520:	da06      	bge.n	8013530 <__kernel_sin+0x28>
 8013522:	ee10 0a10 	vmov	r0, s0
 8013526:	4629      	mov	r1, r5
 8013528:	f7ed fb2e 	bl	8000b88 <__aeabi_d2iz>
 801352c:	2800      	cmp	r0, #0
 801352e:	d051      	beq.n	80135d4 <__kernel_sin+0xcc>
 8013530:	4622      	mov	r2, r4
 8013532:	462b      	mov	r3, r5
 8013534:	4620      	mov	r0, r4
 8013536:	4629      	mov	r1, r5
 8013538:	f7ed f876 	bl	8000628 <__aeabi_dmul>
 801353c:	4682      	mov	sl, r0
 801353e:	468b      	mov	fp, r1
 8013540:	4602      	mov	r2, r0
 8013542:	460b      	mov	r3, r1
 8013544:	4620      	mov	r0, r4
 8013546:	4629      	mov	r1, r5
 8013548:	f7ed f86e 	bl	8000628 <__aeabi_dmul>
 801354c:	a341      	add	r3, pc, #260	; (adr r3, 8013654 <__kernel_sin+0x14c>)
 801354e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013552:	4680      	mov	r8, r0
 8013554:	4689      	mov	r9, r1
 8013556:	4650      	mov	r0, sl
 8013558:	4659      	mov	r1, fp
 801355a:	f7ed f865 	bl	8000628 <__aeabi_dmul>
 801355e:	a33f      	add	r3, pc, #252	; (adr r3, 801365c <__kernel_sin+0x154>)
 8013560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013564:	f7ec fea8 	bl	80002b8 <__aeabi_dsub>
 8013568:	4652      	mov	r2, sl
 801356a:	465b      	mov	r3, fp
 801356c:	f7ed f85c 	bl	8000628 <__aeabi_dmul>
 8013570:	a33c      	add	r3, pc, #240	; (adr r3, 8013664 <__kernel_sin+0x15c>)
 8013572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013576:	f7ec fea1 	bl	80002bc <__adddf3>
 801357a:	4652      	mov	r2, sl
 801357c:	465b      	mov	r3, fp
 801357e:	f7ed f853 	bl	8000628 <__aeabi_dmul>
 8013582:	a33a      	add	r3, pc, #232	; (adr r3, 801366c <__kernel_sin+0x164>)
 8013584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013588:	f7ec fe96 	bl	80002b8 <__aeabi_dsub>
 801358c:	4652      	mov	r2, sl
 801358e:	465b      	mov	r3, fp
 8013590:	f7ed f84a 	bl	8000628 <__aeabi_dmul>
 8013594:	a337      	add	r3, pc, #220	; (adr r3, 8013674 <__kernel_sin+0x16c>)
 8013596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801359a:	f7ec fe8f 	bl	80002bc <__adddf3>
 801359e:	9b02      	ldr	r3, [sp, #8]
 80135a0:	4606      	mov	r6, r0
 80135a2:	460f      	mov	r7, r1
 80135a4:	b9db      	cbnz	r3, 80135de <__kernel_sin+0xd6>
 80135a6:	4602      	mov	r2, r0
 80135a8:	460b      	mov	r3, r1
 80135aa:	4650      	mov	r0, sl
 80135ac:	4659      	mov	r1, fp
 80135ae:	f7ed f83b 	bl	8000628 <__aeabi_dmul>
 80135b2:	a325      	add	r3, pc, #148	; (adr r3, 8013648 <__kernel_sin+0x140>)
 80135b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135b8:	f7ec fe7e 	bl	80002b8 <__aeabi_dsub>
 80135bc:	4642      	mov	r2, r8
 80135be:	464b      	mov	r3, r9
 80135c0:	f7ed f832 	bl	8000628 <__aeabi_dmul>
 80135c4:	4602      	mov	r2, r0
 80135c6:	460b      	mov	r3, r1
 80135c8:	4620      	mov	r0, r4
 80135ca:	4629      	mov	r1, r5
 80135cc:	f7ec fe76 	bl	80002bc <__adddf3>
 80135d0:	4604      	mov	r4, r0
 80135d2:	460d      	mov	r5, r1
 80135d4:	ec45 4b10 	vmov	d0, r4, r5
 80135d8:	b005      	add	sp, #20
 80135da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135de:	2200      	movs	r2, #0
 80135e0:	4b1b      	ldr	r3, [pc, #108]	; (8013650 <__kernel_sin+0x148>)
 80135e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80135e6:	f7ed f81f 	bl	8000628 <__aeabi_dmul>
 80135ea:	4632      	mov	r2, r6
 80135ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80135f0:	463b      	mov	r3, r7
 80135f2:	4640      	mov	r0, r8
 80135f4:	4649      	mov	r1, r9
 80135f6:	f7ed f817 	bl	8000628 <__aeabi_dmul>
 80135fa:	4602      	mov	r2, r0
 80135fc:	460b      	mov	r3, r1
 80135fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013602:	f7ec fe59 	bl	80002b8 <__aeabi_dsub>
 8013606:	4652      	mov	r2, sl
 8013608:	465b      	mov	r3, fp
 801360a:	f7ed f80d 	bl	8000628 <__aeabi_dmul>
 801360e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013612:	f7ec fe51 	bl	80002b8 <__aeabi_dsub>
 8013616:	a30c      	add	r3, pc, #48	; (adr r3, 8013648 <__kernel_sin+0x140>)
 8013618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361c:	4606      	mov	r6, r0
 801361e:	460f      	mov	r7, r1
 8013620:	4640      	mov	r0, r8
 8013622:	4649      	mov	r1, r9
 8013624:	f7ed f800 	bl	8000628 <__aeabi_dmul>
 8013628:	4602      	mov	r2, r0
 801362a:	460b      	mov	r3, r1
 801362c:	4630      	mov	r0, r6
 801362e:	4639      	mov	r1, r7
 8013630:	f7ec fe44 	bl	80002bc <__adddf3>
 8013634:	4602      	mov	r2, r0
 8013636:	460b      	mov	r3, r1
 8013638:	4620      	mov	r0, r4
 801363a:	4629      	mov	r1, r5
 801363c:	f7ec fe3c 	bl	80002b8 <__aeabi_dsub>
 8013640:	e7c6      	b.n	80135d0 <__kernel_sin+0xc8>
 8013642:	bf00      	nop
 8013644:	f3af 8000 	nop.w
 8013648:	55555549 	.word	0x55555549
 801364c:	3fc55555 	.word	0x3fc55555
 8013650:	3fe00000 	.word	0x3fe00000
 8013654:	5acfd57c 	.word	0x5acfd57c
 8013658:	3de5d93a 	.word	0x3de5d93a
 801365c:	8a2b9ceb 	.word	0x8a2b9ceb
 8013660:	3e5ae5e6 	.word	0x3e5ae5e6
 8013664:	57b1fe7d 	.word	0x57b1fe7d
 8013668:	3ec71de3 	.word	0x3ec71de3
 801366c:	19c161d5 	.word	0x19c161d5
 8013670:	3f2a01a0 	.word	0x3f2a01a0
 8013674:	1110f8a6 	.word	0x1110f8a6
 8013678:	3f811111 	.word	0x3f811111

0801367c <fabs>:
 801367c:	ec51 0b10 	vmov	r0, r1, d0
 8013680:	ee10 2a10 	vmov	r2, s0
 8013684:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013688:	ec43 2b10 	vmov	d0, r2, r3
 801368c:	4770      	bx	lr
	...

08013690 <floor>:
 8013690:	ec51 0b10 	vmov	r0, r1, d0
 8013694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013698:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801369c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80136a0:	2e13      	cmp	r6, #19
 80136a2:	460c      	mov	r4, r1
 80136a4:	ee10 5a10 	vmov	r5, s0
 80136a8:	4680      	mov	r8, r0
 80136aa:	dc34      	bgt.n	8013716 <floor+0x86>
 80136ac:	2e00      	cmp	r6, #0
 80136ae:	da16      	bge.n	80136de <floor+0x4e>
 80136b0:	a335      	add	r3, pc, #212	; (adr r3, 8013788 <floor+0xf8>)
 80136b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136b6:	f7ec fe01 	bl	80002bc <__adddf3>
 80136ba:	2200      	movs	r2, #0
 80136bc:	2300      	movs	r3, #0
 80136be:	f7ed fa43 	bl	8000b48 <__aeabi_dcmpgt>
 80136c2:	b148      	cbz	r0, 80136d8 <floor+0x48>
 80136c4:	2c00      	cmp	r4, #0
 80136c6:	da59      	bge.n	801377c <floor+0xec>
 80136c8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80136cc:	4a30      	ldr	r2, [pc, #192]	; (8013790 <floor+0x100>)
 80136ce:	432b      	orrs	r3, r5
 80136d0:	2500      	movs	r5, #0
 80136d2:	42ab      	cmp	r3, r5
 80136d4:	bf18      	it	ne
 80136d6:	4614      	movne	r4, r2
 80136d8:	4621      	mov	r1, r4
 80136da:	4628      	mov	r0, r5
 80136dc:	e025      	b.n	801372a <floor+0x9a>
 80136de:	4f2d      	ldr	r7, [pc, #180]	; (8013794 <floor+0x104>)
 80136e0:	4137      	asrs	r7, r6
 80136e2:	ea01 0307 	and.w	r3, r1, r7
 80136e6:	4303      	orrs	r3, r0
 80136e8:	d01f      	beq.n	801372a <floor+0x9a>
 80136ea:	a327      	add	r3, pc, #156	; (adr r3, 8013788 <floor+0xf8>)
 80136ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136f0:	f7ec fde4 	bl	80002bc <__adddf3>
 80136f4:	2200      	movs	r2, #0
 80136f6:	2300      	movs	r3, #0
 80136f8:	f7ed fa26 	bl	8000b48 <__aeabi_dcmpgt>
 80136fc:	2800      	cmp	r0, #0
 80136fe:	d0eb      	beq.n	80136d8 <floor+0x48>
 8013700:	2c00      	cmp	r4, #0
 8013702:	bfbe      	ittt	lt
 8013704:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013708:	fa43 f606 	asrlt.w	r6, r3, r6
 801370c:	19a4      	addlt	r4, r4, r6
 801370e:	ea24 0407 	bic.w	r4, r4, r7
 8013712:	2500      	movs	r5, #0
 8013714:	e7e0      	b.n	80136d8 <floor+0x48>
 8013716:	2e33      	cmp	r6, #51	; 0x33
 8013718:	dd0b      	ble.n	8013732 <floor+0xa2>
 801371a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801371e:	d104      	bne.n	801372a <floor+0x9a>
 8013720:	ee10 2a10 	vmov	r2, s0
 8013724:	460b      	mov	r3, r1
 8013726:	f7ec fdc9 	bl	80002bc <__adddf3>
 801372a:	ec41 0b10 	vmov	d0, r0, r1
 801372e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013732:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013736:	f04f 33ff 	mov.w	r3, #4294967295
 801373a:	fa23 f707 	lsr.w	r7, r3, r7
 801373e:	4207      	tst	r7, r0
 8013740:	d0f3      	beq.n	801372a <floor+0x9a>
 8013742:	a311      	add	r3, pc, #68	; (adr r3, 8013788 <floor+0xf8>)
 8013744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013748:	f7ec fdb8 	bl	80002bc <__adddf3>
 801374c:	2200      	movs	r2, #0
 801374e:	2300      	movs	r3, #0
 8013750:	f7ed f9fa 	bl	8000b48 <__aeabi_dcmpgt>
 8013754:	2800      	cmp	r0, #0
 8013756:	d0bf      	beq.n	80136d8 <floor+0x48>
 8013758:	2c00      	cmp	r4, #0
 801375a:	da02      	bge.n	8013762 <floor+0xd2>
 801375c:	2e14      	cmp	r6, #20
 801375e:	d103      	bne.n	8013768 <floor+0xd8>
 8013760:	3401      	adds	r4, #1
 8013762:	ea25 0507 	bic.w	r5, r5, r7
 8013766:	e7b7      	b.n	80136d8 <floor+0x48>
 8013768:	2301      	movs	r3, #1
 801376a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801376e:	fa03 f606 	lsl.w	r6, r3, r6
 8013772:	4435      	add	r5, r6
 8013774:	4545      	cmp	r5, r8
 8013776:	bf38      	it	cc
 8013778:	18e4      	addcc	r4, r4, r3
 801377a:	e7f2      	b.n	8013762 <floor+0xd2>
 801377c:	2500      	movs	r5, #0
 801377e:	462c      	mov	r4, r5
 8013780:	e7aa      	b.n	80136d8 <floor+0x48>
 8013782:	bf00      	nop
 8013784:	f3af 8000 	nop.w
 8013788:	8800759c 	.word	0x8800759c
 801378c:	7e37e43c 	.word	0x7e37e43c
 8013790:	bff00000 	.word	0xbff00000
 8013794:	000fffff 	.word	0x000fffff

08013798 <scalbn>:
 8013798:	b570      	push	{r4, r5, r6, lr}
 801379a:	ec55 4b10 	vmov	r4, r5, d0
 801379e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80137a2:	4606      	mov	r6, r0
 80137a4:	462b      	mov	r3, r5
 80137a6:	b9aa      	cbnz	r2, 80137d4 <scalbn+0x3c>
 80137a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80137ac:	4323      	orrs	r3, r4
 80137ae:	d03b      	beq.n	8013828 <scalbn+0x90>
 80137b0:	4b31      	ldr	r3, [pc, #196]	; (8013878 <scalbn+0xe0>)
 80137b2:	4629      	mov	r1, r5
 80137b4:	2200      	movs	r2, #0
 80137b6:	ee10 0a10 	vmov	r0, s0
 80137ba:	f7ec ff35 	bl	8000628 <__aeabi_dmul>
 80137be:	4b2f      	ldr	r3, [pc, #188]	; (801387c <scalbn+0xe4>)
 80137c0:	429e      	cmp	r6, r3
 80137c2:	4604      	mov	r4, r0
 80137c4:	460d      	mov	r5, r1
 80137c6:	da12      	bge.n	80137ee <scalbn+0x56>
 80137c8:	a327      	add	r3, pc, #156	; (adr r3, 8013868 <scalbn+0xd0>)
 80137ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ce:	f7ec ff2b 	bl	8000628 <__aeabi_dmul>
 80137d2:	e009      	b.n	80137e8 <scalbn+0x50>
 80137d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80137d8:	428a      	cmp	r2, r1
 80137da:	d10c      	bne.n	80137f6 <scalbn+0x5e>
 80137dc:	ee10 2a10 	vmov	r2, s0
 80137e0:	4620      	mov	r0, r4
 80137e2:	4629      	mov	r1, r5
 80137e4:	f7ec fd6a 	bl	80002bc <__adddf3>
 80137e8:	4604      	mov	r4, r0
 80137ea:	460d      	mov	r5, r1
 80137ec:	e01c      	b.n	8013828 <scalbn+0x90>
 80137ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80137f2:	460b      	mov	r3, r1
 80137f4:	3a36      	subs	r2, #54	; 0x36
 80137f6:	4432      	add	r2, r6
 80137f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80137fc:	428a      	cmp	r2, r1
 80137fe:	dd0b      	ble.n	8013818 <scalbn+0x80>
 8013800:	ec45 4b11 	vmov	d1, r4, r5
 8013804:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013870 <scalbn+0xd8>
 8013808:	f000 f83c 	bl	8013884 <copysign>
 801380c:	a318      	add	r3, pc, #96	; (adr r3, 8013870 <scalbn+0xd8>)
 801380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013812:	ec51 0b10 	vmov	r0, r1, d0
 8013816:	e7da      	b.n	80137ce <scalbn+0x36>
 8013818:	2a00      	cmp	r2, #0
 801381a:	dd08      	ble.n	801382e <scalbn+0x96>
 801381c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013820:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013824:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013828:	ec45 4b10 	vmov	d0, r4, r5
 801382c:	bd70      	pop	{r4, r5, r6, pc}
 801382e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013832:	da0d      	bge.n	8013850 <scalbn+0xb8>
 8013834:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013838:	429e      	cmp	r6, r3
 801383a:	ec45 4b11 	vmov	d1, r4, r5
 801383e:	dce1      	bgt.n	8013804 <scalbn+0x6c>
 8013840:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013868 <scalbn+0xd0>
 8013844:	f000 f81e 	bl	8013884 <copysign>
 8013848:	a307      	add	r3, pc, #28	; (adr r3, 8013868 <scalbn+0xd0>)
 801384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801384e:	e7e0      	b.n	8013812 <scalbn+0x7a>
 8013850:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013854:	3236      	adds	r2, #54	; 0x36
 8013856:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801385a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801385e:	4620      	mov	r0, r4
 8013860:	4629      	mov	r1, r5
 8013862:	2200      	movs	r2, #0
 8013864:	4b06      	ldr	r3, [pc, #24]	; (8013880 <scalbn+0xe8>)
 8013866:	e7b2      	b.n	80137ce <scalbn+0x36>
 8013868:	c2f8f359 	.word	0xc2f8f359
 801386c:	01a56e1f 	.word	0x01a56e1f
 8013870:	8800759c 	.word	0x8800759c
 8013874:	7e37e43c 	.word	0x7e37e43c
 8013878:	43500000 	.word	0x43500000
 801387c:	ffff3cb0 	.word	0xffff3cb0
 8013880:	3c900000 	.word	0x3c900000

08013884 <copysign>:
 8013884:	ec51 0b10 	vmov	r0, r1, d0
 8013888:	ee11 0a90 	vmov	r0, s3
 801388c:	ee10 2a10 	vmov	r2, s0
 8013890:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013894:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013898:	ea41 0300 	orr.w	r3, r1, r0
 801389c:	ec43 2b10 	vmov	d0, r2, r3
 80138a0:	4770      	bx	lr
	...

080138a4 <__errno>:
 80138a4:	4b01      	ldr	r3, [pc, #4]	; (80138ac <__errno+0x8>)
 80138a6:	6818      	ldr	r0, [r3, #0]
 80138a8:	4770      	bx	lr
 80138aa:	bf00      	nop
 80138ac:	2000000c 	.word	0x2000000c

080138b0 <__libc_init_array>:
 80138b0:	b570      	push	{r4, r5, r6, lr}
 80138b2:	4e0d      	ldr	r6, [pc, #52]	; (80138e8 <__libc_init_array+0x38>)
 80138b4:	4c0d      	ldr	r4, [pc, #52]	; (80138ec <__libc_init_array+0x3c>)
 80138b6:	1ba4      	subs	r4, r4, r6
 80138b8:	10a4      	asrs	r4, r4, #2
 80138ba:	2500      	movs	r5, #0
 80138bc:	42a5      	cmp	r5, r4
 80138be:	d109      	bne.n	80138d4 <__libc_init_array+0x24>
 80138c0:	4e0b      	ldr	r6, [pc, #44]	; (80138f0 <__libc_init_array+0x40>)
 80138c2:	4c0c      	ldr	r4, [pc, #48]	; (80138f4 <__libc_init_array+0x44>)
 80138c4:	f004 f9e8 	bl	8017c98 <_init>
 80138c8:	1ba4      	subs	r4, r4, r6
 80138ca:	10a4      	asrs	r4, r4, #2
 80138cc:	2500      	movs	r5, #0
 80138ce:	42a5      	cmp	r5, r4
 80138d0:	d105      	bne.n	80138de <__libc_init_array+0x2e>
 80138d2:	bd70      	pop	{r4, r5, r6, pc}
 80138d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80138d8:	4798      	blx	r3
 80138da:	3501      	adds	r5, #1
 80138dc:	e7ee      	b.n	80138bc <__libc_init_array+0xc>
 80138de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80138e2:	4798      	blx	r3
 80138e4:	3501      	adds	r5, #1
 80138e6:	e7f2      	b.n	80138ce <__libc_init_array+0x1e>
 80138e8:	080187cc 	.word	0x080187cc
 80138ec:	080187cc 	.word	0x080187cc
 80138f0:	080187cc 	.word	0x080187cc
 80138f4:	080187d4 	.word	0x080187d4

080138f8 <memcpy>:
 80138f8:	b510      	push	{r4, lr}
 80138fa:	1e43      	subs	r3, r0, #1
 80138fc:	440a      	add	r2, r1
 80138fe:	4291      	cmp	r1, r2
 8013900:	d100      	bne.n	8013904 <memcpy+0xc>
 8013902:	bd10      	pop	{r4, pc}
 8013904:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013908:	f803 4f01 	strb.w	r4, [r3, #1]!
 801390c:	e7f7      	b.n	80138fe <memcpy+0x6>

0801390e <memset>:
 801390e:	4402      	add	r2, r0
 8013910:	4603      	mov	r3, r0
 8013912:	4293      	cmp	r3, r2
 8013914:	d100      	bne.n	8013918 <memset+0xa>
 8013916:	4770      	bx	lr
 8013918:	f803 1b01 	strb.w	r1, [r3], #1
 801391c:	e7f9      	b.n	8013912 <memset+0x4>

0801391e <__cvt>:
 801391e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013922:	ec55 4b10 	vmov	r4, r5, d0
 8013926:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013928:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801392c:	2d00      	cmp	r5, #0
 801392e:	460e      	mov	r6, r1
 8013930:	4691      	mov	r9, r2
 8013932:	4619      	mov	r1, r3
 8013934:	bfb8      	it	lt
 8013936:	4622      	movlt	r2, r4
 8013938:	462b      	mov	r3, r5
 801393a:	f027 0720 	bic.w	r7, r7, #32
 801393e:	bfbb      	ittet	lt
 8013940:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013944:	461d      	movlt	r5, r3
 8013946:	2300      	movge	r3, #0
 8013948:	232d      	movlt	r3, #45	; 0x2d
 801394a:	bfb8      	it	lt
 801394c:	4614      	movlt	r4, r2
 801394e:	2f46      	cmp	r7, #70	; 0x46
 8013950:	700b      	strb	r3, [r1, #0]
 8013952:	d004      	beq.n	801395e <__cvt+0x40>
 8013954:	2f45      	cmp	r7, #69	; 0x45
 8013956:	d100      	bne.n	801395a <__cvt+0x3c>
 8013958:	3601      	adds	r6, #1
 801395a:	2102      	movs	r1, #2
 801395c:	e000      	b.n	8013960 <__cvt+0x42>
 801395e:	2103      	movs	r1, #3
 8013960:	ab03      	add	r3, sp, #12
 8013962:	9301      	str	r3, [sp, #4]
 8013964:	ab02      	add	r3, sp, #8
 8013966:	9300      	str	r3, [sp, #0]
 8013968:	4632      	mov	r2, r6
 801396a:	4653      	mov	r3, sl
 801396c:	ec45 4b10 	vmov	d0, r4, r5
 8013970:	f001 fdfe 	bl	8015570 <_dtoa_r>
 8013974:	2f47      	cmp	r7, #71	; 0x47
 8013976:	4680      	mov	r8, r0
 8013978:	d102      	bne.n	8013980 <__cvt+0x62>
 801397a:	f019 0f01 	tst.w	r9, #1
 801397e:	d026      	beq.n	80139ce <__cvt+0xb0>
 8013980:	2f46      	cmp	r7, #70	; 0x46
 8013982:	eb08 0906 	add.w	r9, r8, r6
 8013986:	d111      	bne.n	80139ac <__cvt+0x8e>
 8013988:	f898 3000 	ldrb.w	r3, [r8]
 801398c:	2b30      	cmp	r3, #48	; 0x30
 801398e:	d10a      	bne.n	80139a6 <__cvt+0x88>
 8013990:	2200      	movs	r2, #0
 8013992:	2300      	movs	r3, #0
 8013994:	4620      	mov	r0, r4
 8013996:	4629      	mov	r1, r5
 8013998:	f7ed f8ae 	bl	8000af8 <__aeabi_dcmpeq>
 801399c:	b918      	cbnz	r0, 80139a6 <__cvt+0x88>
 801399e:	f1c6 0601 	rsb	r6, r6, #1
 80139a2:	f8ca 6000 	str.w	r6, [sl]
 80139a6:	f8da 3000 	ldr.w	r3, [sl]
 80139aa:	4499      	add	r9, r3
 80139ac:	2200      	movs	r2, #0
 80139ae:	2300      	movs	r3, #0
 80139b0:	4620      	mov	r0, r4
 80139b2:	4629      	mov	r1, r5
 80139b4:	f7ed f8a0 	bl	8000af8 <__aeabi_dcmpeq>
 80139b8:	b938      	cbnz	r0, 80139ca <__cvt+0xac>
 80139ba:	2230      	movs	r2, #48	; 0x30
 80139bc:	9b03      	ldr	r3, [sp, #12]
 80139be:	454b      	cmp	r3, r9
 80139c0:	d205      	bcs.n	80139ce <__cvt+0xb0>
 80139c2:	1c59      	adds	r1, r3, #1
 80139c4:	9103      	str	r1, [sp, #12]
 80139c6:	701a      	strb	r2, [r3, #0]
 80139c8:	e7f8      	b.n	80139bc <__cvt+0x9e>
 80139ca:	f8cd 900c 	str.w	r9, [sp, #12]
 80139ce:	9b03      	ldr	r3, [sp, #12]
 80139d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80139d2:	eba3 0308 	sub.w	r3, r3, r8
 80139d6:	4640      	mov	r0, r8
 80139d8:	6013      	str	r3, [r2, #0]
 80139da:	b004      	add	sp, #16
 80139dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080139e0 <__exponent>:
 80139e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80139e2:	2900      	cmp	r1, #0
 80139e4:	4604      	mov	r4, r0
 80139e6:	bfba      	itte	lt
 80139e8:	4249      	neglt	r1, r1
 80139ea:	232d      	movlt	r3, #45	; 0x2d
 80139ec:	232b      	movge	r3, #43	; 0x2b
 80139ee:	2909      	cmp	r1, #9
 80139f0:	f804 2b02 	strb.w	r2, [r4], #2
 80139f4:	7043      	strb	r3, [r0, #1]
 80139f6:	dd20      	ble.n	8013a3a <__exponent+0x5a>
 80139f8:	f10d 0307 	add.w	r3, sp, #7
 80139fc:	461f      	mov	r7, r3
 80139fe:	260a      	movs	r6, #10
 8013a00:	fb91 f5f6 	sdiv	r5, r1, r6
 8013a04:	fb06 1115 	mls	r1, r6, r5, r1
 8013a08:	3130      	adds	r1, #48	; 0x30
 8013a0a:	2d09      	cmp	r5, #9
 8013a0c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013a10:	f103 32ff 	add.w	r2, r3, #4294967295
 8013a14:	4629      	mov	r1, r5
 8013a16:	dc09      	bgt.n	8013a2c <__exponent+0x4c>
 8013a18:	3130      	adds	r1, #48	; 0x30
 8013a1a:	3b02      	subs	r3, #2
 8013a1c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013a20:	42bb      	cmp	r3, r7
 8013a22:	4622      	mov	r2, r4
 8013a24:	d304      	bcc.n	8013a30 <__exponent+0x50>
 8013a26:	1a10      	subs	r0, r2, r0
 8013a28:	b003      	add	sp, #12
 8013a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a2c:	4613      	mov	r3, r2
 8013a2e:	e7e7      	b.n	8013a00 <__exponent+0x20>
 8013a30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013a34:	f804 2b01 	strb.w	r2, [r4], #1
 8013a38:	e7f2      	b.n	8013a20 <__exponent+0x40>
 8013a3a:	2330      	movs	r3, #48	; 0x30
 8013a3c:	4419      	add	r1, r3
 8013a3e:	7083      	strb	r3, [r0, #2]
 8013a40:	1d02      	adds	r2, r0, #4
 8013a42:	70c1      	strb	r1, [r0, #3]
 8013a44:	e7ef      	b.n	8013a26 <__exponent+0x46>
	...

08013a48 <_printf_float>:
 8013a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a4c:	b08d      	sub	sp, #52	; 0x34
 8013a4e:	460c      	mov	r4, r1
 8013a50:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8013a54:	4616      	mov	r6, r2
 8013a56:	461f      	mov	r7, r3
 8013a58:	4605      	mov	r5, r0
 8013a5a:	f002 fe7b 	bl	8016754 <_localeconv_r>
 8013a5e:	6803      	ldr	r3, [r0, #0]
 8013a60:	9304      	str	r3, [sp, #16]
 8013a62:	4618      	mov	r0, r3
 8013a64:	f7ec fbcc 	bl	8000200 <strlen>
 8013a68:	2300      	movs	r3, #0
 8013a6a:	930a      	str	r3, [sp, #40]	; 0x28
 8013a6c:	f8d8 3000 	ldr.w	r3, [r8]
 8013a70:	9005      	str	r0, [sp, #20]
 8013a72:	3307      	adds	r3, #7
 8013a74:	f023 0307 	bic.w	r3, r3, #7
 8013a78:	f103 0208 	add.w	r2, r3, #8
 8013a7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013a80:	f8d4 b000 	ldr.w	fp, [r4]
 8013a84:	f8c8 2000 	str.w	r2, [r8]
 8013a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a8c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013a90:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013a94:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013a98:	9307      	str	r3, [sp, #28]
 8013a9a:	f8cd 8018 	str.w	r8, [sp, #24]
 8013a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8013aa2:	4ba7      	ldr	r3, [pc, #668]	; (8013d40 <_printf_float+0x2f8>)
 8013aa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013aa8:	f7ed f858 	bl	8000b5c <__aeabi_dcmpun>
 8013aac:	bb70      	cbnz	r0, 8013b0c <_printf_float+0xc4>
 8013aae:	f04f 32ff 	mov.w	r2, #4294967295
 8013ab2:	4ba3      	ldr	r3, [pc, #652]	; (8013d40 <_printf_float+0x2f8>)
 8013ab4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013ab8:	f7ed f832 	bl	8000b20 <__aeabi_dcmple>
 8013abc:	bb30      	cbnz	r0, 8013b0c <_printf_float+0xc4>
 8013abe:	2200      	movs	r2, #0
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	4640      	mov	r0, r8
 8013ac4:	4649      	mov	r1, r9
 8013ac6:	f7ed f821 	bl	8000b0c <__aeabi_dcmplt>
 8013aca:	b110      	cbz	r0, 8013ad2 <_printf_float+0x8a>
 8013acc:	232d      	movs	r3, #45	; 0x2d
 8013ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013ad2:	4a9c      	ldr	r2, [pc, #624]	; (8013d44 <_printf_float+0x2fc>)
 8013ad4:	4b9c      	ldr	r3, [pc, #624]	; (8013d48 <_printf_float+0x300>)
 8013ad6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013ada:	bf8c      	ite	hi
 8013adc:	4690      	movhi	r8, r2
 8013ade:	4698      	movls	r8, r3
 8013ae0:	2303      	movs	r3, #3
 8013ae2:	f02b 0204 	bic.w	r2, fp, #4
 8013ae6:	6123      	str	r3, [r4, #16]
 8013ae8:	6022      	str	r2, [r4, #0]
 8013aea:	f04f 0900 	mov.w	r9, #0
 8013aee:	9700      	str	r7, [sp, #0]
 8013af0:	4633      	mov	r3, r6
 8013af2:	aa0b      	add	r2, sp, #44	; 0x2c
 8013af4:	4621      	mov	r1, r4
 8013af6:	4628      	mov	r0, r5
 8013af8:	f000 f9e6 	bl	8013ec8 <_printf_common>
 8013afc:	3001      	adds	r0, #1
 8013afe:	f040 808d 	bne.w	8013c1c <_printf_float+0x1d4>
 8013b02:	f04f 30ff 	mov.w	r0, #4294967295
 8013b06:	b00d      	add	sp, #52	; 0x34
 8013b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b0c:	4642      	mov	r2, r8
 8013b0e:	464b      	mov	r3, r9
 8013b10:	4640      	mov	r0, r8
 8013b12:	4649      	mov	r1, r9
 8013b14:	f7ed f822 	bl	8000b5c <__aeabi_dcmpun>
 8013b18:	b110      	cbz	r0, 8013b20 <_printf_float+0xd8>
 8013b1a:	4a8c      	ldr	r2, [pc, #560]	; (8013d4c <_printf_float+0x304>)
 8013b1c:	4b8c      	ldr	r3, [pc, #560]	; (8013d50 <_printf_float+0x308>)
 8013b1e:	e7da      	b.n	8013ad6 <_printf_float+0x8e>
 8013b20:	6861      	ldr	r1, [r4, #4]
 8013b22:	1c4b      	adds	r3, r1, #1
 8013b24:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013b28:	a80a      	add	r0, sp, #40	; 0x28
 8013b2a:	d13e      	bne.n	8013baa <_printf_float+0x162>
 8013b2c:	2306      	movs	r3, #6
 8013b2e:	6063      	str	r3, [r4, #4]
 8013b30:	2300      	movs	r3, #0
 8013b32:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013b36:	ab09      	add	r3, sp, #36	; 0x24
 8013b38:	9300      	str	r3, [sp, #0]
 8013b3a:	ec49 8b10 	vmov	d0, r8, r9
 8013b3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013b42:	6022      	str	r2, [r4, #0]
 8013b44:	f8cd a004 	str.w	sl, [sp, #4]
 8013b48:	6861      	ldr	r1, [r4, #4]
 8013b4a:	4628      	mov	r0, r5
 8013b4c:	f7ff fee7 	bl	801391e <__cvt>
 8013b50:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8013b54:	2b47      	cmp	r3, #71	; 0x47
 8013b56:	4680      	mov	r8, r0
 8013b58:	d109      	bne.n	8013b6e <_printf_float+0x126>
 8013b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b5c:	1cd8      	adds	r0, r3, #3
 8013b5e:	db02      	blt.n	8013b66 <_printf_float+0x11e>
 8013b60:	6862      	ldr	r2, [r4, #4]
 8013b62:	4293      	cmp	r3, r2
 8013b64:	dd47      	ble.n	8013bf6 <_printf_float+0x1ae>
 8013b66:	f1aa 0a02 	sub.w	sl, sl, #2
 8013b6a:	fa5f fa8a 	uxtb.w	sl, sl
 8013b6e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013b72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013b74:	d824      	bhi.n	8013bc0 <_printf_float+0x178>
 8013b76:	3901      	subs	r1, #1
 8013b78:	4652      	mov	r2, sl
 8013b7a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013b7e:	9109      	str	r1, [sp, #36]	; 0x24
 8013b80:	f7ff ff2e 	bl	80139e0 <__exponent>
 8013b84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013b86:	1813      	adds	r3, r2, r0
 8013b88:	2a01      	cmp	r2, #1
 8013b8a:	4681      	mov	r9, r0
 8013b8c:	6123      	str	r3, [r4, #16]
 8013b8e:	dc02      	bgt.n	8013b96 <_printf_float+0x14e>
 8013b90:	6822      	ldr	r2, [r4, #0]
 8013b92:	07d1      	lsls	r1, r2, #31
 8013b94:	d501      	bpl.n	8013b9a <_printf_float+0x152>
 8013b96:	3301      	adds	r3, #1
 8013b98:	6123      	str	r3, [r4, #16]
 8013b9a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	d0a5      	beq.n	8013aee <_printf_float+0xa6>
 8013ba2:	232d      	movs	r3, #45	; 0x2d
 8013ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013ba8:	e7a1      	b.n	8013aee <_printf_float+0xa6>
 8013baa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013bae:	f000 8177 	beq.w	8013ea0 <_printf_float+0x458>
 8013bb2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013bb6:	d1bb      	bne.n	8013b30 <_printf_float+0xe8>
 8013bb8:	2900      	cmp	r1, #0
 8013bba:	d1b9      	bne.n	8013b30 <_printf_float+0xe8>
 8013bbc:	2301      	movs	r3, #1
 8013bbe:	e7b6      	b.n	8013b2e <_printf_float+0xe6>
 8013bc0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013bc4:	d119      	bne.n	8013bfa <_printf_float+0x1b2>
 8013bc6:	2900      	cmp	r1, #0
 8013bc8:	6863      	ldr	r3, [r4, #4]
 8013bca:	dd0c      	ble.n	8013be6 <_printf_float+0x19e>
 8013bcc:	6121      	str	r1, [r4, #16]
 8013bce:	b913      	cbnz	r3, 8013bd6 <_printf_float+0x18e>
 8013bd0:	6822      	ldr	r2, [r4, #0]
 8013bd2:	07d2      	lsls	r2, r2, #31
 8013bd4:	d502      	bpl.n	8013bdc <_printf_float+0x194>
 8013bd6:	3301      	adds	r3, #1
 8013bd8:	440b      	add	r3, r1
 8013bda:	6123      	str	r3, [r4, #16]
 8013bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013bde:	65a3      	str	r3, [r4, #88]	; 0x58
 8013be0:	f04f 0900 	mov.w	r9, #0
 8013be4:	e7d9      	b.n	8013b9a <_printf_float+0x152>
 8013be6:	b913      	cbnz	r3, 8013bee <_printf_float+0x1a6>
 8013be8:	6822      	ldr	r2, [r4, #0]
 8013bea:	07d0      	lsls	r0, r2, #31
 8013bec:	d501      	bpl.n	8013bf2 <_printf_float+0x1aa>
 8013bee:	3302      	adds	r3, #2
 8013bf0:	e7f3      	b.n	8013bda <_printf_float+0x192>
 8013bf2:	2301      	movs	r3, #1
 8013bf4:	e7f1      	b.n	8013bda <_printf_float+0x192>
 8013bf6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013bfa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013bfe:	4293      	cmp	r3, r2
 8013c00:	db05      	blt.n	8013c0e <_printf_float+0x1c6>
 8013c02:	6822      	ldr	r2, [r4, #0]
 8013c04:	6123      	str	r3, [r4, #16]
 8013c06:	07d1      	lsls	r1, r2, #31
 8013c08:	d5e8      	bpl.n	8013bdc <_printf_float+0x194>
 8013c0a:	3301      	adds	r3, #1
 8013c0c:	e7e5      	b.n	8013bda <_printf_float+0x192>
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	bfd4      	ite	le
 8013c12:	f1c3 0302 	rsble	r3, r3, #2
 8013c16:	2301      	movgt	r3, #1
 8013c18:	4413      	add	r3, r2
 8013c1a:	e7de      	b.n	8013bda <_printf_float+0x192>
 8013c1c:	6823      	ldr	r3, [r4, #0]
 8013c1e:	055a      	lsls	r2, r3, #21
 8013c20:	d407      	bmi.n	8013c32 <_printf_float+0x1ea>
 8013c22:	6923      	ldr	r3, [r4, #16]
 8013c24:	4642      	mov	r2, r8
 8013c26:	4631      	mov	r1, r6
 8013c28:	4628      	mov	r0, r5
 8013c2a:	47b8      	blx	r7
 8013c2c:	3001      	adds	r0, #1
 8013c2e:	d12b      	bne.n	8013c88 <_printf_float+0x240>
 8013c30:	e767      	b.n	8013b02 <_printf_float+0xba>
 8013c32:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013c36:	f240 80dc 	bls.w	8013df2 <_printf_float+0x3aa>
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013c42:	f7ec ff59 	bl	8000af8 <__aeabi_dcmpeq>
 8013c46:	2800      	cmp	r0, #0
 8013c48:	d033      	beq.n	8013cb2 <_printf_float+0x26a>
 8013c4a:	2301      	movs	r3, #1
 8013c4c:	4a41      	ldr	r2, [pc, #260]	; (8013d54 <_printf_float+0x30c>)
 8013c4e:	4631      	mov	r1, r6
 8013c50:	4628      	mov	r0, r5
 8013c52:	47b8      	blx	r7
 8013c54:	3001      	adds	r0, #1
 8013c56:	f43f af54 	beq.w	8013b02 <_printf_float+0xba>
 8013c5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013c5e:	429a      	cmp	r2, r3
 8013c60:	db02      	blt.n	8013c68 <_printf_float+0x220>
 8013c62:	6823      	ldr	r3, [r4, #0]
 8013c64:	07d8      	lsls	r0, r3, #31
 8013c66:	d50f      	bpl.n	8013c88 <_printf_float+0x240>
 8013c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013c6c:	4631      	mov	r1, r6
 8013c6e:	4628      	mov	r0, r5
 8013c70:	47b8      	blx	r7
 8013c72:	3001      	adds	r0, #1
 8013c74:	f43f af45 	beq.w	8013b02 <_printf_float+0xba>
 8013c78:	f04f 0800 	mov.w	r8, #0
 8013c7c:	f104 091a 	add.w	r9, r4, #26
 8013c80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013c82:	3b01      	subs	r3, #1
 8013c84:	4543      	cmp	r3, r8
 8013c86:	dc09      	bgt.n	8013c9c <_printf_float+0x254>
 8013c88:	6823      	ldr	r3, [r4, #0]
 8013c8a:	079b      	lsls	r3, r3, #30
 8013c8c:	f100 8103 	bmi.w	8013e96 <_printf_float+0x44e>
 8013c90:	68e0      	ldr	r0, [r4, #12]
 8013c92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013c94:	4298      	cmp	r0, r3
 8013c96:	bfb8      	it	lt
 8013c98:	4618      	movlt	r0, r3
 8013c9a:	e734      	b.n	8013b06 <_printf_float+0xbe>
 8013c9c:	2301      	movs	r3, #1
 8013c9e:	464a      	mov	r2, r9
 8013ca0:	4631      	mov	r1, r6
 8013ca2:	4628      	mov	r0, r5
 8013ca4:	47b8      	blx	r7
 8013ca6:	3001      	adds	r0, #1
 8013ca8:	f43f af2b 	beq.w	8013b02 <_printf_float+0xba>
 8013cac:	f108 0801 	add.w	r8, r8, #1
 8013cb0:	e7e6      	b.n	8013c80 <_printf_float+0x238>
 8013cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	dc2b      	bgt.n	8013d10 <_printf_float+0x2c8>
 8013cb8:	2301      	movs	r3, #1
 8013cba:	4a26      	ldr	r2, [pc, #152]	; (8013d54 <_printf_float+0x30c>)
 8013cbc:	4631      	mov	r1, r6
 8013cbe:	4628      	mov	r0, r5
 8013cc0:	47b8      	blx	r7
 8013cc2:	3001      	adds	r0, #1
 8013cc4:	f43f af1d 	beq.w	8013b02 <_printf_float+0xba>
 8013cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cca:	b923      	cbnz	r3, 8013cd6 <_printf_float+0x28e>
 8013ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cce:	b913      	cbnz	r3, 8013cd6 <_printf_float+0x28e>
 8013cd0:	6823      	ldr	r3, [r4, #0]
 8013cd2:	07d9      	lsls	r1, r3, #31
 8013cd4:	d5d8      	bpl.n	8013c88 <_printf_float+0x240>
 8013cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013cda:	4631      	mov	r1, r6
 8013cdc:	4628      	mov	r0, r5
 8013cde:	47b8      	blx	r7
 8013ce0:	3001      	adds	r0, #1
 8013ce2:	f43f af0e 	beq.w	8013b02 <_printf_float+0xba>
 8013ce6:	f04f 0900 	mov.w	r9, #0
 8013cea:	f104 0a1a 	add.w	sl, r4, #26
 8013cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cf0:	425b      	negs	r3, r3
 8013cf2:	454b      	cmp	r3, r9
 8013cf4:	dc01      	bgt.n	8013cfa <_printf_float+0x2b2>
 8013cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013cf8:	e794      	b.n	8013c24 <_printf_float+0x1dc>
 8013cfa:	2301      	movs	r3, #1
 8013cfc:	4652      	mov	r2, sl
 8013cfe:	4631      	mov	r1, r6
 8013d00:	4628      	mov	r0, r5
 8013d02:	47b8      	blx	r7
 8013d04:	3001      	adds	r0, #1
 8013d06:	f43f aefc 	beq.w	8013b02 <_printf_float+0xba>
 8013d0a:	f109 0901 	add.w	r9, r9, #1
 8013d0e:	e7ee      	b.n	8013cee <_printf_float+0x2a6>
 8013d10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013d12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013d14:	429a      	cmp	r2, r3
 8013d16:	bfa8      	it	ge
 8013d18:	461a      	movge	r2, r3
 8013d1a:	2a00      	cmp	r2, #0
 8013d1c:	4691      	mov	r9, r2
 8013d1e:	dd07      	ble.n	8013d30 <_printf_float+0x2e8>
 8013d20:	4613      	mov	r3, r2
 8013d22:	4631      	mov	r1, r6
 8013d24:	4642      	mov	r2, r8
 8013d26:	4628      	mov	r0, r5
 8013d28:	47b8      	blx	r7
 8013d2a:	3001      	adds	r0, #1
 8013d2c:	f43f aee9 	beq.w	8013b02 <_printf_float+0xba>
 8013d30:	f104 031a 	add.w	r3, r4, #26
 8013d34:	f04f 0b00 	mov.w	fp, #0
 8013d38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013d3c:	9306      	str	r3, [sp, #24]
 8013d3e:	e015      	b.n	8013d6c <_printf_float+0x324>
 8013d40:	7fefffff 	.word	0x7fefffff
 8013d44:	08018494 	.word	0x08018494
 8013d48:	08018490 	.word	0x08018490
 8013d4c:	0801849c 	.word	0x0801849c
 8013d50:	08018498 	.word	0x08018498
 8013d54:	080186bb 	.word	0x080186bb
 8013d58:	2301      	movs	r3, #1
 8013d5a:	9a06      	ldr	r2, [sp, #24]
 8013d5c:	4631      	mov	r1, r6
 8013d5e:	4628      	mov	r0, r5
 8013d60:	47b8      	blx	r7
 8013d62:	3001      	adds	r0, #1
 8013d64:	f43f aecd 	beq.w	8013b02 <_printf_float+0xba>
 8013d68:	f10b 0b01 	add.w	fp, fp, #1
 8013d6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013d70:	ebaa 0309 	sub.w	r3, sl, r9
 8013d74:	455b      	cmp	r3, fp
 8013d76:	dcef      	bgt.n	8013d58 <_printf_float+0x310>
 8013d78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013d7c:	429a      	cmp	r2, r3
 8013d7e:	44d0      	add	r8, sl
 8013d80:	db15      	blt.n	8013dae <_printf_float+0x366>
 8013d82:	6823      	ldr	r3, [r4, #0]
 8013d84:	07da      	lsls	r2, r3, #31
 8013d86:	d412      	bmi.n	8013dae <_printf_float+0x366>
 8013d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013d8c:	eba3 020a 	sub.w	r2, r3, sl
 8013d90:	eba3 0a01 	sub.w	sl, r3, r1
 8013d94:	4592      	cmp	sl, r2
 8013d96:	bfa8      	it	ge
 8013d98:	4692      	movge	sl, r2
 8013d9a:	f1ba 0f00 	cmp.w	sl, #0
 8013d9e:	dc0e      	bgt.n	8013dbe <_printf_float+0x376>
 8013da0:	f04f 0800 	mov.w	r8, #0
 8013da4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013da8:	f104 091a 	add.w	r9, r4, #26
 8013dac:	e019      	b.n	8013de2 <_printf_float+0x39a>
 8013dae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013db2:	4631      	mov	r1, r6
 8013db4:	4628      	mov	r0, r5
 8013db6:	47b8      	blx	r7
 8013db8:	3001      	adds	r0, #1
 8013dba:	d1e5      	bne.n	8013d88 <_printf_float+0x340>
 8013dbc:	e6a1      	b.n	8013b02 <_printf_float+0xba>
 8013dbe:	4653      	mov	r3, sl
 8013dc0:	4642      	mov	r2, r8
 8013dc2:	4631      	mov	r1, r6
 8013dc4:	4628      	mov	r0, r5
 8013dc6:	47b8      	blx	r7
 8013dc8:	3001      	adds	r0, #1
 8013dca:	d1e9      	bne.n	8013da0 <_printf_float+0x358>
 8013dcc:	e699      	b.n	8013b02 <_printf_float+0xba>
 8013dce:	2301      	movs	r3, #1
 8013dd0:	464a      	mov	r2, r9
 8013dd2:	4631      	mov	r1, r6
 8013dd4:	4628      	mov	r0, r5
 8013dd6:	47b8      	blx	r7
 8013dd8:	3001      	adds	r0, #1
 8013dda:	f43f ae92 	beq.w	8013b02 <_printf_float+0xba>
 8013dde:	f108 0801 	add.w	r8, r8, #1
 8013de2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013de6:	1a9b      	subs	r3, r3, r2
 8013de8:	eba3 030a 	sub.w	r3, r3, sl
 8013dec:	4543      	cmp	r3, r8
 8013dee:	dcee      	bgt.n	8013dce <_printf_float+0x386>
 8013df0:	e74a      	b.n	8013c88 <_printf_float+0x240>
 8013df2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013df4:	2a01      	cmp	r2, #1
 8013df6:	dc01      	bgt.n	8013dfc <_printf_float+0x3b4>
 8013df8:	07db      	lsls	r3, r3, #31
 8013dfa:	d53a      	bpl.n	8013e72 <_printf_float+0x42a>
 8013dfc:	2301      	movs	r3, #1
 8013dfe:	4642      	mov	r2, r8
 8013e00:	4631      	mov	r1, r6
 8013e02:	4628      	mov	r0, r5
 8013e04:	47b8      	blx	r7
 8013e06:	3001      	adds	r0, #1
 8013e08:	f43f ae7b 	beq.w	8013b02 <_printf_float+0xba>
 8013e0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e10:	4631      	mov	r1, r6
 8013e12:	4628      	mov	r0, r5
 8013e14:	47b8      	blx	r7
 8013e16:	3001      	adds	r0, #1
 8013e18:	f108 0801 	add.w	r8, r8, #1
 8013e1c:	f43f ae71 	beq.w	8013b02 <_printf_float+0xba>
 8013e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e22:	2200      	movs	r2, #0
 8013e24:	f103 3aff 	add.w	sl, r3, #4294967295
 8013e28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	f7ec fe63 	bl	8000af8 <__aeabi_dcmpeq>
 8013e32:	b9c8      	cbnz	r0, 8013e68 <_printf_float+0x420>
 8013e34:	4653      	mov	r3, sl
 8013e36:	4642      	mov	r2, r8
 8013e38:	4631      	mov	r1, r6
 8013e3a:	4628      	mov	r0, r5
 8013e3c:	47b8      	blx	r7
 8013e3e:	3001      	adds	r0, #1
 8013e40:	d10e      	bne.n	8013e60 <_printf_float+0x418>
 8013e42:	e65e      	b.n	8013b02 <_printf_float+0xba>
 8013e44:	2301      	movs	r3, #1
 8013e46:	4652      	mov	r2, sl
 8013e48:	4631      	mov	r1, r6
 8013e4a:	4628      	mov	r0, r5
 8013e4c:	47b8      	blx	r7
 8013e4e:	3001      	adds	r0, #1
 8013e50:	f43f ae57 	beq.w	8013b02 <_printf_float+0xba>
 8013e54:	f108 0801 	add.w	r8, r8, #1
 8013e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e5a:	3b01      	subs	r3, #1
 8013e5c:	4543      	cmp	r3, r8
 8013e5e:	dcf1      	bgt.n	8013e44 <_printf_float+0x3fc>
 8013e60:	464b      	mov	r3, r9
 8013e62:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013e66:	e6de      	b.n	8013c26 <_printf_float+0x1de>
 8013e68:	f04f 0800 	mov.w	r8, #0
 8013e6c:	f104 0a1a 	add.w	sl, r4, #26
 8013e70:	e7f2      	b.n	8013e58 <_printf_float+0x410>
 8013e72:	2301      	movs	r3, #1
 8013e74:	e7df      	b.n	8013e36 <_printf_float+0x3ee>
 8013e76:	2301      	movs	r3, #1
 8013e78:	464a      	mov	r2, r9
 8013e7a:	4631      	mov	r1, r6
 8013e7c:	4628      	mov	r0, r5
 8013e7e:	47b8      	blx	r7
 8013e80:	3001      	adds	r0, #1
 8013e82:	f43f ae3e 	beq.w	8013b02 <_printf_float+0xba>
 8013e86:	f108 0801 	add.w	r8, r8, #1
 8013e8a:	68e3      	ldr	r3, [r4, #12]
 8013e8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013e8e:	1a9b      	subs	r3, r3, r2
 8013e90:	4543      	cmp	r3, r8
 8013e92:	dcf0      	bgt.n	8013e76 <_printf_float+0x42e>
 8013e94:	e6fc      	b.n	8013c90 <_printf_float+0x248>
 8013e96:	f04f 0800 	mov.w	r8, #0
 8013e9a:	f104 0919 	add.w	r9, r4, #25
 8013e9e:	e7f4      	b.n	8013e8a <_printf_float+0x442>
 8013ea0:	2900      	cmp	r1, #0
 8013ea2:	f43f ae8b 	beq.w	8013bbc <_printf_float+0x174>
 8013ea6:	2300      	movs	r3, #0
 8013ea8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013eac:	ab09      	add	r3, sp, #36	; 0x24
 8013eae:	9300      	str	r3, [sp, #0]
 8013eb0:	ec49 8b10 	vmov	d0, r8, r9
 8013eb4:	6022      	str	r2, [r4, #0]
 8013eb6:	f8cd a004 	str.w	sl, [sp, #4]
 8013eba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013ebe:	4628      	mov	r0, r5
 8013ec0:	f7ff fd2d 	bl	801391e <__cvt>
 8013ec4:	4680      	mov	r8, r0
 8013ec6:	e648      	b.n	8013b5a <_printf_float+0x112>

08013ec8 <_printf_common>:
 8013ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ecc:	4691      	mov	r9, r2
 8013ece:	461f      	mov	r7, r3
 8013ed0:	688a      	ldr	r2, [r1, #8]
 8013ed2:	690b      	ldr	r3, [r1, #16]
 8013ed4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013ed8:	4293      	cmp	r3, r2
 8013eda:	bfb8      	it	lt
 8013edc:	4613      	movlt	r3, r2
 8013ede:	f8c9 3000 	str.w	r3, [r9]
 8013ee2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013ee6:	4606      	mov	r6, r0
 8013ee8:	460c      	mov	r4, r1
 8013eea:	b112      	cbz	r2, 8013ef2 <_printf_common+0x2a>
 8013eec:	3301      	adds	r3, #1
 8013eee:	f8c9 3000 	str.w	r3, [r9]
 8013ef2:	6823      	ldr	r3, [r4, #0]
 8013ef4:	0699      	lsls	r1, r3, #26
 8013ef6:	bf42      	ittt	mi
 8013ef8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013efc:	3302      	addmi	r3, #2
 8013efe:	f8c9 3000 	strmi.w	r3, [r9]
 8013f02:	6825      	ldr	r5, [r4, #0]
 8013f04:	f015 0506 	ands.w	r5, r5, #6
 8013f08:	d107      	bne.n	8013f1a <_printf_common+0x52>
 8013f0a:	f104 0a19 	add.w	sl, r4, #25
 8013f0e:	68e3      	ldr	r3, [r4, #12]
 8013f10:	f8d9 2000 	ldr.w	r2, [r9]
 8013f14:	1a9b      	subs	r3, r3, r2
 8013f16:	42ab      	cmp	r3, r5
 8013f18:	dc28      	bgt.n	8013f6c <_printf_common+0xa4>
 8013f1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013f1e:	6822      	ldr	r2, [r4, #0]
 8013f20:	3300      	adds	r3, #0
 8013f22:	bf18      	it	ne
 8013f24:	2301      	movne	r3, #1
 8013f26:	0692      	lsls	r2, r2, #26
 8013f28:	d42d      	bmi.n	8013f86 <_printf_common+0xbe>
 8013f2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013f2e:	4639      	mov	r1, r7
 8013f30:	4630      	mov	r0, r6
 8013f32:	47c0      	blx	r8
 8013f34:	3001      	adds	r0, #1
 8013f36:	d020      	beq.n	8013f7a <_printf_common+0xb2>
 8013f38:	6823      	ldr	r3, [r4, #0]
 8013f3a:	68e5      	ldr	r5, [r4, #12]
 8013f3c:	f8d9 2000 	ldr.w	r2, [r9]
 8013f40:	f003 0306 	and.w	r3, r3, #6
 8013f44:	2b04      	cmp	r3, #4
 8013f46:	bf08      	it	eq
 8013f48:	1aad      	subeq	r5, r5, r2
 8013f4a:	68a3      	ldr	r3, [r4, #8]
 8013f4c:	6922      	ldr	r2, [r4, #16]
 8013f4e:	bf0c      	ite	eq
 8013f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013f54:	2500      	movne	r5, #0
 8013f56:	4293      	cmp	r3, r2
 8013f58:	bfc4      	itt	gt
 8013f5a:	1a9b      	subgt	r3, r3, r2
 8013f5c:	18ed      	addgt	r5, r5, r3
 8013f5e:	f04f 0900 	mov.w	r9, #0
 8013f62:	341a      	adds	r4, #26
 8013f64:	454d      	cmp	r5, r9
 8013f66:	d11a      	bne.n	8013f9e <_printf_common+0xd6>
 8013f68:	2000      	movs	r0, #0
 8013f6a:	e008      	b.n	8013f7e <_printf_common+0xb6>
 8013f6c:	2301      	movs	r3, #1
 8013f6e:	4652      	mov	r2, sl
 8013f70:	4639      	mov	r1, r7
 8013f72:	4630      	mov	r0, r6
 8013f74:	47c0      	blx	r8
 8013f76:	3001      	adds	r0, #1
 8013f78:	d103      	bne.n	8013f82 <_printf_common+0xba>
 8013f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8013f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f82:	3501      	adds	r5, #1
 8013f84:	e7c3      	b.n	8013f0e <_printf_common+0x46>
 8013f86:	18e1      	adds	r1, r4, r3
 8013f88:	1c5a      	adds	r2, r3, #1
 8013f8a:	2030      	movs	r0, #48	; 0x30
 8013f8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013f90:	4422      	add	r2, r4
 8013f92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013f96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013f9a:	3302      	adds	r3, #2
 8013f9c:	e7c5      	b.n	8013f2a <_printf_common+0x62>
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	4622      	mov	r2, r4
 8013fa2:	4639      	mov	r1, r7
 8013fa4:	4630      	mov	r0, r6
 8013fa6:	47c0      	blx	r8
 8013fa8:	3001      	adds	r0, #1
 8013faa:	d0e6      	beq.n	8013f7a <_printf_common+0xb2>
 8013fac:	f109 0901 	add.w	r9, r9, #1
 8013fb0:	e7d8      	b.n	8013f64 <_printf_common+0x9c>
	...

08013fb4 <_printf_i>:
 8013fb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013fb8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013fbc:	460c      	mov	r4, r1
 8013fbe:	7e09      	ldrb	r1, [r1, #24]
 8013fc0:	b085      	sub	sp, #20
 8013fc2:	296e      	cmp	r1, #110	; 0x6e
 8013fc4:	4617      	mov	r7, r2
 8013fc6:	4606      	mov	r6, r0
 8013fc8:	4698      	mov	r8, r3
 8013fca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013fcc:	f000 80b3 	beq.w	8014136 <_printf_i+0x182>
 8013fd0:	d822      	bhi.n	8014018 <_printf_i+0x64>
 8013fd2:	2963      	cmp	r1, #99	; 0x63
 8013fd4:	d036      	beq.n	8014044 <_printf_i+0x90>
 8013fd6:	d80a      	bhi.n	8013fee <_printf_i+0x3a>
 8013fd8:	2900      	cmp	r1, #0
 8013fda:	f000 80b9 	beq.w	8014150 <_printf_i+0x19c>
 8013fde:	2958      	cmp	r1, #88	; 0x58
 8013fe0:	f000 8083 	beq.w	80140ea <_printf_i+0x136>
 8013fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013fe8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013fec:	e032      	b.n	8014054 <_printf_i+0xa0>
 8013fee:	2964      	cmp	r1, #100	; 0x64
 8013ff0:	d001      	beq.n	8013ff6 <_printf_i+0x42>
 8013ff2:	2969      	cmp	r1, #105	; 0x69
 8013ff4:	d1f6      	bne.n	8013fe4 <_printf_i+0x30>
 8013ff6:	6820      	ldr	r0, [r4, #0]
 8013ff8:	6813      	ldr	r3, [r2, #0]
 8013ffa:	0605      	lsls	r5, r0, #24
 8013ffc:	f103 0104 	add.w	r1, r3, #4
 8014000:	d52a      	bpl.n	8014058 <_printf_i+0xa4>
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	6011      	str	r1, [r2, #0]
 8014006:	2b00      	cmp	r3, #0
 8014008:	da03      	bge.n	8014012 <_printf_i+0x5e>
 801400a:	222d      	movs	r2, #45	; 0x2d
 801400c:	425b      	negs	r3, r3
 801400e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014012:	486f      	ldr	r0, [pc, #444]	; (80141d0 <_printf_i+0x21c>)
 8014014:	220a      	movs	r2, #10
 8014016:	e039      	b.n	801408c <_printf_i+0xd8>
 8014018:	2973      	cmp	r1, #115	; 0x73
 801401a:	f000 809d 	beq.w	8014158 <_printf_i+0x1a4>
 801401e:	d808      	bhi.n	8014032 <_printf_i+0x7e>
 8014020:	296f      	cmp	r1, #111	; 0x6f
 8014022:	d020      	beq.n	8014066 <_printf_i+0xb2>
 8014024:	2970      	cmp	r1, #112	; 0x70
 8014026:	d1dd      	bne.n	8013fe4 <_printf_i+0x30>
 8014028:	6823      	ldr	r3, [r4, #0]
 801402a:	f043 0320 	orr.w	r3, r3, #32
 801402e:	6023      	str	r3, [r4, #0]
 8014030:	e003      	b.n	801403a <_printf_i+0x86>
 8014032:	2975      	cmp	r1, #117	; 0x75
 8014034:	d017      	beq.n	8014066 <_printf_i+0xb2>
 8014036:	2978      	cmp	r1, #120	; 0x78
 8014038:	d1d4      	bne.n	8013fe4 <_printf_i+0x30>
 801403a:	2378      	movs	r3, #120	; 0x78
 801403c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014040:	4864      	ldr	r0, [pc, #400]	; (80141d4 <_printf_i+0x220>)
 8014042:	e055      	b.n	80140f0 <_printf_i+0x13c>
 8014044:	6813      	ldr	r3, [r2, #0]
 8014046:	1d19      	adds	r1, r3, #4
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	6011      	str	r1, [r2, #0]
 801404c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014050:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014054:	2301      	movs	r3, #1
 8014056:	e08c      	b.n	8014172 <_printf_i+0x1be>
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	6011      	str	r1, [r2, #0]
 801405c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014060:	bf18      	it	ne
 8014062:	b21b      	sxthne	r3, r3
 8014064:	e7cf      	b.n	8014006 <_printf_i+0x52>
 8014066:	6813      	ldr	r3, [r2, #0]
 8014068:	6825      	ldr	r5, [r4, #0]
 801406a:	1d18      	adds	r0, r3, #4
 801406c:	6010      	str	r0, [r2, #0]
 801406e:	0628      	lsls	r0, r5, #24
 8014070:	d501      	bpl.n	8014076 <_printf_i+0xc2>
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	e002      	b.n	801407c <_printf_i+0xc8>
 8014076:	0668      	lsls	r0, r5, #25
 8014078:	d5fb      	bpl.n	8014072 <_printf_i+0xbe>
 801407a:	881b      	ldrh	r3, [r3, #0]
 801407c:	4854      	ldr	r0, [pc, #336]	; (80141d0 <_printf_i+0x21c>)
 801407e:	296f      	cmp	r1, #111	; 0x6f
 8014080:	bf14      	ite	ne
 8014082:	220a      	movne	r2, #10
 8014084:	2208      	moveq	r2, #8
 8014086:	2100      	movs	r1, #0
 8014088:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801408c:	6865      	ldr	r5, [r4, #4]
 801408e:	60a5      	str	r5, [r4, #8]
 8014090:	2d00      	cmp	r5, #0
 8014092:	f2c0 8095 	blt.w	80141c0 <_printf_i+0x20c>
 8014096:	6821      	ldr	r1, [r4, #0]
 8014098:	f021 0104 	bic.w	r1, r1, #4
 801409c:	6021      	str	r1, [r4, #0]
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d13d      	bne.n	801411e <_printf_i+0x16a>
 80140a2:	2d00      	cmp	r5, #0
 80140a4:	f040 808e 	bne.w	80141c4 <_printf_i+0x210>
 80140a8:	4665      	mov	r5, ip
 80140aa:	2a08      	cmp	r2, #8
 80140ac:	d10b      	bne.n	80140c6 <_printf_i+0x112>
 80140ae:	6823      	ldr	r3, [r4, #0]
 80140b0:	07db      	lsls	r3, r3, #31
 80140b2:	d508      	bpl.n	80140c6 <_printf_i+0x112>
 80140b4:	6923      	ldr	r3, [r4, #16]
 80140b6:	6862      	ldr	r2, [r4, #4]
 80140b8:	429a      	cmp	r2, r3
 80140ba:	bfde      	ittt	le
 80140bc:	2330      	movle	r3, #48	; 0x30
 80140be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80140c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80140c6:	ebac 0305 	sub.w	r3, ip, r5
 80140ca:	6123      	str	r3, [r4, #16]
 80140cc:	f8cd 8000 	str.w	r8, [sp]
 80140d0:	463b      	mov	r3, r7
 80140d2:	aa03      	add	r2, sp, #12
 80140d4:	4621      	mov	r1, r4
 80140d6:	4630      	mov	r0, r6
 80140d8:	f7ff fef6 	bl	8013ec8 <_printf_common>
 80140dc:	3001      	adds	r0, #1
 80140de:	d14d      	bne.n	801417c <_printf_i+0x1c8>
 80140e0:	f04f 30ff 	mov.w	r0, #4294967295
 80140e4:	b005      	add	sp, #20
 80140e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140ea:	4839      	ldr	r0, [pc, #228]	; (80141d0 <_printf_i+0x21c>)
 80140ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80140f0:	6813      	ldr	r3, [r2, #0]
 80140f2:	6821      	ldr	r1, [r4, #0]
 80140f4:	1d1d      	adds	r5, r3, #4
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	6015      	str	r5, [r2, #0]
 80140fa:	060a      	lsls	r2, r1, #24
 80140fc:	d50b      	bpl.n	8014116 <_printf_i+0x162>
 80140fe:	07ca      	lsls	r2, r1, #31
 8014100:	bf44      	itt	mi
 8014102:	f041 0120 	orrmi.w	r1, r1, #32
 8014106:	6021      	strmi	r1, [r4, #0]
 8014108:	b91b      	cbnz	r3, 8014112 <_printf_i+0x15e>
 801410a:	6822      	ldr	r2, [r4, #0]
 801410c:	f022 0220 	bic.w	r2, r2, #32
 8014110:	6022      	str	r2, [r4, #0]
 8014112:	2210      	movs	r2, #16
 8014114:	e7b7      	b.n	8014086 <_printf_i+0xd2>
 8014116:	064d      	lsls	r5, r1, #25
 8014118:	bf48      	it	mi
 801411a:	b29b      	uxthmi	r3, r3
 801411c:	e7ef      	b.n	80140fe <_printf_i+0x14a>
 801411e:	4665      	mov	r5, ip
 8014120:	fbb3 f1f2 	udiv	r1, r3, r2
 8014124:	fb02 3311 	mls	r3, r2, r1, r3
 8014128:	5cc3      	ldrb	r3, [r0, r3]
 801412a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801412e:	460b      	mov	r3, r1
 8014130:	2900      	cmp	r1, #0
 8014132:	d1f5      	bne.n	8014120 <_printf_i+0x16c>
 8014134:	e7b9      	b.n	80140aa <_printf_i+0xf6>
 8014136:	6813      	ldr	r3, [r2, #0]
 8014138:	6825      	ldr	r5, [r4, #0]
 801413a:	6961      	ldr	r1, [r4, #20]
 801413c:	1d18      	adds	r0, r3, #4
 801413e:	6010      	str	r0, [r2, #0]
 8014140:	0628      	lsls	r0, r5, #24
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	d501      	bpl.n	801414a <_printf_i+0x196>
 8014146:	6019      	str	r1, [r3, #0]
 8014148:	e002      	b.n	8014150 <_printf_i+0x19c>
 801414a:	066a      	lsls	r2, r5, #25
 801414c:	d5fb      	bpl.n	8014146 <_printf_i+0x192>
 801414e:	8019      	strh	r1, [r3, #0]
 8014150:	2300      	movs	r3, #0
 8014152:	6123      	str	r3, [r4, #16]
 8014154:	4665      	mov	r5, ip
 8014156:	e7b9      	b.n	80140cc <_printf_i+0x118>
 8014158:	6813      	ldr	r3, [r2, #0]
 801415a:	1d19      	adds	r1, r3, #4
 801415c:	6011      	str	r1, [r2, #0]
 801415e:	681d      	ldr	r5, [r3, #0]
 8014160:	6862      	ldr	r2, [r4, #4]
 8014162:	2100      	movs	r1, #0
 8014164:	4628      	mov	r0, r5
 8014166:	f7ec f853 	bl	8000210 <memchr>
 801416a:	b108      	cbz	r0, 8014170 <_printf_i+0x1bc>
 801416c:	1b40      	subs	r0, r0, r5
 801416e:	6060      	str	r0, [r4, #4]
 8014170:	6863      	ldr	r3, [r4, #4]
 8014172:	6123      	str	r3, [r4, #16]
 8014174:	2300      	movs	r3, #0
 8014176:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801417a:	e7a7      	b.n	80140cc <_printf_i+0x118>
 801417c:	6923      	ldr	r3, [r4, #16]
 801417e:	462a      	mov	r2, r5
 8014180:	4639      	mov	r1, r7
 8014182:	4630      	mov	r0, r6
 8014184:	47c0      	blx	r8
 8014186:	3001      	adds	r0, #1
 8014188:	d0aa      	beq.n	80140e0 <_printf_i+0x12c>
 801418a:	6823      	ldr	r3, [r4, #0]
 801418c:	079b      	lsls	r3, r3, #30
 801418e:	d413      	bmi.n	80141b8 <_printf_i+0x204>
 8014190:	68e0      	ldr	r0, [r4, #12]
 8014192:	9b03      	ldr	r3, [sp, #12]
 8014194:	4298      	cmp	r0, r3
 8014196:	bfb8      	it	lt
 8014198:	4618      	movlt	r0, r3
 801419a:	e7a3      	b.n	80140e4 <_printf_i+0x130>
 801419c:	2301      	movs	r3, #1
 801419e:	464a      	mov	r2, r9
 80141a0:	4639      	mov	r1, r7
 80141a2:	4630      	mov	r0, r6
 80141a4:	47c0      	blx	r8
 80141a6:	3001      	adds	r0, #1
 80141a8:	d09a      	beq.n	80140e0 <_printf_i+0x12c>
 80141aa:	3501      	adds	r5, #1
 80141ac:	68e3      	ldr	r3, [r4, #12]
 80141ae:	9a03      	ldr	r2, [sp, #12]
 80141b0:	1a9b      	subs	r3, r3, r2
 80141b2:	42ab      	cmp	r3, r5
 80141b4:	dcf2      	bgt.n	801419c <_printf_i+0x1e8>
 80141b6:	e7eb      	b.n	8014190 <_printf_i+0x1dc>
 80141b8:	2500      	movs	r5, #0
 80141ba:	f104 0919 	add.w	r9, r4, #25
 80141be:	e7f5      	b.n	80141ac <_printf_i+0x1f8>
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d1ac      	bne.n	801411e <_printf_i+0x16a>
 80141c4:	7803      	ldrb	r3, [r0, #0]
 80141c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80141ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80141ce:	e76c      	b.n	80140aa <_printf_i+0xf6>
 80141d0:	080184a0 	.word	0x080184a0
 80141d4:	080184b1 	.word	0x080184b1

080141d8 <_scanf_float>:
 80141d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141dc:	469a      	mov	sl, r3
 80141de:	688b      	ldr	r3, [r1, #8]
 80141e0:	4616      	mov	r6, r2
 80141e2:	1e5a      	subs	r2, r3, #1
 80141e4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80141e8:	b087      	sub	sp, #28
 80141ea:	bf83      	ittte	hi
 80141ec:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80141f0:	189b      	addhi	r3, r3, r2
 80141f2:	9301      	strhi	r3, [sp, #4]
 80141f4:	2300      	movls	r3, #0
 80141f6:	bf86      	itte	hi
 80141f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80141fc:	608b      	strhi	r3, [r1, #8]
 80141fe:	9301      	strls	r3, [sp, #4]
 8014200:	680b      	ldr	r3, [r1, #0]
 8014202:	4688      	mov	r8, r1
 8014204:	f04f 0b00 	mov.w	fp, #0
 8014208:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801420c:	f848 3b1c 	str.w	r3, [r8], #28
 8014210:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8014214:	4607      	mov	r7, r0
 8014216:	460c      	mov	r4, r1
 8014218:	4645      	mov	r5, r8
 801421a:	465a      	mov	r2, fp
 801421c:	46d9      	mov	r9, fp
 801421e:	f8cd b008 	str.w	fp, [sp, #8]
 8014222:	68a1      	ldr	r1, [r4, #8]
 8014224:	b181      	cbz	r1, 8014248 <_scanf_float+0x70>
 8014226:	6833      	ldr	r3, [r6, #0]
 8014228:	781b      	ldrb	r3, [r3, #0]
 801422a:	2b49      	cmp	r3, #73	; 0x49
 801422c:	d071      	beq.n	8014312 <_scanf_float+0x13a>
 801422e:	d84d      	bhi.n	80142cc <_scanf_float+0xf4>
 8014230:	2b39      	cmp	r3, #57	; 0x39
 8014232:	d840      	bhi.n	80142b6 <_scanf_float+0xde>
 8014234:	2b31      	cmp	r3, #49	; 0x31
 8014236:	f080 8088 	bcs.w	801434a <_scanf_float+0x172>
 801423a:	2b2d      	cmp	r3, #45	; 0x2d
 801423c:	f000 8090 	beq.w	8014360 <_scanf_float+0x188>
 8014240:	d815      	bhi.n	801426e <_scanf_float+0x96>
 8014242:	2b2b      	cmp	r3, #43	; 0x2b
 8014244:	f000 808c 	beq.w	8014360 <_scanf_float+0x188>
 8014248:	f1b9 0f00 	cmp.w	r9, #0
 801424c:	d003      	beq.n	8014256 <_scanf_float+0x7e>
 801424e:	6823      	ldr	r3, [r4, #0]
 8014250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014254:	6023      	str	r3, [r4, #0]
 8014256:	3a01      	subs	r2, #1
 8014258:	2a01      	cmp	r2, #1
 801425a:	f200 80ea 	bhi.w	8014432 <_scanf_float+0x25a>
 801425e:	4545      	cmp	r5, r8
 8014260:	f200 80dc 	bhi.w	801441c <_scanf_float+0x244>
 8014264:	2601      	movs	r6, #1
 8014266:	4630      	mov	r0, r6
 8014268:	b007      	add	sp, #28
 801426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801426e:	2b2e      	cmp	r3, #46	; 0x2e
 8014270:	f000 809f 	beq.w	80143b2 <_scanf_float+0x1da>
 8014274:	2b30      	cmp	r3, #48	; 0x30
 8014276:	d1e7      	bne.n	8014248 <_scanf_float+0x70>
 8014278:	6820      	ldr	r0, [r4, #0]
 801427a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801427e:	d064      	beq.n	801434a <_scanf_float+0x172>
 8014280:	9b01      	ldr	r3, [sp, #4]
 8014282:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014286:	6020      	str	r0, [r4, #0]
 8014288:	f109 0901 	add.w	r9, r9, #1
 801428c:	b11b      	cbz	r3, 8014296 <_scanf_float+0xbe>
 801428e:	3b01      	subs	r3, #1
 8014290:	3101      	adds	r1, #1
 8014292:	9301      	str	r3, [sp, #4]
 8014294:	60a1      	str	r1, [r4, #8]
 8014296:	68a3      	ldr	r3, [r4, #8]
 8014298:	3b01      	subs	r3, #1
 801429a:	60a3      	str	r3, [r4, #8]
 801429c:	6923      	ldr	r3, [r4, #16]
 801429e:	3301      	adds	r3, #1
 80142a0:	6123      	str	r3, [r4, #16]
 80142a2:	6873      	ldr	r3, [r6, #4]
 80142a4:	3b01      	subs	r3, #1
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	6073      	str	r3, [r6, #4]
 80142aa:	f340 80ac 	ble.w	8014406 <_scanf_float+0x22e>
 80142ae:	6833      	ldr	r3, [r6, #0]
 80142b0:	3301      	adds	r3, #1
 80142b2:	6033      	str	r3, [r6, #0]
 80142b4:	e7b5      	b.n	8014222 <_scanf_float+0x4a>
 80142b6:	2b45      	cmp	r3, #69	; 0x45
 80142b8:	f000 8085 	beq.w	80143c6 <_scanf_float+0x1ee>
 80142bc:	2b46      	cmp	r3, #70	; 0x46
 80142be:	d06a      	beq.n	8014396 <_scanf_float+0x1be>
 80142c0:	2b41      	cmp	r3, #65	; 0x41
 80142c2:	d1c1      	bne.n	8014248 <_scanf_float+0x70>
 80142c4:	2a01      	cmp	r2, #1
 80142c6:	d1bf      	bne.n	8014248 <_scanf_float+0x70>
 80142c8:	2202      	movs	r2, #2
 80142ca:	e046      	b.n	801435a <_scanf_float+0x182>
 80142cc:	2b65      	cmp	r3, #101	; 0x65
 80142ce:	d07a      	beq.n	80143c6 <_scanf_float+0x1ee>
 80142d0:	d818      	bhi.n	8014304 <_scanf_float+0x12c>
 80142d2:	2b54      	cmp	r3, #84	; 0x54
 80142d4:	d066      	beq.n	80143a4 <_scanf_float+0x1cc>
 80142d6:	d811      	bhi.n	80142fc <_scanf_float+0x124>
 80142d8:	2b4e      	cmp	r3, #78	; 0x4e
 80142da:	d1b5      	bne.n	8014248 <_scanf_float+0x70>
 80142dc:	2a00      	cmp	r2, #0
 80142de:	d146      	bne.n	801436e <_scanf_float+0x196>
 80142e0:	f1b9 0f00 	cmp.w	r9, #0
 80142e4:	d145      	bne.n	8014372 <_scanf_float+0x19a>
 80142e6:	6821      	ldr	r1, [r4, #0]
 80142e8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80142ec:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80142f0:	d13f      	bne.n	8014372 <_scanf_float+0x19a>
 80142f2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80142f6:	6021      	str	r1, [r4, #0]
 80142f8:	2201      	movs	r2, #1
 80142fa:	e02e      	b.n	801435a <_scanf_float+0x182>
 80142fc:	2b59      	cmp	r3, #89	; 0x59
 80142fe:	d01e      	beq.n	801433e <_scanf_float+0x166>
 8014300:	2b61      	cmp	r3, #97	; 0x61
 8014302:	e7de      	b.n	80142c2 <_scanf_float+0xea>
 8014304:	2b6e      	cmp	r3, #110	; 0x6e
 8014306:	d0e9      	beq.n	80142dc <_scanf_float+0x104>
 8014308:	d815      	bhi.n	8014336 <_scanf_float+0x15e>
 801430a:	2b66      	cmp	r3, #102	; 0x66
 801430c:	d043      	beq.n	8014396 <_scanf_float+0x1be>
 801430e:	2b69      	cmp	r3, #105	; 0x69
 8014310:	d19a      	bne.n	8014248 <_scanf_float+0x70>
 8014312:	f1bb 0f00 	cmp.w	fp, #0
 8014316:	d138      	bne.n	801438a <_scanf_float+0x1b2>
 8014318:	f1b9 0f00 	cmp.w	r9, #0
 801431c:	d197      	bne.n	801424e <_scanf_float+0x76>
 801431e:	6821      	ldr	r1, [r4, #0]
 8014320:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014324:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014328:	d195      	bne.n	8014256 <_scanf_float+0x7e>
 801432a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801432e:	6021      	str	r1, [r4, #0]
 8014330:	f04f 0b01 	mov.w	fp, #1
 8014334:	e011      	b.n	801435a <_scanf_float+0x182>
 8014336:	2b74      	cmp	r3, #116	; 0x74
 8014338:	d034      	beq.n	80143a4 <_scanf_float+0x1cc>
 801433a:	2b79      	cmp	r3, #121	; 0x79
 801433c:	d184      	bne.n	8014248 <_scanf_float+0x70>
 801433e:	f1bb 0f07 	cmp.w	fp, #7
 8014342:	d181      	bne.n	8014248 <_scanf_float+0x70>
 8014344:	f04f 0b08 	mov.w	fp, #8
 8014348:	e007      	b.n	801435a <_scanf_float+0x182>
 801434a:	eb12 0f0b 	cmn.w	r2, fp
 801434e:	f47f af7b 	bne.w	8014248 <_scanf_float+0x70>
 8014352:	6821      	ldr	r1, [r4, #0]
 8014354:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8014358:	6021      	str	r1, [r4, #0]
 801435a:	702b      	strb	r3, [r5, #0]
 801435c:	3501      	adds	r5, #1
 801435e:	e79a      	b.n	8014296 <_scanf_float+0xbe>
 8014360:	6821      	ldr	r1, [r4, #0]
 8014362:	0608      	lsls	r0, r1, #24
 8014364:	f57f af70 	bpl.w	8014248 <_scanf_float+0x70>
 8014368:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801436c:	e7f4      	b.n	8014358 <_scanf_float+0x180>
 801436e:	2a02      	cmp	r2, #2
 8014370:	d047      	beq.n	8014402 <_scanf_float+0x22a>
 8014372:	f1bb 0f01 	cmp.w	fp, #1
 8014376:	d003      	beq.n	8014380 <_scanf_float+0x1a8>
 8014378:	f1bb 0f04 	cmp.w	fp, #4
 801437c:	f47f af64 	bne.w	8014248 <_scanf_float+0x70>
 8014380:	f10b 0b01 	add.w	fp, fp, #1
 8014384:	fa5f fb8b 	uxtb.w	fp, fp
 8014388:	e7e7      	b.n	801435a <_scanf_float+0x182>
 801438a:	f1bb 0f03 	cmp.w	fp, #3
 801438e:	d0f7      	beq.n	8014380 <_scanf_float+0x1a8>
 8014390:	f1bb 0f05 	cmp.w	fp, #5
 8014394:	e7f2      	b.n	801437c <_scanf_float+0x1a4>
 8014396:	f1bb 0f02 	cmp.w	fp, #2
 801439a:	f47f af55 	bne.w	8014248 <_scanf_float+0x70>
 801439e:	f04f 0b03 	mov.w	fp, #3
 80143a2:	e7da      	b.n	801435a <_scanf_float+0x182>
 80143a4:	f1bb 0f06 	cmp.w	fp, #6
 80143a8:	f47f af4e 	bne.w	8014248 <_scanf_float+0x70>
 80143ac:	f04f 0b07 	mov.w	fp, #7
 80143b0:	e7d3      	b.n	801435a <_scanf_float+0x182>
 80143b2:	6821      	ldr	r1, [r4, #0]
 80143b4:	0588      	lsls	r0, r1, #22
 80143b6:	f57f af47 	bpl.w	8014248 <_scanf_float+0x70>
 80143ba:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80143be:	6021      	str	r1, [r4, #0]
 80143c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80143c4:	e7c9      	b.n	801435a <_scanf_float+0x182>
 80143c6:	6821      	ldr	r1, [r4, #0]
 80143c8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80143cc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80143d0:	d006      	beq.n	80143e0 <_scanf_float+0x208>
 80143d2:	0548      	lsls	r0, r1, #21
 80143d4:	f57f af38 	bpl.w	8014248 <_scanf_float+0x70>
 80143d8:	f1b9 0f00 	cmp.w	r9, #0
 80143dc:	f43f af3b 	beq.w	8014256 <_scanf_float+0x7e>
 80143e0:	0588      	lsls	r0, r1, #22
 80143e2:	bf58      	it	pl
 80143e4:	9802      	ldrpl	r0, [sp, #8]
 80143e6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80143ea:	bf58      	it	pl
 80143ec:	eba9 0000 	subpl.w	r0, r9, r0
 80143f0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80143f4:	bf58      	it	pl
 80143f6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80143fa:	6021      	str	r1, [r4, #0]
 80143fc:	f04f 0900 	mov.w	r9, #0
 8014400:	e7ab      	b.n	801435a <_scanf_float+0x182>
 8014402:	2203      	movs	r2, #3
 8014404:	e7a9      	b.n	801435a <_scanf_float+0x182>
 8014406:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801440a:	9205      	str	r2, [sp, #20]
 801440c:	4631      	mov	r1, r6
 801440e:	4638      	mov	r0, r7
 8014410:	4798      	blx	r3
 8014412:	9a05      	ldr	r2, [sp, #20]
 8014414:	2800      	cmp	r0, #0
 8014416:	f43f af04 	beq.w	8014222 <_scanf_float+0x4a>
 801441a:	e715      	b.n	8014248 <_scanf_float+0x70>
 801441c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014420:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014424:	4632      	mov	r2, r6
 8014426:	4638      	mov	r0, r7
 8014428:	4798      	blx	r3
 801442a:	6923      	ldr	r3, [r4, #16]
 801442c:	3b01      	subs	r3, #1
 801442e:	6123      	str	r3, [r4, #16]
 8014430:	e715      	b.n	801425e <_scanf_float+0x86>
 8014432:	f10b 33ff 	add.w	r3, fp, #4294967295
 8014436:	2b06      	cmp	r3, #6
 8014438:	d80a      	bhi.n	8014450 <_scanf_float+0x278>
 801443a:	f1bb 0f02 	cmp.w	fp, #2
 801443e:	d968      	bls.n	8014512 <_scanf_float+0x33a>
 8014440:	f1ab 0b03 	sub.w	fp, fp, #3
 8014444:	fa5f fb8b 	uxtb.w	fp, fp
 8014448:	eba5 0b0b 	sub.w	fp, r5, fp
 801444c:	455d      	cmp	r5, fp
 801444e:	d14b      	bne.n	80144e8 <_scanf_float+0x310>
 8014450:	6823      	ldr	r3, [r4, #0]
 8014452:	05da      	lsls	r2, r3, #23
 8014454:	d51f      	bpl.n	8014496 <_scanf_float+0x2be>
 8014456:	055b      	lsls	r3, r3, #21
 8014458:	d468      	bmi.n	801452c <_scanf_float+0x354>
 801445a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801445e:	6923      	ldr	r3, [r4, #16]
 8014460:	2965      	cmp	r1, #101	; 0x65
 8014462:	f103 33ff 	add.w	r3, r3, #4294967295
 8014466:	f105 3bff 	add.w	fp, r5, #4294967295
 801446a:	6123      	str	r3, [r4, #16]
 801446c:	d00d      	beq.n	801448a <_scanf_float+0x2b2>
 801446e:	2945      	cmp	r1, #69	; 0x45
 8014470:	d00b      	beq.n	801448a <_scanf_float+0x2b2>
 8014472:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014476:	4632      	mov	r2, r6
 8014478:	4638      	mov	r0, r7
 801447a:	4798      	blx	r3
 801447c:	6923      	ldr	r3, [r4, #16]
 801447e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8014482:	3b01      	subs	r3, #1
 8014484:	f1a5 0b02 	sub.w	fp, r5, #2
 8014488:	6123      	str	r3, [r4, #16]
 801448a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801448e:	4632      	mov	r2, r6
 8014490:	4638      	mov	r0, r7
 8014492:	4798      	blx	r3
 8014494:	465d      	mov	r5, fp
 8014496:	6826      	ldr	r6, [r4, #0]
 8014498:	f016 0610 	ands.w	r6, r6, #16
 801449c:	d17a      	bne.n	8014594 <_scanf_float+0x3bc>
 801449e:	702e      	strb	r6, [r5, #0]
 80144a0:	6823      	ldr	r3, [r4, #0]
 80144a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80144a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80144aa:	d142      	bne.n	8014532 <_scanf_float+0x35a>
 80144ac:	9b02      	ldr	r3, [sp, #8]
 80144ae:	eba9 0303 	sub.w	r3, r9, r3
 80144b2:	425a      	negs	r2, r3
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	d149      	bne.n	801454c <_scanf_float+0x374>
 80144b8:	2200      	movs	r2, #0
 80144ba:	4641      	mov	r1, r8
 80144bc:	4638      	mov	r0, r7
 80144be:	f000 ff0b 	bl	80152d8 <_strtod_r>
 80144c2:	6825      	ldr	r5, [r4, #0]
 80144c4:	f8da 3000 	ldr.w	r3, [sl]
 80144c8:	f015 0f02 	tst.w	r5, #2
 80144cc:	f103 0204 	add.w	r2, r3, #4
 80144d0:	ec59 8b10 	vmov	r8, r9, d0
 80144d4:	f8ca 2000 	str.w	r2, [sl]
 80144d8:	d043      	beq.n	8014562 <_scanf_float+0x38a>
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	e9c3 8900 	strd	r8, r9, [r3]
 80144e0:	68e3      	ldr	r3, [r4, #12]
 80144e2:	3301      	adds	r3, #1
 80144e4:	60e3      	str	r3, [r4, #12]
 80144e6:	e6be      	b.n	8014266 <_scanf_float+0x8e>
 80144e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80144ec:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80144f0:	4632      	mov	r2, r6
 80144f2:	4638      	mov	r0, r7
 80144f4:	4798      	blx	r3
 80144f6:	6923      	ldr	r3, [r4, #16]
 80144f8:	3b01      	subs	r3, #1
 80144fa:	6123      	str	r3, [r4, #16]
 80144fc:	e7a6      	b.n	801444c <_scanf_float+0x274>
 80144fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014502:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014506:	4632      	mov	r2, r6
 8014508:	4638      	mov	r0, r7
 801450a:	4798      	blx	r3
 801450c:	6923      	ldr	r3, [r4, #16]
 801450e:	3b01      	subs	r3, #1
 8014510:	6123      	str	r3, [r4, #16]
 8014512:	4545      	cmp	r5, r8
 8014514:	d8f3      	bhi.n	80144fe <_scanf_float+0x326>
 8014516:	e6a5      	b.n	8014264 <_scanf_float+0x8c>
 8014518:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801451c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014520:	4632      	mov	r2, r6
 8014522:	4638      	mov	r0, r7
 8014524:	4798      	blx	r3
 8014526:	6923      	ldr	r3, [r4, #16]
 8014528:	3b01      	subs	r3, #1
 801452a:	6123      	str	r3, [r4, #16]
 801452c:	4545      	cmp	r5, r8
 801452e:	d8f3      	bhi.n	8014518 <_scanf_float+0x340>
 8014530:	e698      	b.n	8014264 <_scanf_float+0x8c>
 8014532:	9b03      	ldr	r3, [sp, #12]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d0bf      	beq.n	80144b8 <_scanf_float+0x2e0>
 8014538:	9904      	ldr	r1, [sp, #16]
 801453a:	230a      	movs	r3, #10
 801453c:	4632      	mov	r2, r6
 801453e:	3101      	adds	r1, #1
 8014540:	4638      	mov	r0, r7
 8014542:	f000 ff55 	bl	80153f0 <_strtol_r>
 8014546:	9b03      	ldr	r3, [sp, #12]
 8014548:	9d04      	ldr	r5, [sp, #16]
 801454a:	1ac2      	subs	r2, r0, r3
 801454c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8014550:	429d      	cmp	r5, r3
 8014552:	bf28      	it	cs
 8014554:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8014558:	490f      	ldr	r1, [pc, #60]	; (8014598 <_scanf_float+0x3c0>)
 801455a:	4628      	mov	r0, r5
 801455c:	f000 f858 	bl	8014610 <siprintf>
 8014560:	e7aa      	b.n	80144b8 <_scanf_float+0x2e0>
 8014562:	f015 0504 	ands.w	r5, r5, #4
 8014566:	d1b8      	bne.n	80144da <_scanf_float+0x302>
 8014568:	681f      	ldr	r7, [r3, #0]
 801456a:	ee10 2a10 	vmov	r2, s0
 801456e:	464b      	mov	r3, r9
 8014570:	ee10 0a10 	vmov	r0, s0
 8014574:	4649      	mov	r1, r9
 8014576:	f7ec faf1 	bl	8000b5c <__aeabi_dcmpun>
 801457a:	b128      	cbz	r0, 8014588 <_scanf_float+0x3b0>
 801457c:	4628      	mov	r0, r5
 801457e:	f000 f80d 	bl	801459c <nanf>
 8014582:	ed87 0a00 	vstr	s0, [r7]
 8014586:	e7ab      	b.n	80144e0 <_scanf_float+0x308>
 8014588:	4640      	mov	r0, r8
 801458a:	4649      	mov	r1, r9
 801458c:	f7ec fb44 	bl	8000c18 <__aeabi_d2f>
 8014590:	6038      	str	r0, [r7, #0]
 8014592:	e7a5      	b.n	80144e0 <_scanf_float+0x308>
 8014594:	2600      	movs	r6, #0
 8014596:	e666      	b.n	8014266 <_scanf_float+0x8e>
 8014598:	080184c2 	.word	0x080184c2

0801459c <nanf>:
 801459c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80145a4 <nanf+0x8>
 80145a0:	4770      	bx	lr
 80145a2:	bf00      	nop
 80145a4:	7fc00000 	.word	0x7fc00000

080145a8 <sniprintf>:
 80145a8:	b40c      	push	{r2, r3}
 80145aa:	b530      	push	{r4, r5, lr}
 80145ac:	4b17      	ldr	r3, [pc, #92]	; (801460c <sniprintf+0x64>)
 80145ae:	1e0c      	subs	r4, r1, #0
 80145b0:	b09d      	sub	sp, #116	; 0x74
 80145b2:	681d      	ldr	r5, [r3, #0]
 80145b4:	da08      	bge.n	80145c8 <sniprintf+0x20>
 80145b6:	238b      	movs	r3, #139	; 0x8b
 80145b8:	602b      	str	r3, [r5, #0]
 80145ba:	f04f 30ff 	mov.w	r0, #4294967295
 80145be:	b01d      	add	sp, #116	; 0x74
 80145c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80145c4:	b002      	add	sp, #8
 80145c6:	4770      	bx	lr
 80145c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80145cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80145d0:	bf14      	ite	ne
 80145d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80145d6:	4623      	moveq	r3, r4
 80145d8:	9304      	str	r3, [sp, #16]
 80145da:	9307      	str	r3, [sp, #28]
 80145dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80145e0:	9002      	str	r0, [sp, #8]
 80145e2:	9006      	str	r0, [sp, #24]
 80145e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80145e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80145ea:	ab21      	add	r3, sp, #132	; 0x84
 80145ec:	a902      	add	r1, sp, #8
 80145ee:	4628      	mov	r0, r5
 80145f0:	9301      	str	r3, [sp, #4]
 80145f2:	f002 fde7 	bl	80171c4 <_svfiprintf_r>
 80145f6:	1c43      	adds	r3, r0, #1
 80145f8:	bfbc      	itt	lt
 80145fa:	238b      	movlt	r3, #139	; 0x8b
 80145fc:	602b      	strlt	r3, [r5, #0]
 80145fe:	2c00      	cmp	r4, #0
 8014600:	d0dd      	beq.n	80145be <sniprintf+0x16>
 8014602:	9b02      	ldr	r3, [sp, #8]
 8014604:	2200      	movs	r2, #0
 8014606:	701a      	strb	r2, [r3, #0]
 8014608:	e7d9      	b.n	80145be <sniprintf+0x16>
 801460a:	bf00      	nop
 801460c:	2000000c 	.word	0x2000000c

08014610 <siprintf>:
 8014610:	b40e      	push	{r1, r2, r3}
 8014612:	b500      	push	{lr}
 8014614:	b09c      	sub	sp, #112	; 0x70
 8014616:	ab1d      	add	r3, sp, #116	; 0x74
 8014618:	9002      	str	r0, [sp, #8]
 801461a:	9006      	str	r0, [sp, #24]
 801461c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014620:	4809      	ldr	r0, [pc, #36]	; (8014648 <siprintf+0x38>)
 8014622:	9107      	str	r1, [sp, #28]
 8014624:	9104      	str	r1, [sp, #16]
 8014626:	4909      	ldr	r1, [pc, #36]	; (801464c <siprintf+0x3c>)
 8014628:	f853 2b04 	ldr.w	r2, [r3], #4
 801462c:	9105      	str	r1, [sp, #20]
 801462e:	6800      	ldr	r0, [r0, #0]
 8014630:	9301      	str	r3, [sp, #4]
 8014632:	a902      	add	r1, sp, #8
 8014634:	f002 fdc6 	bl	80171c4 <_svfiprintf_r>
 8014638:	9b02      	ldr	r3, [sp, #8]
 801463a:	2200      	movs	r2, #0
 801463c:	701a      	strb	r2, [r3, #0]
 801463e:	b01c      	add	sp, #112	; 0x70
 8014640:	f85d eb04 	ldr.w	lr, [sp], #4
 8014644:	b003      	add	sp, #12
 8014646:	4770      	bx	lr
 8014648:	2000000c 	.word	0x2000000c
 801464c:	ffff0208 	.word	0xffff0208

08014650 <siscanf>:
 8014650:	b40e      	push	{r1, r2, r3}
 8014652:	b530      	push	{r4, r5, lr}
 8014654:	b09c      	sub	sp, #112	; 0x70
 8014656:	ac1f      	add	r4, sp, #124	; 0x7c
 8014658:	f44f 7201 	mov.w	r2, #516	; 0x204
 801465c:	f854 5b04 	ldr.w	r5, [r4], #4
 8014660:	f8ad 2014 	strh.w	r2, [sp, #20]
 8014664:	9002      	str	r0, [sp, #8]
 8014666:	9006      	str	r0, [sp, #24]
 8014668:	f7eb fdca 	bl	8000200 <strlen>
 801466c:	4b0b      	ldr	r3, [pc, #44]	; (801469c <siscanf+0x4c>)
 801466e:	9003      	str	r0, [sp, #12]
 8014670:	9007      	str	r0, [sp, #28]
 8014672:	930b      	str	r3, [sp, #44]	; 0x2c
 8014674:	480a      	ldr	r0, [pc, #40]	; (80146a0 <siscanf+0x50>)
 8014676:	9401      	str	r4, [sp, #4]
 8014678:	2300      	movs	r3, #0
 801467a:	930f      	str	r3, [sp, #60]	; 0x3c
 801467c:	9314      	str	r3, [sp, #80]	; 0x50
 801467e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014682:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014686:	462a      	mov	r2, r5
 8014688:	4623      	mov	r3, r4
 801468a:	a902      	add	r1, sp, #8
 801468c:	6800      	ldr	r0, [r0, #0]
 801468e:	f002 feeb 	bl	8017468 <__ssvfiscanf_r>
 8014692:	b01c      	add	sp, #112	; 0x70
 8014694:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014698:	b003      	add	sp, #12
 801469a:	4770      	bx	lr
 801469c:	080146a5 	.word	0x080146a5
 80146a0:	2000000c 	.word	0x2000000c

080146a4 <__seofread>:
 80146a4:	2000      	movs	r0, #0
 80146a6:	4770      	bx	lr

080146a8 <strcpy>:
 80146a8:	4603      	mov	r3, r0
 80146aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80146ae:	f803 2b01 	strb.w	r2, [r3], #1
 80146b2:	2a00      	cmp	r2, #0
 80146b4:	d1f9      	bne.n	80146aa <strcpy+0x2>
 80146b6:	4770      	bx	lr

080146b8 <sulp>:
 80146b8:	b570      	push	{r4, r5, r6, lr}
 80146ba:	4604      	mov	r4, r0
 80146bc:	460d      	mov	r5, r1
 80146be:	ec45 4b10 	vmov	d0, r4, r5
 80146c2:	4616      	mov	r6, r2
 80146c4:	f002 fb3a 	bl	8016d3c <__ulp>
 80146c8:	ec51 0b10 	vmov	r0, r1, d0
 80146cc:	b17e      	cbz	r6, 80146ee <sulp+0x36>
 80146ce:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80146d2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	dd09      	ble.n	80146ee <sulp+0x36>
 80146da:	051b      	lsls	r3, r3, #20
 80146dc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80146e0:	2400      	movs	r4, #0
 80146e2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80146e6:	4622      	mov	r2, r4
 80146e8:	462b      	mov	r3, r5
 80146ea:	f7eb ff9d 	bl	8000628 <__aeabi_dmul>
 80146ee:	bd70      	pop	{r4, r5, r6, pc}

080146f0 <_strtod_l>:
 80146f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146f4:	461f      	mov	r7, r3
 80146f6:	b0a1      	sub	sp, #132	; 0x84
 80146f8:	2300      	movs	r3, #0
 80146fa:	4681      	mov	r9, r0
 80146fc:	4638      	mov	r0, r7
 80146fe:	460e      	mov	r6, r1
 8014700:	9217      	str	r2, [sp, #92]	; 0x5c
 8014702:	931c      	str	r3, [sp, #112]	; 0x70
 8014704:	f002 f824 	bl	8016750 <__localeconv_l>
 8014708:	4680      	mov	r8, r0
 801470a:	6800      	ldr	r0, [r0, #0]
 801470c:	f7eb fd78 	bl	8000200 <strlen>
 8014710:	f04f 0a00 	mov.w	sl, #0
 8014714:	4604      	mov	r4, r0
 8014716:	f04f 0b00 	mov.w	fp, #0
 801471a:	961b      	str	r6, [sp, #108]	; 0x6c
 801471c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801471e:	781a      	ldrb	r2, [r3, #0]
 8014720:	2a0d      	cmp	r2, #13
 8014722:	d832      	bhi.n	801478a <_strtod_l+0x9a>
 8014724:	2a09      	cmp	r2, #9
 8014726:	d236      	bcs.n	8014796 <_strtod_l+0xa6>
 8014728:	2a00      	cmp	r2, #0
 801472a:	d03e      	beq.n	80147aa <_strtod_l+0xba>
 801472c:	2300      	movs	r3, #0
 801472e:	930d      	str	r3, [sp, #52]	; 0x34
 8014730:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8014732:	782b      	ldrb	r3, [r5, #0]
 8014734:	2b30      	cmp	r3, #48	; 0x30
 8014736:	f040 80ac 	bne.w	8014892 <_strtod_l+0x1a2>
 801473a:	786b      	ldrb	r3, [r5, #1]
 801473c:	2b58      	cmp	r3, #88	; 0x58
 801473e:	d001      	beq.n	8014744 <_strtod_l+0x54>
 8014740:	2b78      	cmp	r3, #120	; 0x78
 8014742:	d167      	bne.n	8014814 <_strtod_l+0x124>
 8014744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014746:	9301      	str	r3, [sp, #4]
 8014748:	ab1c      	add	r3, sp, #112	; 0x70
 801474a:	9300      	str	r3, [sp, #0]
 801474c:	9702      	str	r7, [sp, #8]
 801474e:	ab1d      	add	r3, sp, #116	; 0x74
 8014750:	4a88      	ldr	r2, [pc, #544]	; (8014974 <_strtod_l+0x284>)
 8014752:	a91b      	add	r1, sp, #108	; 0x6c
 8014754:	4648      	mov	r0, r9
 8014756:	f001 fd12 	bl	801617e <__gethex>
 801475a:	f010 0407 	ands.w	r4, r0, #7
 801475e:	4606      	mov	r6, r0
 8014760:	d005      	beq.n	801476e <_strtod_l+0x7e>
 8014762:	2c06      	cmp	r4, #6
 8014764:	d12b      	bne.n	80147be <_strtod_l+0xce>
 8014766:	3501      	adds	r5, #1
 8014768:	2300      	movs	r3, #0
 801476a:	951b      	str	r5, [sp, #108]	; 0x6c
 801476c:	930d      	str	r3, [sp, #52]	; 0x34
 801476e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014770:	2b00      	cmp	r3, #0
 8014772:	f040 859a 	bne.w	80152aa <_strtod_l+0xbba>
 8014776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014778:	b1e3      	cbz	r3, 80147b4 <_strtod_l+0xc4>
 801477a:	4652      	mov	r2, sl
 801477c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014780:	ec43 2b10 	vmov	d0, r2, r3
 8014784:	b021      	add	sp, #132	; 0x84
 8014786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801478a:	2a2b      	cmp	r2, #43	; 0x2b
 801478c:	d015      	beq.n	80147ba <_strtod_l+0xca>
 801478e:	2a2d      	cmp	r2, #45	; 0x2d
 8014790:	d004      	beq.n	801479c <_strtod_l+0xac>
 8014792:	2a20      	cmp	r2, #32
 8014794:	d1ca      	bne.n	801472c <_strtod_l+0x3c>
 8014796:	3301      	adds	r3, #1
 8014798:	931b      	str	r3, [sp, #108]	; 0x6c
 801479a:	e7bf      	b.n	801471c <_strtod_l+0x2c>
 801479c:	2201      	movs	r2, #1
 801479e:	920d      	str	r2, [sp, #52]	; 0x34
 80147a0:	1c5a      	adds	r2, r3, #1
 80147a2:	921b      	str	r2, [sp, #108]	; 0x6c
 80147a4:	785b      	ldrb	r3, [r3, #1]
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d1c2      	bne.n	8014730 <_strtod_l+0x40>
 80147aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80147ac:	961b      	str	r6, [sp, #108]	; 0x6c
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	f040 8579 	bne.w	80152a6 <_strtod_l+0xbb6>
 80147b4:	4652      	mov	r2, sl
 80147b6:	465b      	mov	r3, fp
 80147b8:	e7e2      	b.n	8014780 <_strtod_l+0x90>
 80147ba:	2200      	movs	r2, #0
 80147bc:	e7ef      	b.n	801479e <_strtod_l+0xae>
 80147be:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80147c0:	b13a      	cbz	r2, 80147d2 <_strtod_l+0xe2>
 80147c2:	2135      	movs	r1, #53	; 0x35
 80147c4:	a81e      	add	r0, sp, #120	; 0x78
 80147c6:	f002 fbb1 	bl	8016f2c <__copybits>
 80147ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80147cc:	4648      	mov	r0, r9
 80147ce:	f002 f81d 	bl	801680c <_Bfree>
 80147d2:	3c01      	subs	r4, #1
 80147d4:	2c04      	cmp	r4, #4
 80147d6:	d806      	bhi.n	80147e6 <_strtod_l+0xf6>
 80147d8:	e8df f004 	tbb	[pc, r4]
 80147dc:	1714030a 	.word	0x1714030a
 80147e0:	0a          	.byte	0x0a
 80147e1:	00          	.byte	0x00
 80147e2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80147e6:	0730      	lsls	r0, r6, #28
 80147e8:	d5c1      	bpl.n	801476e <_strtod_l+0x7e>
 80147ea:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80147ee:	e7be      	b.n	801476e <_strtod_l+0x7e>
 80147f0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80147f4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80147f6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80147fa:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80147fe:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014802:	e7f0      	b.n	80147e6 <_strtod_l+0xf6>
 8014804:	f8df b170 	ldr.w	fp, [pc, #368]	; 8014978 <_strtod_l+0x288>
 8014808:	e7ed      	b.n	80147e6 <_strtod_l+0xf6>
 801480a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801480e:	f04f 3aff 	mov.w	sl, #4294967295
 8014812:	e7e8      	b.n	80147e6 <_strtod_l+0xf6>
 8014814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014816:	1c5a      	adds	r2, r3, #1
 8014818:	921b      	str	r2, [sp, #108]	; 0x6c
 801481a:	785b      	ldrb	r3, [r3, #1]
 801481c:	2b30      	cmp	r3, #48	; 0x30
 801481e:	d0f9      	beq.n	8014814 <_strtod_l+0x124>
 8014820:	2b00      	cmp	r3, #0
 8014822:	d0a4      	beq.n	801476e <_strtod_l+0x7e>
 8014824:	2301      	movs	r3, #1
 8014826:	2500      	movs	r5, #0
 8014828:	9306      	str	r3, [sp, #24]
 801482a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801482c:	9308      	str	r3, [sp, #32]
 801482e:	9507      	str	r5, [sp, #28]
 8014830:	9505      	str	r5, [sp, #20]
 8014832:	220a      	movs	r2, #10
 8014834:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8014836:	7807      	ldrb	r7, [r0, #0]
 8014838:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801483c:	b2d9      	uxtb	r1, r3
 801483e:	2909      	cmp	r1, #9
 8014840:	d929      	bls.n	8014896 <_strtod_l+0x1a6>
 8014842:	4622      	mov	r2, r4
 8014844:	f8d8 1000 	ldr.w	r1, [r8]
 8014848:	f003 f8f8 	bl	8017a3c <strncmp>
 801484c:	2800      	cmp	r0, #0
 801484e:	d031      	beq.n	80148b4 <_strtod_l+0x1c4>
 8014850:	2000      	movs	r0, #0
 8014852:	9c05      	ldr	r4, [sp, #20]
 8014854:	9004      	str	r0, [sp, #16]
 8014856:	463b      	mov	r3, r7
 8014858:	4602      	mov	r2, r0
 801485a:	2b65      	cmp	r3, #101	; 0x65
 801485c:	d001      	beq.n	8014862 <_strtod_l+0x172>
 801485e:	2b45      	cmp	r3, #69	; 0x45
 8014860:	d114      	bne.n	801488c <_strtod_l+0x19c>
 8014862:	b924      	cbnz	r4, 801486e <_strtod_l+0x17e>
 8014864:	b910      	cbnz	r0, 801486c <_strtod_l+0x17c>
 8014866:	9b06      	ldr	r3, [sp, #24]
 8014868:	2b00      	cmp	r3, #0
 801486a:	d09e      	beq.n	80147aa <_strtod_l+0xba>
 801486c:	2400      	movs	r4, #0
 801486e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014870:	1c73      	adds	r3, r6, #1
 8014872:	931b      	str	r3, [sp, #108]	; 0x6c
 8014874:	7873      	ldrb	r3, [r6, #1]
 8014876:	2b2b      	cmp	r3, #43	; 0x2b
 8014878:	d078      	beq.n	801496c <_strtod_l+0x27c>
 801487a:	2b2d      	cmp	r3, #45	; 0x2d
 801487c:	d070      	beq.n	8014960 <_strtod_l+0x270>
 801487e:	f04f 0c00 	mov.w	ip, #0
 8014882:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8014886:	2f09      	cmp	r7, #9
 8014888:	d97c      	bls.n	8014984 <_strtod_l+0x294>
 801488a:	961b      	str	r6, [sp, #108]	; 0x6c
 801488c:	f04f 0e00 	mov.w	lr, #0
 8014890:	e09a      	b.n	80149c8 <_strtod_l+0x2d8>
 8014892:	2300      	movs	r3, #0
 8014894:	e7c7      	b.n	8014826 <_strtod_l+0x136>
 8014896:	9905      	ldr	r1, [sp, #20]
 8014898:	2908      	cmp	r1, #8
 801489a:	bfdd      	ittte	le
 801489c:	9907      	ldrle	r1, [sp, #28]
 801489e:	fb02 3301 	mlale	r3, r2, r1, r3
 80148a2:	9307      	strle	r3, [sp, #28]
 80148a4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80148a8:	9b05      	ldr	r3, [sp, #20]
 80148aa:	3001      	adds	r0, #1
 80148ac:	3301      	adds	r3, #1
 80148ae:	9305      	str	r3, [sp, #20]
 80148b0:	901b      	str	r0, [sp, #108]	; 0x6c
 80148b2:	e7bf      	b.n	8014834 <_strtod_l+0x144>
 80148b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80148b6:	191a      	adds	r2, r3, r4
 80148b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80148ba:	9a05      	ldr	r2, [sp, #20]
 80148bc:	5d1b      	ldrb	r3, [r3, r4]
 80148be:	2a00      	cmp	r2, #0
 80148c0:	d037      	beq.n	8014932 <_strtod_l+0x242>
 80148c2:	9c05      	ldr	r4, [sp, #20]
 80148c4:	4602      	mov	r2, r0
 80148c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80148ca:	2909      	cmp	r1, #9
 80148cc:	d913      	bls.n	80148f6 <_strtod_l+0x206>
 80148ce:	2101      	movs	r1, #1
 80148d0:	9104      	str	r1, [sp, #16]
 80148d2:	e7c2      	b.n	801485a <_strtod_l+0x16a>
 80148d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80148d6:	1c5a      	adds	r2, r3, #1
 80148d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80148da:	785b      	ldrb	r3, [r3, #1]
 80148dc:	3001      	adds	r0, #1
 80148de:	2b30      	cmp	r3, #48	; 0x30
 80148e0:	d0f8      	beq.n	80148d4 <_strtod_l+0x1e4>
 80148e2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80148e6:	2a08      	cmp	r2, #8
 80148e8:	f200 84e4 	bhi.w	80152b4 <_strtod_l+0xbc4>
 80148ec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80148ee:	9208      	str	r2, [sp, #32]
 80148f0:	4602      	mov	r2, r0
 80148f2:	2000      	movs	r0, #0
 80148f4:	4604      	mov	r4, r0
 80148f6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80148fa:	f100 0101 	add.w	r1, r0, #1
 80148fe:	d012      	beq.n	8014926 <_strtod_l+0x236>
 8014900:	440a      	add	r2, r1
 8014902:	eb00 0c04 	add.w	ip, r0, r4
 8014906:	4621      	mov	r1, r4
 8014908:	270a      	movs	r7, #10
 801490a:	458c      	cmp	ip, r1
 801490c:	d113      	bne.n	8014936 <_strtod_l+0x246>
 801490e:	1821      	adds	r1, r4, r0
 8014910:	2908      	cmp	r1, #8
 8014912:	f104 0401 	add.w	r4, r4, #1
 8014916:	4404      	add	r4, r0
 8014918:	dc19      	bgt.n	801494e <_strtod_l+0x25e>
 801491a:	9b07      	ldr	r3, [sp, #28]
 801491c:	210a      	movs	r1, #10
 801491e:	fb01 e303 	mla	r3, r1, r3, lr
 8014922:	9307      	str	r3, [sp, #28]
 8014924:	2100      	movs	r1, #0
 8014926:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014928:	1c58      	adds	r0, r3, #1
 801492a:	901b      	str	r0, [sp, #108]	; 0x6c
 801492c:	785b      	ldrb	r3, [r3, #1]
 801492e:	4608      	mov	r0, r1
 8014930:	e7c9      	b.n	80148c6 <_strtod_l+0x1d6>
 8014932:	9805      	ldr	r0, [sp, #20]
 8014934:	e7d3      	b.n	80148de <_strtod_l+0x1ee>
 8014936:	2908      	cmp	r1, #8
 8014938:	f101 0101 	add.w	r1, r1, #1
 801493c:	dc03      	bgt.n	8014946 <_strtod_l+0x256>
 801493e:	9b07      	ldr	r3, [sp, #28]
 8014940:	437b      	muls	r3, r7
 8014942:	9307      	str	r3, [sp, #28]
 8014944:	e7e1      	b.n	801490a <_strtod_l+0x21a>
 8014946:	2910      	cmp	r1, #16
 8014948:	bfd8      	it	le
 801494a:	437d      	mulle	r5, r7
 801494c:	e7dd      	b.n	801490a <_strtod_l+0x21a>
 801494e:	2c10      	cmp	r4, #16
 8014950:	bfdc      	itt	le
 8014952:	210a      	movle	r1, #10
 8014954:	fb01 e505 	mlale	r5, r1, r5, lr
 8014958:	e7e4      	b.n	8014924 <_strtod_l+0x234>
 801495a:	2301      	movs	r3, #1
 801495c:	9304      	str	r3, [sp, #16]
 801495e:	e781      	b.n	8014864 <_strtod_l+0x174>
 8014960:	f04f 0c01 	mov.w	ip, #1
 8014964:	1cb3      	adds	r3, r6, #2
 8014966:	931b      	str	r3, [sp, #108]	; 0x6c
 8014968:	78b3      	ldrb	r3, [r6, #2]
 801496a:	e78a      	b.n	8014882 <_strtod_l+0x192>
 801496c:	f04f 0c00 	mov.w	ip, #0
 8014970:	e7f8      	b.n	8014964 <_strtod_l+0x274>
 8014972:	bf00      	nop
 8014974:	080184c8 	.word	0x080184c8
 8014978:	7ff00000 	.word	0x7ff00000
 801497c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801497e:	1c5f      	adds	r7, r3, #1
 8014980:	971b      	str	r7, [sp, #108]	; 0x6c
 8014982:	785b      	ldrb	r3, [r3, #1]
 8014984:	2b30      	cmp	r3, #48	; 0x30
 8014986:	d0f9      	beq.n	801497c <_strtod_l+0x28c>
 8014988:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801498c:	2f08      	cmp	r7, #8
 801498e:	f63f af7d 	bhi.w	801488c <_strtod_l+0x19c>
 8014992:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8014996:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014998:	930a      	str	r3, [sp, #40]	; 0x28
 801499a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801499c:	1c5f      	adds	r7, r3, #1
 801499e:	971b      	str	r7, [sp, #108]	; 0x6c
 80149a0:	785b      	ldrb	r3, [r3, #1]
 80149a2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80149a6:	f1b8 0f09 	cmp.w	r8, #9
 80149aa:	d937      	bls.n	8014a1c <_strtod_l+0x32c>
 80149ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80149ae:	1a7f      	subs	r7, r7, r1
 80149b0:	2f08      	cmp	r7, #8
 80149b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80149b6:	dc37      	bgt.n	8014a28 <_strtod_l+0x338>
 80149b8:	45be      	cmp	lr, r7
 80149ba:	bfa8      	it	ge
 80149bc:	46be      	movge	lr, r7
 80149be:	f1bc 0f00 	cmp.w	ip, #0
 80149c2:	d001      	beq.n	80149c8 <_strtod_l+0x2d8>
 80149c4:	f1ce 0e00 	rsb	lr, lr, #0
 80149c8:	2c00      	cmp	r4, #0
 80149ca:	d151      	bne.n	8014a70 <_strtod_l+0x380>
 80149cc:	2800      	cmp	r0, #0
 80149ce:	f47f aece 	bne.w	801476e <_strtod_l+0x7e>
 80149d2:	9a06      	ldr	r2, [sp, #24]
 80149d4:	2a00      	cmp	r2, #0
 80149d6:	f47f aeca 	bne.w	801476e <_strtod_l+0x7e>
 80149da:	9a04      	ldr	r2, [sp, #16]
 80149dc:	2a00      	cmp	r2, #0
 80149de:	f47f aee4 	bne.w	80147aa <_strtod_l+0xba>
 80149e2:	2b4e      	cmp	r3, #78	; 0x4e
 80149e4:	d027      	beq.n	8014a36 <_strtod_l+0x346>
 80149e6:	dc21      	bgt.n	8014a2c <_strtod_l+0x33c>
 80149e8:	2b49      	cmp	r3, #73	; 0x49
 80149ea:	f47f aede 	bne.w	80147aa <_strtod_l+0xba>
 80149ee:	49a0      	ldr	r1, [pc, #640]	; (8014c70 <_strtod_l+0x580>)
 80149f0:	a81b      	add	r0, sp, #108	; 0x6c
 80149f2:	f001 fdf7 	bl	80165e4 <__match>
 80149f6:	2800      	cmp	r0, #0
 80149f8:	f43f aed7 	beq.w	80147aa <_strtod_l+0xba>
 80149fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80149fe:	499d      	ldr	r1, [pc, #628]	; (8014c74 <_strtod_l+0x584>)
 8014a00:	3b01      	subs	r3, #1
 8014a02:	a81b      	add	r0, sp, #108	; 0x6c
 8014a04:	931b      	str	r3, [sp, #108]	; 0x6c
 8014a06:	f001 fded 	bl	80165e4 <__match>
 8014a0a:	b910      	cbnz	r0, 8014a12 <_strtod_l+0x322>
 8014a0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014a0e:	3301      	adds	r3, #1
 8014a10:	931b      	str	r3, [sp, #108]	; 0x6c
 8014a12:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014c88 <_strtod_l+0x598>
 8014a16:	f04f 0a00 	mov.w	sl, #0
 8014a1a:	e6a8      	b.n	801476e <_strtod_l+0x7e>
 8014a1c:	210a      	movs	r1, #10
 8014a1e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8014a22:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8014a26:	e7b8      	b.n	801499a <_strtod_l+0x2aa>
 8014a28:	46be      	mov	lr, r7
 8014a2a:	e7c8      	b.n	80149be <_strtod_l+0x2ce>
 8014a2c:	2b69      	cmp	r3, #105	; 0x69
 8014a2e:	d0de      	beq.n	80149ee <_strtod_l+0x2fe>
 8014a30:	2b6e      	cmp	r3, #110	; 0x6e
 8014a32:	f47f aeba 	bne.w	80147aa <_strtod_l+0xba>
 8014a36:	4990      	ldr	r1, [pc, #576]	; (8014c78 <_strtod_l+0x588>)
 8014a38:	a81b      	add	r0, sp, #108	; 0x6c
 8014a3a:	f001 fdd3 	bl	80165e4 <__match>
 8014a3e:	2800      	cmp	r0, #0
 8014a40:	f43f aeb3 	beq.w	80147aa <_strtod_l+0xba>
 8014a44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014a46:	781b      	ldrb	r3, [r3, #0]
 8014a48:	2b28      	cmp	r3, #40	; 0x28
 8014a4a:	d10e      	bne.n	8014a6a <_strtod_l+0x37a>
 8014a4c:	aa1e      	add	r2, sp, #120	; 0x78
 8014a4e:	498b      	ldr	r1, [pc, #556]	; (8014c7c <_strtod_l+0x58c>)
 8014a50:	a81b      	add	r0, sp, #108	; 0x6c
 8014a52:	f001 fddb 	bl	801660c <__hexnan>
 8014a56:	2805      	cmp	r0, #5
 8014a58:	d107      	bne.n	8014a6a <_strtod_l+0x37a>
 8014a5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014a5c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014a60:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8014a64:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014a68:	e681      	b.n	801476e <_strtod_l+0x7e>
 8014a6a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014c90 <_strtod_l+0x5a0>
 8014a6e:	e7d2      	b.n	8014a16 <_strtod_l+0x326>
 8014a70:	ebae 0302 	sub.w	r3, lr, r2
 8014a74:	9306      	str	r3, [sp, #24]
 8014a76:	9b05      	ldr	r3, [sp, #20]
 8014a78:	9807      	ldr	r0, [sp, #28]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	bf08      	it	eq
 8014a7e:	4623      	moveq	r3, r4
 8014a80:	2c10      	cmp	r4, #16
 8014a82:	9305      	str	r3, [sp, #20]
 8014a84:	46a0      	mov	r8, r4
 8014a86:	bfa8      	it	ge
 8014a88:	f04f 0810 	movge.w	r8, #16
 8014a8c:	f7eb fd52 	bl	8000534 <__aeabi_ui2d>
 8014a90:	2c09      	cmp	r4, #9
 8014a92:	4682      	mov	sl, r0
 8014a94:	468b      	mov	fp, r1
 8014a96:	dc13      	bgt.n	8014ac0 <_strtod_l+0x3d0>
 8014a98:	9b06      	ldr	r3, [sp, #24]
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	f43f ae67 	beq.w	801476e <_strtod_l+0x7e>
 8014aa0:	9b06      	ldr	r3, [sp, #24]
 8014aa2:	dd7a      	ble.n	8014b9a <_strtod_l+0x4aa>
 8014aa4:	2b16      	cmp	r3, #22
 8014aa6:	dc61      	bgt.n	8014b6c <_strtod_l+0x47c>
 8014aa8:	4a75      	ldr	r2, [pc, #468]	; (8014c80 <_strtod_l+0x590>)
 8014aaa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8014aae:	e9de 0100 	ldrd	r0, r1, [lr]
 8014ab2:	4652      	mov	r2, sl
 8014ab4:	465b      	mov	r3, fp
 8014ab6:	f7eb fdb7 	bl	8000628 <__aeabi_dmul>
 8014aba:	4682      	mov	sl, r0
 8014abc:	468b      	mov	fp, r1
 8014abe:	e656      	b.n	801476e <_strtod_l+0x7e>
 8014ac0:	4b6f      	ldr	r3, [pc, #444]	; (8014c80 <_strtod_l+0x590>)
 8014ac2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014ac6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014aca:	f7eb fdad 	bl	8000628 <__aeabi_dmul>
 8014ace:	4606      	mov	r6, r0
 8014ad0:	4628      	mov	r0, r5
 8014ad2:	460f      	mov	r7, r1
 8014ad4:	f7eb fd2e 	bl	8000534 <__aeabi_ui2d>
 8014ad8:	4602      	mov	r2, r0
 8014ada:	460b      	mov	r3, r1
 8014adc:	4630      	mov	r0, r6
 8014ade:	4639      	mov	r1, r7
 8014ae0:	f7eb fbec 	bl	80002bc <__adddf3>
 8014ae4:	2c0f      	cmp	r4, #15
 8014ae6:	4682      	mov	sl, r0
 8014ae8:	468b      	mov	fp, r1
 8014aea:	ddd5      	ble.n	8014a98 <_strtod_l+0x3a8>
 8014aec:	9b06      	ldr	r3, [sp, #24]
 8014aee:	eba4 0808 	sub.w	r8, r4, r8
 8014af2:	4498      	add	r8, r3
 8014af4:	f1b8 0f00 	cmp.w	r8, #0
 8014af8:	f340 8096 	ble.w	8014c28 <_strtod_l+0x538>
 8014afc:	f018 030f 	ands.w	r3, r8, #15
 8014b00:	d00a      	beq.n	8014b18 <_strtod_l+0x428>
 8014b02:	495f      	ldr	r1, [pc, #380]	; (8014c80 <_strtod_l+0x590>)
 8014b04:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014b08:	4652      	mov	r2, sl
 8014b0a:	465b      	mov	r3, fp
 8014b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b10:	f7eb fd8a 	bl	8000628 <__aeabi_dmul>
 8014b14:	4682      	mov	sl, r0
 8014b16:	468b      	mov	fp, r1
 8014b18:	f038 080f 	bics.w	r8, r8, #15
 8014b1c:	d073      	beq.n	8014c06 <_strtod_l+0x516>
 8014b1e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8014b22:	dd47      	ble.n	8014bb4 <_strtod_l+0x4c4>
 8014b24:	2400      	movs	r4, #0
 8014b26:	46a0      	mov	r8, r4
 8014b28:	9407      	str	r4, [sp, #28]
 8014b2a:	9405      	str	r4, [sp, #20]
 8014b2c:	2322      	movs	r3, #34	; 0x22
 8014b2e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014c88 <_strtod_l+0x598>
 8014b32:	f8c9 3000 	str.w	r3, [r9]
 8014b36:	f04f 0a00 	mov.w	sl, #0
 8014b3a:	9b07      	ldr	r3, [sp, #28]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	f43f ae16 	beq.w	801476e <_strtod_l+0x7e>
 8014b42:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014b44:	4648      	mov	r0, r9
 8014b46:	f001 fe61 	bl	801680c <_Bfree>
 8014b4a:	9905      	ldr	r1, [sp, #20]
 8014b4c:	4648      	mov	r0, r9
 8014b4e:	f001 fe5d 	bl	801680c <_Bfree>
 8014b52:	4641      	mov	r1, r8
 8014b54:	4648      	mov	r0, r9
 8014b56:	f001 fe59 	bl	801680c <_Bfree>
 8014b5a:	9907      	ldr	r1, [sp, #28]
 8014b5c:	4648      	mov	r0, r9
 8014b5e:	f001 fe55 	bl	801680c <_Bfree>
 8014b62:	4621      	mov	r1, r4
 8014b64:	4648      	mov	r0, r9
 8014b66:	f001 fe51 	bl	801680c <_Bfree>
 8014b6a:	e600      	b.n	801476e <_strtod_l+0x7e>
 8014b6c:	9a06      	ldr	r2, [sp, #24]
 8014b6e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8014b72:	4293      	cmp	r3, r2
 8014b74:	dbba      	blt.n	8014aec <_strtod_l+0x3fc>
 8014b76:	4d42      	ldr	r5, [pc, #264]	; (8014c80 <_strtod_l+0x590>)
 8014b78:	f1c4 040f 	rsb	r4, r4, #15
 8014b7c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014b80:	4652      	mov	r2, sl
 8014b82:	465b      	mov	r3, fp
 8014b84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b88:	f7eb fd4e 	bl	8000628 <__aeabi_dmul>
 8014b8c:	9b06      	ldr	r3, [sp, #24]
 8014b8e:	1b1c      	subs	r4, r3, r4
 8014b90:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8014b94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014b98:	e78d      	b.n	8014ab6 <_strtod_l+0x3c6>
 8014b9a:	f113 0f16 	cmn.w	r3, #22
 8014b9e:	dba5      	blt.n	8014aec <_strtod_l+0x3fc>
 8014ba0:	4a37      	ldr	r2, [pc, #220]	; (8014c80 <_strtod_l+0x590>)
 8014ba2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8014ba6:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014baa:	4650      	mov	r0, sl
 8014bac:	4659      	mov	r1, fp
 8014bae:	f7eb fe65 	bl	800087c <__aeabi_ddiv>
 8014bb2:	e782      	b.n	8014aba <_strtod_l+0x3ca>
 8014bb4:	2300      	movs	r3, #0
 8014bb6:	4e33      	ldr	r6, [pc, #204]	; (8014c84 <_strtod_l+0x594>)
 8014bb8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014bbc:	4650      	mov	r0, sl
 8014bbe:	4659      	mov	r1, fp
 8014bc0:	461d      	mov	r5, r3
 8014bc2:	f1b8 0f01 	cmp.w	r8, #1
 8014bc6:	dc21      	bgt.n	8014c0c <_strtod_l+0x51c>
 8014bc8:	b10b      	cbz	r3, 8014bce <_strtod_l+0x4de>
 8014bca:	4682      	mov	sl, r0
 8014bcc:	468b      	mov	fp, r1
 8014bce:	4b2d      	ldr	r3, [pc, #180]	; (8014c84 <_strtod_l+0x594>)
 8014bd0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014bd4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014bd8:	4652      	mov	r2, sl
 8014bda:	465b      	mov	r3, fp
 8014bdc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014be0:	f7eb fd22 	bl	8000628 <__aeabi_dmul>
 8014be4:	4b28      	ldr	r3, [pc, #160]	; (8014c88 <_strtod_l+0x598>)
 8014be6:	460a      	mov	r2, r1
 8014be8:	400b      	ands	r3, r1
 8014bea:	4928      	ldr	r1, [pc, #160]	; (8014c8c <_strtod_l+0x59c>)
 8014bec:	428b      	cmp	r3, r1
 8014bee:	4682      	mov	sl, r0
 8014bf0:	d898      	bhi.n	8014b24 <_strtod_l+0x434>
 8014bf2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014bf6:	428b      	cmp	r3, r1
 8014bf8:	bf86      	itte	hi
 8014bfa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8014c94 <_strtod_l+0x5a4>
 8014bfe:	f04f 3aff 	movhi.w	sl, #4294967295
 8014c02:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8014c06:	2300      	movs	r3, #0
 8014c08:	9304      	str	r3, [sp, #16]
 8014c0a:	e077      	b.n	8014cfc <_strtod_l+0x60c>
 8014c0c:	f018 0f01 	tst.w	r8, #1
 8014c10:	d006      	beq.n	8014c20 <_strtod_l+0x530>
 8014c12:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8014c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c1a:	f7eb fd05 	bl	8000628 <__aeabi_dmul>
 8014c1e:	2301      	movs	r3, #1
 8014c20:	3501      	adds	r5, #1
 8014c22:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014c26:	e7cc      	b.n	8014bc2 <_strtod_l+0x4d2>
 8014c28:	d0ed      	beq.n	8014c06 <_strtod_l+0x516>
 8014c2a:	f1c8 0800 	rsb	r8, r8, #0
 8014c2e:	f018 020f 	ands.w	r2, r8, #15
 8014c32:	d00a      	beq.n	8014c4a <_strtod_l+0x55a>
 8014c34:	4b12      	ldr	r3, [pc, #72]	; (8014c80 <_strtod_l+0x590>)
 8014c36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c3a:	4650      	mov	r0, sl
 8014c3c:	4659      	mov	r1, fp
 8014c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c42:	f7eb fe1b 	bl	800087c <__aeabi_ddiv>
 8014c46:	4682      	mov	sl, r0
 8014c48:	468b      	mov	fp, r1
 8014c4a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014c4e:	d0da      	beq.n	8014c06 <_strtod_l+0x516>
 8014c50:	f1b8 0f1f 	cmp.w	r8, #31
 8014c54:	dd20      	ble.n	8014c98 <_strtod_l+0x5a8>
 8014c56:	2400      	movs	r4, #0
 8014c58:	46a0      	mov	r8, r4
 8014c5a:	9407      	str	r4, [sp, #28]
 8014c5c:	9405      	str	r4, [sp, #20]
 8014c5e:	2322      	movs	r3, #34	; 0x22
 8014c60:	f04f 0a00 	mov.w	sl, #0
 8014c64:	f04f 0b00 	mov.w	fp, #0
 8014c68:	f8c9 3000 	str.w	r3, [r9]
 8014c6c:	e765      	b.n	8014b3a <_strtod_l+0x44a>
 8014c6e:	bf00      	nop
 8014c70:	08018495 	.word	0x08018495
 8014c74:	0801851b 	.word	0x0801851b
 8014c78:	0801849d 	.word	0x0801849d
 8014c7c:	080184dc 	.word	0x080184dc
 8014c80:	080185c0 	.word	0x080185c0
 8014c84:	08018598 	.word	0x08018598
 8014c88:	7ff00000 	.word	0x7ff00000
 8014c8c:	7ca00000 	.word	0x7ca00000
 8014c90:	fff80000 	.word	0xfff80000
 8014c94:	7fefffff 	.word	0x7fefffff
 8014c98:	f018 0310 	ands.w	r3, r8, #16
 8014c9c:	bf18      	it	ne
 8014c9e:	236a      	movne	r3, #106	; 0x6a
 8014ca0:	4da0      	ldr	r5, [pc, #640]	; (8014f24 <_strtod_l+0x834>)
 8014ca2:	9304      	str	r3, [sp, #16]
 8014ca4:	4650      	mov	r0, sl
 8014ca6:	4659      	mov	r1, fp
 8014ca8:	2300      	movs	r3, #0
 8014caa:	f1b8 0f00 	cmp.w	r8, #0
 8014cae:	f300 810a 	bgt.w	8014ec6 <_strtod_l+0x7d6>
 8014cb2:	b10b      	cbz	r3, 8014cb8 <_strtod_l+0x5c8>
 8014cb4:	4682      	mov	sl, r0
 8014cb6:	468b      	mov	fp, r1
 8014cb8:	9b04      	ldr	r3, [sp, #16]
 8014cba:	b1bb      	cbz	r3, 8014cec <_strtod_l+0x5fc>
 8014cbc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014cc0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	4659      	mov	r1, fp
 8014cc8:	dd10      	ble.n	8014cec <_strtod_l+0x5fc>
 8014cca:	2b1f      	cmp	r3, #31
 8014ccc:	f340 8107 	ble.w	8014ede <_strtod_l+0x7ee>
 8014cd0:	2b34      	cmp	r3, #52	; 0x34
 8014cd2:	bfde      	ittt	le
 8014cd4:	3b20      	suble	r3, #32
 8014cd6:	f04f 32ff 	movle.w	r2, #4294967295
 8014cda:	fa02 f303 	lslle.w	r3, r2, r3
 8014cde:	f04f 0a00 	mov.w	sl, #0
 8014ce2:	bfcc      	ite	gt
 8014ce4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014ce8:	ea03 0b01 	andle.w	fp, r3, r1
 8014cec:	2200      	movs	r2, #0
 8014cee:	2300      	movs	r3, #0
 8014cf0:	4650      	mov	r0, sl
 8014cf2:	4659      	mov	r1, fp
 8014cf4:	f7eb ff00 	bl	8000af8 <__aeabi_dcmpeq>
 8014cf8:	2800      	cmp	r0, #0
 8014cfa:	d1ac      	bne.n	8014c56 <_strtod_l+0x566>
 8014cfc:	9b07      	ldr	r3, [sp, #28]
 8014cfe:	9300      	str	r3, [sp, #0]
 8014d00:	9a05      	ldr	r2, [sp, #20]
 8014d02:	9908      	ldr	r1, [sp, #32]
 8014d04:	4623      	mov	r3, r4
 8014d06:	4648      	mov	r0, r9
 8014d08:	f001 fdd2 	bl	80168b0 <__s2b>
 8014d0c:	9007      	str	r0, [sp, #28]
 8014d0e:	2800      	cmp	r0, #0
 8014d10:	f43f af08 	beq.w	8014b24 <_strtod_l+0x434>
 8014d14:	9a06      	ldr	r2, [sp, #24]
 8014d16:	9b06      	ldr	r3, [sp, #24]
 8014d18:	2a00      	cmp	r2, #0
 8014d1a:	f1c3 0300 	rsb	r3, r3, #0
 8014d1e:	bfa8      	it	ge
 8014d20:	2300      	movge	r3, #0
 8014d22:	930e      	str	r3, [sp, #56]	; 0x38
 8014d24:	2400      	movs	r4, #0
 8014d26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014d2a:	9316      	str	r3, [sp, #88]	; 0x58
 8014d2c:	46a0      	mov	r8, r4
 8014d2e:	9b07      	ldr	r3, [sp, #28]
 8014d30:	4648      	mov	r0, r9
 8014d32:	6859      	ldr	r1, [r3, #4]
 8014d34:	f001 fd36 	bl	80167a4 <_Balloc>
 8014d38:	9005      	str	r0, [sp, #20]
 8014d3a:	2800      	cmp	r0, #0
 8014d3c:	f43f aef6 	beq.w	8014b2c <_strtod_l+0x43c>
 8014d40:	9b07      	ldr	r3, [sp, #28]
 8014d42:	691a      	ldr	r2, [r3, #16]
 8014d44:	3202      	adds	r2, #2
 8014d46:	f103 010c 	add.w	r1, r3, #12
 8014d4a:	0092      	lsls	r2, r2, #2
 8014d4c:	300c      	adds	r0, #12
 8014d4e:	f7fe fdd3 	bl	80138f8 <memcpy>
 8014d52:	aa1e      	add	r2, sp, #120	; 0x78
 8014d54:	a91d      	add	r1, sp, #116	; 0x74
 8014d56:	ec4b ab10 	vmov	d0, sl, fp
 8014d5a:	4648      	mov	r0, r9
 8014d5c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014d60:	f002 f862 	bl	8016e28 <__d2b>
 8014d64:	901c      	str	r0, [sp, #112]	; 0x70
 8014d66:	2800      	cmp	r0, #0
 8014d68:	f43f aee0 	beq.w	8014b2c <_strtod_l+0x43c>
 8014d6c:	2101      	movs	r1, #1
 8014d6e:	4648      	mov	r0, r9
 8014d70:	f001 fe2a 	bl	80169c8 <__i2b>
 8014d74:	4680      	mov	r8, r0
 8014d76:	2800      	cmp	r0, #0
 8014d78:	f43f aed8 	beq.w	8014b2c <_strtod_l+0x43c>
 8014d7c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014d7e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014d80:	2e00      	cmp	r6, #0
 8014d82:	bfab      	itete	ge
 8014d84:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8014d86:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014d88:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8014d8a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8014d8c:	bfac      	ite	ge
 8014d8e:	18f7      	addge	r7, r6, r3
 8014d90:	1b9d      	sublt	r5, r3, r6
 8014d92:	9b04      	ldr	r3, [sp, #16]
 8014d94:	1af6      	subs	r6, r6, r3
 8014d96:	4416      	add	r6, r2
 8014d98:	4b63      	ldr	r3, [pc, #396]	; (8014f28 <_strtod_l+0x838>)
 8014d9a:	3e01      	subs	r6, #1
 8014d9c:	429e      	cmp	r6, r3
 8014d9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014da2:	f280 80af 	bge.w	8014f04 <_strtod_l+0x814>
 8014da6:	1b9b      	subs	r3, r3, r6
 8014da8:	2b1f      	cmp	r3, #31
 8014daa:	eba2 0203 	sub.w	r2, r2, r3
 8014dae:	f04f 0101 	mov.w	r1, #1
 8014db2:	f300 809b 	bgt.w	8014eec <_strtod_l+0x7fc>
 8014db6:	fa01 f303 	lsl.w	r3, r1, r3
 8014dba:	930f      	str	r3, [sp, #60]	; 0x3c
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8014dc0:	18be      	adds	r6, r7, r2
 8014dc2:	9b04      	ldr	r3, [sp, #16]
 8014dc4:	42b7      	cmp	r7, r6
 8014dc6:	4415      	add	r5, r2
 8014dc8:	441d      	add	r5, r3
 8014dca:	463b      	mov	r3, r7
 8014dcc:	bfa8      	it	ge
 8014dce:	4633      	movge	r3, r6
 8014dd0:	42ab      	cmp	r3, r5
 8014dd2:	bfa8      	it	ge
 8014dd4:	462b      	movge	r3, r5
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	bfc2      	ittt	gt
 8014dda:	1af6      	subgt	r6, r6, r3
 8014ddc:	1aed      	subgt	r5, r5, r3
 8014dde:	1aff      	subgt	r7, r7, r3
 8014de0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014de2:	b1bb      	cbz	r3, 8014e14 <_strtod_l+0x724>
 8014de4:	4641      	mov	r1, r8
 8014de6:	461a      	mov	r2, r3
 8014de8:	4648      	mov	r0, r9
 8014dea:	f001 fe8d 	bl	8016b08 <__pow5mult>
 8014dee:	4680      	mov	r8, r0
 8014df0:	2800      	cmp	r0, #0
 8014df2:	f43f ae9b 	beq.w	8014b2c <_strtod_l+0x43c>
 8014df6:	4601      	mov	r1, r0
 8014df8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014dfa:	4648      	mov	r0, r9
 8014dfc:	f001 fded 	bl	80169da <__multiply>
 8014e00:	900c      	str	r0, [sp, #48]	; 0x30
 8014e02:	2800      	cmp	r0, #0
 8014e04:	f43f ae92 	beq.w	8014b2c <_strtod_l+0x43c>
 8014e08:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014e0a:	4648      	mov	r0, r9
 8014e0c:	f001 fcfe 	bl	801680c <_Bfree>
 8014e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e12:	931c      	str	r3, [sp, #112]	; 0x70
 8014e14:	2e00      	cmp	r6, #0
 8014e16:	dc7a      	bgt.n	8014f0e <_strtod_l+0x81e>
 8014e18:	9b06      	ldr	r3, [sp, #24]
 8014e1a:	2b00      	cmp	r3, #0
 8014e1c:	dd08      	ble.n	8014e30 <_strtod_l+0x740>
 8014e1e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014e20:	9905      	ldr	r1, [sp, #20]
 8014e22:	4648      	mov	r0, r9
 8014e24:	f001 fe70 	bl	8016b08 <__pow5mult>
 8014e28:	9005      	str	r0, [sp, #20]
 8014e2a:	2800      	cmp	r0, #0
 8014e2c:	f43f ae7e 	beq.w	8014b2c <_strtod_l+0x43c>
 8014e30:	2d00      	cmp	r5, #0
 8014e32:	dd08      	ble.n	8014e46 <_strtod_l+0x756>
 8014e34:	462a      	mov	r2, r5
 8014e36:	9905      	ldr	r1, [sp, #20]
 8014e38:	4648      	mov	r0, r9
 8014e3a:	f001 feb3 	bl	8016ba4 <__lshift>
 8014e3e:	9005      	str	r0, [sp, #20]
 8014e40:	2800      	cmp	r0, #0
 8014e42:	f43f ae73 	beq.w	8014b2c <_strtod_l+0x43c>
 8014e46:	2f00      	cmp	r7, #0
 8014e48:	dd08      	ble.n	8014e5c <_strtod_l+0x76c>
 8014e4a:	4641      	mov	r1, r8
 8014e4c:	463a      	mov	r2, r7
 8014e4e:	4648      	mov	r0, r9
 8014e50:	f001 fea8 	bl	8016ba4 <__lshift>
 8014e54:	4680      	mov	r8, r0
 8014e56:	2800      	cmp	r0, #0
 8014e58:	f43f ae68 	beq.w	8014b2c <_strtod_l+0x43c>
 8014e5c:	9a05      	ldr	r2, [sp, #20]
 8014e5e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014e60:	4648      	mov	r0, r9
 8014e62:	f001 ff0d 	bl	8016c80 <__mdiff>
 8014e66:	4604      	mov	r4, r0
 8014e68:	2800      	cmp	r0, #0
 8014e6a:	f43f ae5f 	beq.w	8014b2c <_strtod_l+0x43c>
 8014e6e:	68c3      	ldr	r3, [r0, #12]
 8014e70:	930c      	str	r3, [sp, #48]	; 0x30
 8014e72:	2300      	movs	r3, #0
 8014e74:	60c3      	str	r3, [r0, #12]
 8014e76:	4641      	mov	r1, r8
 8014e78:	f001 fee8 	bl	8016c4c <__mcmp>
 8014e7c:	2800      	cmp	r0, #0
 8014e7e:	da55      	bge.n	8014f2c <_strtod_l+0x83c>
 8014e80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e82:	b9e3      	cbnz	r3, 8014ebe <_strtod_l+0x7ce>
 8014e84:	f1ba 0f00 	cmp.w	sl, #0
 8014e88:	d119      	bne.n	8014ebe <_strtod_l+0x7ce>
 8014e8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014e8e:	b9b3      	cbnz	r3, 8014ebe <_strtod_l+0x7ce>
 8014e90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014e94:	0d1b      	lsrs	r3, r3, #20
 8014e96:	051b      	lsls	r3, r3, #20
 8014e98:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014e9c:	d90f      	bls.n	8014ebe <_strtod_l+0x7ce>
 8014e9e:	6963      	ldr	r3, [r4, #20]
 8014ea0:	b913      	cbnz	r3, 8014ea8 <_strtod_l+0x7b8>
 8014ea2:	6923      	ldr	r3, [r4, #16]
 8014ea4:	2b01      	cmp	r3, #1
 8014ea6:	dd0a      	ble.n	8014ebe <_strtod_l+0x7ce>
 8014ea8:	4621      	mov	r1, r4
 8014eaa:	2201      	movs	r2, #1
 8014eac:	4648      	mov	r0, r9
 8014eae:	f001 fe79 	bl	8016ba4 <__lshift>
 8014eb2:	4641      	mov	r1, r8
 8014eb4:	4604      	mov	r4, r0
 8014eb6:	f001 fec9 	bl	8016c4c <__mcmp>
 8014eba:	2800      	cmp	r0, #0
 8014ebc:	dc67      	bgt.n	8014f8e <_strtod_l+0x89e>
 8014ebe:	9b04      	ldr	r3, [sp, #16]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d171      	bne.n	8014fa8 <_strtod_l+0x8b8>
 8014ec4:	e63d      	b.n	8014b42 <_strtod_l+0x452>
 8014ec6:	f018 0f01 	tst.w	r8, #1
 8014eca:	d004      	beq.n	8014ed6 <_strtod_l+0x7e6>
 8014ecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ed0:	f7eb fbaa 	bl	8000628 <__aeabi_dmul>
 8014ed4:	2301      	movs	r3, #1
 8014ed6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014eda:	3508      	adds	r5, #8
 8014edc:	e6e5      	b.n	8014caa <_strtod_l+0x5ba>
 8014ede:	f04f 32ff 	mov.w	r2, #4294967295
 8014ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8014ee6:	ea03 0a0a 	and.w	sl, r3, sl
 8014eea:	e6ff      	b.n	8014cec <_strtod_l+0x5fc>
 8014eec:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014ef0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014ef4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014ef8:	36e2      	adds	r6, #226	; 0xe2
 8014efa:	fa01 f306 	lsl.w	r3, r1, r6
 8014efe:	930a      	str	r3, [sp, #40]	; 0x28
 8014f00:	910f      	str	r1, [sp, #60]	; 0x3c
 8014f02:	e75d      	b.n	8014dc0 <_strtod_l+0x6d0>
 8014f04:	2300      	movs	r3, #0
 8014f06:	930a      	str	r3, [sp, #40]	; 0x28
 8014f08:	2301      	movs	r3, #1
 8014f0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8014f0c:	e758      	b.n	8014dc0 <_strtod_l+0x6d0>
 8014f0e:	4632      	mov	r2, r6
 8014f10:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014f12:	4648      	mov	r0, r9
 8014f14:	f001 fe46 	bl	8016ba4 <__lshift>
 8014f18:	901c      	str	r0, [sp, #112]	; 0x70
 8014f1a:	2800      	cmp	r0, #0
 8014f1c:	f47f af7c 	bne.w	8014e18 <_strtod_l+0x728>
 8014f20:	e604      	b.n	8014b2c <_strtod_l+0x43c>
 8014f22:	bf00      	nop
 8014f24:	080184f0 	.word	0x080184f0
 8014f28:	fffffc02 	.word	0xfffffc02
 8014f2c:	465d      	mov	r5, fp
 8014f2e:	f040 8086 	bne.w	801503e <_strtod_l+0x94e>
 8014f32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014f34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014f38:	b32a      	cbz	r2, 8014f86 <_strtod_l+0x896>
 8014f3a:	4aaf      	ldr	r2, [pc, #700]	; (80151f8 <_strtod_l+0xb08>)
 8014f3c:	4293      	cmp	r3, r2
 8014f3e:	d153      	bne.n	8014fe8 <_strtod_l+0x8f8>
 8014f40:	9b04      	ldr	r3, [sp, #16]
 8014f42:	4650      	mov	r0, sl
 8014f44:	b1d3      	cbz	r3, 8014f7c <_strtod_l+0x88c>
 8014f46:	4aad      	ldr	r2, [pc, #692]	; (80151fc <_strtod_l+0xb0c>)
 8014f48:	402a      	ands	r2, r5
 8014f4a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014f4e:	f04f 31ff 	mov.w	r1, #4294967295
 8014f52:	d816      	bhi.n	8014f82 <_strtod_l+0x892>
 8014f54:	0d12      	lsrs	r2, r2, #20
 8014f56:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8014f5e:	4298      	cmp	r0, r3
 8014f60:	d142      	bne.n	8014fe8 <_strtod_l+0x8f8>
 8014f62:	4ba7      	ldr	r3, [pc, #668]	; (8015200 <_strtod_l+0xb10>)
 8014f64:	429d      	cmp	r5, r3
 8014f66:	d102      	bne.n	8014f6e <_strtod_l+0x87e>
 8014f68:	3001      	adds	r0, #1
 8014f6a:	f43f addf 	beq.w	8014b2c <_strtod_l+0x43c>
 8014f6e:	4ba3      	ldr	r3, [pc, #652]	; (80151fc <_strtod_l+0xb0c>)
 8014f70:	402b      	ands	r3, r5
 8014f72:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014f76:	f04f 0a00 	mov.w	sl, #0
 8014f7a:	e7a0      	b.n	8014ebe <_strtod_l+0x7ce>
 8014f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8014f80:	e7ed      	b.n	8014f5e <_strtod_l+0x86e>
 8014f82:	460b      	mov	r3, r1
 8014f84:	e7eb      	b.n	8014f5e <_strtod_l+0x86e>
 8014f86:	bb7b      	cbnz	r3, 8014fe8 <_strtod_l+0x8f8>
 8014f88:	f1ba 0f00 	cmp.w	sl, #0
 8014f8c:	d12c      	bne.n	8014fe8 <_strtod_l+0x8f8>
 8014f8e:	9904      	ldr	r1, [sp, #16]
 8014f90:	4a9a      	ldr	r2, [pc, #616]	; (80151fc <_strtod_l+0xb0c>)
 8014f92:	465b      	mov	r3, fp
 8014f94:	b1f1      	cbz	r1, 8014fd4 <_strtod_l+0x8e4>
 8014f96:	ea02 010b 	and.w	r1, r2, fp
 8014f9a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014f9e:	dc19      	bgt.n	8014fd4 <_strtod_l+0x8e4>
 8014fa0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014fa4:	f77f ae5b 	ble.w	8014c5e <_strtod_l+0x56e>
 8014fa8:	4a96      	ldr	r2, [pc, #600]	; (8015204 <_strtod_l+0xb14>)
 8014faa:	2300      	movs	r3, #0
 8014fac:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014fb0:	4650      	mov	r0, sl
 8014fb2:	4659      	mov	r1, fp
 8014fb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014fb8:	f7eb fb36 	bl	8000628 <__aeabi_dmul>
 8014fbc:	4682      	mov	sl, r0
 8014fbe:	468b      	mov	fp, r1
 8014fc0:	2900      	cmp	r1, #0
 8014fc2:	f47f adbe 	bne.w	8014b42 <_strtod_l+0x452>
 8014fc6:	2800      	cmp	r0, #0
 8014fc8:	f47f adbb 	bne.w	8014b42 <_strtod_l+0x452>
 8014fcc:	2322      	movs	r3, #34	; 0x22
 8014fce:	f8c9 3000 	str.w	r3, [r9]
 8014fd2:	e5b6      	b.n	8014b42 <_strtod_l+0x452>
 8014fd4:	4013      	ands	r3, r2
 8014fd6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014fda:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014fde:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014fe2:	f04f 3aff 	mov.w	sl, #4294967295
 8014fe6:	e76a      	b.n	8014ebe <_strtod_l+0x7ce>
 8014fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014fea:	b193      	cbz	r3, 8015012 <_strtod_l+0x922>
 8014fec:	422b      	tst	r3, r5
 8014fee:	f43f af66 	beq.w	8014ebe <_strtod_l+0x7ce>
 8014ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ff4:	9a04      	ldr	r2, [sp, #16]
 8014ff6:	4650      	mov	r0, sl
 8014ff8:	4659      	mov	r1, fp
 8014ffa:	b173      	cbz	r3, 801501a <_strtod_l+0x92a>
 8014ffc:	f7ff fb5c 	bl	80146b8 <sulp>
 8015000:	4602      	mov	r2, r0
 8015002:	460b      	mov	r3, r1
 8015004:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015008:	f7eb f958 	bl	80002bc <__adddf3>
 801500c:	4682      	mov	sl, r0
 801500e:	468b      	mov	fp, r1
 8015010:	e755      	b.n	8014ebe <_strtod_l+0x7ce>
 8015012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015014:	ea13 0f0a 	tst.w	r3, sl
 8015018:	e7e9      	b.n	8014fee <_strtod_l+0x8fe>
 801501a:	f7ff fb4d 	bl	80146b8 <sulp>
 801501e:	4602      	mov	r2, r0
 8015020:	460b      	mov	r3, r1
 8015022:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015026:	f7eb f947 	bl	80002b8 <__aeabi_dsub>
 801502a:	2200      	movs	r2, #0
 801502c:	2300      	movs	r3, #0
 801502e:	4682      	mov	sl, r0
 8015030:	468b      	mov	fp, r1
 8015032:	f7eb fd61 	bl	8000af8 <__aeabi_dcmpeq>
 8015036:	2800      	cmp	r0, #0
 8015038:	f47f ae11 	bne.w	8014c5e <_strtod_l+0x56e>
 801503c:	e73f      	b.n	8014ebe <_strtod_l+0x7ce>
 801503e:	4641      	mov	r1, r8
 8015040:	4620      	mov	r0, r4
 8015042:	f001 ff40 	bl	8016ec6 <__ratio>
 8015046:	ec57 6b10 	vmov	r6, r7, d0
 801504a:	2200      	movs	r2, #0
 801504c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015050:	ee10 0a10 	vmov	r0, s0
 8015054:	4639      	mov	r1, r7
 8015056:	f7eb fd63 	bl	8000b20 <__aeabi_dcmple>
 801505a:	2800      	cmp	r0, #0
 801505c:	d077      	beq.n	801514e <_strtod_l+0xa5e>
 801505e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015060:	2b00      	cmp	r3, #0
 8015062:	d04a      	beq.n	80150fa <_strtod_l+0xa0a>
 8015064:	4b68      	ldr	r3, [pc, #416]	; (8015208 <_strtod_l+0xb18>)
 8015066:	2200      	movs	r2, #0
 8015068:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801506c:	4f66      	ldr	r7, [pc, #408]	; (8015208 <_strtod_l+0xb18>)
 801506e:	2600      	movs	r6, #0
 8015070:	4b62      	ldr	r3, [pc, #392]	; (80151fc <_strtod_l+0xb0c>)
 8015072:	402b      	ands	r3, r5
 8015074:	930f      	str	r3, [sp, #60]	; 0x3c
 8015076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015078:	4b64      	ldr	r3, [pc, #400]	; (801520c <_strtod_l+0xb1c>)
 801507a:	429a      	cmp	r2, r3
 801507c:	f040 80ce 	bne.w	801521c <_strtod_l+0xb2c>
 8015080:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015084:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015088:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801508c:	ec4b ab10 	vmov	d0, sl, fp
 8015090:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8015094:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015098:	f001 fe50 	bl	8016d3c <__ulp>
 801509c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80150a0:	ec53 2b10 	vmov	r2, r3, d0
 80150a4:	f7eb fac0 	bl	8000628 <__aeabi_dmul>
 80150a8:	4652      	mov	r2, sl
 80150aa:	465b      	mov	r3, fp
 80150ac:	f7eb f906 	bl	80002bc <__adddf3>
 80150b0:	460b      	mov	r3, r1
 80150b2:	4952      	ldr	r1, [pc, #328]	; (80151fc <_strtod_l+0xb0c>)
 80150b4:	4a56      	ldr	r2, [pc, #344]	; (8015210 <_strtod_l+0xb20>)
 80150b6:	4019      	ands	r1, r3
 80150b8:	4291      	cmp	r1, r2
 80150ba:	4682      	mov	sl, r0
 80150bc:	d95b      	bls.n	8015176 <_strtod_l+0xa86>
 80150be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150c0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80150c4:	4293      	cmp	r3, r2
 80150c6:	d103      	bne.n	80150d0 <_strtod_l+0x9e0>
 80150c8:	9b08      	ldr	r3, [sp, #32]
 80150ca:	3301      	adds	r3, #1
 80150cc:	f43f ad2e 	beq.w	8014b2c <_strtod_l+0x43c>
 80150d0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015200 <_strtod_l+0xb10>
 80150d4:	f04f 3aff 	mov.w	sl, #4294967295
 80150d8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80150da:	4648      	mov	r0, r9
 80150dc:	f001 fb96 	bl	801680c <_Bfree>
 80150e0:	9905      	ldr	r1, [sp, #20]
 80150e2:	4648      	mov	r0, r9
 80150e4:	f001 fb92 	bl	801680c <_Bfree>
 80150e8:	4641      	mov	r1, r8
 80150ea:	4648      	mov	r0, r9
 80150ec:	f001 fb8e 	bl	801680c <_Bfree>
 80150f0:	4621      	mov	r1, r4
 80150f2:	4648      	mov	r0, r9
 80150f4:	f001 fb8a 	bl	801680c <_Bfree>
 80150f8:	e619      	b.n	8014d2e <_strtod_l+0x63e>
 80150fa:	f1ba 0f00 	cmp.w	sl, #0
 80150fe:	d11a      	bne.n	8015136 <_strtod_l+0xa46>
 8015100:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015104:	b9eb      	cbnz	r3, 8015142 <_strtod_l+0xa52>
 8015106:	2200      	movs	r2, #0
 8015108:	4b3f      	ldr	r3, [pc, #252]	; (8015208 <_strtod_l+0xb18>)
 801510a:	4630      	mov	r0, r6
 801510c:	4639      	mov	r1, r7
 801510e:	f7eb fcfd 	bl	8000b0c <__aeabi_dcmplt>
 8015112:	b9c8      	cbnz	r0, 8015148 <_strtod_l+0xa58>
 8015114:	4630      	mov	r0, r6
 8015116:	4639      	mov	r1, r7
 8015118:	2200      	movs	r2, #0
 801511a:	4b3e      	ldr	r3, [pc, #248]	; (8015214 <_strtod_l+0xb24>)
 801511c:	f7eb fa84 	bl	8000628 <__aeabi_dmul>
 8015120:	4606      	mov	r6, r0
 8015122:	460f      	mov	r7, r1
 8015124:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015128:	9618      	str	r6, [sp, #96]	; 0x60
 801512a:	9319      	str	r3, [sp, #100]	; 0x64
 801512c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8015130:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015134:	e79c      	b.n	8015070 <_strtod_l+0x980>
 8015136:	f1ba 0f01 	cmp.w	sl, #1
 801513a:	d102      	bne.n	8015142 <_strtod_l+0xa52>
 801513c:	2d00      	cmp	r5, #0
 801513e:	f43f ad8e 	beq.w	8014c5e <_strtod_l+0x56e>
 8015142:	2200      	movs	r2, #0
 8015144:	4b34      	ldr	r3, [pc, #208]	; (8015218 <_strtod_l+0xb28>)
 8015146:	e78f      	b.n	8015068 <_strtod_l+0x978>
 8015148:	2600      	movs	r6, #0
 801514a:	4f32      	ldr	r7, [pc, #200]	; (8015214 <_strtod_l+0xb24>)
 801514c:	e7ea      	b.n	8015124 <_strtod_l+0xa34>
 801514e:	4b31      	ldr	r3, [pc, #196]	; (8015214 <_strtod_l+0xb24>)
 8015150:	4630      	mov	r0, r6
 8015152:	4639      	mov	r1, r7
 8015154:	2200      	movs	r2, #0
 8015156:	f7eb fa67 	bl	8000628 <__aeabi_dmul>
 801515a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801515c:	4606      	mov	r6, r0
 801515e:	460f      	mov	r7, r1
 8015160:	b933      	cbnz	r3, 8015170 <_strtod_l+0xa80>
 8015162:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015166:	9010      	str	r0, [sp, #64]	; 0x40
 8015168:	9311      	str	r3, [sp, #68]	; 0x44
 801516a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801516e:	e7df      	b.n	8015130 <_strtod_l+0xa40>
 8015170:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015174:	e7f9      	b.n	801516a <_strtod_l+0xa7a>
 8015176:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801517a:	9b04      	ldr	r3, [sp, #16]
 801517c:	2b00      	cmp	r3, #0
 801517e:	d1ab      	bne.n	80150d8 <_strtod_l+0x9e8>
 8015180:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015184:	0d1b      	lsrs	r3, r3, #20
 8015186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015188:	051b      	lsls	r3, r3, #20
 801518a:	429a      	cmp	r2, r3
 801518c:	465d      	mov	r5, fp
 801518e:	d1a3      	bne.n	80150d8 <_strtod_l+0x9e8>
 8015190:	4639      	mov	r1, r7
 8015192:	4630      	mov	r0, r6
 8015194:	f7eb fcf8 	bl	8000b88 <__aeabi_d2iz>
 8015198:	f7eb f9dc 	bl	8000554 <__aeabi_i2d>
 801519c:	460b      	mov	r3, r1
 801519e:	4602      	mov	r2, r0
 80151a0:	4639      	mov	r1, r7
 80151a2:	4630      	mov	r0, r6
 80151a4:	f7eb f888 	bl	80002b8 <__aeabi_dsub>
 80151a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80151aa:	4606      	mov	r6, r0
 80151ac:	460f      	mov	r7, r1
 80151ae:	b933      	cbnz	r3, 80151be <_strtod_l+0xace>
 80151b0:	f1ba 0f00 	cmp.w	sl, #0
 80151b4:	d103      	bne.n	80151be <_strtod_l+0xace>
 80151b6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80151ba:	2d00      	cmp	r5, #0
 80151bc:	d06d      	beq.n	801529a <_strtod_l+0xbaa>
 80151be:	a30a      	add	r3, pc, #40	; (adr r3, 80151e8 <_strtod_l+0xaf8>)
 80151c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151c4:	4630      	mov	r0, r6
 80151c6:	4639      	mov	r1, r7
 80151c8:	f7eb fca0 	bl	8000b0c <__aeabi_dcmplt>
 80151cc:	2800      	cmp	r0, #0
 80151ce:	f47f acb8 	bne.w	8014b42 <_strtod_l+0x452>
 80151d2:	a307      	add	r3, pc, #28	; (adr r3, 80151f0 <_strtod_l+0xb00>)
 80151d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151d8:	4630      	mov	r0, r6
 80151da:	4639      	mov	r1, r7
 80151dc:	f7eb fcb4 	bl	8000b48 <__aeabi_dcmpgt>
 80151e0:	2800      	cmp	r0, #0
 80151e2:	f43f af79 	beq.w	80150d8 <_strtod_l+0x9e8>
 80151e6:	e4ac      	b.n	8014b42 <_strtod_l+0x452>
 80151e8:	94a03595 	.word	0x94a03595
 80151ec:	3fdfffff 	.word	0x3fdfffff
 80151f0:	35afe535 	.word	0x35afe535
 80151f4:	3fe00000 	.word	0x3fe00000
 80151f8:	000fffff 	.word	0x000fffff
 80151fc:	7ff00000 	.word	0x7ff00000
 8015200:	7fefffff 	.word	0x7fefffff
 8015204:	39500000 	.word	0x39500000
 8015208:	3ff00000 	.word	0x3ff00000
 801520c:	7fe00000 	.word	0x7fe00000
 8015210:	7c9fffff 	.word	0x7c9fffff
 8015214:	3fe00000 	.word	0x3fe00000
 8015218:	bff00000 	.word	0xbff00000
 801521c:	9b04      	ldr	r3, [sp, #16]
 801521e:	b333      	cbz	r3, 801526e <_strtod_l+0xb7e>
 8015220:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015222:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015226:	d822      	bhi.n	801526e <_strtod_l+0xb7e>
 8015228:	a327      	add	r3, pc, #156	; (adr r3, 80152c8 <_strtod_l+0xbd8>)
 801522a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801522e:	4630      	mov	r0, r6
 8015230:	4639      	mov	r1, r7
 8015232:	f7eb fc75 	bl	8000b20 <__aeabi_dcmple>
 8015236:	b1a0      	cbz	r0, 8015262 <_strtod_l+0xb72>
 8015238:	4639      	mov	r1, r7
 801523a:	4630      	mov	r0, r6
 801523c:	f7eb fccc 	bl	8000bd8 <__aeabi_d2uiz>
 8015240:	2800      	cmp	r0, #0
 8015242:	bf08      	it	eq
 8015244:	2001      	moveq	r0, #1
 8015246:	f7eb f975 	bl	8000534 <__aeabi_ui2d>
 801524a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801524c:	4606      	mov	r6, r0
 801524e:	460f      	mov	r7, r1
 8015250:	bb03      	cbnz	r3, 8015294 <_strtod_l+0xba4>
 8015252:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015256:	9012      	str	r0, [sp, #72]	; 0x48
 8015258:	9313      	str	r3, [sp, #76]	; 0x4c
 801525a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801525e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015264:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015266:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801526a:	1a9b      	subs	r3, r3, r2
 801526c:	930b      	str	r3, [sp, #44]	; 0x2c
 801526e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8015272:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8015276:	f001 fd61 	bl	8016d3c <__ulp>
 801527a:	4650      	mov	r0, sl
 801527c:	ec53 2b10 	vmov	r2, r3, d0
 8015280:	4659      	mov	r1, fp
 8015282:	f7eb f9d1 	bl	8000628 <__aeabi_dmul>
 8015286:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801528a:	f7eb f817 	bl	80002bc <__adddf3>
 801528e:	4682      	mov	sl, r0
 8015290:	468b      	mov	fp, r1
 8015292:	e772      	b.n	801517a <_strtod_l+0xa8a>
 8015294:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015298:	e7df      	b.n	801525a <_strtod_l+0xb6a>
 801529a:	a30d      	add	r3, pc, #52	; (adr r3, 80152d0 <_strtod_l+0xbe0>)
 801529c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152a0:	f7eb fc34 	bl	8000b0c <__aeabi_dcmplt>
 80152a4:	e79c      	b.n	80151e0 <_strtod_l+0xaf0>
 80152a6:	2300      	movs	r3, #0
 80152a8:	930d      	str	r3, [sp, #52]	; 0x34
 80152aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80152ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80152ae:	6013      	str	r3, [r2, #0]
 80152b0:	f7ff ba61 	b.w	8014776 <_strtod_l+0x86>
 80152b4:	2b65      	cmp	r3, #101	; 0x65
 80152b6:	f04f 0200 	mov.w	r2, #0
 80152ba:	f43f ab4e 	beq.w	801495a <_strtod_l+0x26a>
 80152be:	2101      	movs	r1, #1
 80152c0:	4614      	mov	r4, r2
 80152c2:	9104      	str	r1, [sp, #16]
 80152c4:	f7ff bacb 	b.w	801485e <_strtod_l+0x16e>
 80152c8:	ffc00000 	.word	0xffc00000
 80152cc:	41dfffff 	.word	0x41dfffff
 80152d0:	94a03595 	.word	0x94a03595
 80152d4:	3fcfffff 	.word	0x3fcfffff

080152d8 <_strtod_r>:
 80152d8:	4b05      	ldr	r3, [pc, #20]	; (80152f0 <_strtod_r+0x18>)
 80152da:	681b      	ldr	r3, [r3, #0]
 80152dc:	b410      	push	{r4}
 80152de:	6a1b      	ldr	r3, [r3, #32]
 80152e0:	4c04      	ldr	r4, [pc, #16]	; (80152f4 <_strtod_r+0x1c>)
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	bf08      	it	eq
 80152e6:	4623      	moveq	r3, r4
 80152e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80152ec:	f7ff ba00 	b.w	80146f0 <_strtod_l>
 80152f0:	2000000c 	.word	0x2000000c
 80152f4:	20000070 	.word	0x20000070

080152f8 <_strtol_l.isra.0>:
 80152f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80152fc:	4680      	mov	r8, r0
 80152fe:	4689      	mov	r9, r1
 8015300:	4692      	mov	sl, r2
 8015302:	461e      	mov	r6, r3
 8015304:	460f      	mov	r7, r1
 8015306:	463d      	mov	r5, r7
 8015308:	9808      	ldr	r0, [sp, #32]
 801530a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801530e:	f001 fa0d 	bl	801672c <__locale_ctype_ptr_l>
 8015312:	4420      	add	r0, r4
 8015314:	7843      	ldrb	r3, [r0, #1]
 8015316:	f013 0308 	ands.w	r3, r3, #8
 801531a:	d132      	bne.n	8015382 <_strtol_l.isra.0+0x8a>
 801531c:	2c2d      	cmp	r4, #45	; 0x2d
 801531e:	d132      	bne.n	8015386 <_strtol_l.isra.0+0x8e>
 8015320:	787c      	ldrb	r4, [r7, #1]
 8015322:	1cbd      	adds	r5, r7, #2
 8015324:	2201      	movs	r2, #1
 8015326:	2e00      	cmp	r6, #0
 8015328:	d05d      	beq.n	80153e6 <_strtol_l.isra.0+0xee>
 801532a:	2e10      	cmp	r6, #16
 801532c:	d109      	bne.n	8015342 <_strtol_l.isra.0+0x4a>
 801532e:	2c30      	cmp	r4, #48	; 0x30
 8015330:	d107      	bne.n	8015342 <_strtol_l.isra.0+0x4a>
 8015332:	782b      	ldrb	r3, [r5, #0]
 8015334:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015338:	2b58      	cmp	r3, #88	; 0x58
 801533a:	d14f      	bne.n	80153dc <_strtol_l.isra.0+0xe4>
 801533c:	786c      	ldrb	r4, [r5, #1]
 801533e:	2610      	movs	r6, #16
 8015340:	3502      	adds	r5, #2
 8015342:	2a00      	cmp	r2, #0
 8015344:	bf14      	ite	ne
 8015346:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801534a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801534e:	2700      	movs	r7, #0
 8015350:	fbb1 fcf6 	udiv	ip, r1, r6
 8015354:	4638      	mov	r0, r7
 8015356:	fb06 1e1c 	mls	lr, r6, ip, r1
 801535a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801535e:	2b09      	cmp	r3, #9
 8015360:	d817      	bhi.n	8015392 <_strtol_l.isra.0+0x9a>
 8015362:	461c      	mov	r4, r3
 8015364:	42a6      	cmp	r6, r4
 8015366:	dd23      	ble.n	80153b0 <_strtol_l.isra.0+0xb8>
 8015368:	1c7b      	adds	r3, r7, #1
 801536a:	d007      	beq.n	801537c <_strtol_l.isra.0+0x84>
 801536c:	4584      	cmp	ip, r0
 801536e:	d31c      	bcc.n	80153aa <_strtol_l.isra.0+0xb2>
 8015370:	d101      	bne.n	8015376 <_strtol_l.isra.0+0x7e>
 8015372:	45a6      	cmp	lr, r4
 8015374:	db19      	blt.n	80153aa <_strtol_l.isra.0+0xb2>
 8015376:	fb00 4006 	mla	r0, r0, r6, r4
 801537a:	2701      	movs	r7, #1
 801537c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015380:	e7eb      	b.n	801535a <_strtol_l.isra.0+0x62>
 8015382:	462f      	mov	r7, r5
 8015384:	e7bf      	b.n	8015306 <_strtol_l.isra.0+0xe>
 8015386:	2c2b      	cmp	r4, #43	; 0x2b
 8015388:	bf04      	itt	eq
 801538a:	1cbd      	addeq	r5, r7, #2
 801538c:	787c      	ldrbeq	r4, [r7, #1]
 801538e:	461a      	mov	r2, r3
 8015390:	e7c9      	b.n	8015326 <_strtol_l.isra.0+0x2e>
 8015392:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015396:	2b19      	cmp	r3, #25
 8015398:	d801      	bhi.n	801539e <_strtol_l.isra.0+0xa6>
 801539a:	3c37      	subs	r4, #55	; 0x37
 801539c:	e7e2      	b.n	8015364 <_strtol_l.isra.0+0x6c>
 801539e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80153a2:	2b19      	cmp	r3, #25
 80153a4:	d804      	bhi.n	80153b0 <_strtol_l.isra.0+0xb8>
 80153a6:	3c57      	subs	r4, #87	; 0x57
 80153a8:	e7dc      	b.n	8015364 <_strtol_l.isra.0+0x6c>
 80153aa:	f04f 37ff 	mov.w	r7, #4294967295
 80153ae:	e7e5      	b.n	801537c <_strtol_l.isra.0+0x84>
 80153b0:	1c7b      	adds	r3, r7, #1
 80153b2:	d108      	bne.n	80153c6 <_strtol_l.isra.0+0xce>
 80153b4:	2322      	movs	r3, #34	; 0x22
 80153b6:	f8c8 3000 	str.w	r3, [r8]
 80153ba:	4608      	mov	r0, r1
 80153bc:	f1ba 0f00 	cmp.w	sl, #0
 80153c0:	d107      	bne.n	80153d2 <_strtol_l.isra.0+0xda>
 80153c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153c6:	b102      	cbz	r2, 80153ca <_strtol_l.isra.0+0xd2>
 80153c8:	4240      	negs	r0, r0
 80153ca:	f1ba 0f00 	cmp.w	sl, #0
 80153ce:	d0f8      	beq.n	80153c2 <_strtol_l.isra.0+0xca>
 80153d0:	b10f      	cbz	r7, 80153d6 <_strtol_l.isra.0+0xde>
 80153d2:	f105 39ff 	add.w	r9, r5, #4294967295
 80153d6:	f8ca 9000 	str.w	r9, [sl]
 80153da:	e7f2      	b.n	80153c2 <_strtol_l.isra.0+0xca>
 80153dc:	2430      	movs	r4, #48	; 0x30
 80153de:	2e00      	cmp	r6, #0
 80153e0:	d1af      	bne.n	8015342 <_strtol_l.isra.0+0x4a>
 80153e2:	2608      	movs	r6, #8
 80153e4:	e7ad      	b.n	8015342 <_strtol_l.isra.0+0x4a>
 80153e6:	2c30      	cmp	r4, #48	; 0x30
 80153e8:	d0a3      	beq.n	8015332 <_strtol_l.isra.0+0x3a>
 80153ea:	260a      	movs	r6, #10
 80153ec:	e7a9      	b.n	8015342 <_strtol_l.isra.0+0x4a>
	...

080153f0 <_strtol_r>:
 80153f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80153f2:	4c06      	ldr	r4, [pc, #24]	; (801540c <_strtol_r+0x1c>)
 80153f4:	4d06      	ldr	r5, [pc, #24]	; (8015410 <_strtol_r+0x20>)
 80153f6:	6824      	ldr	r4, [r4, #0]
 80153f8:	6a24      	ldr	r4, [r4, #32]
 80153fa:	2c00      	cmp	r4, #0
 80153fc:	bf08      	it	eq
 80153fe:	462c      	moveq	r4, r5
 8015400:	9400      	str	r4, [sp, #0]
 8015402:	f7ff ff79 	bl	80152f8 <_strtol_l.isra.0>
 8015406:	b003      	add	sp, #12
 8015408:	bd30      	pop	{r4, r5, pc}
 801540a:	bf00      	nop
 801540c:	2000000c 	.word	0x2000000c
 8015410:	20000070 	.word	0x20000070

08015414 <_vsiprintf_r>:
 8015414:	b500      	push	{lr}
 8015416:	b09b      	sub	sp, #108	; 0x6c
 8015418:	9100      	str	r1, [sp, #0]
 801541a:	9104      	str	r1, [sp, #16]
 801541c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015420:	9105      	str	r1, [sp, #20]
 8015422:	9102      	str	r1, [sp, #8]
 8015424:	4905      	ldr	r1, [pc, #20]	; (801543c <_vsiprintf_r+0x28>)
 8015426:	9103      	str	r1, [sp, #12]
 8015428:	4669      	mov	r1, sp
 801542a:	f001 fecb 	bl	80171c4 <_svfiprintf_r>
 801542e:	9b00      	ldr	r3, [sp, #0]
 8015430:	2200      	movs	r2, #0
 8015432:	701a      	strb	r2, [r3, #0]
 8015434:	b01b      	add	sp, #108	; 0x6c
 8015436:	f85d fb04 	ldr.w	pc, [sp], #4
 801543a:	bf00      	nop
 801543c:	ffff0208 	.word	0xffff0208

08015440 <vsiprintf>:
 8015440:	4613      	mov	r3, r2
 8015442:	460a      	mov	r2, r1
 8015444:	4601      	mov	r1, r0
 8015446:	4802      	ldr	r0, [pc, #8]	; (8015450 <vsiprintf+0x10>)
 8015448:	6800      	ldr	r0, [r0, #0]
 801544a:	f7ff bfe3 	b.w	8015414 <_vsiprintf_r>
 801544e:	bf00      	nop
 8015450:	2000000c 	.word	0x2000000c

08015454 <quorem>:
 8015454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015458:	6903      	ldr	r3, [r0, #16]
 801545a:	690c      	ldr	r4, [r1, #16]
 801545c:	42a3      	cmp	r3, r4
 801545e:	4680      	mov	r8, r0
 8015460:	f2c0 8082 	blt.w	8015568 <quorem+0x114>
 8015464:	3c01      	subs	r4, #1
 8015466:	f101 0714 	add.w	r7, r1, #20
 801546a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801546e:	f100 0614 	add.w	r6, r0, #20
 8015472:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015476:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801547a:	eb06 030c 	add.w	r3, r6, ip
 801547e:	3501      	adds	r5, #1
 8015480:	eb07 090c 	add.w	r9, r7, ip
 8015484:	9301      	str	r3, [sp, #4]
 8015486:	fbb0 f5f5 	udiv	r5, r0, r5
 801548a:	b395      	cbz	r5, 80154f2 <quorem+0x9e>
 801548c:	f04f 0a00 	mov.w	sl, #0
 8015490:	4638      	mov	r0, r7
 8015492:	46b6      	mov	lr, r6
 8015494:	46d3      	mov	fp, sl
 8015496:	f850 2b04 	ldr.w	r2, [r0], #4
 801549a:	b293      	uxth	r3, r2
 801549c:	fb05 a303 	mla	r3, r5, r3, sl
 80154a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80154a4:	b29b      	uxth	r3, r3
 80154a6:	ebab 0303 	sub.w	r3, fp, r3
 80154aa:	0c12      	lsrs	r2, r2, #16
 80154ac:	f8de b000 	ldr.w	fp, [lr]
 80154b0:	fb05 a202 	mla	r2, r5, r2, sl
 80154b4:	fa13 f38b 	uxtah	r3, r3, fp
 80154b8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80154bc:	fa1f fb82 	uxth.w	fp, r2
 80154c0:	f8de 2000 	ldr.w	r2, [lr]
 80154c4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80154c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80154cc:	b29b      	uxth	r3, r3
 80154ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80154d2:	4581      	cmp	r9, r0
 80154d4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80154d8:	f84e 3b04 	str.w	r3, [lr], #4
 80154dc:	d2db      	bcs.n	8015496 <quorem+0x42>
 80154de:	f856 300c 	ldr.w	r3, [r6, ip]
 80154e2:	b933      	cbnz	r3, 80154f2 <quorem+0x9e>
 80154e4:	9b01      	ldr	r3, [sp, #4]
 80154e6:	3b04      	subs	r3, #4
 80154e8:	429e      	cmp	r6, r3
 80154ea:	461a      	mov	r2, r3
 80154ec:	d330      	bcc.n	8015550 <quorem+0xfc>
 80154ee:	f8c8 4010 	str.w	r4, [r8, #16]
 80154f2:	4640      	mov	r0, r8
 80154f4:	f001 fbaa 	bl	8016c4c <__mcmp>
 80154f8:	2800      	cmp	r0, #0
 80154fa:	db25      	blt.n	8015548 <quorem+0xf4>
 80154fc:	3501      	adds	r5, #1
 80154fe:	4630      	mov	r0, r6
 8015500:	f04f 0c00 	mov.w	ip, #0
 8015504:	f857 2b04 	ldr.w	r2, [r7], #4
 8015508:	f8d0 e000 	ldr.w	lr, [r0]
 801550c:	b293      	uxth	r3, r2
 801550e:	ebac 0303 	sub.w	r3, ip, r3
 8015512:	0c12      	lsrs	r2, r2, #16
 8015514:	fa13 f38e 	uxtah	r3, r3, lr
 8015518:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801551c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015520:	b29b      	uxth	r3, r3
 8015522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015526:	45b9      	cmp	r9, r7
 8015528:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801552c:	f840 3b04 	str.w	r3, [r0], #4
 8015530:	d2e8      	bcs.n	8015504 <quorem+0xb0>
 8015532:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8015536:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801553a:	b92a      	cbnz	r2, 8015548 <quorem+0xf4>
 801553c:	3b04      	subs	r3, #4
 801553e:	429e      	cmp	r6, r3
 8015540:	461a      	mov	r2, r3
 8015542:	d30b      	bcc.n	801555c <quorem+0x108>
 8015544:	f8c8 4010 	str.w	r4, [r8, #16]
 8015548:	4628      	mov	r0, r5
 801554a:	b003      	add	sp, #12
 801554c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015550:	6812      	ldr	r2, [r2, #0]
 8015552:	3b04      	subs	r3, #4
 8015554:	2a00      	cmp	r2, #0
 8015556:	d1ca      	bne.n	80154ee <quorem+0x9a>
 8015558:	3c01      	subs	r4, #1
 801555a:	e7c5      	b.n	80154e8 <quorem+0x94>
 801555c:	6812      	ldr	r2, [r2, #0]
 801555e:	3b04      	subs	r3, #4
 8015560:	2a00      	cmp	r2, #0
 8015562:	d1ef      	bne.n	8015544 <quorem+0xf0>
 8015564:	3c01      	subs	r4, #1
 8015566:	e7ea      	b.n	801553e <quorem+0xea>
 8015568:	2000      	movs	r0, #0
 801556a:	e7ee      	b.n	801554a <quorem+0xf6>
 801556c:	0000      	movs	r0, r0
	...

08015570 <_dtoa_r>:
 8015570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015574:	ec57 6b10 	vmov	r6, r7, d0
 8015578:	b097      	sub	sp, #92	; 0x5c
 801557a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801557c:	9106      	str	r1, [sp, #24]
 801557e:	4604      	mov	r4, r0
 8015580:	920b      	str	r2, [sp, #44]	; 0x2c
 8015582:	9312      	str	r3, [sp, #72]	; 0x48
 8015584:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015588:	e9cd 6700 	strd	r6, r7, [sp]
 801558c:	b93d      	cbnz	r5, 801559e <_dtoa_r+0x2e>
 801558e:	2010      	movs	r0, #16
 8015590:	f001 f8ee 	bl	8016770 <malloc>
 8015594:	6260      	str	r0, [r4, #36]	; 0x24
 8015596:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801559a:	6005      	str	r5, [r0, #0]
 801559c:	60c5      	str	r5, [r0, #12]
 801559e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155a0:	6819      	ldr	r1, [r3, #0]
 80155a2:	b151      	cbz	r1, 80155ba <_dtoa_r+0x4a>
 80155a4:	685a      	ldr	r2, [r3, #4]
 80155a6:	604a      	str	r2, [r1, #4]
 80155a8:	2301      	movs	r3, #1
 80155aa:	4093      	lsls	r3, r2
 80155ac:	608b      	str	r3, [r1, #8]
 80155ae:	4620      	mov	r0, r4
 80155b0:	f001 f92c 	bl	801680c <_Bfree>
 80155b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155b6:	2200      	movs	r2, #0
 80155b8:	601a      	str	r2, [r3, #0]
 80155ba:	1e3b      	subs	r3, r7, #0
 80155bc:	bfbb      	ittet	lt
 80155be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80155c2:	9301      	strlt	r3, [sp, #4]
 80155c4:	2300      	movge	r3, #0
 80155c6:	2201      	movlt	r2, #1
 80155c8:	bfac      	ite	ge
 80155ca:	f8c8 3000 	strge.w	r3, [r8]
 80155ce:	f8c8 2000 	strlt.w	r2, [r8]
 80155d2:	4baf      	ldr	r3, [pc, #700]	; (8015890 <_dtoa_r+0x320>)
 80155d4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80155d8:	ea33 0308 	bics.w	r3, r3, r8
 80155dc:	d114      	bne.n	8015608 <_dtoa_r+0x98>
 80155de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80155e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80155e4:	6013      	str	r3, [r2, #0]
 80155e6:	9b00      	ldr	r3, [sp, #0]
 80155e8:	b923      	cbnz	r3, 80155f4 <_dtoa_r+0x84>
 80155ea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80155ee:	2800      	cmp	r0, #0
 80155f0:	f000 8542 	beq.w	8016078 <_dtoa_r+0xb08>
 80155f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80155f6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80158a4 <_dtoa_r+0x334>
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	f000 8544 	beq.w	8016088 <_dtoa_r+0xb18>
 8015600:	f10b 0303 	add.w	r3, fp, #3
 8015604:	f000 bd3e 	b.w	8016084 <_dtoa_r+0xb14>
 8015608:	e9dd 6700 	ldrd	r6, r7, [sp]
 801560c:	2200      	movs	r2, #0
 801560e:	2300      	movs	r3, #0
 8015610:	4630      	mov	r0, r6
 8015612:	4639      	mov	r1, r7
 8015614:	f7eb fa70 	bl	8000af8 <__aeabi_dcmpeq>
 8015618:	4681      	mov	r9, r0
 801561a:	b168      	cbz	r0, 8015638 <_dtoa_r+0xc8>
 801561c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801561e:	2301      	movs	r3, #1
 8015620:	6013      	str	r3, [r2, #0]
 8015622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015624:	2b00      	cmp	r3, #0
 8015626:	f000 8524 	beq.w	8016072 <_dtoa_r+0xb02>
 801562a:	4b9a      	ldr	r3, [pc, #616]	; (8015894 <_dtoa_r+0x324>)
 801562c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801562e:	f103 3bff 	add.w	fp, r3, #4294967295
 8015632:	6013      	str	r3, [r2, #0]
 8015634:	f000 bd28 	b.w	8016088 <_dtoa_r+0xb18>
 8015638:	aa14      	add	r2, sp, #80	; 0x50
 801563a:	a915      	add	r1, sp, #84	; 0x54
 801563c:	ec47 6b10 	vmov	d0, r6, r7
 8015640:	4620      	mov	r0, r4
 8015642:	f001 fbf1 	bl	8016e28 <__d2b>
 8015646:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801564a:	9004      	str	r0, [sp, #16]
 801564c:	2d00      	cmp	r5, #0
 801564e:	d07c      	beq.n	801574a <_dtoa_r+0x1da>
 8015650:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015654:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8015658:	46b2      	mov	sl, r6
 801565a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801565e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015662:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8015666:	2200      	movs	r2, #0
 8015668:	4b8b      	ldr	r3, [pc, #556]	; (8015898 <_dtoa_r+0x328>)
 801566a:	4650      	mov	r0, sl
 801566c:	4659      	mov	r1, fp
 801566e:	f7ea fe23 	bl	80002b8 <__aeabi_dsub>
 8015672:	a381      	add	r3, pc, #516	; (adr r3, 8015878 <_dtoa_r+0x308>)
 8015674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015678:	f7ea ffd6 	bl	8000628 <__aeabi_dmul>
 801567c:	a380      	add	r3, pc, #512	; (adr r3, 8015880 <_dtoa_r+0x310>)
 801567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015682:	f7ea fe1b 	bl	80002bc <__adddf3>
 8015686:	4606      	mov	r6, r0
 8015688:	4628      	mov	r0, r5
 801568a:	460f      	mov	r7, r1
 801568c:	f7ea ff62 	bl	8000554 <__aeabi_i2d>
 8015690:	a37d      	add	r3, pc, #500	; (adr r3, 8015888 <_dtoa_r+0x318>)
 8015692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015696:	f7ea ffc7 	bl	8000628 <__aeabi_dmul>
 801569a:	4602      	mov	r2, r0
 801569c:	460b      	mov	r3, r1
 801569e:	4630      	mov	r0, r6
 80156a0:	4639      	mov	r1, r7
 80156a2:	f7ea fe0b 	bl	80002bc <__adddf3>
 80156a6:	4606      	mov	r6, r0
 80156a8:	460f      	mov	r7, r1
 80156aa:	f7eb fa6d 	bl	8000b88 <__aeabi_d2iz>
 80156ae:	2200      	movs	r2, #0
 80156b0:	4682      	mov	sl, r0
 80156b2:	2300      	movs	r3, #0
 80156b4:	4630      	mov	r0, r6
 80156b6:	4639      	mov	r1, r7
 80156b8:	f7eb fa28 	bl	8000b0c <__aeabi_dcmplt>
 80156bc:	b148      	cbz	r0, 80156d2 <_dtoa_r+0x162>
 80156be:	4650      	mov	r0, sl
 80156c0:	f7ea ff48 	bl	8000554 <__aeabi_i2d>
 80156c4:	4632      	mov	r2, r6
 80156c6:	463b      	mov	r3, r7
 80156c8:	f7eb fa16 	bl	8000af8 <__aeabi_dcmpeq>
 80156cc:	b908      	cbnz	r0, 80156d2 <_dtoa_r+0x162>
 80156ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80156d2:	f1ba 0f16 	cmp.w	sl, #22
 80156d6:	d859      	bhi.n	801578c <_dtoa_r+0x21c>
 80156d8:	4970      	ldr	r1, [pc, #448]	; (801589c <_dtoa_r+0x32c>)
 80156da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80156de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80156e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80156e6:	f7eb fa2f 	bl	8000b48 <__aeabi_dcmpgt>
 80156ea:	2800      	cmp	r0, #0
 80156ec:	d050      	beq.n	8015790 <_dtoa_r+0x220>
 80156ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80156f2:	2300      	movs	r3, #0
 80156f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80156f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80156f8:	1b5d      	subs	r5, r3, r5
 80156fa:	f1b5 0801 	subs.w	r8, r5, #1
 80156fe:	bf49      	itett	mi
 8015700:	f1c5 0301 	rsbmi	r3, r5, #1
 8015704:	2300      	movpl	r3, #0
 8015706:	9305      	strmi	r3, [sp, #20]
 8015708:	f04f 0800 	movmi.w	r8, #0
 801570c:	bf58      	it	pl
 801570e:	9305      	strpl	r3, [sp, #20]
 8015710:	f1ba 0f00 	cmp.w	sl, #0
 8015714:	db3e      	blt.n	8015794 <_dtoa_r+0x224>
 8015716:	2300      	movs	r3, #0
 8015718:	44d0      	add	r8, sl
 801571a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801571e:	9307      	str	r3, [sp, #28]
 8015720:	9b06      	ldr	r3, [sp, #24]
 8015722:	2b09      	cmp	r3, #9
 8015724:	f200 8090 	bhi.w	8015848 <_dtoa_r+0x2d8>
 8015728:	2b05      	cmp	r3, #5
 801572a:	bfc4      	itt	gt
 801572c:	3b04      	subgt	r3, #4
 801572e:	9306      	strgt	r3, [sp, #24]
 8015730:	9b06      	ldr	r3, [sp, #24]
 8015732:	f1a3 0302 	sub.w	r3, r3, #2
 8015736:	bfcc      	ite	gt
 8015738:	2500      	movgt	r5, #0
 801573a:	2501      	movle	r5, #1
 801573c:	2b03      	cmp	r3, #3
 801573e:	f200 808f 	bhi.w	8015860 <_dtoa_r+0x2f0>
 8015742:	e8df f003 	tbb	[pc, r3]
 8015746:	7f7d      	.short	0x7f7d
 8015748:	7131      	.short	0x7131
 801574a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801574e:	441d      	add	r5, r3
 8015750:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015754:	2820      	cmp	r0, #32
 8015756:	dd13      	ble.n	8015780 <_dtoa_r+0x210>
 8015758:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801575c:	9b00      	ldr	r3, [sp, #0]
 801575e:	fa08 f800 	lsl.w	r8, r8, r0
 8015762:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015766:	fa23 f000 	lsr.w	r0, r3, r0
 801576a:	ea48 0000 	orr.w	r0, r8, r0
 801576e:	f7ea fee1 	bl	8000534 <__aeabi_ui2d>
 8015772:	2301      	movs	r3, #1
 8015774:	4682      	mov	sl, r0
 8015776:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801577a:	3d01      	subs	r5, #1
 801577c:	9313      	str	r3, [sp, #76]	; 0x4c
 801577e:	e772      	b.n	8015666 <_dtoa_r+0xf6>
 8015780:	9b00      	ldr	r3, [sp, #0]
 8015782:	f1c0 0020 	rsb	r0, r0, #32
 8015786:	fa03 f000 	lsl.w	r0, r3, r0
 801578a:	e7f0      	b.n	801576e <_dtoa_r+0x1fe>
 801578c:	2301      	movs	r3, #1
 801578e:	e7b1      	b.n	80156f4 <_dtoa_r+0x184>
 8015790:	900f      	str	r0, [sp, #60]	; 0x3c
 8015792:	e7b0      	b.n	80156f6 <_dtoa_r+0x186>
 8015794:	9b05      	ldr	r3, [sp, #20]
 8015796:	eba3 030a 	sub.w	r3, r3, sl
 801579a:	9305      	str	r3, [sp, #20]
 801579c:	f1ca 0300 	rsb	r3, sl, #0
 80157a0:	9307      	str	r3, [sp, #28]
 80157a2:	2300      	movs	r3, #0
 80157a4:	930e      	str	r3, [sp, #56]	; 0x38
 80157a6:	e7bb      	b.n	8015720 <_dtoa_r+0x1b0>
 80157a8:	2301      	movs	r3, #1
 80157aa:	930a      	str	r3, [sp, #40]	; 0x28
 80157ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	dd59      	ble.n	8015866 <_dtoa_r+0x2f6>
 80157b2:	9302      	str	r3, [sp, #8]
 80157b4:	4699      	mov	r9, r3
 80157b6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80157b8:	2200      	movs	r2, #0
 80157ba:	6072      	str	r2, [r6, #4]
 80157bc:	2204      	movs	r2, #4
 80157be:	f102 0014 	add.w	r0, r2, #20
 80157c2:	4298      	cmp	r0, r3
 80157c4:	6871      	ldr	r1, [r6, #4]
 80157c6:	d953      	bls.n	8015870 <_dtoa_r+0x300>
 80157c8:	4620      	mov	r0, r4
 80157ca:	f000 ffeb 	bl	80167a4 <_Balloc>
 80157ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80157d0:	6030      	str	r0, [r6, #0]
 80157d2:	f1b9 0f0e 	cmp.w	r9, #14
 80157d6:	f8d3 b000 	ldr.w	fp, [r3]
 80157da:	f200 80e6 	bhi.w	80159aa <_dtoa_r+0x43a>
 80157de:	2d00      	cmp	r5, #0
 80157e0:	f000 80e3 	beq.w	80159aa <_dtoa_r+0x43a>
 80157e4:	ed9d 7b00 	vldr	d7, [sp]
 80157e8:	f1ba 0f00 	cmp.w	sl, #0
 80157ec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80157f0:	dd74      	ble.n	80158dc <_dtoa_r+0x36c>
 80157f2:	4a2a      	ldr	r2, [pc, #168]	; (801589c <_dtoa_r+0x32c>)
 80157f4:	f00a 030f 	and.w	r3, sl, #15
 80157f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80157fc:	ed93 7b00 	vldr	d7, [r3]
 8015800:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015804:	06f0      	lsls	r0, r6, #27
 8015806:	ed8d 7b08 	vstr	d7, [sp, #32]
 801580a:	d565      	bpl.n	80158d8 <_dtoa_r+0x368>
 801580c:	4b24      	ldr	r3, [pc, #144]	; (80158a0 <_dtoa_r+0x330>)
 801580e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015812:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015816:	f7eb f831 	bl	800087c <__aeabi_ddiv>
 801581a:	e9cd 0100 	strd	r0, r1, [sp]
 801581e:	f006 060f 	and.w	r6, r6, #15
 8015822:	2503      	movs	r5, #3
 8015824:	4f1e      	ldr	r7, [pc, #120]	; (80158a0 <_dtoa_r+0x330>)
 8015826:	e04c      	b.n	80158c2 <_dtoa_r+0x352>
 8015828:	2301      	movs	r3, #1
 801582a:	930a      	str	r3, [sp, #40]	; 0x28
 801582c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801582e:	4453      	add	r3, sl
 8015830:	f103 0901 	add.w	r9, r3, #1
 8015834:	9302      	str	r3, [sp, #8]
 8015836:	464b      	mov	r3, r9
 8015838:	2b01      	cmp	r3, #1
 801583a:	bfb8      	it	lt
 801583c:	2301      	movlt	r3, #1
 801583e:	e7ba      	b.n	80157b6 <_dtoa_r+0x246>
 8015840:	2300      	movs	r3, #0
 8015842:	e7b2      	b.n	80157aa <_dtoa_r+0x23a>
 8015844:	2300      	movs	r3, #0
 8015846:	e7f0      	b.n	801582a <_dtoa_r+0x2ba>
 8015848:	2501      	movs	r5, #1
 801584a:	2300      	movs	r3, #0
 801584c:	9306      	str	r3, [sp, #24]
 801584e:	950a      	str	r5, [sp, #40]	; 0x28
 8015850:	f04f 33ff 	mov.w	r3, #4294967295
 8015854:	9302      	str	r3, [sp, #8]
 8015856:	4699      	mov	r9, r3
 8015858:	2200      	movs	r2, #0
 801585a:	2312      	movs	r3, #18
 801585c:	920b      	str	r2, [sp, #44]	; 0x2c
 801585e:	e7aa      	b.n	80157b6 <_dtoa_r+0x246>
 8015860:	2301      	movs	r3, #1
 8015862:	930a      	str	r3, [sp, #40]	; 0x28
 8015864:	e7f4      	b.n	8015850 <_dtoa_r+0x2e0>
 8015866:	2301      	movs	r3, #1
 8015868:	9302      	str	r3, [sp, #8]
 801586a:	4699      	mov	r9, r3
 801586c:	461a      	mov	r2, r3
 801586e:	e7f5      	b.n	801585c <_dtoa_r+0x2ec>
 8015870:	3101      	adds	r1, #1
 8015872:	6071      	str	r1, [r6, #4]
 8015874:	0052      	lsls	r2, r2, #1
 8015876:	e7a2      	b.n	80157be <_dtoa_r+0x24e>
 8015878:	636f4361 	.word	0x636f4361
 801587c:	3fd287a7 	.word	0x3fd287a7
 8015880:	8b60c8b3 	.word	0x8b60c8b3
 8015884:	3fc68a28 	.word	0x3fc68a28
 8015888:	509f79fb 	.word	0x509f79fb
 801588c:	3fd34413 	.word	0x3fd34413
 8015890:	7ff00000 	.word	0x7ff00000
 8015894:	080186bc 	.word	0x080186bc
 8015898:	3ff80000 	.word	0x3ff80000
 801589c:	080185c0 	.word	0x080185c0
 80158a0:	08018598 	.word	0x08018598
 80158a4:	08018521 	.word	0x08018521
 80158a8:	07f1      	lsls	r1, r6, #31
 80158aa:	d508      	bpl.n	80158be <_dtoa_r+0x34e>
 80158ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80158b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80158b4:	f7ea feb8 	bl	8000628 <__aeabi_dmul>
 80158b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80158bc:	3501      	adds	r5, #1
 80158be:	1076      	asrs	r6, r6, #1
 80158c0:	3708      	adds	r7, #8
 80158c2:	2e00      	cmp	r6, #0
 80158c4:	d1f0      	bne.n	80158a8 <_dtoa_r+0x338>
 80158c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80158ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80158ce:	f7ea ffd5 	bl	800087c <__aeabi_ddiv>
 80158d2:	e9cd 0100 	strd	r0, r1, [sp]
 80158d6:	e01a      	b.n	801590e <_dtoa_r+0x39e>
 80158d8:	2502      	movs	r5, #2
 80158da:	e7a3      	b.n	8015824 <_dtoa_r+0x2b4>
 80158dc:	f000 80a0 	beq.w	8015a20 <_dtoa_r+0x4b0>
 80158e0:	f1ca 0600 	rsb	r6, sl, #0
 80158e4:	4b9f      	ldr	r3, [pc, #636]	; (8015b64 <_dtoa_r+0x5f4>)
 80158e6:	4fa0      	ldr	r7, [pc, #640]	; (8015b68 <_dtoa_r+0x5f8>)
 80158e8:	f006 020f 	and.w	r2, r6, #15
 80158ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80158f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80158f8:	f7ea fe96 	bl	8000628 <__aeabi_dmul>
 80158fc:	e9cd 0100 	strd	r0, r1, [sp]
 8015900:	1136      	asrs	r6, r6, #4
 8015902:	2300      	movs	r3, #0
 8015904:	2502      	movs	r5, #2
 8015906:	2e00      	cmp	r6, #0
 8015908:	d17f      	bne.n	8015a0a <_dtoa_r+0x49a>
 801590a:	2b00      	cmp	r3, #0
 801590c:	d1e1      	bne.n	80158d2 <_dtoa_r+0x362>
 801590e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015910:	2b00      	cmp	r3, #0
 8015912:	f000 8087 	beq.w	8015a24 <_dtoa_r+0x4b4>
 8015916:	e9dd 6700 	ldrd	r6, r7, [sp]
 801591a:	2200      	movs	r2, #0
 801591c:	4b93      	ldr	r3, [pc, #588]	; (8015b6c <_dtoa_r+0x5fc>)
 801591e:	4630      	mov	r0, r6
 8015920:	4639      	mov	r1, r7
 8015922:	f7eb f8f3 	bl	8000b0c <__aeabi_dcmplt>
 8015926:	2800      	cmp	r0, #0
 8015928:	d07c      	beq.n	8015a24 <_dtoa_r+0x4b4>
 801592a:	f1b9 0f00 	cmp.w	r9, #0
 801592e:	d079      	beq.n	8015a24 <_dtoa_r+0x4b4>
 8015930:	9b02      	ldr	r3, [sp, #8]
 8015932:	2b00      	cmp	r3, #0
 8015934:	dd35      	ble.n	80159a2 <_dtoa_r+0x432>
 8015936:	f10a 33ff 	add.w	r3, sl, #4294967295
 801593a:	9308      	str	r3, [sp, #32]
 801593c:	4639      	mov	r1, r7
 801593e:	2200      	movs	r2, #0
 8015940:	4b8b      	ldr	r3, [pc, #556]	; (8015b70 <_dtoa_r+0x600>)
 8015942:	4630      	mov	r0, r6
 8015944:	f7ea fe70 	bl	8000628 <__aeabi_dmul>
 8015948:	e9cd 0100 	strd	r0, r1, [sp]
 801594c:	9f02      	ldr	r7, [sp, #8]
 801594e:	3501      	adds	r5, #1
 8015950:	4628      	mov	r0, r5
 8015952:	f7ea fdff 	bl	8000554 <__aeabi_i2d>
 8015956:	e9dd 2300 	ldrd	r2, r3, [sp]
 801595a:	f7ea fe65 	bl	8000628 <__aeabi_dmul>
 801595e:	2200      	movs	r2, #0
 8015960:	4b84      	ldr	r3, [pc, #528]	; (8015b74 <_dtoa_r+0x604>)
 8015962:	f7ea fcab 	bl	80002bc <__adddf3>
 8015966:	4605      	mov	r5, r0
 8015968:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801596c:	2f00      	cmp	r7, #0
 801596e:	d15d      	bne.n	8015a2c <_dtoa_r+0x4bc>
 8015970:	2200      	movs	r2, #0
 8015972:	4b81      	ldr	r3, [pc, #516]	; (8015b78 <_dtoa_r+0x608>)
 8015974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015978:	f7ea fc9e 	bl	80002b8 <__aeabi_dsub>
 801597c:	462a      	mov	r2, r5
 801597e:	4633      	mov	r3, r6
 8015980:	e9cd 0100 	strd	r0, r1, [sp]
 8015984:	f7eb f8e0 	bl	8000b48 <__aeabi_dcmpgt>
 8015988:	2800      	cmp	r0, #0
 801598a:	f040 8288 	bne.w	8015e9e <_dtoa_r+0x92e>
 801598e:	462a      	mov	r2, r5
 8015990:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015994:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015998:	f7eb f8b8 	bl	8000b0c <__aeabi_dcmplt>
 801599c:	2800      	cmp	r0, #0
 801599e:	f040 827c 	bne.w	8015e9a <_dtoa_r+0x92a>
 80159a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80159a6:	e9cd 2300 	strd	r2, r3, [sp]
 80159aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	f2c0 8150 	blt.w	8015c52 <_dtoa_r+0x6e2>
 80159b2:	f1ba 0f0e 	cmp.w	sl, #14
 80159b6:	f300 814c 	bgt.w	8015c52 <_dtoa_r+0x6e2>
 80159ba:	4b6a      	ldr	r3, [pc, #424]	; (8015b64 <_dtoa_r+0x5f4>)
 80159bc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80159c0:	ed93 7b00 	vldr	d7, [r3]
 80159c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80159cc:	f280 80d8 	bge.w	8015b80 <_dtoa_r+0x610>
 80159d0:	f1b9 0f00 	cmp.w	r9, #0
 80159d4:	f300 80d4 	bgt.w	8015b80 <_dtoa_r+0x610>
 80159d8:	f040 825e 	bne.w	8015e98 <_dtoa_r+0x928>
 80159dc:	2200      	movs	r2, #0
 80159de:	4b66      	ldr	r3, [pc, #408]	; (8015b78 <_dtoa_r+0x608>)
 80159e0:	ec51 0b17 	vmov	r0, r1, d7
 80159e4:	f7ea fe20 	bl	8000628 <__aeabi_dmul>
 80159e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80159ec:	f7eb f8a2 	bl	8000b34 <__aeabi_dcmpge>
 80159f0:	464f      	mov	r7, r9
 80159f2:	464e      	mov	r6, r9
 80159f4:	2800      	cmp	r0, #0
 80159f6:	f040 8234 	bne.w	8015e62 <_dtoa_r+0x8f2>
 80159fa:	2331      	movs	r3, #49	; 0x31
 80159fc:	f10b 0501 	add.w	r5, fp, #1
 8015a00:	f88b 3000 	strb.w	r3, [fp]
 8015a04:	f10a 0a01 	add.w	sl, sl, #1
 8015a08:	e22f      	b.n	8015e6a <_dtoa_r+0x8fa>
 8015a0a:	07f2      	lsls	r2, r6, #31
 8015a0c:	d505      	bpl.n	8015a1a <_dtoa_r+0x4aa>
 8015a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015a12:	f7ea fe09 	bl	8000628 <__aeabi_dmul>
 8015a16:	3501      	adds	r5, #1
 8015a18:	2301      	movs	r3, #1
 8015a1a:	1076      	asrs	r6, r6, #1
 8015a1c:	3708      	adds	r7, #8
 8015a1e:	e772      	b.n	8015906 <_dtoa_r+0x396>
 8015a20:	2502      	movs	r5, #2
 8015a22:	e774      	b.n	801590e <_dtoa_r+0x39e>
 8015a24:	f8cd a020 	str.w	sl, [sp, #32]
 8015a28:	464f      	mov	r7, r9
 8015a2a:	e791      	b.n	8015950 <_dtoa_r+0x3e0>
 8015a2c:	4b4d      	ldr	r3, [pc, #308]	; (8015b64 <_dtoa_r+0x5f4>)
 8015a2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015a32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d047      	beq.n	8015acc <_dtoa_r+0x55c>
 8015a3c:	4602      	mov	r2, r0
 8015a3e:	460b      	mov	r3, r1
 8015a40:	2000      	movs	r0, #0
 8015a42:	494e      	ldr	r1, [pc, #312]	; (8015b7c <_dtoa_r+0x60c>)
 8015a44:	f7ea ff1a 	bl	800087c <__aeabi_ddiv>
 8015a48:	462a      	mov	r2, r5
 8015a4a:	4633      	mov	r3, r6
 8015a4c:	f7ea fc34 	bl	80002b8 <__aeabi_dsub>
 8015a50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015a54:	465d      	mov	r5, fp
 8015a56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015a5a:	f7eb f895 	bl	8000b88 <__aeabi_d2iz>
 8015a5e:	4606      	mov	r6, r0
 8015a60:	f7ea fd78 	bl	8000554 <__aeabi_i2d>
 8015a64:	4602      	mov	r2, r0
 8015a66:	460b      	mov	r3, r1
 8015a68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015a6c:	f7ea fc24 	bl	80002b8 <__aeabi_dsub>
 8015a70:	3630      	adds	r6, #48	; 0x30
 8015a72:	f805 6b01 	strb.w	r6, [r5], #1
 8015a76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015a7a:	e9cd 0100 	strd	r0, r1, [sp]
 8015a7e:	f7eb f845 	bl	8000b0c <__aeabi_dcmplt>
 8015a82:	2800      	cmp	r0, #0
 8015a84:	d163      	bne.n	8015b4e <_dtoa_r+0x5de>
 8015a86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a8a:	2000      	movs	r0, #0
 8015a8c:	4937      	ldr	r1, [pc, #220]	; (8015b6c <_dtoa_r+0x5fc>)
 8015a8e:	f7ea fc13 	bl	80002b8 <__aeabi_dsub>
 8015a92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015a96:	f7eb f839 	bl	8000b0c <__aeabi_dcmplt>
 8015a9a:	2800      	cmp	r0, #0
 8015a9c:	f040 80b7 	bne.w	8015c0e <_dtoa_r+0x69e>
 8015aa0:	eba5 030b 	sub.w	r3, r5, fp
 8015aa4:	429f      	cmp	r7, r3
 8015aa6:	f77f af7c 	ble.w	80159a2 <_dtoa_r+0x432>
 8015aaa:	2200      	movs	r2, #0
 8015aac:	4b30      	ldr	r3, [pc, #192]	; (8015b70 <_dtoa_r+0x600>)
 8015aae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015ab2:	f7ea fdb9 	bl	8000628 <__aeabi_dmul>
 8015ab6:	2200      	movs	r2, #0
 8015ab8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015abc:	4b2c      	ldr	r3, [pc, #176]	; (8015b70 <_dtoa_r+0x600>)
 8015abe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ac2:	f7ea fdb1 	bl	8000628 <__aeabi_dmul>
 8015ac6:	e9cd 0100 	strd	r0, r1, [sp]
 8015aca:	e7c4      	b.n	8015a56 <_dtoa_r+0x4e6>
 8015acc:	462a      	mov	r2, r5
 8015ace:	4633      	mov	r3, r6
 8015ad0:	f7ea fdaa 	bl	8000628 <__aeabi_dmul>
 8015ad4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015ad8:	eb0b 0507 	add.w	r5, fp, r7
 8015adc:	465e      	mov	r6, fp
 8015ade:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ae2:	f7eb f851 	bl	8000b88 <__aeabi_d2iz>
 8015ae6:	4607      	mov	r7, r0
 8015ae8:	f7ea fd34 	bl	8000554 <__aeabi_i2d>
 8015aec:	3730      	adds	r7, #48	; 0x30
 8015aee:	4602      	mov	r2, r0
 8015af0:	460b      	mov	r3, r1
 8015af2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015af6:	f7ea fbdf 	bl	80002b8 <__aeabi_dsub>
 8015afa:	f806 7b01 	strb.w	r7, [r6], #1
 8015afe:	42ae      	cmp	r6, r5
 8015b00:	e9cd 0100 	strd	r0, r1, [sp]
 8015b04:	f04f 0200 	mov.w	r2, #0
 8015b08:	d126      	bne.n	8015b58 <_dtoa_r+0x5e8>
 8015b0a:	4b1c      	ldr	r3, [pc, #112]	; (8015b7c <_dtoa_r+0x60c>)
 8015b0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015b10:	f7ea fbd4 	bl	80002bc <__adddf3>
 8015b14:	4602      	mov	r2, r0
 8015b16:	460b      	mov	r3, r1
 8015b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015b1c:	f7eb f814 	bl	8000b48 <__aeabi_dcmpgt>
 8015b20:	2800      	cmp	r0, #0
 8015b22:	d174      	bne.n	8015c0e <_dtoa_r+0x69e>
 8015b24:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015b28:	2000      	movs	r0, #0
 8015b2a:	4914      	ldr	r1, [pc, #80]	; (8015b7c <_dtoa_r+0x60c>)
 8015b2c:	f7ea fbc4 	bl	80002b8 <__aeabi_dsub>
 8015b30:	4602      	mov	r2, r0
 8015b32:	460b      	mov	r3, r1
 8015b34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015b38:	f7ea ffe8 	bl	8000b0c <__aeabi_dcmplt>
 8015b3c:	2800      	cmp	r0, #0
 8015b3e:	f43f af30 	beq.w	80159a2 <_dtoa_r+0x432>
 8015b42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015b46:	2b30      	cmp	r3, #48	; 0x30
 8015b48:	f105 32ff 	add.w	r2, r5, #4294967295
 8015b4c:	d002      	beq.n	8015b54 <_dtoa_r+0x5e4>
 8015b4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015b52:	e04a      	b.n	8015bea <_dtoa_r+0x67a>
 8015b54:	4615      	mov	r5, r2
 8015b56:	e7f4      	b.n	8015b42 <_dtoa_r+0x5d2>
 8015b58:	4b05      	ldr	r3, [pc, #20]	; (8015b70 <_dtoa_r+0x600>)
 8015b5a:	f7ea fd65 	bl	8000628 <__aeabi_dmul>
 8015b5e:	e9cd 0100 	strd	r0, r1, [sp]
 8015b62:	e7bc      	b.n	8015ade <_dtoa_r+0x56e>
 8015b64:	080185c0 	.word	0x080185c0
 8015b68:	08018598 	.word	0x08018598
 8015b6c:	3ff00000 	.word	0x3ff00000
 8015b70:	40240000 	.word	0x40240000
 8015b74:	401c0000 	.word	0x401c0000
 8015b78:	40140000 	.word	0x40140000
 8015b7c:	3fe00000 	.word	0x3fe00000
 8015b80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015b84:	465d      	mov	r5, fp
 8015b86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015b8a:	4630      	mov	r0, r6
 8015b8c:	4639      	mov	r1, r7
 8015b8e:	f7ea fe75 	bl	800087c <__aeabi_ddiv>
 8015b92:	f7ea fff9 	bl	8000b88 <__aeabi_d2iz>
 8015b96:	4680      	mov	r8, r0
 8015b98:	f7ea fcdc 	bl	8000554 <__aeabi_i2d>
 8015b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ba0:	f7ea fd42 	bl	8000628 <__aeabi_dmul>
 8015ba4:	4602      	mov	r2, r0
 8015ba6:	460b      	mov	r3, r1
 8015ba8:	4630      	mov	r0, r6
 8015baa:	4639      	mov	r1, r7
 8015bac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015bb0:	f7ea fb82 	bl	80002b8 <__aeabi_dsub>
 8015bb4:	f805 6b01 	strb.w	r6, [r5], #1
 8015bb8:	eba5 060b 	sub.w	r6, r5, fp
 8015bbc:	45b1      	cmp	r9, r6
 8015bbe:	4602      	mov	r2, r0
 8015bc0:	460b      	mov	r3, r1
 8015bc2:	d139      	bne.n	8015c38 <_dtoa_r+0x6c8>
 8015bc4:	f7ea fb7a 	bl	80002bc <__adddf3>
 8015bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015bcc:	4606      	mov	r6, r0
 8015bce:	460f      	mov	r7, r1
 8015bd0:	f7ea ffba 	bl	8000b48 <__aeabi_dcmpgt>
 8015bd4:	b9c8      	cbnz	r0, 8015c0a <_dtoa_r+0x69a>
 8015bd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015bda:	4630      	mov	r0, r6
 8015bdc:	4639      	mov	r1, r7
 8015bde:	f7ea ff8b 	bl	8000af8 <__aeabi_dcmpeq>
 8015be2:	b110      	cbz	r0, 8015bea <_dtoa_r+0x67a>
 8015be4:	f018 0f01 	tst.w	r8, #1
 8015be8:	d10f      	bne.n	8015c0a <_dtoa_r+0x69a>
 8015bea:	9904      	ldr	r1, [sp, #16]
 8015bec:	4620      	mov	r0, r4
 8015bee:	f000 fe0d 	bl	801680c <_Bfree>
 8015bf2:	2300      	movs	r3, #0
 8015bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015bf6:	702b      	strb	r3, [r5, #0]
 8015bf8:	f10a 0301 	add.w	r3, sl, #1
 8015bfc:	6013      	str	r3, [r2, #0]
 8015bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015c00:	2b00      	cmp	r3, #0
 8015c02:	f000 8241 	beq.w	8016088 <_dtoa_r+0xb18>
 8015c06:	601d      	str	r5, [r3, #0]
 8015c08:	e23e      	b.n	8016088 <_dtoa_r+0xb18>
 8015c0a:	f8cd a020 	str.w	sl, [sp, #32]
 8015c0e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015c12:	2a39      	cmp	r2, #57	; 0x39
 8015c14:	f105 33ff 	add.w	r3, r5, #4294967295
 8015c18:	d108      	bne.n	8015c2c <_dtoa_r+0x6bc>
 8015c1a:	459b      	cmp	fp, r3
 8015c1c:	d10a      	bne.n	8015c34 <_dtoa_r+0x6c4>
 8015c1e:	9b08      	ldr	r3, [sp, #32]
 8015c20:	3301      	adds	r3, #1
 8015c22:	9308      	str	r3, [sp, #32]
 8015c24:	2330      	movs	r3, #48	; 0x30
 8015c26:	f88b 3000 	strb.w	r3, [fp]
 8015c2a:	465b      	mov	r3, fp
 8015c2c:	781a      	ldrb	r2, [r3, #0]
 8015c2e:	3201      	adds	r2, #1
 8015c30:	701a      	strb	r2, [r3, #0]
 8015c32:	e78c      	b.n	8015b4e <_dtoa_r+0x5de>
 8015c34:	461d      	mov	r5, r3
 8015c36:	e7ea      	b.n	8015c0e <_dtoa_r+0x69e>
 8015c38:	2200      	movs	r2, #0
 8015c3a:	4b9b      	ldr	r3, [pc, #620]	; (8015ea8 <_dtoa_r+0x938>)
 8015c3c:	f7ea fcf4 	bl	8000628 <__aeabi_dmul>
 8015c40:	2200      	movs	r2, #0
 8015c42:	2300      	movs	r3, #0
 8015c44:	4606      	mov	r6, r0
 8015c46:	460f      	mov	r7, r1
 8015c48:	f7ea ff56 	bl	8000af8 <__aeabi_dcmpeq>
 8015c4c:	2800      	cmp	r0, #0
 8015c4e:	d09a      	beq.n	8015b86 <_dtoa_r+0x616>
 8015c50:	e7cb      	b.n	8015bea <_dtoa_r+0x67a>
 8015c52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015c54:	2a00      	cmp	r2, #0
 8015c56:	f000 808b 	beq.w	8015d70 <_dtoa_r+0x800>
 8015c5a:	9a06      	ldr	r2, [sp, #24]
 8015c5c:	2a01      	cmp	r2, #1
 8015c5e:	dc6e      	bgt.n	8015d3e <_dtoa_r+0x7ce>
 8015c60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015c62:	2a00      	cmp	r2, #0
 8015c64:	d067      	beq.n	8015d36 <_dtoa_r+0x7c6>
 8015c66:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015c6a:	9f07      	ldr	r7, [sp, #28]
 8015c6c:	9d05      	ldr	r5, [sp, #20]
 8015c6e:	9a05      	ldr	r2, [sp, #20]
 8015c70:	2101      	movs	r1, #1
 8015c72:	441a      	add	r2, r3
 8015c74:	4620      	mov	r0, r4
 8015c76:	9205      	str	r2, [sp, #20]
 8015c78:	4498      	add	r8, r3
 8015c7a:	f000 fea5 	bl	80169c8 <__i2b>
 8015c7e:	4606      	mov	r6, r0
 8015c80:	2d00      	cmp	r5, #0
 8015c82:	dd0c      	ble.n	8015c9e <_dtoa_r+0x72e>
 8015c84:	f1b8 0f00 	cmp.w	r8, #0
 8015c88:	dd09      	ble.n	8015c9e <_dtoa_r+0x72e>
 8015c8a:	4545      	cmp	r5, r8
 8015c8c:	9a05      	ldr	r2, [sp, #20]
 8015c8e:	462b      	mov	r3, r5
 8015c90:	bfa8      	it	ge
 8015c92:	4643      	movge	r3, r8
 8015c94:	1ad2      	subs	r2, r2, r3
 8015c96:	9205      	str	r2, [sp, #20]
 8015c98:	1aed      	subs	r5, r5, r3
 8015c9a:	eba8 0803 	sub.w	r8, r8, r3
 8015c9e:	9b07      	ldr	r3, [sp, #28]
 8015ca0:	b1eb      	cbz	r3, 8015cde <_dtoa_r+0x76e>
 8015ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	d067      	beq.n	8015d78 <_dtoa_r+0x808>
 8015ca8:	b18f      	cbz	r7, 8015cce <_dtoa_r+0x75e>
 8015caa:	4631      	mov	r1, r6
 8015cac:	463a      	mov	r2, r7
 8015cae:	4620      	mov	r0, r4
 8015cb0:	f000 ff2a 	bl	8016b08 <__pow5mult>
 8015cb4:	9a04      	ldr	r2, [sp, #16]
 8015cb6:	4601      	mov	r1, r0
 8015cb8:	4606      	mov	r6, r0
 8015cba:	4620      	mov	r0, r4
 8015cbc:	f000 fe8d 	bl	80169da <__multiply>
 8015cc0:	9904      	ldr	r1, [sp, #16]
 8015cc2:	9008      	str	r0, [sp, #32]
 8015cc4:	4620      	mov	r0, r4
 8015cc6:	f000 fda1 	bl	801680c <_Bfree>
 8015cca:	9b08      	ldr	r3, [sp, #32]
 8015ccc:	9304      	str	r3, [sp, #16]
 8015cce:	9b07      	ldr	r3, [sp, #28]
 8015cd0:	1bda      	subs	r2, r3, r7
 8015cd2:	d004      	beq.n	8015cde <_dtoa_r+0x76e>
 8015cd4:	9904      	ldr	r1, [sp, #16]
 8015cd6:	4620      	mov	r0, r4
 8015cd8:	f000 ff16 	bl	8016b08 <__pow5mult>
 8015cdc:	9004      	str	r0, [sp, #16]
 8015cde:	2101      	movs	r1, #1
 8015ce0:	4620      	mov	r0, r4
 8015ce2:	f000 fe71 	bl	80169c8 <__i2b>
 8015ce6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015ce8:	4607      	mov	r7, r0
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	f000 81d0 	beq.w	8016090 <_dtoa_r+0xb20>
 8015cf0:	461a      	mov	r2, r3
 8015cf2:	4601      	mov	r1, r0
 8015cf4:	4620      	mov	r0, r4
 8015cf6:	f000 ff07 	bl	8016b08 <__pow5mult>
 8015cfa:	9b06      	ldr	r3, [sp, #24]
 8015cfc:	2b01      	cmp	r3, #1
 8015cfe:	4607      	mov	r7, r0
 8015d00:	dc40      	bgt.n	8015d84 <_dtoa_r+0x814>
 8015d02:	9b00      	ldr	r3, [sp, #0]
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	d139      	bne.n	8015d7c <_dtoa_r+0x80c>
 8015d08:	9b01      	ldr	r3, [sp, #4]
 8015d0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d136      	bne.n	8015d80 <_dtoa_r+0x810>
 8015d12:	9b01      	ldr	r3, [sp, #4]
 8015d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015d18:	0d1b      	lsrs	r3, r3, #20
 8015d1a:	051b      	lsls	r3, r3, #20
 8015d1c:	b12b      	cbz	r3, 8015d2a <_dtoa_r+0x7ba>
 8015d1e:	9b05      	ldr	r3, [sp, #20]
 8015d20:	3301      	adds	r3, #1
 8015d22:	9305      	str	r3, [sp, #20]
 8015d24:	f108 0801 	add.w	r8, r8, #1
 8015d28:	2301      	movs	r3, #1
 8015d2a:	9307      	str	r3, [sp, #28]
 8015d2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d12a      	bne.n	8015d88 <_dtoa_r+0x818>
 8015d32:	2001      	movs	r0, #1
 8015d34:	e030      	b.n	8015d98 <_dtoa_r+0x828>
 8015d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015d38:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015d3c:	e795      	b.n	8015c6a <_dtoa_r+0x6fa>
 8015d3e:	9b07      	ldr	r3, [sp, #28]
 8015d40:	f109 37ff 	add.w	r7, r9, #4294967295
 8015d44:	42bb      	cmp	r3, r7
 8015d46:	bfbf      	itttt	lt
 8015d48:	9b07      	ldrlt	r3, [sp, #28]
 8015d4a:	9707      	strlt	r7, [sp, #28]
 8015d4c:	1afa      	sublt	r2, r7, r3
 8015d4e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015d50:	bfbb      	ittet	lt
 8015d52:	189b      	addlt	r3, r3, r2
 8015d54:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015d56:	1bdf      	subge	r7, r3, r7
 8015d58:	2700      	movlt	r7, #0
 8015d5a:	f1b9 0f00 	cmp.w	r9, #0
 8015d5e:	bfb5      	itete	lt
 8015d60:	9b05      	ldrlt	r3, [sp, #20]
 8015d62:	9d05      	ldrge	r5, [sp, #20]
 8015d64:	eba3 0509 	sublt.w	r5, r3, r9
 8015d68:	464b      	movge	r3, r9
 8015d6a:	bfb8      	it	lt
 8015d6c:	2300      	movlt	r3, #0
 8015d6e:	e77e      	b.n	8015c6e <_dtoa_r+0x6fe>
 8015d70:	9f07      	ldr	r7, [sp, #28]
 8015d72:	9d05      	ldr	r5, [sp, #20]
 8015d74:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015d76:	e783      	b.n	8015c80 <_dtoa_r+0x710>
 8015d78:	9a07      	ldr	r2, [sp, #28]
 8015d7a:	e7ab      	b.n	8015cd4 <_dtoa_r+0x764>
 8015d7c:	2300      	movs	r3, #0
 8015d7e:	e7d4      	b.n	8015d2a <_dtoa_r+0x7ba>
 8015d80:	9b00      	ldr	r3, [sp, #0]
 8015d82:	e7d2      	b.n	8015d2a <_dtoa_r+0x7ba>
 8015d84:	2300      	movs	r3, #0
 8015d86:	9307      	str	r3, [sp, #28]
 8015d88:	693b      	ldr	r3, [r7, #16]
 8015d8a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015d8e:	6918      	ldr	r0, [r3, #16]
 8015d90:	f000 fdcc 	bl	801692c <__hi0bits>
 8015d94:	f1c0 0020 	rsb	r0, r0, #32
 8015d98:	4440      	add	r0, r8
 8015d9a:	f010 001f 	ands.w	r0, r0, #31
 8015d9e:	d047      	beq.n	8015e30 <_dtoa_r+0x8c0>
 8015da0:	f1c0 0320 	rsb	r3, r0, #32
 8015da4:	2b04      	cmp	r3, #4
 8015da6:	dd3b      	ble.n	8015e20 <_dtoa_r+0x8b0>
 8015da8:	9b05      	ldr	r3, [sp, #20]
 8015daa:	f1c0 001c 	rsb	r0, r0, #28
 8015dae:	4403      	add	r3, r0
 8015db0:	9305      	str	r3, [sp, #20]
 8015db2:	4405      	add	r5, r0
 8015db4:	4480      	add	r8, r0
 8015db6:	9b05      	ldr	r3, [sp, #20]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	dd05      	ble.n	8015dc8 <_dtoa_r+0x858>
 8015dbc:	461a      	mov	r2, r3
 8015dbe:	9904      	ldr	r1, [sp, #16]
 8015dc0:	4620      	mov	r0, r4
 8015dc2:	f000 feef 	bl	8016ba4 <__lshift>
 8015dc6:	9004      	str	r0, [sp, #16]
 8015dc8:	f1b8 0f00 	cmp.w	r8, #0
 8015dcc:	dd05      	ble.n	8015dda <_dtoa_r+0x86a>
 8015dce:	4639      	mov	r1, r7
 8015dd0:	4642      	mov	r2, r8
 8015dd2:	4620      	mov	r0, r4
 8015dd4:	f000 fee6 	bl	8016ba4 <__lshift>
 8015dd8:	4607      	mov	r7, r0
 8015dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015ddc:	b353      	cbz	r3, 8015e34 <_dtoa_r+0x8c4>
 8015dde:	4639      	mov	r1, r7
 8015de0:	9804      	ldr	r0, [sp, #16]
 8015de2:	f000 ff33 	bl	8016c4c <__mcmp>
 8015de6:	2800      	cmp	r0, #0
 8015de8:	da24      	bge.n	8015e34 <_dtoa_r+0x8c4>
 8015dea:	2300      	movs	r3, #0
 8015dec:	220a      	movs	r2, #10
 8015dee:	9904      	ldr	r1, [sp, #16]
 8015df0:	4620      	mov	r0, r4
 8015df2:	f000 fd22 	bl	801683a <__multadd>
 8015df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015df8:	9004      	str	r0, [sp, #16]
 8015dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	f000 814d 	beq.w	801609e <_dtoa_r+0xb2e>
 8015e04:	2300      	movs	r3, #0
 8015e06:	4631      	mov	r1, r6
 8015e08:	220a      	movs	r2, #10
 8015e0a:	4620      	mov	r0, r4
 8015e0c:	f000 fd15 	bl	801683a <__multadd>
 8015e10:	9b02      	ldr	r3, [sp, #8]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	4606      	mov	r6, r0
 8015e16:	dc4f      	bgt.n	8015eb8 <_dtoa_r+0x948>
 8015e18:	9b06      	ldr	r3, [sp, #24]
 8015e1a:	2b02      	cmp	r3, #2
 8015e1c:	dd4c      	ble.n	8015eb8 <_dtoa_r+0x948>
 8015e1e:	e011      	b.n	8015e44 <_dtoa_r+0x8d4>
 8015e20:	d0c9      	beq.n	8015db6 <_dtoa_r+0x846>
 8015e22:	9a05      	ldr	r2, [sp, #20]
 8015e24:	331c      	adds	r3, #28
 8015e26:	441a      	add	r2, r3
 8015e28:	9205      	str	r2, [sp, #20]
 8015e2a:	441d      	add	r5, r3
 8015e2c:	4498      	add	r8, r3
 8015e2e:	e7c2      	b.n	8015db6 <_dtoa_r+0x846>
 8015e30:	4603      	mov	r3, r0
 8015e32:	e7f6      	b.n	8015e22 <_dtoa_r+0x8b2>
 8015e34:	f1b9 0f00 	cmp.w	r9, #0
 8015e38:	dc38      	bgt.n	8015eac <_dtoa_r+0x93c>
 8015e3a:	9b06      	ldr	r3, [sp, #24]
 8015e3c:	2b02      	cmp	r3, #2
 8015e3e:	dd35      	ble.n	8015eac <_dtoa_r+0x93c>
 8015e40:	f8cd 9008 	str.w	r9, [sp, #8]
 8015e44:	9b02      	ldr	r3, [sp, #8]
 8015e46:	b963      	cbnz	r3, 8015e62 <_dtoa_r+0x8f2>
 8015e48:	4639      	mov	r1, r7
 8015e4a:	2205      	movs	r2, #5
 8015e4c:	4620      	mov	r0, r4
 8015e4e:	f000 fcf4 	bl	801683a <__multadd>
 8015e52:	4601      	mov	r1, r0
 8015e54:	4607      	mov	r7, r0
 8015e56:	9804      	ldr	r0, [sp, #16]
 8015e58:	f000 fef8 	bl	8016c4c <__mcmp>
 8015e5c:	2800      	cmp	r0, #0
 8015e5e:	f73f adcc 	bgt.w	80159fa <_dtoa_r+0x48a>
 8015e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015e64:	465d      	mov	r5, fp
 8015e66:	ea6f 0a03 	mvn.w	sl, r3
 8015e6a:	f04f 0900 	mov.w	r9, #0
 8015e6e:	4639      	mov	r1, r7
 8015e70:	4620      	mov	r0, r4
 8015e72:	f000 fccb 	bl	801680c <_Bfree>
 8015e76:	2e00      	cmp	r6, #0
 8015e78:	f43f aeb7 	beq.w	8015bea <_dtoa_r+0x67a>
 8015e7c:	f1b9 0f00 	cmp.w	r9, #0
 8015e80:	d005      	beq.n	8015e8e <_dtoa_r+0x91e>
 8015e82:	45b1      	cmp	r9, r6
 8015e84:	d003      	beq.n	8015e8e <_dtoa_r+0x91e>
 8015e86:	4649      	mov	r1, r9
 8015e88:	4620      	mov	r0, r4
 8015e8a:	f000 fcbf 	bl	801680c <_Bfree>
 8015e8e:	4631      	mov	r1, r6
 8015e90:	4620      	mov	r0, r4
 8015e92:	f000 fcbb 	bl	801680c <_Bfree>
 8015e96:	e6a8      	b.n	8015bea <_dtoa_r+0x67a>
 8015e98:	2700      	movs	r7, #0
 8015e9a:	463e      	mov	r6, r7
 8015e9c:	e7e1      	b.n	8015e62 <_dtoa_r+0x8f2>
 8015e9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015ea2:	463e      	mov	r6, r7
 8015ea4:	e5a9      	b.n	80159fa <_dtoa_r+0x48a>
 8015ea6:	bf00      	nop
 8015ea8:	40240000 	.word	0x40240000
 8015eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015eae:	f8cd 9008 	str.w	r9, [sp, #8]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	f000 80fa 	beq.w	80160ac <_dtoa_r+0xb3c>
 8015eb8:	2d00      	cmp	r5, #0
 8015eba:	dd05      	ble.n	8015ec8 <_dtoa_r+0x958>
 8015ebc:	4631      	mov	r1, r6
 8015ebe:	462a      	mov	r2, r5
 8015ec0:	4620      	mov	r0, r4
 8015ec2:	f000 fe6f 	bl	8016ba4 <__lshift>
 8015ec6:	4606      	mov	r6, r0
 8015ec8:	9b07      	ldr	r3, [sp, #28]
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d04c      	beq.n	8015f68 <_dtoa_r+0x9f8>
 8015ece:	6871      	ldr	r1, [r6, #4]
 8015ed0:	4620      	mov	r0, r4
 8015ed2:	f000 fc67 	bl	80167a4 <_Balloc>
 8015ed6:	6932      	ldr	r2, [r6, #16]
 8015ed8:	3202      	adds	r2, #2
 8015eda:	4605      	mov	r5, r0
 8015edc:	0092      	lsls	r2, r2, #2
 8015ede:	f106 010c 	add.w	r1, r6, #12
 8015ee2:	300c      	adds	r0, #12
 8015ee4:	f7fd fd08 	bl	80138f8 <memcpy>
 8015ee8:	2201      	movs	r2, #1
 8015eea:	4629      	mov	r1, r5
 8015eec:	4620      	mov	r0, r4
 8015eee:	f000 fe59 	bl	8016ba4 <__lshift>
 8015ef2:	9b00      	ldr	r3, [sp, #0]
 8015ef4:	f8cd b014 	str.w	fp, [sp, #20]
 8015ef8:	f003 0301 	and.w	r3, r3, #1
 8015efc:	46b1      	mov	r9, r6
 8015efe:	9307      	str	r3, [sp, #28]
 8015f00:	4606      	mov	r6, r0
 8015f02:	4639      	mov	r1, r7
 8015f04:	9804      	ldr	r0, [sp, #16]
 8015f06:	f7ff faa5 	bl	8015454 <quorem>
 8015f0a:	4649      	mov	r1, r9
 8015f0c:	4605      	mov	r5, r0
 8015f0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015f12:	9804      	ldr	r0, [sp, #16]
 8015f14:	f000 fe9a 	bl	8016c4c <__mcmp>
 8015f18:	4632      	mov	r2, r6
 8015f1a:	9000      	str	r0, [sp, #0]
 8015f1c:	4639      	mov	r1, r7
 8015f1e:	4620      	mov	r0, r4
 8015f20:	f000 feae 	bl	8016c80 <__mdiff>
 8015f24:	68c3      	ldr	r3, [r0, #12]
 8015f26:	4602      	mov	r2, r0
 8015f28:	bb03      	cbnz	r3, 8015f6c <_dtoa_r+0x9fc>
 8015f2a:	4601      	mov	r1, r0
 8015f2c:	9008      	str	r0, [sp, #32]
 8015f2e:	9804      	ldr	r0, [sp, #16]
 8015f30:	f000 fe8c 	bl	8016c4c <__mcmp>
 8015f34:	9a08      	ldr	r2, [sp, #32]
 8015f36:	4603      	mov	r3, r0
 8015f38:	4611      	mov	r1, r2
 8015f3a:	4620      	mov	r0, r4
 8015f3c:	9308      	str	r3, [sp, #32]
 8015f3e:	f000 fc65 	bl	801680c <_Bfree>
 8015f42:	9b08      	ldr	r3, [sp, #32]
 8015f44:	b9a3      	cbnz	r3, 8015f70 <_dtoa_r+0xa00>
 8015f46:	9a06      	ldr	r2, [sp, #24]
 8015f48:	b992      	cbnz	r2, 8015f70 <_dtoa_r+0xa00>
 8015f4a:	9a07      	ldr	r2, [sp, #28]
 8015f4c:	b982      	cbnz	r2, 8015f70 <_dtoa_r+0xa00>
 8015f4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015f52:	d029      	beq.n	8015fa8 <_dtoa_r+0xa38>
 8015f54:	9b00      	ldr	r3, [sp, #0]
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	dd01      	ble.n	8015f5e <_dtoa_r+0x9ee>
 8015f5a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015f5e:	9b05      	ldr	r3, [sp, #20]
 8015f60:	1c5d      	adds	r5, r3, #1
 8015f62:	f883 8000 	strb.w	r8, [r3]
 8015f66:	e782      	b.n	8015e6e <_dtoa_r+0x8fe>
 8015f68:	4630      	mov	r0, r6
 8015f6a:	e7c2      	b.n	8015ef2 <_dtoa_r+0x982>
 8015f6c:	2301      	movs	r3, #1
 8015f6e:	e7e3      	b.n	8015f38 <_dtoa_r+0x9c8>
 8015f70:	9a00      	ldr	r2, [sp, #0]
 8015f72:	2a00      	cmp	r2, #0
 8015f74:	db04      	blt.n	8015f80 <_dtoa_r+0xa10>
 8015f76:	d125      	bne.n	8015fc4 <_dtoa_r+0xa54>
 8015f78:	9a06      	ldr	r2, [sp, #24]
 8015f7a:	bb1a      	cbnz	r2, 8015fc4 <_dtoa_r+0xa54>
 8015f7c:	9a07      	ldr	r2, [sp, #28]
 8015f7e:	bb0a      	cbnz	r2, 8015fc4 <_dtoa_r+0xa54>
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	ddec      	ble.n	8015f5e <_dtoa_r+0x9ee>
 8015f84:	2201      	movs	r2, #1
 8015f86:	9904      	ldr	r1, [sp, #16]
 8015f88:	4620      	mov	r0, r4
 8015f8a:	f000 fe0b 	bl	8016ba4 <__lshift>
 8015f8e:	4639      	mov	r1, r7
 8015f90:	9004      	str	r0, [sp, #16]
 8015f92:	f000 fe5b 	bl	8016c4c <__mcmp>
 8015f96:	2800      	cmp	r0, #0
 8015f98:	dc03      	bgt.n	8015fa2 <_dtoa_r+0xa32>
 8015f9a:	d1e0      	bne.n	8015f5e <_dtoa_r+0x9ee>
 8015f9c:	f018 0f01 	tst.w	r8, #1
 8015fa0:	d0dd      	beq.n	8015f5e <_dtoa_r+0x9ee>
 8015fa2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015fa6:	d1d8      	bne.n	8015f5a <_dtoa_r+0x9ea>
 8015fa8:	9b05      	ldr	r3, [sp, #20]
 8015faa:	9a05      	ldr	r2, [sp, #20]
 8015fac:	1c5d      	adds	r5, r3, #1
 8015fae:	2339      	movs	r3, #57	; 0x39
 8015fb0:	7013      	strb	r3, [r2, #0]
 8015fb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015fb6:	2b39      	cmp	r3, #57	; 0x39
 8015fb8:	f105 32ff 	add.w	r2, r5, #4294967295
 8015fbc:	d04f      	beq.n	801605e <_dtoa_r+0xaee>
 8015fbe:	3301      	adds	r3, #1
 8015fc0:	7013      	strb	r3, [r2, #0]
 8015fc2:	e754      	b.n	8015e6e <_dtoa_r+0x8fe>
 8015fc4:	9a05      	ldr	r2, [sp, #20]
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	f102 0501 	add.w	r5, r2, #1
 8015fcc:	dd06      	ble.n	8015fdc <_dtoa_r+0xa6c>
 8015fce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015fd2:	d0e9      	beq.n	8015fa8 <_dtoa_r+0xa38>
 8015fd4:	f108 0801 	add.w	r8, r8, #1
 8015fd8:	9b05      	ldr	r3, [sp, #20]
 8015fda:	e7c2      	b.n	8015f62 <_dtoa_r+0x9f2>
 8015fdc:	9a02      	ldr	r2, [sp, #8]
 8015fde:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015fe2:	eba5 030b 	sub.w	r3, r5, fp
 8015fe6:	4293      	cmp	r3, r2
 8015fe8:	d021      	beq.n	801602e <_dtoa_r+0xabe>
 8015fea:	2300      	movs	r3, #0
 8015fec:	220a      	movs	r2, #10
 8015fee:	9904      	ldr	r1, [sp, #16]
 8015ff0:	4620      	mov	r0, r4
 8015ff2:	f000 fc22 	bl	801683a <__multadd>
 8015ff6:	45b1      	cmp	r9, r6
 8015ff8:	9004      	str	r0, [sp, #16]
 8015ffa:	f04f 0300 	mov.w	r3, #0
 8015ffe:	f04f 020a 	mov.w	r2, #10
 8016002:	4649      	mov	r1, r9
 8016004:	4620      	mov	r0, r4
 8016006:	d105      	bne.n	8016014 <_dtoa_r+0xaa4>
 8016008:	f000 fc17 	bl	801683a <__multadd>
 801600c:	4681      	mov	r9, r0
 801600e:	4606      	mov	r6, r0
 8016010:	9505      	str	r5, [sp, #20]
 8016012:	e776      	b.n	8015f02 <_dtoa_r+0x992>
 8016014:	f000 fc11 	bl	801683a <__multadd>
 8016018:	4631      	mov	r1, r6
 801601a:	4681      	mov	r9, r0
 801601c:	2300      	movs	r3, #0
 801601e:	220a      	movs	r2, #10
 8016020:	4620      	mov	r0, r4
 8016022:	f000 fc0a 	bl	801683a <__multadd>
 8016026:	4606      	mov	r6, r0
 8016028:	e7f2      	b.n	8016010 <_dtoa_r+0xaa0>
 801602a:	f04f 0900 	mov.w	r9, #0
 801602e:	2201      	movs	r2, #1
 8016030:	9904      	ldr	r1, [sp, #16]
 8016032:	4620      	mov	r0, r4
 8016034:	f000 fdb6 	bl	8016ba4 <__lshift>
 8016038:	4639      	mov	r1, r7
 801603a:	9004      	str	r0, [sp, #16]
 801603c:	f000 fe06 	bl	8016c4c <__mcmp>
 8016040:	2800      	cmp	r0, #0
 8016042:	dcb6      	bgt.n	8015fb2 <_dtoa_r+0xa42>
 8016044:	d102      	bne.n	801604c <_dtoa_r+0xadc>
 8016046:	f018 0f01 	tst.w	r8, #1
 801604a:	d1b2      	bne.n	8015fb2 <_dtoa_r+0xa42>
 801604c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016050:	2b30      	cmp	r3, #48	; 0x30
 8016052:	f105 32ff 	add.w	r2, r5, #4294967295
 8016056:	f47f af0a 	bne.w	8015e6e <_dtoa_r+0x8fe>
 801605a:	4615      	mov	r5, r2
 801605c:	e7f6      	b.n	801604c <_dtoa_r+0xadc>
 801605e:	4593      	cmp	fp, r2
 8016060:	d105      	bne.n	801606e <_dtoa_r+0xafe>
 8016062:	2331      	movs	r3, #49	; 0x31
 8016064:	f10a 0a01 	add.w	sl, sl, #1
 8016068:	f88b 3000 	strb.w	r3, [fp]
 801606c:	e6ff      	b.n	8015e6e <_dtoa_r+0x8fe>
 801606e:	4615      	mov	r5, r2
 8016070:	e79f      	b.n	8015fb2 <_dtoa_r+0xa42>
 8016072:	f8df b064 	ldr.w	fp, [pc, #100]	; 80160d8 <_dtoa_r+0xb68>
 8016076:	e007      	b.n	8016088 <_dtoa_r+0xb18>
 8016078:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801607a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80160dc <_dtoa_r+0xb6c>
 801607e:	b11b      	cbz	r3, 8016088 <_dtoa_r+0xb18>
 8016080:	f10b 0308 	add.w	r3, fp, #8
 8016084:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016086:	6013      	str	r3, [r2, #0]
 8016088:	4658      	mov	r0, fp
 801608a:	b017      	add	sp, #92	; 0x5c
 801608c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016090:	9b06      	ldr	r3, [sp, #24]
 8016092:	2b01      	cmp	r3, #1
 8016094:	f77f ae35 	ble.w	8015d02 <_dtoa_r+0x792>
 8016098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801609a:	9307      	str	r3, [sp, #28]
 801609c:	e649      	b.n	8015d32 <_dtoa_r+0x7c2>
 801609e:	9b02      	ldr	r3, [sp, #8]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	dc03      	bgt.n	80160ac <_dtoa_r+0xb3c>
 80160a4:	9b06      	ldr	r3, [sp, #24]
 80160a6:	2b02      	cmp	r3, #2
 80160a8:	f73f aecc 	bgt.w	8015e44 <_dtoa_r+0x8d4>
 80160ac:	465d      	mov	r5, fp
 80160ae:	4639      	mov	r1, r7
 80160b0:	9804      	ldr	r0, [sp, #16]
 80160b2:	f7ff f9cf 	bl	8015454 <quorem>
 80160b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80160ba:	f805 8b01 	strb.w	r8, [r5], #1
 80160be:	9a02      	ldr	r2, [sp, #8]
 80160c0:	eba5 030b 	sub.w	r3, r5, fp
 80160c4:	429a      	cmp	r2, r3
 80160c6:	ddb0      	ble.n	801602a <_dtoa_r+0xaba>
 80160c8:	2300      	movs	r3, #0
 80160ca:	220a      	movs	r2, #10
 80160cc:	9904      	ldr	r1, [sp, #16]
 80160ce:	4620      	mov	r0, r4
 80160d0:	f000 fbb3 	bl	801683a <__multadd>
 80160d4:	9004      	str	r0, [sp, #16]
 80160d6:	e7ea      	b.n	80160ae <_dtoa_r+0xb3e>
 80160d8:	080186bb 	.word	0x080186bb
 80160dc:	08018518 	.word	0x08018518

080160e0 <rshift>:
 80160e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80160e2:	6906      	ldr	r6, [r0, #16]
 80160e4:	114b      	asrs	r3, r1, #5
 80160e6:	429e      	cmp	r6, r3
 80160e8:	f100 0414 	add.w	r4, r0, #20
 80160ec:	dd30      	ble.n	8016150 <rshift+0x70>
 80160ee:	f011 011f 	ands.w	r1, r1, #31
 80160f2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80160f6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80160fa:	d108      	bne.n	801610e <rshift+0x2e>
 80160fc:	4621      	mov	r1, r4
 80160fe:	42b2      	cmp	r2, r6
 8016100:	460b      	mov	r3, r1
 8016102:	d211      	bcs.n	8016128 <rshift+0x48>
 8016104:	f852 3b04 	ldr.w	r3, [r2], #4
 8016108:	f841 3b04 	str.w	r3, [r1], #4
 801610c:	e7f7      	b.n	80160fe <rshift+0x1e>
 801610e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016112:	f1c1 0c20 	rsb	ip, r1, #32
 8016116:	40cd      	lsrs	r5, r1
 8016118:	3204      	adds	r2, #4
 801611a:	4623      	mov	r3, r4
 801611c:	42b2      	cmp	r2, r6
 801611e:	4617      	mov	r7, r2
 8016120:	d30c      	bcc.n	801613c <rshift+0x5c>
 8016122:	601d      	str	r5, [r3, #0]
 8016124:	b105      	cbz	r5, 8016128 <rshift+0x48>
 8016126:	3304      	adds	r3, #4
 8016128:	1b1a      	subs	r2, r3, r4
 801612a:	42a3      	cmp	r3, r4
 801612c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016130:	bf08      	it	eq
 8016132:	2300      	moveq	r3, #0
 8016134:	6102      	str	r2, [r0, #16]
 8016136:	bf08      	it	eq
 8016138:	6143      	streq	r3, [r0, #20]
 801613a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801613c:	683f      	ldr	r7, [r7, #0]
 801613e:	fa07 f70c 	lsl.w	r7, r7, ip
 8016142:	433d      	orrs	r5, r7
 8016144:	f843 5b04 	str.w	r5, [r3], #4
 8016148:	f852 5b04 	ldr.w	r5, [r2], #4
 801614c:	40cd      	lsrs	r5, r1
 801614e:	e7e5      	b.n	801611c <rshift+0x3c>
 8016150:	4623      	mov	r3, r4
 8016152:	e7e9      	b.n	8016128 <rshift+0x48>

08016154 <__hexdig_fun>:
 8016154:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016158:	2b09      	cmp	r3, #9
 801615a:	d802      	bhi.n	8016162 <__hexdig_fun+0xe>
 801615c:	3820      	subs	r0, #32
 801615e:	b2c0      	uxtb	r0, r0
 8016160:	4770      	bx	lr
 8016162:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016166:	2b05      	cmp	r3, #5
 8016168:	d801      	bhi.n	801616e <__hexdig_fun+0x1a>
 801616a:	3847      	subs	r0, #71	; 0x47
 801616c:	e7f7      	b.n	801615e <__hexdig_fun+0xa>
 801616e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016172:	2b05      	cmp	r3, #5
 8016174:	d801      	bhi.n	801617a <__hexdig_fun+0x26>
 8016176:	3827      	subs	r0, #39	; 0x27
 8016178:	e7f1      	b.n	801615e <__hexdig_fun+0xa>
 801617a:	2000      	movs	r0, #0
 801617c:	4770      	bx	lr

0801617e <__gethex>:
 801617e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016182:	b08b      	sub	sp, #44	; 0x2c
 8016184:	468a      	mov	sl, r1
 8016186:	9002      	str	r0, [sp, #8]
 8016188:	9816      	ldr	r0, [sp, #88]	; 0x58
 801618a:	9306      	str	r3, [sp, #24]
 801618c:	4690      	mov	r8, r2
 801618e:	f000 fadf 	bl	8016750 <__localeconv_l>
 8016192:	6803      	ldr	r3, [r0, #0]
 8016194:	9303      	str	r3, [sp, #12]
 8016196:	4618      	mov	r0, r3
 8016198:	f7ea f832 	bl	8000200 <strlen>
 801619c:	9b03      	ldr	r3, [sp, #12]
 801619e:	9001      	str	r0, [sp, #4]
 80161a0:	4403      	add	r3, r0
 80161a2:	f04f 0b00 	mov.w	fp, #0
 80161a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80161aa:	9307      	str	r3, [sp, #28]
 80161ac:	f8da 3000 	ldr.w	r3, [sl]
 80161b0:	3302      	adds	r3, #2
 80161b2:	461f      	mov	r7, r3
 80161b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80161b8:	2830      	cmp	r0, #48	; 0x30
 80161ba:	d06c      	beq.n	8016296 <__gethex+0x118>
 80161bc:	f7ff ffca 	bl	8016154 <__hexdig_fun>
 80161c0:	4604      	mov	r4, r0
 80161c2:	2800      	cmp	r0, #0
 80161c4:	d16a      	bne.n	801629c <__gethex+0x11e>
 80161c6:	9a01      	ldr	r2, [sp, #4]
 80161c8:	9903      	ldr	r1, [sp, #12]
 80161ca:	4638      	mov	r0, r7
 80161cc:	f001 fc36 	bl	8017a3c <strncmp>
 80161d0:	2800      	cmp	r0, #0
 80161d2:	d166      	bne.n	80162a2 <__gethex+0x124>
 80161d4:	9b01      	ldr	r3, [sp, #4]
 80161d6:	5cf8      	ldrb	r0, [r7, r3]
 80161d8:	18fe      	adds	r6, r7, r3
 80161da:	f7ff ffbb 	bl	8016154 <__hexdig_fun>
 80161de:	2800      	cmp	r0, #0
 80161e0:	d062      	beq.n	80162a8 <__gethex+0x12a>
 80161e2:	4633      	mov	r3, r6
 80161e4:	7818      	ldrb	r0, [r3, #0]
 80161e6:	2830      	cmp	r0, #48	; 0x30
 80161e8:	461f      	mov	r7, r3
 80161ea:	f103 0301 	add.w	r3, r3, #1
 80161ee:	d0f9      	beq.n	80161e4 <__gethex+0x66>
 80161f0:	f7ff ffb0 	bl	8016154 <__hexdig_fun>
 80161f4:	fab0 f580 	clz	r5, r0
 80161f8:	096d      	lsrs	r5, r5, #5
 80161fa:	4634      	mov	r4, r6
 80161fc:	f04f 0b01 	mov.w	fp, #1
 8016200:	463a      	mov	r2, r7
 8016202:	4616      	mov	r6, r2
 8016204:	3201      	adds	r2, #1
 8016206:	7830      	ldrb	r0, [r6, #0]
 8016208:	f7ff ffa4 	bl	8016154 <__hexdig_fun>
 801620c:	2800      	cmp	r0, #0
 801620e:	d1f8      	bne.n	8016202 <__gethex+0x84>
 8016210:	9a01      	ldr	r2, [sp, #4]
 8016212:	9903      	ldr	r1, [sp, #12]
 8016214:	4630      	mov	r0, r6
 8016216:	f001 fc11 	bl	8017a3c <strncmp>
 801621a:	b950      	cbnz	r0, 8016232 <__gethex+0xb4>
 801621c:	b954      	cbnz	r4, 8016234 <__gethex+0xb6>
 801621e:	9b01      	ldr	r3, [sp, #4]
 8016220:	18f4      	adds	r4, r6, r3
 8016222:	4622      	mov	r2, r4
 8016224:	4616      	mov	r6, r2
 8016226:	3201      	adds	r2, #1
 8016228:	7830      	ldrb	r0, [r6, #0]
 801622a:	f7ff ff93 	bl	8016154 <__hexdig_fun>
 801622e:	2800      	cmp	r0, #0
 8016230:	d1f8      	bne.n	8016224 <__gethex+0xa6>
 8016232:	b10c      	cbz	r4, 8016238 <__gethex+0xba>
 8016234:	1ba4      	subs	r4, r4, r6
 8016236:	00a4      	lsls	r4, r4, #2
 8016238:	7833      	ldrb	r3, [r6, #0]
 801623a:	2b50      	cmp	r3, #80	; 0x50
 801623c:	d001      	beq.n	8016242 <__gethex+0xc4>
 801623e:	2b70      	cmp	r3, #112	; 0x70
 8016240:	d140      	bne.n	80162c4 <__gethex+0x146>
 8016242:	7873      	ldrb	r3, [r6, #1]
 8016244:	2b2b      	cmp	r3, #43	; 0x2b
 8016246:	d031      	beq.n	80162ac <__gethex+0x12e>
 8016248:	2b2d      	cmp	r3, #45	; 0x2d
 801624a:	d033      	beq.n	80162b4 <__gethex+0x136>
 801624c:	1c71      	adds	r1, r6, #1
 801624e:	f04f 0900 	mov.w	r9, #0
 8016252:	7808      	ldrb	r0, [r1, #0]
 8016254:	f7ff ff7e 	bl	8016154 <__hexdig_fun>
 8016258:	1e43      	subs	r3, r0, #1
 801625a:	b2db      	uxtb	r3, r3
 801625c:	2b18      	cmp	r3, #24
 801625e:	d831      	bhi.n	80162c4 <__gethex+0x146>
 8016260:	f1a0 0210 	sub.w	r2, r0, #16
 8016264:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016268:	f7ff ff74 	bl	8016154 <__hexdig_fun>
 801626c:	1e43      	subs	r3, r0, #1
 801626e:	b2db      	uxtb	r3, r3
 8016270:	2b18      	cmp	r3, #24
 8016272:	d922      	bls.n	80162ba <__gethex+0x13c>
 8016274:	f1b9 0f00 	cmp.w	r9, #0
 8016278:	d000      	beq.n	801627c <__gethex+0xfe>
 801627a:	4252      	negs	r2, r2
 801627c:	4414      	add	r4, r2
 801627e:	f8ca 1000 	str.w	r1, [sl]
 8016282:	b30d      	cbz	r5, 80162c8 <__gethex+0x14a>
 8016284:	f1bb 0f00 	cmp.w	fp, #0
 8016288:	bf0c      	ite	eq
 801628a:	2706      	moveq	r7, #6
 801628c:	2700      	movne	r7, #0
 801628e:	4638      	mov	r0, r7
 8016290:	b00b      	add	sp, #44	; 0x2c
 8016292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016296:	f10b 0b01 	add.w	fp, fp, #1
 801629a:	e78a      	b.n	80161b2 <__gethex+0x34>
 801629c:	2500      	movs	r5, #0
 801629e:	462c      	mov	r4, r5
 80162a0:	e7ae      	b.n	8016200 <__gethex+0x82>
 80162a2:	463e      	mov	r6, r7
 80162a4:	2501      	movs	r5, #1
 80162a6:	e7c7      	b.n	8016238 <__gethex+0xba>
 80162a8:	4604      	mov	r4, r0
 80162aa:	e7fb      	b.n	80162a4 <__gethex+0x126>
 80162ac:	f04f 0900 	mov.w	r9, #0
 80162b0:	1cb1      	adds	r1, r6, #2
 80162b2:	e7ce      	b.n	8016252 <__gethex+0xd4>
 80162b4:	f04f 0901 	mov.w	r9, #1
 80162b8:	e7fa      	b.n	80162b0 <__gethex+0x132>
 80162ba:	230a      	movs	r3, #10
 80162bc:	fb03 0202 	mla	r2, r3, r2, r0
 80162c0:	3a10      	subs	r2, #16
 80162c2:	e7cf      	b.n	8016264 <__gethex+0xe6>
 80162c4:	4631      	mov	r1, r6
 80162c6:	e7da      	b.n	801627e <__gethex+0x100>
 80162c8:	1bf3      	subs	r3, r6, r7
 80162ca:	3b01      	subs	r3, #1
 80162cc:	4629      	mov	r1, r5
 80162ce:	2b07      	cmp	r3, #7
 80162d0:	dc49      	bgt.n	8016366 <__gethex+0x1e8>
 80162d2:	9802      	ldr	r0, [sp, #8]
 80162d4:	f000 fa66 	bl	80167a4 <_Balloc>
 80162d8:	9b01      	ldr	r3, [sp, #4]
 80162da:	f100 0914 	add.w	r9, r0, #20
 80162de:	f04f 0b00 	mov.w	fp, #0
 80162e2:	f1c3 0301 	rsb	r3, r3, #1
 80162e6:	4605      	mov	r5, r0
 80162e8:	f8cd 9010 	str.w	r9, [sp, #16]
 80162ec:	46da      	mov	sl, fp
 80162ee:	9308      	str	r3, [sp, #32]
 80162f0:	42b7      	cmp	r7, r6
 80162f2:	d33b      	bcc.n	801636c <__gethex+0x1ee>
 80162f4:	9804      	ldr	r0, [sp, #16]
 80162f6:	f840 ab04 	str.w	sl, [r0], #4
 80162fa:	eba0 0009 	sub.w	r0, r0, r9
 80162fe:	1080      	asrs	r0, r0, #2
 8016300:	6128      	str	r0, [r5, #16]
 8016302:	0147      	lsls	r7, r0, #5
 8016304:	4650      	mov	r0, sl
 8016306:	f000 fb11 	bl	801692c <__hi0bits>
 801630a:	f8d8 6000 	ldr.w	r6, [r8]
 801630e:	1a3f      	subs	r7, r7, r0
 8016310:	42b7      	cmp	r7, r6
 8016312:	dd64      	ble.n	80163de <__gethex+0x260>
 8016314:	1bbf      	subs	r7, r7, r6
 8016316:	4639      	mov	r1, r7
 8016318:	4628      	mov	r0, r5
 801631a:	f000 fe21 	bl	8016f60 <__any_on>
 801631e:	4682      	mov	sl, r0
 8016320:	b178      	cbz	r0, 8016342 <__gethex+0x1c4>
 8016322:	1e7b      	subs	r3, r7, #1
 8016324:	1159      	asrs	r1, r3, #5
 8016326:	f003 021f 	and.w	r2, r3, #31
 801632a:	f04f 0a01 	mov.w	sl, #1
 801632e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016332:	fa0a f202 	lsl.w	r2, sl, r2
 8016336:	420a      	tst	r2, r1
 8016338:	d003      	beq.n	8016342 <__gethex+0x1c4>
 801633a:	4553      	cmp	r3, sl
 801633c:	dc46      	bgt.n	80163cc <__gethex+0x24e>
 801633e:	f04f 0a02 	mov.w	sl, #2
 8016342:	4639      	mov	r1, r7
 8016344:	4628      	mov	r0, r5
 8016346:	f7ff fecb 	bl	80160e0 <rshift>
 801634a:	443c      	add	r4, r7
 801634c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016350:	42a3      	cmp	r3, r4
 8016352:	da52      	bge.n	80163fa <__gethex+0x27c>
 8016354:	4629      	mov	r1, r5
 8016356:	9802      	ldr	r0, [sp, #8]
 8016358:	f000 fa58 	bl	801680c <_Bfree>
 801635c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801635e:	2300      	movs	r3, #0
 8016360:	6013      	str	r3, [r2, #0]
 8016362:	27a3      	movs	r7, #163	; 0xa3
 8016364:	e793      	b.n	801628e <__gethex+0x110>
 8016366:	3101      	adds	r1, #1
 8016368:	105b      	asrs	r3, r3, #1
 801636a:	e7b0      	b.n	80162ce <__gethex+0x150>
 801636c:	1e73      	subs	r3, r6, #1
 801636e:	9305      	str	r3, [sp, #20]
 8016370:	9a07      	ldr	r2, [sp, #28]
 8016372:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016376:	4293      	cmp	r3, r2
 8016378:	d018      	beq.n	80163ac <__gethex+0x22e>
 801637a:	f1bb 0f20 	cmp.w	fp, #32
 801637e:	d107      	bne.n	8016390 <__gethex+0x212>
 8016380:	9b04      	ldr	r3, [sp, #16]
 8016382:	f8c3 a000 	str.w	sl, [r3]
 8016386:	3304      	adds	r3, #4
 8016388:	f04f 0a00 	mov.w	sl, #0
 801638c:	9304      	str	r3, [sp, #16]
 801638e:	46d3      	mov	fp, sl
 8016390:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016394:	f7ff fede 	bl	8016154 <__hexdig_fun>
 8016398:	f000 000f 	and.w	r0, r0, #15
 801639c:	fa00 f00b 	lsl.w	r0, r0, fp
 80163a0:	ea4a 0a00 	orr.w	sl, sl, r0
 80163a4:	f10b 0b04 	add.w	fp, fp, #4
 80163a8:	9b05      	ldr	r3, [sp, #20]
 80163aa:	e00d      	b.n	80163c8 <__gethex+0x24a>
 80163ac:	9b05      	ldr	r3, [sp, #20]
 80163ae:	9a08      	ldr	r2, [sp, #32]
 80163b0:	4413      	add	r3, r2
 80163b2:	42bb      	cmp	r3, r7
 80163b4:	d3e1      	bcc.n	801637a <__gethex+0x1fc>
 80163b6:	4618      	mov	r0, r3
 80163b8:	9a01      	ldr	r2, [sp, #4]
 80163ba:	9903      	ldr	r1, [sp, #12]
 80163bc:	9309      	str	r3, [sp, #36]	; 0x24
 80163be:	f001 fb3d 	bl	8017a3c <strncmp>
 80163c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80163c4:	2800      	cmp	r0, #0
 80163c6:	d1d8      	bne.n	801637a <__gethex+0x1fc>
 80163c8:	461e      	mov	r6, r3
 80163ca:	e791      	b.n	80162f0 <__gethex+0x172>
 80163cc:	1eb9      	subs	r1, r7, #2
 80163ce:	4628      	mov	r0, r5
 80163d0:	f000 fdc6 	bl	8016f60 <__any_on>
 80163d4:	2800      	cmp	r0, #0
 80163d6:	d0b2      	beq.n	801633e <__gethex+0x1c0>
 80163d8:	f04f 0a03 	mov.w	sl, #3
 80163dc:	e7b1      	b.n	8016342 <__gethex+0x1c4>
 80163de:	da09      	bge.n	80163f4 <__gethex+0x276>
 80163e0:	1bf7      	subs	r7, r6, r7
 80163e2:	4629      	mov	r1, r5
 80163e4:	463a      	mov	r2, r7
 80163e6:	9802      	ldr	r0, [sp, #8]
 80163e8:	f000 fbdc 	bl	8016ba4 <__lshift>
 80163ec:	1be4      	subs	r4, r4, r7
 80163ee:	4605      	mov	r5, r0
 80163f0:	f100 0914 	add.w	r9, r0, #20
 80163f4:	f04f 0a00 	mov.w	sl, #0
 80163f8:	e7a8      	b.n	801634c <__gethex+0x1ce>
 80163fa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80163fe:	42a0      	cmp	r0, r4
 8016400:	dd6a      	ble.n	80164d8 <__gethex+0x35a>
 8016402:	1b04      	subs	r4, r0, r4
 8016404:	42a6      	cmp	r6, r4
 8016406:	dc2e      	bgt.n	8016466 <__gethex+0x2e8>
 8016408:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801640c:	2b02      	cmp	r3, #2
 801640e:	d022      	beq.n	8016456 <__gethex+0x2d8>
 8016410:	2b03      	cmp	r3, #3
 8016412:	d024      	beq.n	801645e <__gethex+0x2e0>
 8016414:	2b01      	cmp	r3, #1
 8016416:	d115      	bne.n	8016444 <__gethex+0x2c6>
 8016418:	42a6      	cmp	r6, r4
 801641a:	d113      	bne.n	8016444 <__gethex+0x2c6>
 801641c:	2e01      	cmp	r6, #1
 801641e:	dc0b      	bgt.n	8016438 <__gethex+0x2ba>
 8016420:	9a06      	ldr	r2, [sp, #24]
 8016422:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016426:	6013      	str	r3, [r2, #0]
 8016428:	2301      	movs	r3, #1
 801642a:	612b      	str	r3, [r5, #16]
 801642c:	f8c9 3000 	str.w	r3, [r9]
 8016430:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016432:	2762      	movs	r7, #98	; 0x62
 8016434:	601d      	str	r5, [r3, #0]
 8016436:	e72a      	b.n	801628e <__gethex+0x110>
 8016438:	1e71      	subs	r1, r6, #1
 801643a:	4628      	mov	r0, r5
 801643c:	f000 fd90 	bl	8016f60 <__any_on>
 8016440:	2800      	cmp	r0, #0
 8016442:	d1ed      	bne.n	8016420 <__gethex+0x2a2>
 8016444:	4629      	mov	r1, r5
 8016446:	9802      	ldr	r0, [sp, #8]
 8016448:	f000 f9e0 	bl	801680c <_Bfree>
 801644c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801644e:	2300      	movs	r3, #0
 8016450:	6013      	str	r3, [r2, #0]
 8016452:	2750      	movs	r7, #80	; 0x50
 8016454:	e71b      	b.n	801628e <__gethex+0x110>
 8016456:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016458:	2b00      	cmp	r3, #0
 801645a:	d0e1      	beq.n	8016420 <__gethex+0x2a2>
 801645c:	e7f2      	b.n	8016444 <__gethex+0x2c6>
 801645e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016460:	2b00      	cmp	r3, #0
 8016462:	d1dd      	bne.n	8016420 <__gethex+0x2a2>
 8016464:	e7ee      	b.n	8016444 <__gethex+0x2c6>
 8016466:	1e67      	subs	r7, r4, #1
 8016468:	f1ba 0f00 	cmp.w	sl, #0
 801646c:	d131      	bne.n	80164d2 <__gethex+0x354>
 801646e:	b127      	cbz	r7, 801647a <__gethex+0x2fc>
 8016470:	4639      	mov	r1, r7
 8016472:	4628      	mov	r0, r5
 8016474:	f000 fd74 	bl	8016f60 <__any_on>
 8016478:	4682      	mov	sl, r0
 801647a:	117a      	asrs	r2, r7, #5
 801647c:	2301      	movs	r3, #1
 801647e:	f007 071f 	and.w	r7, r7, #31
 8016482:	fa03 f707 	lsl.w	r7, r3, r7
 8016486:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801648a:	4621      	mov	r1, r4
 801648c:	421f      	tst	r7, r3
 801648e:	4628      	mov	r0, r5
 8016490:	bf18      	it	ne
 8016492:	f04a 0a02 	orrne.w	sl, sl, #2
 8016496:	1b36      	subs	r6, r6, r4
 8016498:	f7ff fe22 	bl	80160e0 <rshift>
 801649c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80164a0:	2702      	movs	r7, #2
 80164a2:	f1ba 0f00 	cmp.w	sl, #0
 80164a6:	d048      	beq.n	801653a <__gethex+0x3bc>
 80164a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80164ac:	2b02      	cmp	r3, #2
 80164ae:	d015      	beq.n	80164dc <__gethex+0x35e>
 80164b0:	2b03      	cmp	r3, #3
 80164b2:	d017      	beq.n	80164e4 <__gethex+0x366>
 80164b4:	2b01      	cmp	r3, #1
 80164b6:	d109      	bne.n	80164cc <__gethex+0x34e>
 80164b8:	f01a 0f02 	tst.w	sl, #2
 80164bc:	d006      	beq.n	80164cc <__gethex+0x34e>
 80164be:	f8d9 3000 	ldr.w	r3, [r9]
 80164c2:	ea4a 0a03 	orr.w	sl, sl, r3
 80164c6:	f01a 0f01 	tst.w	sl, #1
 80164ca:	d10e      	bne.n	80164ea <__gethex+0x36c>
 80164cc:	f047 0710 	orr.w	r7, r7, #16
 80164d0:	e033      	b.n	801653a <__gethex+0x3bc>
 80164d2:	f04f 0a01 	mov.w	sl, #1
 80164d6:	e7d0      	b.n	801647a <__gethex+0x2fc>
 80164d8:	2701      	movs	r7, #1
 80164da:	e7e2      	b.n	80164a2 <__gethex+0x324>
 80164dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80164de:	f1c3 0301 	rsb	r3, r3, #1
 80164e2:	9315      	str	r3, [sp, #84]	; 0x54
 80164e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d0f0      	beq.n	80164cc <__gethex+0x34e>
 80164ea:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80164ee:	f105 0314 	add.w	r3, r5, #20
 80164f2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80164f6:	eb03 010a 	add.w	r1, r3, sl
 80164fa:	f04f 0c00 	mov.w	ip, #0
 80164fe:	4618      	mov	r0, r3
 8016500:	f853 2b04 	ldr.w	r2, [r3], #4
 8016504:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016508:	d01c      	beq.n	8016544 <__gethex+0x3c6>
 801650a:	3201      	adds	r2, #1
 801650c:	6002      	str	r2, [r0, #0]
 801650e:	2f02      	cmp	r7, #2
 8016510:	f105 0314 	add.w	r3, r5, #20
 8016514:	d138      	bne.n	8016588 <__gethex+0x40a>
 8016516:	f8d8 2000 	ldr.w	r2, [r8]
 801651a:	3a01      	subs	r2, #1
 801651c:	42b2      	cmp	r2, r6
 801651e:	d10a      	bne.n	8016536 <__gethex+0x3b8>
 8016520:	1171      	asrs	r1, r6, #5
 8016522:	2201      	movs	r2, #1
 8016524:	f006 061f 	and.w	r6, r6, #31
 8016528:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801652c:	fa02 f606 	lsl.w	r6, r2, r6
 8016530:	421e      	tst	r6, r3
 8016532:	bf18      	it	ne
 8016534:	4617      	movne	r7, r2
 8016536:	f047 0720 	orr.w	r7, r7, #32
 801653a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801653c:	601d      	str	r5, [r3, #0]
 801653e:	9b06      	ldr	r3, [sp, #24]
 8016540:	601c      	str	r4, [r3, #0]
 8016542:	e6a4      	b.n	801628e <__gethex+0x110>
 8016544:	4299      	cmp	r1, r3
 8016546:	f843 cc04 	str.w	ip, [r3, #-4]
 801654a:	d8d8      	bhi.n	80164fe <__gethex+0x380>
 801654c:	68ab      	ldr	r3, [r5, #8]
 801654e:	4599      	cmp	r9, r3
 8016550:	db12      	blt.n	8016578 <__gethex+0x3fa>
 8016552:	6869      	ldr	r1, [r5, #4]
 8016554:	9802      	ldr	r0, [sp, #8]
 8016556:	3101      	adds	r1, #1
 8016558:	f000 f924 	bl	80167a4 <_Balloc>
 801655c:	692a      	ldr	r2, [r5, #16]
 801655e:	3202      	adds	r2, #2
 8016560:	f105 010c 	add.w	r1, r5, #12
 8016564:	4683      	mov	fp, r0
 8016566:	0092      	lsls	r2, r2, #2
 8016568:	300c      	adds	r0, #12
 801656a:	f7fd f9c5 	bl	80138f8 <memcpy>
 801656e:	4629      	mov	r1, r5
 8016570:	9802      	ldr	r0, [sp, #8]
 8016572:	f000 f94b 	bl	801680c <_Bfree>
 8016576:	465d      	mov	r5, fp
 8016578:	692b      	ldr	r3, [r5, #16]
 801657a:	1c5a      	adds	r2, r3, #1
 801657c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8016580:	612a      	str	r2, [r5, #16]
 8016582:	2201      	movs	r2, #1
 8016584:	615a      	str	r2, [r3, #20]
 8016586:	e7c2      	b.n	801650e <__gethex+0x390>
 8016588:	692a      	ldr	r2, [r5, #16]
 801658a:	454a      	cmp	r2, r9
 801658c:	dd0b      	ble.n	80165a6 <__gethex+0x428>
 801658e:	2101      	movs	r1, #1
 8016590:	4628      	mov	r0, r5
 8016592:	f7ff fda5 	bl	80160e0 <rshift>
 8016596:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801659a:	3401      	adds	r4, #1
 801659c:	42a3      	cmp	r3, r4
 801659e:	f6ff aed9 	blt.w	8016354 <__gethex+0x1d6>
 80165a2:	2701      	movs	r7, #1
 80165a4:	e7c7      	b.n	8016536 <__gethex+0x3b8>
 80165a6:	f016 061f 	ands.w	r6, r6, #31
 80165aa:	d0fa      	beq.n	80165a2 <__gethex+0x424>
 80165ac:	449a      	add	sl, r3
 80165ae:	f1c6 0620 	rsb	r6, r6, #32
 80165b2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80165b6:	f000 f9b9 	bl	801692c <__hi0bits>
 80165ba:	42b0      	cmp	r0, r6
 80165bc:	dbe7      	blt.n	801658e <__gethex+0x410>
 80165be:	e7f0      	b.n	80165a2 <__gethex+0x424>

080165c0 <L_shift>:
 80165c0:	f1c2 0208 	rsb	r2, r2, #8
 80165c4:	0092      	lsls	r2, r2, #2
 80165c6:	b570      	push	{r4, r5, r6, lr}
 80165c8:	f1c2 0620 	rsb	r6, r2, #32
 80165cc:	6843      	ldr	r3, [r0, #4]
 80165ce:	6804      	ldr	r4, [r0, #0]
 80165d0:	fa03 f506 	lsl.w	r5, r3, r6
 80165d4:	432c      	orrs	r4, r5
 80165d6:	40d3      	lsrs	r3, r2
 80165d8:	6004      	str	r4, [r0, #0]
 80165da:	f840 3f04 	str.w	r3, [r0, #4]!
 80165de:	4288      	cmp	r0, r1
 80165e0:	d3f4      	bcc.n	80165cc <L_shift+0xc>
 80165e2:	bd70      	pop	{r4, r5, r6, pc}

080165e4 <__match>:
 80165e4:	b530      	push	{r4, r5, lr}
 80165e6:	6803      	ldr	r3, [r0, #0]
 80165e8:	3301      	adds	r3, #1
 80165ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80165ee:	b914      	cbnz	r4, 80165f6 <__match+0x12>
 80165f0:	6003      	str	r3, [r0, #0]
 80165f2:	2001      	movs	r0, #1
 80165f4:	bd30      	pop	{r4, r5, pc}
 80165f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80165fa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80165fe:	2d19      	cmp	r5, #25
 8016600:	bf98      	it	ls
 8016602:	3220      	addls	r2, #32
 8016604:	42a2      	cmp	r2, r4
 8016606:	d0f0      	beq.n	80165ea <__match+0x6>
 8016608:	2000      	movs	r0, #0
 801660a:	e7f3      	b.n	80165f4 <__match+0x10>

0801660c <__hexnan>:
 801660c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016610:	680b      	ldr	r3, [r1, #0]
 8016612:	6801      	ldr	r1, [r0, #0]
 8016614:	115f      	asrs	r7, r3, #5
 8016616:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801661a:	f013 031f 	ands.w	r3, r3, #31
 801661e:	b087      	sub	sp, #28
 8016620:	bf18      	it	ne
 8016622:	3704      	addne	r7, #4
 8016624:	2500      	movs	r5, #0
 8016626:	1f3e      	subs	r6, r7, #4
 8016628:	4682      	mov	sl, r0
 801662a:	4690      	mov	r8, r2
 801662c:	9301      	str	r3, [sp, #4]
 801662e:	f847 5c04 	str.w	r5, [r7, #-4]
 8016632:	46b1      	mov	r9, r6
 8016634:	4634      	mov	r4, r6
 8016636:	9502      	str	r5, [sp, #8]
 8016638:	46ab      	mov	fp, r5
 801663a:	784a      	ldrb	r2, [r1, #1]
 801663c:	1c4b      	adds	r3, r1, #1
 801663e:	9303      	str	r3, [sp, #12]
 8016640:	b342      	cbz	r2, 8016694 <__hexnan+0x88>
 8016642:	4610      	mov	r0, r2
 8016644:	9105      	str	r1, [sp, #20]
 8016646:	9204      	str	r2, [sp, #16]
 8016648:	f7ff fd84 	bl	8016154 <__hexdig_fun>
 801664c:	2800      	cmp	r0, #0
 801664e:	d143      	bne.n	80166d8 <__hexnan+0xcc>
 8016650:	9a04      	ldr	r2, [sp, #16]
 8016652:	9905      	ldr	r1, [sp, #20]
 8016654:	2a20      	cmp	r2, #32
 8016656:	d818      	bhi.n	801668a <__hexnan+0x7e>
 8016658:	9b02      	ldr	r3, [sp, #8]
 801665a:	459b      	cmp	fp, r3
 801665c:	dd13      	ble.n	8016686 <__hexnan+0x7a>
 801665e:	454c      	cmp	r4, r9
 8016660:	d206      	bcs.n	8016670 <__hexnan+0x64>
 8016662:	2d07      	cmp	r5, #7
 8016664:	dc04      	bgt.n	8016670 <__hexnan+0x64>
 8016666:	462a      	mov	r2, r5
 8016668:	4649      	mov	r1, r9
 801666a:	4620      	mov	r0, r4
 801666c:	f7ff ffa8 	bl	80165c0 <L_shift>
 8016670:	4544      	cmp	r4, r8
 8016672:	d944      	bls.n	80166fe <__hexnan+0xf2>
 8016674:	2300      	movs	r3, #0
 8016676:	f1a4 0904 	sub.w	r9, r4, #4
 801667a:	f844 3c04 	str.w	r3, [r4, #-4]
 801667e:	f8cd b008 	str.w	fp, [sp, #8]
 8016682:	464c      	mov	r4, r9
 8016684:	461d      	mov	r5, r3
 8016686:	9903      	ldr	r1, [sp, #12]
 8016688:	e7d7      	b.n	801663a <__hexnan+0x2e>
 801668a:	2a29      	cmp	r2, #41	; 0x29
 801668c:	d14a      	bne.n	8016724 <__hexnan+0x118>
 801668e:	3102      	adds	r1, #2
 8016690:	f8ca 1000 	str.w	r1, [sl]
 8016694:	f1bb 0f00 	cmp.w	fp, #0
 8016698:	d044      	beq.n	8016724 <__hexnan+0x118>
 801669a:	454c      	cmp	r4, r9
 801669c:	d206      	bcs.n	80166ac <__hexnan+0xa0>
 801669e:	2d07      	cmp	r5, #7
 80166a0:	dc04      	bgt.n	80166ac <__hexnan+0xa0>
 80166a2:	462a      	mov	r2, r5
 80166a4:	4649      	mov	r1, r9
 80166a6:	4620      	mov	r0, r4
 80166a8:	f7ff ff8a 	bl	80165c0 <L_shift>
 80166ac:	4544      	cmp	r4, r8
 80166ae:	d928      	bls.n	8016702 <__hexnan+0xf6>
 80166b0:	4643      	mov	r3, r8
 80166b2:	f854 2b04 	ldr.w	r2, [r4], #4
 80166b6:	f843 2b04 	str.w	r2, [r3], #4
 80166ba:	42a6      	cmp	r6, r4
 80166bc:	d2f9      	bcs.n	80166b2 <__hexnan+0xa6>
 80166be:	2200      	movs	r2, #0
 80166c0:	f843 2b04 	str.w	r2, [r3], #4
 80166c4:	429e      	cmp	r6, r3
 80166c6:	d2fb      	bcs.n	80166c0 <__hexnan+0xb4>
 80166c8:	6833      	ldr	r3, [r6, #0]
 80166ca:	b91b      	cbnz	r3, 80166d4 <__hexnan+0xc8>
 80166cc:	4546      	cmp	r6, r8
 80166ce:	d127      	bne.n	8016720 <__hexnan+0x114>
 80166d0:	2301      	movs	r3, #1
 80166d2:	6033      	str	r3, [r6, #0]
 80166d4:	2005      	movs	r0, #5
 80166d6:	e026      	b.n	8016726 <__hexnan+0x11a>
 80166d8:	3501      	adds	r5, #1
 80166da:	2d08      	cmp	r5, #8
 80166dc:	f10b 0b01 	add.w	fp, fp, #1
 80166e0:	dd06      	ble.n	80166f0 <__hexnan+0xe4>
 80166e2:	4544      	cmp	r4, r8
 80166e4:	d9cf      	bls.n	8016686 <__hexnan+0x7a>
 80166e6:	2300      	movs	r3, #0
 80166e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80166ec:	2501      	movs	r5, #1
 80166ee:	3c04      	subs	r4, #4
 80166f0:	6822      	ldr	r2, [r4, #0]
 80166f2:	f000 000f 	and.w	r0, r0, #15
 80166f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80166fa:	6020      	str	r0, [r4, #0]
 80166fc:	e7c3      	b.n	8016686 <__hexnan+0x7a>
 80166fe:	2508      	movs	r5, #8
 8016700:	e7c1      	b.n	8016686 <__hexnan+0x7a>
 8016702:	9b01      	ldr	r3, [sp, #4]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d0df      	beq.n	80166c8 <__hexnan+0xbc>
 8016708:	f04f 32ff 	mov.w	r2, #4294967295
 801670c:	f1c3 0320 	rsb	r3, r3, #32
 8016710:	fa22 f303 	lsr.w	r3, r2, r3
 8016714:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016718:	401a      	ands	r2, r3
 801671a:	f847 2c04 	str.w	r2, [r7, #-4]
 801671e:	e7d3      	b.n	80166c8 <__hexnan+0xbc>
 8016720:	3e04      	subs	r6, #4
 8016722:	e7d1      	b.n	80166c8 <__hexnan+0xbc>
 8016724:	2004      	movs	r0, #4
 8016726:	b007      	add	sp, #28
 8016728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801672c <__locale_ctype_ptr_l>:
 801672c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016730:	4770      	bx	lr
	...

08016734 <__locale_ctype_ptr>:
 8016734:	4b04      	ldr	r3, [pc, #16]	; (8016748 <__locale_ctype_ptr+0x14>)
 8016736:	4a05      	ldr	r2, [pc, #20]	; (801674c <__locale_ctype_ptr+0x18>)
 8016738:	681b      	ldr	r3, [r3, #0]
 801673a:	6a1b      	ldr	r3, [r3, #32]
 801673c:	2b00      	cmp	r3, #0
 801673e:	bf08      	it	eq
 8016740:	4613      	moveq	r3, r2
 8016742:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8016746:	4770      	bx	lr
 8016748:	2000000c 	.word	0x2000000c
 801674c:	20000070 	.word	0x20000070

08016750 <__localeconv_l>:
 8016750:	30f0      	adds	r0, #240	; 0xf0
 8016752:	4770      	bx	lr

08016754 <_localeconv_r>:
 8016754:	4b04      	ldr	r3, [pc, #16]	; (8016768 <_localeconv_r+0x14>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	6a18      	ldr	r0, [r3, #32]
 801675a:	4b04      	ldr	r3, [pc, #16]	; (801676c <_localeconv_r+0x18>)
 801675c:	2800      	cmp	r0, #0
 801675e:	bf08      	it	eq
 8016760:	4618      	moveq	r0, r3
 8016762:	30f0      	adds	r0, #240	; 0xf0
 8016764:	4770      	bx	lr
 8016766:	bf00      	nop
 8016768:	2000000c 	.word	0x2000000c
 801676c:	20000070 	.word	0x20000070

08016770 <malloc>:
 8016770:	4b02      	ldr	r3, [pc, #8]	; (801677c <malloc+0xc>)
 8016772:	4601      	mov	r1, r0
 8016774:	6818      	ldr	r0, [r3, #0]
 8016776:	f000 bc71 	b.w	801705c <_malloc_r>
 801677a:	bf00      	nop
 801677c:	2000000c 	.word	0x2000000c

08016780 <__ascii_mbtowc>:
 8016780:	b082      	sub	sp, #8
 8016782:	b901      	cbnz	r1, 8016786 <__ascii_mbtowc+0x6>
 8016784:	a901      	add	r1, sp, #4
 8016786:	b142      	cbz	r2, 801679a <__ascii_mbtowc+0x1a>
 8016788:	b14b      	cbz	r3, 801679e <__ascii_mbtowc+0x1e>
 801678a:	7813      	ldrb	r3, [r2, #0]
 801678c:	600b      	str	r3, [r1, #0]
 801678e:	7812      	ldrb	r2, [r2, #0]
 8016790:	1c10      	adds	r0, r2, #0
 8016792:	bf18      	it	ne
 8016794:	2001      	movne	r0, #1
 8016796:	b002      	add	sp, #8
 8016798:	4770      	bx	lr
 801679a:	4610      	mov	r0, r2
 801679c:	e7fb      	b.n	8016796 <__ascii_mbtowc+0x16>
 801679e:	f06f 0001 	mvn.w	r0, #1
 80167a2:	e7f8      	b.n	8016796 <__ascii_mbtowc+0x16>

080167a4 <_Balloc>:
 80167a4:	b570      	push	{r4, r5, r6, lr}
 80167a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80167a8:	4604      	mov	r4, r0
 80167aa:	460e      	mov	r6, r1
 80167ac:	b93d      	cbnz	r5, 80167be <_Balloc+0x1a>
 80167ae:	2010      	movs	r0, #16
 80167b0:	f7ff ffde 	bl	8016770 <malloc>
 80167b4:	6260      	str	r0, [r4, #36]	; 0x24
 80167b6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80167ba:	6005      	str	r5, [r0, #0]
 80167bc:	60c5      	str	r5, [r0, #12]
 80167be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80167c0:	68eb      	ldr	r3, [r5, #12]
 80167c2:	b183      	cbz	r3, 80167e6 <_Balloc+0x42>
 80167c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80167c6:	68db      	ldr	r3, [r3, #12]
 80167c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80167cc:	b9b8      	cbnz	r0, 80167fe <_Balloc+0x5a>
 80167ce:	2101      	movs	r1, #1
 80167d0:	fa01 f506 	lsl.w	r5, r1, r6
 80167d4:	1d6a      	adds	r2, r5, #5
 80167d6:	0092      	lsls	r2, r2, #2
 80167d8:	4620      	mov	r0, r4
 80167da:	f000 fbe2 	bl	8016fa2 <_calloc_r>
 80167de:	b160      	cbz	r0, 80167fa <_Balloc+0x56>
 80167e0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80167e4:	e00e      	b.n	8016804 <_Balloc+0x60>
 80167e6:	2221      	movs	r2, #33	; 0x21
 80167e8:	2104      	movs	r1, #4
 80167ea:	4620      	mov	r0, r4
 80167ec:	f000 fbd9 	bl	8016fa2 <_calloc_r>
 80167f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80167f2:	60e8      	str	r0, [r5, #12]
 80167f4:	68db      	ldr	r3, [r3, #12]
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	d1e4      	bne.n	80167c4 <_Balloc+0x20>
 80167fa:	2000      	movs	r0, #0
 80167fc:	bd70      	pop	{r4, r5, r6, pc}
 80167fe:	6802      	ldr	r2, [r0, #0]
 8016800:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016804:	2300      	movs	r3, #0
 8016806:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801680a:	e7f7      	b.n	80167fc <_Balloc+0x58>

0801680c <_Bfree>:
 801680c:	b570      	push	{r4, r5, r6, lr}
 801680e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016810:	4606      	mov	r6, r0
 8016812:	460d      	mov	r5, r1
 8016814:	b93c      	cbnz	r4, 8016826 <_Bfree+0x1a>
 8016816:	2010      	movs	r0, #16
 8016818:	f7ff ffaa 	bl	8016770 <malloc>
 801681c:	6270      	str	r0, [r6, #36]	; 0x24
 801681e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016822:	6004      	str	r4, [r0, #0]
 8016824:	60c4      	str	r4, [r0, #12]
 8016826:	b13d      	cbz	r5, 8016838 <_Bfree+0x2c>
 8016828:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801682a:	686a      	ldr	r2, [r5, #4]
 801682c:	68db      	ldr	r3, [r3, #12]
 801682e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016832:	6029      	str	r1, [r5, #0]
 8016834:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016838:	bd70      	pop	{r4, r5, r6, pc}

0801683a <__multadd>:
 801683a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801683e:	690d      	ldr	r5, [r1, #16]
 8016840:	461f      	mov	r7, r3
 8016842:	4606      	mov	r6, r0
 8016844:	460c      	mov	r4, r1
 8016846:	f101 0c14 	add.w	ip, r1, #20
 801684a:	2300      	movs	r3, #0
 801684c:	f8dc 0000 	ldr.w	r0, [ip]
 8016850:	b281      	uxth	r1, r0
 8016852:	fb02 7101 	mla	r1, r2, r1, r7
 8016856:	0c0f      	lsrs	r7, r1, #16
 8016858:	0c00      	lsrs	r0, r0, #16
 801685a:	fb02 7000 	mla	r0, r2, r0, r7
 801685e:	b289      	uxth	r1, r1
 8016860:	3301      	adds	r3, #1
 8016862:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016866:	429d      	cmp	r5, r3
 8016868:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801686c:	f84c 1b04 	str.w	r1, [ip], #4
 8016870:	dcec      	bgt.n	801684c <__multadd+0x12>
 8016872:	b1d7      	cbz	r7, 80168aa <__multadd+0x70>
 8016874:	68a3      	ldr	r3, [r4, #8]
 8016876:	42ab      	cmp	r3, r5
 8016878:	dc12      	bgt.n	80168a0 <__multadd+0x66>
 801687a:	6861      	ldr	r1, [r4, #4]
 801687c:	4630      	mov	r0, r6
 801687e:	3101      	adds	r1, #1
 8016880:	f7ff ff90 	bl	80167a4 <_Balloc>
 8016884:	6922      	ldr	r2, [r4, #16]
 8016886:	3202      	adds	r2, #2
 8016888:	f104 010c 	add.w	r1, r4, #12
 801688c:	4680      	mov	r8, r0
 801688e:	0092      	lsls	r2, r2, #2
 8016890:	300c      	adds	r0, #12
 8016892:	f7fd f831 	bl	80138f8 <memcpy>
 8016896:	4621      	mov	r1, r4
 8016898:	4630      	mov	r0, r6
 801689a:	f7ff ffb7 	bl	801680c <_Bfree>
 801689e:	4644      	mov	r4, r8
 80168a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80168a4:	3501      	adds	r5, #1
 80168a6:	615f      	str	r7, [r3, #20]
 80168a8:	6125      	str	r5, [r4, #16]
 80168aa:	4620      	mov	r0, r4
 80168ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080168b0 <__s2b>:
 80168b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80168b4:	460c      	mov	r4, r1
 80168b6:	4615      	mov	r5, r2
 80168b8:	461f      	mov	r7, r3
 80168ba:	2209      	movs	r2, #9
 80168bc:	3308      	adds	r3, #8
 80168be:	4606      	mov	r6, r0
 80168c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80168c4:	2100      	movs	r1, #0
 80168c6:	2201      	movs	r2, #1
 80168c8:	429a      	cmp	r2, r3
 80168ca:	db20      	blt.n	801690e <__s2b+0x5e>
 80168cc:	4630      	mov	r0, r6
 80168ce:	f7ff ff69 	bl	80167a4 <_Balloc>
 80168d2:	9b08      	ldr	r3, [sp, #32]
 80168d4:	6143      	str	r3, [r0, #20]
 80168d6:	2d09      	cmp	r5, #9
 80168d8:	f04f 0301 	mov.w	r3, #1
 80168dc:	6103      	str	r3, [r0, #16]
 80168de:	dd19      	ble.n	8016914 <__s2b+0x64>
 80168e0:	f104 0809 	add.w	r8, r4, #9
 80168e4:	46c1      	mov	r9, r8
 80168e6:	442c      	add	r4, r5
 80168e8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80168ec:	4601      	mov	r1, r0
 80168ee:	3b30      	subs	r3, #48	; 0x30
 80168f0:	220a      	movs	r2, #10
 80168f2:	4630      	mov	r0, r6
 80168f4:	f7ff ffa1 	bl	801683a <__multadd>
 80168f8:	45a1      	cmp	r9, r4
 80168fa:	d1f5      	bne.n	80168e8 <__s2b+0x38>
 80168fc:	eb08 0405 	add.w	r4, r8, r5
 8016900:	3c08      	subs	r4, #8
 8016902:	1b2d      	subs	r5, r5, r4
 8016904:	1963      	adds	r3, r4, r5
 8016906:	42bb      	cmp	r3, r7
 8016908:	db07      	blt.n	801691a <__s2b+0x6a>
 801690a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801690e:	0052      	lsls	r2, r2, #1
 8016910:	3101      	adds	r1, #1
 8016912:	e7d9      	b.n	80168c8 <__s2b+0x18>
 8016914:	340a      	adds	r4, #10
 8016916:	2509      	movs	r5, #9
 8016918:	e7f3      	b.n	8016902 <__s2b+0x52>
 801691a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801691e:	4601      	mov	r1, r0
 8016920:	3b30      	subs	r3, #48	; 0x30
 8016922:	220a      	movs	r2, #10
 8016924:	4630      	mov	r0, r6
 8016926:	f7ff ff88 	bl	801683a <__multadd>
 801692a:	e7eb      	b.n	8016904 <__s2b+0x54>

0801692c <__hi0bits>:
 801692c:	0c02      	lsrs	r2, r0, #16
 801692e:	0412      	lsls	r2, r2, #16
 8016930:	4603      	mov	r3, r0
 8016932:	b9b2      	cbnz	r2, 8016962 <__hi0bits+0x36>
 8016934:	0403      	lsls	r3, r0, #16
 8016936:	2010      	movs	r0, #16
 8016938:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801693c:	bf04      	itt	eq
 801693e:	021b      	lsleq	r3, r3, #8
 8016940:	3008      	addeq	r0, #8
 8016942:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016946:	bf04      	itt	eq
 8016948:	011b      	lsleq	r3, r3, #4
 801694a:	3004      	addeq	r0, #4
 801694c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016950:	bf04      	itt	eq
 8016952:	009b      	lsleq	r3, r3, #2
 8016954:	3002      	addeq	r0, #2
 8016956:	2b00      	cmp	r3, #0
 8016958:	db06      	blt.n	8016968 <__hi0bits+0x3c>
 801695a:	005b      	lsls	r3, r3, #1
 801695c:	d503      	bpl.n	8016966 <__hi0bits+0x3a>
 801695e:	3001      	adds	r0, #1
 8016960:	4770      	bx	lr
 8016962:	2000      	movs	r0, #0
 8016964:	e7e8      	b.n	8016938 <__hi0bits+0xc>
 8016966:	2020      	movs	r0, #32
 8016968:	4770      	bx	lr

0801696a <__lo0bits>:
 801696a:	6803      	ldr	r3, [r0, #0]
 801696c:	f013 0207 	ands.w	r2, r3, #7
 8016970:	4601      	mov	r1, r0
 8016972:	d00b      	beq.n	801698c <__lo0bits+0x22>
 8016974:	07da      	lsls	r2, r3, #31
 8016976:	d423      	bmi.n	80169c0 <__lo0bits+0x56>
 8016978:	0798      	lsls	r0, r3, #30
 801697a:	bf49      	itett	mi
 801697c:	085b      	lsrmi	r3, r3, #1
 801697e:	089b      	lsrpl	r3, r3, #2
 8016980:	2001      	movmi	r0, #1
 8016982:	600b      	strmi	r3, [r1, #0]
 8016984:	bf5c      	itt	pl
 8016986:	600b      	strpl	r3, [r1, #0]
 8016988:	2002      	movpl	r0, #2
 801698a:	4770      	bx	lr
 801698c:	b298      	uxth	r0, r3
 801698e:	b9a8      	cbnz	r0, 80169bc <__lo0bits+0x52>
 8016990:	0c1b      	lsrs	r3, r3, #16
 8016992:	2010      	movs	r0, #16
 8016994:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016998:	bf04      	itt	eq
 801699a:	0a1b      	lsreq	r3, r3, #8
 801699c:	3008      	addeq	r0, #8
 801699e:	071a      	lsls	r2, r3, #28
 80169a0:	bf04      	itt	eq
 80169a2:	091b      	lsreq	r3, r3, #4
 80169a4:	3004      	addeq	r0, #4
 80169a6:	079a      	lsls	r2, r3, #30
 80169a8:	bf04      	itt	eq
 80169aa:	089b      	lsreq	r3, r3, #2
 80169ac:	3002      	addeq	r0, #2
 80169ae:	07da      	lsls	r2, r3, #31
 80169b0:	d402      	bmi.n	80169b8 <__lo0bits+0x4e>
 80169b2:	085b      	lsrs	r3, r3, #1
 80169b4:	d006      	beq.n	80169c4 <__lo0bits+0x5a>
 80169b6:	3001      	adds	r0, #1
 80169b8:	600b      	str	r3, [r1, #0]
 80169ba:	4770      	bx	lr
 80169bc:	4610      	mov	r0, r2
 80169be:	e7e9      	b.n	8016994 <__lo0bits+0x2a>
 80169c0:	2000      	movs	r0, #0
 80169c2:	4770      	bx	lr
 80169c4:	2020      	movs	r0, #32
 80169c6:	4770      	bx	lr

080169c8 <__i2b>:
 80169c8:	b510      	push	{r4, lr}
 80169ca:	460c      	mov	r4, r1
 80169cc:	2101      	movs	r1, #1
 80169ce:	f7ff fee9 	bl	80167a4 <_Balloc>
 80169d2:	2201      	movs	r2, #1
 80169d4:	6144      	str	r4, [r0, #20]
 80169d6:	6102      	str	r2, [r0, #16]
 80169d8:	bd10      	pop	{r4, pc}

080169da <__multiply>:
 80169da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169de:	4614      	mov	r4, r2
 80169e0:	690a      	ldr	r2, [r1, #16]
 80169e2:	6923      	ldr	r3, [r4, #16]
 80169e4:	429a      	cmp	r2, r3
 80169e6:	bfb8      	it	lt
 80169e8:	460b      	movlt	r3, r1
 80169ea:	4688      	mov	r8, r1
 80169ec:	bfbc      	itt	lt
 80169ee:	46a0      	movlt	r8, r4
 80169f0:	461c      	movlt	r4, r3
 80169f2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80169f6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80169fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80169fe:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016a02:	eb07 0609 	add.w	r6, r7, r9
 8016a06:	42b3      	cmp	r3, r6
 8016a08:	bfb8      	it	lt
 8016a0a:	3101      	addlt	r1, #1
 8016a0c:	f7ff feca 	bl	80167a4 <_Balloc>
 8016a10:	f100 0514 	add.w	r5, r0, #20
 8016a14:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016a18:	462b      	mov	r3, r5
 8016a1a:	2200      	movs	r2, #0
 8016a1c:	4573      	cmp	r3, lr
 8016a1e:	d316      	bcc.n	8016a4e <__multiply+0x74>
 8016a20:	f104 0214 	add.w	r2, r4, #20
 8016a24:	f108 0114 	add.w	r1, r8, #20
 8016a28:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016a2c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016a30:	9300      	str	r3, [sp, #0]
 8016a32:	9b00      	ldr	r3, [sp, #0]
 8016a34:	9201      	str	r2, [sp, #4]
 8016a36:	4293      	cmp	r3, r2
 8016a38:	d80c      	bhi.n	8016a54 <__multiply+0x7a>
 8016a3a:	2e00      	cmp	r6, #0
 8016a3c:	dd03      	ble.n	8016a46 <__multiply+0x6c>
 8016a3e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d05d      	beq.n	8016b02 <__multiply+0x128>
 8016a46:	6106      	str	r6, [r0, #16]
 8016a48:	b003      	add	sp, #12
 8016a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a4e:	f843 2b04 	str.w	r2, [r3], #4
 8016a52:	e7e3      	b.n	8016a1c <__multiply+0x42>
 8016a54:	f8b2 b000 	ldrh.w	fp, [r2]
 8016a58:	f1bb 0f00 	cmp.w	fp, #0
 8016a5c:	d023      	beq.n	8016aa6 <__multiply+0xcc>
 8016a5e:	4689      	mov	r9, r1
 8016a60:	46ac      	mov	ip, r5
 8016a62:	f04f 0800 	mov.w	r8, #0
 8016a66:	f859 4b04 	ldr.w	r4, [r9], #4
 8016a6a:	f8dc a000 	ldr.w	sl, [ip]
 8016a6e:	b2a3      	uxth	r3, r4
 8016a70:	fa1f fa8a 	uxth.w	sl, sl
 8016a74:	fb0b a303 	mla	r3, fp, r3, sl
 8016a78:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016a7c:	f8dc 4000 	ldr.w	r4, [ip]
 8016a80:	4443      	add	r3, r8
 8016a82:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016a86:	fb0b 840a 	mla	r4, fp, sl, r8
 8016a8a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016a8e:	46e2      	mov	sl, ip
 8016a90:	b29b      	uxth	r3, r3
 8016a92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016a96:	454f      	cmp	r7, r9
 8016a98:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016a9c:	f84a 3b04 	str.w	r3, [sl], #4
 8016aa0:	d82b      	bhi.n	8016afa <__multiply+0x120>
 8016aa2:	f8cc 8004 	str.w	r8, [ip, #4]
 8016aa6:	9b01      	ldr	r3, [sp, #4]
 8016aa8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016aac:	3204      	adds	r2, #4
 8016aae:	f1ba 0f00 	cmp.w	sl, #0
 8016ab2:	d020      	beq.n	8016af6 <__multiply+0x11c>
 8016ab4:	682b      	ldr	r3, [r5, #0]
 8016ab6:	4689      	mov	r9, r1
 8016ab8:	46a8      	mov	r8, r5
 8016aba:	f04f 0b00 	mov.w	fp, #0
 8016abe:	f8b9 c000 	ldrh.w	ip, [r9]
 8016ac2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016ac6:	fb0a 440c 	mla	r4, sl, ip, r4
 8016aca:	445c      	add	r4, fp
 8016acc:	46c4      	mov	ip, r8
 8016ace:	b29b      	uxth	r3, r3
 8016ad0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016ad4:	f84c 3b04 	str.w	r3, [ip], #4
 8016ad8:	f859 3b04 	ldr.w	r3, [r9], #4
 8016adc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016ae0:	0c1b      	lsrs	r3, r3, #16
 8016ae2:	fb0a b303 	mla	r3, sl, r3, fp
 8016ae6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016aea:	454f      	cmp	r7, r9
 8016aec:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016af0:	d805      	bhi.n	8016afe <__multiply+0x124>
 8016af2:	f8c8 3004 	str.w	r3, [r8, #4]
 8016af6:	3504      	adds	r5, #4
 8016af8:	e79b      	b.n	8016a32 <__multiply+0x58>
 8016afa:	46d4      	mov	ip, sl
 8016afc:	e7b3      	b.n	8016a66 <__multiply+0x8c>
 8016afe:	46e0      	mov	r8, ip
 8016b00:	e7dd      	b.n	8016abe <__multiply+0xe4>
 8016b02:	3e01      	subs	r6, #1
 8016b04:	e799      	b.n	8016a3a <__multiply+0x60>
	...

08016b08 <__pow5mult>:
 8016b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b0c:	4615      	mov	r5, r2
 8016b0e:	f012 0203 	ands.w	r2, r2, #3
 8016b12:	4606      	mov	r6, r0
 8016b14:	460f      	mov	r7, r1
 8016b16:	d007      	beq.n	8016b28 <__pow5mult+0x20>
 8016b18:	3a01      	subs	r2, #1
 8016b1a:	4c21      	ldr	r4, [pc, #132]	; (8016ba0 <__pow5mult+0x98>)
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016b22:	f7ff fe8a 	bl	801683a <__multadd>
 8016b26:	4607      	mov	r7, r0
 8016b28:	10ad      	asrs	r5, r5, #2
 8016b2a:	d035      	beq.n	8016b98 <__pow5mult+0x90>
 8016b2c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016b2e:	b93c      	cbnz	r4, 8016b40 <__pow5mult+0x38>
 8016b30:	2010      	movs	r0, #16
 8016b32:	f7ff fe1d 	bl	8016770 <malloc>
 8016b36:	6270      	str	r0, [r6, #36]	; 0x24
 8016b38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016b3c:	6004      	str	r4, [r0, #0]
 8016b3e:	60c4      	str	r4, [r0, #12]
 8016b40:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016b44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016b48:	b94c      	cbnz	r4, 8016b5e <__pow5mult+0x56>
 8016b4a:	f240 2171 	movw	r1, #625	; 0x271
 8016b4e:	4630      	mov	r0, r6
 8016b50:	f7ff ff3a 	bl	80169c8 <__i2b>
 8016b54:	2300      	movs	r3, #0
 8016b56:	f8c8 0008 	str.w	r0, [r8, #8]
 8016b5a:	4604      	mov	r4, r0
 8016b5c:	6003      	str	r3, [r0, #0]
 8016b5e:	f04f 0800 	mov.w	r8, #0
 8016b62:	07eb      	lsls	r3, r5, #31
 8016b64:	d50a      	bpl.n	8016b7c <__pow5mult+0x74>
 8016b66:	4639      	mov	r1, r7
 8016b68:	4622      	mov	r2, r4
 8016b6a:	4630      	mov	r0, r6
 8016b6c:	f7ff ff35 	bl	80169da <__multiply>
 8016b70:	4639      	mov	r1, r7
 8016b72:	4681      	mov	r9, r0
 8016b74:	4630      	mov	r0, r6
 8016b76:	f7ff fe49 	bl	801680c <_Bfree>
 8016b7a:	464f      	mov	r7, r9
 8016b7c:	106d      	asrs	r5, r5, #1
 8016b7e:	d00b      	beq.n	8016b98 <__pow5mult+0x90>
 8016b80:	6820      	ldr	r0, [r4, #0]
 8016b82:	b938      	cbnz	r0, 8016b94 <__pow5mult+0x8c>
 8016b84:	4622      	mov	r2, r4
 8016b86:	4621      	mov	r1, r4
 8016b88:	4630      	mov	r0, r6
 8016b8a:	f7ff ff26 	bl	80169da <__multiply>
 8016b8e:	6020      	str	r0, [r4, #0]
 8016b90:	f8c0 8000 	str.w	r8, [r0]
 8016b94:	4604      	mov	r4, r0
 8016b96:	e7e4      	b.n	8016b62 <__pow5mult+0x5a>
 8016b98:	4638      	mov	r0, r7
 8016b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b9e:	bf00      	nop
 8016ba0:	08018688 	.word	0x08018688

08016ba4 <__lshift>:
 8016ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ba8:	460c      	mov	r4, r1
 8016baa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016bae:	6923      	ldr	r3, [r4, #16]
 8016bb0:	6849      	ldr	r1, [r1, #4]
 8016bb2:	eb0a 0903 	add.w	r9, sl, r3
 8016bb6:	68a3      	ldr	r3, [r4, #8]
 8016bb8:	4607      	mov	r7, r0
 8016bba:	4616      	mov	r6, r2
 8016bbc:	f109 0501 	add.w	r5, r9, #1
 8016bc0:	42ab      	cmp	r3, r5
 8016bc2:	db32      	blt.n	8016c2a <__lshift+0x86>
 8016bc4:	4638      	mov	r0, r7
 8016bc6:	f7ff fded 	bl	80167a4 <_Balloc>
 8016bca:	2300      	movs	r3, #0
 8016bcc:	4680      	mov	r8, r0
 8016bce:	f100 0114 	add.w	r1, r0, #20
 8016bd2:	461a      	mov	r2, r3
 8016bd4:	4553      	cmp	r3, sl
 8016bd6:	db2b      	blt.n	8016c30 <__lshift+0x8c>
 8016bd8:	6920      	ldr	r0, [r4, #16]
 8016bda:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016bde:	f104 0314 	add.w	r3, r4, #20
 8016be2:	f016 021f 	ands.w	r2, r6, #31
 8016be6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016bea:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016bee:	d025      	beq.n	8016c3c <__lshift+0x98>
 8016bf0:	f1c2 0e20 	rsb	lr, r2, #32
 8016bf4:	2000      	movs	r0, #0
 8016bf6:	681e      	ldr	r6, [r3, #0]
 8016bf8:	468a      	mov	sl, r1
 8016bfa:	4096      	lsls	r6, r2
 8016bfc:	4330      	orrs	r0, r6
 8016bfe:	f84a 0b04 	str.w	r0, [sl], #4
 8016c02:	f853 0b04 	ldr.w	r0, [r3], #4
 8016c06:	459c      	cmp	ip, r3
 8016c08:	fa20 f00e 	lsr.w	r0, r0, lr
 8016c0c:	d814      	bhi.n	8016c38 <__lshift+0x94>
 8016c0e:	6048      	str	r0, [r1, #4]
 8016c10:	b108      	cbz	r0, 8016c16 <__lshift+0x72>
 8016c12:	f109 0502 	add.w	r5, r9, #2
 8016c16:	3d01      	subs	r5, #1
 8016c18:	4638      	mov	r0, r7
 8016c1a:	f8c8 5010 	str.w	r5, [r8, #16]
 8016c1e:	4621      	mov	r1, r4
 8016c20:	f7ff fdf4 	bl	801680c <_Bfree>
 8016c24:	4640      	mov	r0, r8
 8016c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c2a:	3101      	adds	r1, #1
 8016c2c:	005b      	lsls	r3, r3, #1
 8016c2e:	e7c7      	b.n	8016bc0 <__lshift+0x1c>
 8016c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016c34:	3301      	adds	r3, #1
 8016c36:	e7cd      	b.n	8016bd4 <__lshift+0x30>
 8016c38:	4651      	mov	r1, sl
 8016c3a:	e7dc      	b.n	8016bf6 <__lshift+0x52>
 8016c3c:	3904      	subs	r1, #4
 8016c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016c42:	f841 2f04 	str.w	r2, [r1, #4]!
 8016c46:	459c      	cmp	ip, r3
 8016c48:	d8f9      	bhi.n	8016c3e <__lshift+0x9a>
 8016c4a:	e7e4      	b.n	8016c16 <__lshift+0x72>

08016c4c <__mcmp>:
 8016c4c:	6903      	ldr	r3, [r0, #16]
 8016c4e:	690a      	ldr	r2, [r1, #16]
 8016c50:	1a9b      	subs	r3, r3, r2
 8016c52:	b530      	push	{r4, r5, lr}
 8016c54:	d10c      	bne.n	8016c70 <__mcmp+0x24>
 8016c56:	0092      	lsls	r2, r2, #2
 8016c58:	3014      	adds	r0, #20
 8016c5a:	3114      	adds	r1, #20
 8016c5c:	1884      	adds	r4, r0, r2
 8016c5e:	4411      	add	r1, r2
 8016c60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016c64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016c68:	4295      	cmp	r5, r2
 8016c6a:	d003      	beq.n	8016c74 <__mcmp+0x28>
 8016c6c:	d305      	bcc.n	8016c7a <__mcmp+0x2e>
 8016c6e:	2301      	movs	r3, #1
 8016c70:	4618      	mov	r0, r3
 8016c72:	bd30      	pop	{r4, r5, pc}
 8016c74:	42a0      	cmp	r0, r4
 8016c76:	d3f3      	bcc.n	8016c60 <__mcmp+0x14>
 8016c78:	e7fa      	b.n	8016c70 <__mcmp+0x24>
 8016c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8016c7e:	e7f7      	b.n	8016c70 <__mcmp+0x24>

08016c80 <__mdiff>:
 8016c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016c84:	460d      	mov	r5, r1
 8016c86:	4607      	mov	r7, r0
 8016c88:	4611      	mov	r1, r2
 8016c8a:	4628      	mov	r0, r5
 8016c8c:	4614      	mov	r4, r2
 8016c8e:	f7ff ffdd 	bl	8016c4c <__mcmp>
 8016c92:	1e06      	subs	r6, r0, #0
 8016c94:	d108      	bne.n	8016ca8 <__mdiff+0x28>
 8016c96:	4631      	mov	r1, r6
 8016c98:	4638      	mov	r0, r7
 8016c9a:	f7ff fd83 	bl	80167a4 <_Balloc>
 8016c9e:	2301      	movs	r3, #1
 8016ca0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ca8:	bfa4      	itt	ge
 8016caa:	4623      	movge	r3, r4
 8016cac:	462c      	movge	r4, r5
 8016cae:	4638      	mov	r0, r7
 8016cb0:	6861      	ldr	r1, [r4, #4]
 8016cb2:	bfa6      	itte	ge
 8016cb4:	461d      	movge	r5, r3
 8016cb6:	2600      	movge	r6, #0
 8016cb8:	2601      	movlt	r6, #1
 8016cba:	f7ff fd73 	bl	80167a4 <_Balloc>
 8016cbe:	692b      	ldr	r3, [r5, #16]
 8016cc0:	60c6      	str	r6, [r0, #12]
 8016cc2:	6926      	ldr	r6, [r4, #16]
 8016cc4:	f105 0914 	add.w	r9, r5, #20
 8016cc8:	f104 0214 	add.w	r2, r4, #20
 8016ccc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016cd0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016cd4:	f100 0514 	add.w	r5, r0, #20
 8016cd8:	f04f 0e00 	mov.w	lr, #0
 8016cdc:	f852 ab04 	ldr.w	sl, [r2], #4
 8016ce0:	f859 4b04 	ldr.w	r4, [r9], #4
 8016ce4:	fa1e f18a 	uxtah	r1, lr, sl
 8016ce8:	b2a3      	uxth	r3, r4
 8016cea:	1ac9      	subs	r1, r1, r3
 8016cec:	0c23      	lsrs	r3, r4, #16
 8016cee:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016cf2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016cf6:	b289      	uxth	r1, r1
 8016cf8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016cfc:	45c8      	cmp	r8, r9
 8016cfe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016d02:	4694      	mov	ip, r2
 8016d04:	f845 3b04 	str.w	r3, [r5], #4
 8016d08:	d8e8      	bhi.n	8016cdc <__mdiff+0x5c>
 8016d0a:	45bc      	cmp	ip, r7
 8016d0c:	d304      	bcc.n	8016d18 <__mdiff+0x98>
 8016d0e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016d12:	b183      	cbz	r3, 8016d36 <__mdiff+0xb6>
 8016d14:	6106      	str	r6, [r0, #16]
 8016d16:	e7c5      	b.n	8016ca4 <__mdiff+0x24>
 8016d18:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016d1c:	fa1e f381 	uxtah	r3, lr, r1
 8016d20:	141a      	asrs	r2, r3, #16
 8016d22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016d26:	b29b      	uxth	r3, r3
 8016d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016d2c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016d30:	f845 3b04 	str.w	r3, [r5], #4
 8016d34:	e7e9      	b.n	8016d0a <__mdiff+0x8a>
 8016d36:	3e01      	subs	r6, #1
 8016d38:	e7e9      	b.n	8016d0e <__mdiff+0x8e>
	...

08016d3c <__ulp>:
 8016d3c:	4b12      	ldr	r3, [pc, #72]	; (8016d88 <__ulp+0x4c>)
 8016d3e:	ee10 2a90 	vmov	r2, s1
 8016d42:	401a      	ands	r2, r3
 8016d44:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	dd04      	ble.n	8016d56 <__ulp+0x1a>
 8016d4c:	2000      	movs	r0, #0
 8016d4e:	4619      	mov	r1, r3
 8016d50:	ec41 0b10 	vmov	d0, r0, r1
 8016d54:	4770      	bx	lr
 8016d56:	425b      	negs	r3, r3
 8016d58:	151b      	asrs	r3, r3, #20
 8016d5a:	2b13      	cmp	r3, #19
 8016d5c:	f04f 0000 	mov.w	r0, #0
 8016d60:	f04f 0100 	mov.w	r1, #0
 8016d64:	dc04      	bgt.n	8016d70 <__ulp+0x34>
 8016d66:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016d6a:	fa42 f103 	asr.w	r1, r2, r3
 8016d6e:	e7ef      	b.n	8016d50 <__ulp+0x14>
 8016d70:	3b14      	subs	r3, #20
 8016d72:	2b1e      	cmp	r3, #30
 8016d74:	f04f 0201 	mov.w	r2, #1
 8016d78:	bfda      	itte	le
 8016d7a:	f1c3 031f 	rsble	r3, r3, #31
 8016d7e:	fa02 f303 	lslle.w	r3, r2, r3
 8016d82:	4613      	movgt	r3, r2
 8016d84:	4618      	mov	r0, r3
 8016d86:	e7e3      	b.n	8016d50 <__ulp+0x14>
 8016d88:	7ff00000 	.word	0x7ff00000

08016d8c <__b2d>:
 8016d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d8e:	6905      	ldr	r5, [r0, #16]
 8016d90:	f100 0714 	add.w	r7, r0, #20
 8016d94:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016d98:	1f2e      	subs	r6, r5, #4
 8016d9a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8016d9e:	4620      	mov	r0, r4
 8016da0:	f7ff fdc4 	bl	801692c <__hi0bits>
 8016da4:	f1c0 0320 	rsb	r3, r0, #32
 8016da8:	280a      	cmp	r0, #10
 8016daa:	600b      	str	r3, [r1, #0]
 8016dac:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016e24 <__b2d+0x98>
 8016db0:	dc14      	bgt.n	8016ddc <__b2d+0x50>
 8016db2:	f1c0 0e0b 	rsb	lr, r0, #11
 8016db6:	fa24 f10e 	lsr.w	r1, r4, lr
 8016dba:	42b7      	cmp	r7, r6
 8016dbc:	ea41 030c 	orr.w	r3, r1, ip
 8016dc0:	bf34      	ite	cc
 8016dc2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016dc6:	2100      	movcs	r1, #0
 8016dc8:	3015      	adds	r0, #21
 8016dca:	fa04 f000 	lsl.w	r0, r4, r0
 8016dce:	fa21 f10e 	lsr.w	r1, r1, lr
 8016dd2:	ea40 0201 	orr.w	r2, r0, r1
 8016dd6:	ec43 2b10 	vmov	d0, r2, r3
 8016dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ddc:	42b7      	cmp	r7, r6
 8016dde:	bf3a      	itte	cc
 8016de0:	f1a5 0608 	subcc.w	r6, r5, #8
 8016de4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016de8:	2100      	movcs	r1, #0
 8016dea:	380b      	subs	r0, #11
 8016dec:	d015      	beq.n	8016e1a <__b2d+0x8e>
 8016dee:	4084      	lsls	r4, r0
 8016df0:	f1c0 0520 	rsb	r5, r0, #32
 8016df4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016df8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016dfc:	42be      	cmp	r6, r7
 8016dfe:	fa21 fc05 	lsr.w	ip, r1, r5
 8016e02:	ea44 030c 	orr.w	r3, r4, ip
 8016e06:	bf8c      	ite	hi
 8016e08:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016e0c:	2400      	movls	r4, #0
 8016e0e:	fa01 f000 	lsl.w	r0, r1, r0
 8016e12:	40ec      	lsrs	r4, r5
 8016e14:	ea40 0204 	orr.w	r2, r0, r4
 8016e18:	e7dd      	b.n	8016dd6 <__b2d+0x4a>
 8016e1a:	ea44 030c 	orr.w	r3, r4, ip
 8016e1e:	460a      	mov	r2, r1
 8016e20:	e7d9      	b.n	8016dd6 <__b2d+0x4a>
 8016e22:	bf00      	nop
 8016e24:	3ff00000 	.word	0x3ff00000

08016e28 <__d2b>:
 8016e28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016e2c:	460e      	mov	r6, r1
 8016e2e:	2101      	movs	r1, #1
 8016e30:	ec59 8b10 	vmov	r8, r9, d0
 8016e34:	4615      	mov	r5, r2
 8016e36:	f7ff fcb5 	bl	80167a4 <_Balloc>
 8016e3a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016e3e:	4607      	mov	r7, r0
 8016e40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016e44:	bb34      	cbnz	r4, 8016e94 <__d2b+0x6c>
 8016e46:	9301      	str	r3, [sp, #4]
 8016e48:	f1b8 0300 	subs.w	r3, r8, #0
 8016e4c:	d027      	beq.n	8016e9e <__d2b+0x76>
 8016e4e:	a802      	add	r0, sp, #8
 8016e50:	f840 3d08 	str.w	r3, [r0, #-8]!
 8016e54:	f7ff fd89 	bl	801696a <__lo0bits>
 8016e58:	9900      	ldr	r1, [sp, #0]
 8016e5a:	b1f0      	cbz	r0, 8016e9a <__d2b+0x72>
 8016e5c:	9a01      	ldr	r2, [sp, #4]
 8016e5e:	f1c0 0320 	rsb	r3, r0, #32
 8016e62:	fa02 f303 	lsl.w	r3, r2, r3
 8016e66:	430b      	orrs	r3, r1
 8016e68:	40c2      	lsrs	r2, r0
 8016e6a:	617b      	str	r3, [r7, #20]
 8016e6c:	9201      	str	r2, [sp, #4]
 8016e6e:	9b01      	ldr	r3, [sp, #4]
 8016e70:	61bb      	str	r3, [r7, #24]
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	bf14      	ite	ne
 8016e76:	2102      	movne	r1, #2
 8016e78:	2101      	moveq	r1, #1
 8016e7a:	6139      	str	r1, [r7, #16]
 8016e7c:	b1c4      	cbz	r4, 8016eb0 <__d2b+0x88>
 8016e7e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016e82:	4404      	add	r4, r0
 8016e84:	6034      	str	r4, [r6, #0]
 8016e86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016e8a:	6028      	str	r0, [r5, #0]
 8016e8c:	4638      	mov	r0, r7
 8016e8e:	b003      	add	sp, #12
 8016e90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016e98:	e7d5      	b.n	8016e46 <__d2b+0x1e>
 8016e9a:	6179      	str	r1, [r7, #20]
 8016e9c:	e7e7      	b.n	8016e6e <__d2b+0x46>
 8016e9e:	a801      	add	r0, sp, #4
 8016ea0:	f7ff fd63 	bl	801696a <__lo0bits>
 8016ea4:	9b01      	ldr	r3, [sp, #4]
 8016ea6:	617b      	str	r3, [r7, #20]
 8016ea8:	2101      	movs	r1, #1
 8016eaa:	6139      	str	r1, [r7, #16]
 8016eac:	3020      	adds	r0, #32
 8016eae:	e7e5      	b.n	8016e7c <__d2b+0x54>
 8016eb0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016eb4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016eb8:	6030      	str	r0, [r6, #0]
 8016eba:	6918      	ldr	r0, [r3, #16]
 8016ebc:	f7ff fd36 	bl	801692c <__hi0bits>
 8016ec0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016ec4:	e7e1      	b.n	8016e8a <__d2b+0x62>

08016ec6 <__ratio>:
 8016ec6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eca:	4688      	mov	r8, r1
 8016ecc:	4669      	mov	r1, sp
 8016ece:	4681      	mov	r9, r0
 8016ed0:	f7ff ff5c 	bl	8016d8c <__b2d>
 8016ed4:	a901      	add	r1, sp, #4
 8016ed6:	4640      	mov	r0, r8
 8016ed8:	ec57 6b10 	vmov	r6, r7, d0
 8016edc:	f7ff ff56 	bl	8016d8c <__b2d>
 8016ee0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016ee4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016ee8:	eba3 0c02 	sub.w	ip, r3, r2
 8016eec:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016ef0:	1a9b      	subs	r3, r3, r2
 8016ef2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016ef6:	ec5b ab10 	vmov	sl, fp, d0
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	bfce      	itee	gt
 8016efe:	463a      	movgt	r2, r7
 8016f00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016f04:	465a      	movle	r2, fp
 8016f06:	4659      	mov	r1, fp
 8016f08:	463d      	mov	r5, r7
 8016f0a:	bfd4      	ite	le
 8016f0c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016f10:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016f14:	4630      	mov	r0, r6
 8016f16:	ee10 2a10 	vmov	r2, s0
 8016f1a:	460b      	mov	r3, r1
 8016f1c:	4629      	mov	r1, r5
 8016f1e:	f7e9 fcad 	bl	800087c <__aeabi_ddiv>
 8016f22:	ec41 0b10 	vmov	d0, r0, r1
 8016f26:	b003      	add	sp, #12
 8016f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016f2c <__copybits>:
 8016f2c:	3901      	subs	r1, #1
 8016f2e:	b510      	push	{r4, lr}
 8016f30:	1149      	asrs	r1, r1, #5
 8016f32:	6914      	ldr	r4, [r2, #16]
 8016f34:	3101      	adds	r1, #1
 8016f36:	f102 0314 	add.w	r3, r2, #20
 8016f3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016f3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016f42:	42a3      	cmp	r3, r4
 8016f44:	4602      	mov	r2, r0
 8016f46:	d303      	bcc.n	8016f50 <__copybits+0x24>
 8016f48:	2300      	movs	r3, #0
 8016f4a:	428a      	cmp	r2, r1
 8016f4c:	d305      	bcc.n	8016f5a <__copybits+0x2e>
 8016f4e:	bd10      	pop	{r4, pc}
 8016f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8016f54:	f840 2b04 	str.w	r2, [r0], #4
 8016f58:	e7f3      	b.n	8016f42 <__copybits+0x16>
 8016f5a:	f842 3b04 	str.w	r3, [r2], #4
 8016f5e:	e7f4      	b.n	8016f4a <__copybits+0x1e>

08016f60 <__any_on>:
 8016f60:	f100 0214 	add.w	r2, r0, #20
 8016f64:	6900      	ldr	r0, [r0, #16]
 8016f66:	114b      	asrs	r3, r1, #5
 8016f68:	4298      	cmp	r0, r3
 8016f6a:	b510      	push	{r4, lr}
 8016f6c:	db11      	blt.n	8016f92 <__any_on+0x32>
 8016f6e:	dd0a      	ble.n	8016f86 <__any_on+0x26>
 8016f70:	f011 011f 	ands.w	r1, r1, #31
 8016f74:	d007      	beq.n	8016f86 <__any_on+0x26>
 8016f76:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016f7a:	fa24 f001 	lsr.w	r0, r4, r1
 8016f7e:	fa00 f101 	lsl.w	r1, r0, r1
 8016f82:	428c      	cmp	r4, r1
 8016f84:	d10b      	bne.n	8016f9e <__any_on+0x3e>
 8016f86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016f8a:	4293      	cmp	r3, r2
 8016f8c:	d803      	bhi.n	8016f96 <__any_on+0x36>
 8016f8e:	2000      	movs	r0, #0
 8016f90:	bd10      	pop	{r4, pc}
 8016f92:	4603      	mov	r3, r0
 8016f94:	e7f7      	b.n	8016f86 <__any_on+0x26>
 8016f96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016f9a:	2900      	cmp	r1, #0
 8016f9c:	d0f5      	beq.n	8016f8a <__any_on+0x2a>
 8016f9e:	2001      	movs	r0, #1
 8016fa0:	e7f6      	b.n	8016f90 <__any_on+0x30>

08016fa2 <_calloc_r>:
 8016fa2:	b538      	push	{r3, r4, r5, lr}
 8016fa4:	fb02 f401 	mul.w	r4, r2, r1
 8016fa8:	4621      	mov	r1, r4
 8016faa:	f000 f857 	bl	801705c <_malloc_r>
 8016fae:	4605      	mov	r5, r0
 8016fb0:	b118      	cbz	r0, 8016fba <_calloc_r+0x18>
 8016fb2:	4622      	mov	r2, r4
 8016fb4:	2100      	movs	r1, #0
 8016fb6:	f7fc fcaa 	bl	801390e <memset>
 8016fba:	4628      	mov	r0, r5
 8016fbc:	bd38      	pop	{r3, r4, r5, pc}
	...

08016fc0 <_free_r>:
 8016fc0:	b538      	push	{r3, r4, r5, lr}
 8016fc2:	4605      	mov	r5, r0
 8016fc4:	2900      	cmp	r1, #0
 8016fc6:	d045      	beq.n	8017054 <_free_r+0x94>
 8016fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016fcc:	1f0c      	subs	r4, r1, #4
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	bfb8      	it	lt
 8016fd2:	18e4      	addlt	r4, r4, r3
 8016fd4:	f000 fe30 	bl	8017c38 <__malloc_lock>
 8016fd8:	4a1f      	ldr	r2, [pc, #124]	; (8017058 <_free_r+0x98>)
 8016fda:	6813      	ldr	r3, [r2, #0]
 8016fdc:	4610      	mov	r0, r2
 8016fde:	b933      	cbnz	r3, 8016fee <_free_r+0x2e>
 8016fe0:	6063      	str	r3, [r4, #4]
 8016fe2:	6014      	str	r4, [r2, #0]
 8016fe4:	4628      	mov	r0, r5
 8016fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016fea:	f000 be26 	b.w	8017c3a <__malloc_unlock>
 8016fee:	42a3      	cmp	r3, r4
 8016ff0:	d90c      	bls.n	801700c <_free_r+0x4c>
 8016ff2:	6821      	ldr	r1, [r4, #0]
 8016ff4:	1862      	adds	r2, r4, r1
 8016ff6:	4293      	cmp	r3, r2
 8016ff8:	bf04      	itt	eq
 8016ffa:	681a      	ldreq	r2, [r3, #0]
 8016ffc:	685b      	ldreq	r3, [r3, #4]
 8016ffe:	6063      	str	r3, [r4, #4]
 8017000:	bf04      	itt	eq
 8017002:	1852      	addeq	r2, r2, r1
 8017004:	6022      	streq	r2, [r4, #0]
 8017006:	6004      	str	r4, [r0, #0]
 8017008:	e7ec      	b.n	8016fe4 <_free_r+0x24>
 801700a:	4613      	mov	r3, r2
 801700c:	685a      	ldr	r2, [r3, #4]
 801700e:	b10a      	cbz	r2, 8017014 <_free_r+0x54>
 8017010:	42a2      	cmp	r2, r4
 8017012:	d9fa      	bls.n	801700a <_free_r+0x4a>
 8017014:	6819      	ldr	r1, [r3, #0]
 8017016:	1858      	adds	r0, r3, r1
 8017018:	42a0      	cmp	r0, r4
 801701a:	d10b      	bne.n	8017034 <_free_r+0x74>
 801701c:	6820      	ldr	r0, [r4, #0]
 801701e:	4401      	add	r1, r0
 8017020:	1858      	adds	r0, r3, r1
 8017022:	4282      	cmp	r2, r0
 8017024:	6019      	str	r1, [r3, #0]
 8017026:	d1dd      	bne.n	8016fe4 <_free_r+0x24>
 8017028:	6810      	ldr	r0, [r2, #0]
 801702a:	6852      	ldr	r2, [r2, #4]
 801702c:	605a      	str	r2, [r3, #4]
 801702e:	4401      	add	r1, r0
 8017030:	6019      	str	r1, [r3, #0]
 8017032:	e7d7      	b.n	8016fe4 <_free_r+0x24>
 8017034:	d902      	bls.n	801703c <_free_r+0x7c>
 8017036:	230c      	movs	r3, #12
 8017038:	602b      	str	r3, [r5, #0]
 801703a:	e7d3      	b.n	8016fe4 <_free_r+0x24>
 801703c:	6820      	ldr	r0, [r4, #0]
 801703e:	1821      	adds	r1, r4, r0
 8017040:	428a      	cmp	r2, r1
 8017042:	bf04      	itt	eq
 8017044:	6811      	ldreq	r1, [r2, #0]
 8017046:	6852      	ldreq	r2, [r2, #4]
 8017048:	6062      	str	r2, [r4, #4]
 801704a:	bf04      	itt	eq
 801704c:	1809      	addeq	r1, r1, r0
 801704e:	6021      	streq	r1, [r4, #0]
 8017050:	605c      	str	r4, [r3, #4]
 8017052:	e7c7      	b.n	8016fe4 <_free_r+0x24>
 8017054:	bd38      	pop	{r3, r4, r5, pc}
 8017056:	bf00      	nop
 8017058:	2003b4e4 	.word	0x2003b4e4

0801705c <_malloc_r>:
 801705c:	b570      	push	{r4, r5, r6, lr}
 801705e:	1ccd      	adds	r5, r1, #3
 8017060:	f025 0503 	bic.w	r5, r5, #3
 8017064:	3508      	adds	r5, #8
 8017066:	2d0c      	cmp	r5, #12
 8017068:	bf38      	it	cc
 801706a:	250c      	movcc	r5, #12
 801706c:	2d00      	cmp	r5, #0
 801706e:	4606      	mov	r6, r0
 8017070:	db01      	blt.n	8017076 <_malloc_r+0x1a>
 8017072:	42a9      	cmp	r1, r5
 8017074:	d903      	bls.n	801707e <_malloc_r+0x22>
 8017076:	230c      	movs	r3, #12
 8017078:	6033      	str	r3, [r6, #0]
 801707a:	2000      	movs	r0, #0
 801707c:	bd70      	pop	{r4, r5, r6, pc}
 801707e:	f000 fddb 	bl	8017c38 <__malloc_lock>
 8017082:	4a21      	ldr	r2, [pc, #132]	; (8017108 <_malloc_r+0xac>)
 8017084:	6814      	ldr	r4, [r2, #0]
 8017086:	4621      	mov	r1, r4
 8017088:	b991      	cbnz	r1, 80170b0 <_malloc_r+0x54>
 801708a:	4c20      	ldr	r4, [pc, #128]	; (801710c <_malloc_r+0xb0>)
 801708c:	6823      	ldr	r3, [r4, #0]
 801708e:	b91b      	cbnz	r3, 8017098 <_malloc_r+0x3c>
 8017090:	4630      	mov	r0, r6
 8017092:	f000 fc91 	bl	80179b8 <_sbrk_r>
 8017096:	6020      	str	r0, [r4, #0]
 8017098:	4629      	mov	r1, r5
 801709a:	4630      	mov	r0, r6
 801709c:	f000 fc8c 	bl	80179b8 <_sbrk_r>
 80170a0:	1c43      	adds	r3, r0, #1
 80170a2:	d124      	bne.n	80170ee <_malloc_r+0x92>
 80170a4:	230c      	movs	r3, #12
 80170a6:	6033      	str	r3, [r6, #0]
 80170a8:	4630      	mov	r0, r6
 80170aa:	f000 fdc6 	bl	8017c3a <__malloc_unlock>
 80170ae:	e7e4      	b.n	801707a <_malloc_r+0x1e>
 80170b0:	680b      	ldr	r3, [r1, #0]
 80170b2:	1b5b      	subs	r3, r3, r5
 80170b4:	d418      	bmi.n	80170e8 <_malloc_r+0x8c>
 80170b6:	2b0b      	cmp	r3, #11
 80170b8:	d90f      	bls.n	80170da <_malloc_r+0x7e>
 80170ba:	600b      	str	r3, [r1, #0]
 80170bc:	50cd      	str	r5, [r1, r3]
 80170be:	18cc      	adds	r4, r1, r3
 80170c0:	4630      	mov	r0, r6
 80170c2:	f000 fdba 	bl	8017c3a <__malloc_unlock>
 80170c6:	f104 000b 	add.w	r0, r4, #11
 80170ca:	1d23      	adds	r3, r4, #4
 80170cc:	f020 0007 	bic.w	r0, r0, #7
 80170d0:	1ac3      	subs	r3, r0, r3
 80170d2:	d0d3      	beq.n	801707c <_malloc_r+0x20>
 80170d4:	425a      	negs	r2, r3
 80170d6:	50e2      	str	r2, [r4, r3]
 80170d8:	e7d0      	b.n	801707c <_malloc_r+0x20>
 80170da:	428c      	cmp	r4, r1
 80170dc:	684b      	ldr	r3, [r1, #4]
 80170de:	bf16      	itet	ne
 80170e0:	6063      	strne	r3, [r4, #4]
 80170e2:	6013      	streq	r3, [r2, #0]
 80170e4:	460c      	movne	r4, r1
 80170e6:	e7eb      	b.n	80170c0 <_malloc_r+0x64>
 80170e8:	460c      	mov	r4, r1
 80170ea:	6849      	ldr	r1, [r1, #4]
 80170ec:	e7cc      	b.n	8017088 <_malloc_r+0x2c>
 80170ee:	1cc4      	adds	r4, r0, #3
 80170f0:	f024 0403 	bic.w	r4, r4, #3
 80170f4:	42a0      	cmp	r0, r4
 80170f6:	d005      	beq.n	8017104 <_malloc_r+0xa8>
 80170f8:	1a21      	subs	r1, r4, r0
 80170fa:	4630      	mov	r0, r6
 80170fc:	f000 fc5c 	bl	80179b8 <_sbrk_r>
 8017100:	3001      	adds	r0, #1
 8017102:	d0cf      	beq.n	80170a4 <_malloc_r+0x48>
 8017104:	6025      	str	r5, [r4, #0]
 8017106:	e7db      	b.n	80170c0 <_malloc_r+0x64>
 8017108:	2003b4e4 	.word	0x2003b4e4
 801710c:	2003b4e8 	.word	0x2003b4e8

08017110 <__ssputs_r>:
 8017110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017114:	688e      	ldr	r6, [r1, #8]
 8017116:	429e      	cmp	r6, r3
 8017118:	4682      	mov	sl, r0
 801711a:	460c      	mov	r4, r1
 801711c:	4690      	mov	r8, r2
 801711e:	4699      	mov	r9, r3
 8017120:	d837      	bhi.n	8017192 <__ssputs_r+0x82>
 8017122:	898a      	ldrh	r2, [r1, #12]
 8017124:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017128:	d031      	beq.n	801718e <__ssputs_r+0x7e>
 801712a:	6825      	ldr	r5, [r4, #0]
 801712c:	6909      	ldr	r1, [r1, #16]
 801712e:	1a6f      	subs	r7, r5, r1
 8017130:	6965      	ldr	r5, [r4, #20]
 8017132:	2302      	movs	r3, #2
 8017134:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017138:	fb95 f5f3 	sdiv	r5, r5, r3
 801713c:	f109 0301 	add.w	r3, r9, #1
 8017140:	443b      	add	r3, r7
 8017142:	429d      	cmp	r5, r3
 8017144:	bf38      	it	cc
 8017146:	461d      	movcc	r5, r3
 8017148:	0553      	lsls	r3, r2, #21
 801714a:	d530      	bpl.n	80171ae <__ssputs_r+0x9e>
 801714c:	4629      	mov	r1, r5
 801714e:	f7ff ff85 	bl	801705c <_malloc_r>
 8017152:	4606      	mov	r6, r0
 8017154:	b950      	cbnz	r0, 801716c <__ssputs_r+0x5c>
 8017156:	230c      	movs	r3, #12
 8017158:	f8ca 3000 	str.w	r3, [sl]
 801715c:	89a3      	ldrh	r3, [r4, #12]
 801715e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017162:	81a3      	strh	r3, [r4, #12]
 8017164:	f04f 30ff 	mov.w	r0, #4294967295
 8017168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801716c:	463a      	mov	r2, r7
 801716e:	6921      	ldr	r1, [r4, #16]
 8017170:	f7fc fbc2 	bl	80138f8 <memcpy>
 8017174:	89a3      	ldrh	r3, [r4, #12]
 8017176:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801717a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801717e:	81a3      	strh	r3, [r4, #12]
 8017180:	6126      	str	r6, [r4, #16]
 8017182:	6165      	str	r5, [r4, #20]
 8017184:	443e      	add	r6, r7
 8017186:	1bed      	subs	r5, r5, r7
 8017188:	6026      	str	r6, [r4, #0]
 801718a:	60a5      	str	r5, [r4, #8]
 801718c:	464e      	mov	r6, r9
 801718e:	454e      	cmp	r6, r9
 8017190:	d900      	bls.n	8017194 <__ssputs_r+0x84>
 8017192:	464e      	mov	r6, r9
 8017194:	4632      	mov	r2, r6
 8017196:	4641      	mov	r1, r8
 8017198:	6820      	ldr	r0, [r4, #0]
 801719a:	f000 fd34 	bl	8017c06 <memmove>
 801719e:	68a3      	ldr	r3, [r4, #8]
 80171a0:	1b9b      	subs	r3, r3, r6
 80171a2:	60a3      	str	r3, [r4, #8]
 80171a4:	6823      	ldr	r3, [r4, #0]
 80171a6:	441e      	add	r6, r3
 80171a8:	6026      	str	r6, [r4, #0]
 80171aa:	2000      	movs	r0, #0
 80171ac:	e7dc      	b.n	8017168 <__ssputs_r+0x58>
 80171ae:	462a      	mov	r2, r5
 80171b0:	f000 fd44 	bl	8017c3c <_realloc_r>
 80171b4:	4606      	mov	r6, r0
 80171b6:	2800      	cmp	r0, #0
 80171b8:	d1e2      	bne.n	8017180 <__ssputs_r+0x70>
 80171ba:	6921      	ldr	r1, [r4, #16]
 80171bc:	4650      	mov	r0, sl
 80171be:	f7ff feff 	bl	8016fc0 <_free_r>
 80171c2:	e7c8      	b.n	8017156 <__ssputs_r+0x46>

080171c4 <_svfiprintf_r>:
 80171c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171c8:	461d      	mov	r5, r3
 80171ca:	898b      	ldrh	r3, [r1, #12]
 80171cc:	061f      	lsls	r7, r3, #24
 80171ce:	b09d      	sub	sp, #116	; 0x74
 80171d0:	4680      	mov	r8, r0
 80171d2:	460c      	mov	r4, r1
 80171d4:	4616      	mov	r6, r2
 80171d6:	d50f      	bpl.n	80171f8 <_svfiprintf_r+0x34>
 80171d8:	690b      	ldr	r3, [r1, #16]
 80171da:	b96b      	cbnz	r3, 80171f8 <_svfiprintf_r+0x34>
 80171dc:	2140      	movs	r1, #64	; 0x40
 80171de:	f7ff ff3d 	bl	801705c <_malloc_r>
 80171e2:	6020      	str	r0, [r4, #0]
 80171e4:	6120      	str	r0, [r4, #16]
 80171e6:	b928      	cbnz	r0, 80171f4 <_svfiprintf_r+0x30>
 80171e8:	230c      	movs	r3, #12
 80171ea:	f8c8 3000 	str.w	r3, [r8]
 80171ee:	f04f 30ff 	mov.w	r0, #4294967295
 80171f2:	e0c8      	b.n	8017386 <_svfiprintf_r+0x1c2>
 80171f4:	2340      	movs	r3, #64	; 0x40
 80171f6:	6163      	str	r3, [r4, #20]
 80171f8:	2300      	movs	r3, #0
 80171fa:	9309      	str	r3, [sp, #36]	; 0x24
 80171fc:	2320      	movs	r3, #32
 80171fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017202:	2330      	movs	r3, #48	; 0x30
 8017204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017208:	9503      	str	r5, [sp, #12]
 801720a:	f04f 0b01 	mov.w	fp, #1
 801720e:	4637      	mov	r7, r6
 8017210:	463d      	mov	r5, r7
 8017212:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017216:	b10b      	cbz	r3, 801721c <_svfiprintf_r+0x58>
 8017218:	2b25      	cmp	r3, #37	; 0x25
 801721a:	d13e      	bne.n	801729a <_svfiprintf_r+0xd6>
 801721c:	ebb7 0a06 	subs.w	sl, r7, r6
 8017220:	d00b      	beq.n	801723a <_svfiprintf_r+0x76>
 8017222:	4653      	mov	r3, sl
 8017224:	4632      	mov	r2, r6
 8017226:	4621      	mov	r1, r4
 8017228:	4640      	mov	r0, r8
 801722a:	f7ff ff71 	bl	8017110 <__ssputs_r>
 801722e:	3001      	adds	r0, #1
 8017230:	f000 80a4 	beq.w	801737c <_svfiprintf_r+0x1b8>
 8017234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017236:	4453      	add	r3, sl
 8017238:	9309      	str	r3, [sp, #36]	; 0x24
 801723a:	783b      	ldrb	r3, [r7, #0]
 801723c:	2b00      	cmp	r3, #0
 801723e:	f000 809d 	beq.w	801737c <_svfiprintf_r+0x1b8>
 8017242:	2300      	movs	r3, #0
 8017244:	f04f 32ff 	mov.w	r2, #4294967295
 8017248:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801724c:	9304      	str	r3, [sp, #16]
 801724e:	9307      	str	r3, [sp, #28]
 8017250:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017254:	931a      	str	r3, [sp, #104]	; 0x68
 8017256:	462f      	mov	r7, r5
 8017258:	2205      	movs	r2, #5
 801725a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801725e:	4850      	ldr	r0, [pc, #320]	; (80173a0 <_svfiprintf_r+0x1dc>)
 8017260:	f7e8 ffd6 	bl	8000210 <memchr>
 8017264:	9b04      	ldr	r3, [sp, #16]
 8017266:	b9d0      	cbnz	r0, 801729e <_svfiprintf_r+0xda>
 8017268:	06d9      	lsls	r1, r3, #27
 801726a:	bf44      	itt	mi
 801726c:	2220      	movmi	r2, #32
 801726e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017272:	071a      	lsls	r2, r3, #28
 8017274:	bf44      	itt	mi
 8017276:	222b      	movmi	r2, #43	; 0x2b
 8017278:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801727c:	782a      	ldrb	r2, [r5, #0]
 801727e:	2a2a      	cmp	r2, #42	; 0x2a
 8017280:	d015      	beq.n	80172ae <_svfiprintf_r+0xea>
 8017282:	9a07      	ldr	r2, [sp, #28]
 8017284:	462f      	mov	r7, r5
 8017286:	2000      	movs	r0, #0
 8017288:	250a      	movs	r5, #10
 801728a:	4639      	mov	r1, r7
 801728c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017290:	3b30      	subs	r3, #48	; 0x30
 8017292:	2b09      	cmp	r3, #9
 8017294:	d94d      	bls.n	8017332 <_svfiprintf_r+0x16e>
 8017296:	b1b8      	cbz	r0, 80172c8 <_svfiprintf_r+0x104>
 8017298:	e00f      	b.n	80172ba <_svfiprintf_r+0xf6>
 801729a:	462f      	mov	r7, r5
 801729c:	e7b8      	b.n	8017210 <_svfiprintf_r+0x4c>
 801729e:	4a40      	ldr	r2, [pc, #256]	; (80173a0 <_svfiprintf_r+0x1dc>)
 80172a0:	1a80      	subs	r0, r0, r2
 80172a2:	fa0b f000 	lsl.w	r0, fp, r0
 80172a6:	4318      	orrs	r0, r3
 80172a8:	9004      	str	r0, [sp, #16]
 80172aa:	463d      	mov	r5, r7
 80172ac:	e7d3      	b.n	8017256 <_svfiprintf_r+0x92>
 80172ae:	9a03      	ldr	r2, [sp, #12]
 80172b0:	1d11      	adds	r1, r2, #4
 80172b2:	6812      	ldr	r2, [r2, #0]
 80172b4:	9103      	str	r1, [sp, #12]
 80172b6:	2a00      	cmp	r2, #0
 80172b8:	db01      	blt.n	80172be <_svfiprintf_r+0xfa>
 80172ba:	9207      	str	r2, [sp, #28]
 80172bc:	e004      	b.n	80172c8 <_svfiprintf_r+0x104>
 80172be:	4252      	negs	r2, r2
 80172c0:	f043 0302 	orr.w	r3, r3, #2
 80172c4:	9207      	str	r2, [sp, #28]
 80172c6:	9304      	str	r3, [sp, #16]
 80172c8:	783b      	ldrb	r3, [r7, #0]
 80172ca:	2b2e      	cmp	r3, #46	; 0x2e
 80172cc:	d10c      	bne.n	80172e8 <_svfiprintf_r+0x124>
 80172ce:	787b      	ldrb	r3, [r7, #1]
 80172d0:	2b2a      	cmp	r3, #42	; 0x2a
 80172d2:	d133      	bne.n	801733c <_svfiprintf_r+0x178>
 80172d4:	9b03      	ldr	r3, [sp, #12]
 80172d6:	1d1a      	adds	r2, r3, #4
 80172d8:	681b      	ldr	r3, [r3, #0]
 80172da:	9203      	str	r2, [sp, #12]
 80172dc:	2b00      	cmp	r3, #0
 80172de:	bfb8      	it	lt
 80172e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80172e4:	3702      	adds	r7, #2
 80172e6:	9305      	str	r3, [sp, #20]
 80172e8:	4d2e      	ldr	r5, [pc, #184]	; (80173a4 <_svfiprintf_r+0x1e0>)
 80172ea:	7839      	ldrb	r1, [r7, #0]
 80172ec:	2203      	movs	r2, #3
 80172ee:	4628      	mov	r0, r5
 80172f0:	f7e8 ff8e 	bl	8000210 <memchr>
 80172f4:	b138      	cbz	r0, 8017306 <_svfiprintf_r+0x142>
 80172f6:	2340      	movs	r3, #64	; 0x40
 80172f8:	1b40      	subs	r0, r0, r5
 80172fa:	fa03 f000 	lsl.w	r0, r3, r0
 80172fe:	9b04      	ldr	r3, [sp, #16]
 8017300:	4303      	orrs	r3, r0
 8017302:	3701      	adds	r7, #1
 8017304:	9304      	str	r3, [sp, #16]
 8017306:	7839      	ldrb	r1, [r7, #0]
 8017308:	4827      	ldr	r0, [pc, #156]	; (80173a8 <_svfiprintf_r+0x1e4>)
 801730a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801730e:	2206      	movs	r2, #6
 8017310:	1c7e      	adds	r6, r7, #1
 8017312:	f7e8 ff7d 	bl	8000210 <memchr>
 8017316:	2800      	cmp	r0, #0
 8017318:	d038      	beq.n	801738c <_svfiprintf_r+0x1c8>
 801731a:	4b24      	ldr	r3, [pc, #144]	; (80173ac <_svfiprintf_r+0x1e8>)
 801731c:	bb13      	cbnz	r3, 8017364 <_svfiprintf_r+0x1a0>
 801731e:	9b03      	ldr	r3, [sp, #12]
 8017320:	3307      	adds	r3, #7
 8017322:	f023 0307 	bic.w	r3, r3, #7
 8017326:	3308      	adds	r3, #8
 8017328:	9303      	str	r3, [sp, #12]
 801732a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801732c:	444b      	add	r3, r9
 801732e:	9309      	str	r3, [sp, #36]	; 0x24
 8017330:	e76d      	b.n	801720e <_svfiprintf_r+0x4a>
 8017332:	fb05 3202 	mla	r2, r5, r2, r3
 8017336:	2001      	movs	r0, #1
 8017338:	460f      	mov	r7, r1
 801733a:	e7a6      	b.n	801728a <_svfiprintf_r+0xc6>
 801733c:	2300      	movs	r3, #0
 801733e:	3701      	adds	r7, #1
 8017340:	9305      	str	r3, [sp, #20]
 8017342:	4619      	mov	r1, r3
 8017344:	250a      	movs	r5, #10
 8017346:	4638      	mov	r0, r7
 8017348:	f810 2b01 	ldrb.w	r2, [r0], #1
 801734c:	3a30      	subs	r2, #48	; 0x30
 801734e:	2a09      	cmp	r2, #9
 8017350:	d903      	bls.n	801735a <_svfiprintf_r+0x196>
 8017352:	2b00      	cmp	r3, #0
 8017354:	d0c8      	beq.n	80172e8 <_svfiprintf_r+0x124>
 8017356:	9105      	str	r1, [sp, #20]
 8017358:	e7c6      	b.n	80172e8 <_svfiprintf_r+0x124>
 801735a:	fb05 2101 	mla	r1, r5, r1, r2
 801735e:	2301      	movs	r3, #1
 8017360:	4607      	mov	r7, r0
 8017362:	e7f0      	b.n	8017346 <_svfiprintf_r+0x182>
 8017364:	ab03      	add	r3, sp, #12
 8017366:	9300      	str	r3, [sp, #0]
 8017368:	4622      	mov	r2, r4
 801736a:	4b11      	ldr	r3, [pc, #68]	; (80173b0 <_svfiprintf_r+0x1ec>)
 801736c:	a904      	add	r1, sp, #16
 801736e:	4640      	mov	r0, r8
 8017370:	f7fc fb6a 	bl	8013a48 <_printf_float>
 8017374:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017378:	4681      	mov	r9, r0
 801737a:	d1d6      	bne.n	801732a <_svfiprintf_r+0x166>
 801737c:	89a3      	ldrh	r3, [r4, #12]
 801737e:	065b      	lsls	r3, r3, #25
 8017380:	f53f af35 	bmi.w	80171ee <_svfiprintf_r+0x2a>
 8017384:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017386:	b01d      	add	sp, #116	; 0x74
 8017388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801738c:	ab03      	add	r3, sp, #12
 801738e:	9300      	str	r3, [sp, #0]
 8017390:	4622      	mov	r2, r4
 8017392:	4b07      	ldr	r3, [pc, #28]	; (80173b0 <_svfiprintf_r+0x1ec>)
 8017394:	a904      	add	r1, sp, #16
 8017396:	4640      	mov	r0, r8
 8017398:	f7fc fe0c 	bl	8013fb4 <_printf_i>
 801739c:	e7ea      	b.n	8017374 <_svfiprintf_r+0x1b0>
 801739e:	bf00      	nop
 80173a0:	08018694 	.word	0x08018694
 80173a4:	0801869a 	.word	0x0801869a
 80173a8:	0801869e 	.word	0x0801869e
 80173ac:	08013a49 	.word	0x08013a49
 80173b0:	08017111 	.word	0x08017111

080173b4 <_sungetc_r>:
 80173b4:	b538      	push	{r3, r4, r5, lr}
 80173b6:	1c4b      	adds	r3, r1, #1
 80173b8:	4614      	mov	r4, r2
 80173ba:	d103      	bne.n	80173c4 <_sungetc_r+0x10>
 80173bc:	f04f 35ff 	mov.w	r5, #4294967295
 80173c0:	4628      	mov	r0, r5
 80173c2:	bd38      	pop	{r3, r4, r5, pc}
 80173c4:	8993      	ldrh	r3, [r2, #12]
 80173c6:	f023 0320 	bic.w	r3, r3, #32
 80173ca:	8193      	strh	r3, [r2, #12]
 80173cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80173ce:	6852      	ldr	r2, [r2, #4]
 80173d0:	b2cd      	uxtb	r5, r1
 80173d2:	b18b      	cbz	r3, 80173f8 <_sungetc_r+0x44>
 80173d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80173d6:	4293      	cmp	r3, r2
 80173d8:	dd08      	ble.n	80173ec <_sungetc_r+0x38>
 80173da:	6823      	ldr	r3, [r4, #0]
 80173dc:	1e5a      	subs	r2, r3, #1
 80173de:	6022      	str	r2, [r4, #0]
 80173e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80173e4:	6863      	ldr	r3, [r4, #4]
 80173e6:	3301      	adds	r3, #1
 80173e8:	6063      	str	r3, [r4, #4]
 80173ea:	e7e9      	b.n	80173c0 <_sungetc_r+0xc>
 80173ec:	4621      	mov	r1, r4
 80173ee:	f000 fbc3 	bl	8017b78 <__submore>
 80173f2:	2800      	cmp	r0, #0
 80173f4:	d0f1      	beq.n	80173da <_sungetc_r+0x26>
 80173f6:	e7e1      	b.n	80173bc <_sungetc_r+0x8>
 80173f8:	6921      	ldr	r1, [r4, #16]
 80173fa:	6823      	ldr	r3, [r4, #0]
 80173fc:	b151      	cbz	r1, 8017414 <_sungetc_r+0x60>
 80173fe:	4299      	cmp	r1, r3
 8017400:	d208      	bcs.n	8017414 <_sungetc_r+0x60>
 8017402:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8017406:	42a9      	cmp	r1, r5
 8017408:	d104      	bne.n	8017414 <_sungetc_r+0x60>
 801740a:	3b01      	subs	r3, #1
 801740c:	3201      	adds	r2, #1
 801740e:	6023      	str	r3, [r4, #0]
 8017410:	6062      	str	r2, [r4, #4]
 8017412:	e7d5      	b.n	80173c0 <_sungetc_r+0xc>
 8017414:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017418:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801741c:	6363      	str	r3, [r4, #52]	; 0x34
 801741e:	2303      	movs	r3, #3
 8017420:	63a3      	str	r3, [r4, #56]	; 0x38
 8017422:	4623      	mov	r3, r4
 8017424:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017428:	6023      	str	r3, [r4, #0]
 801742a:	2301      	movs	r3, #1
 801742c:	e7dc      	b.n	80173e8 <_sungetc_r+0x34>

0801742e <__ssrefill_r>:
 801742e:	b510      	push	{r4, lr}
 8017430:	460c      	mov	r4, r1
 8017432:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017434:	b169      	cbz	r1, 8017452 <__ssrefill_r+0x24>
 8017436:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801743a:	4299      	cmp	r1, r3
 801743c:	d001      	beq.n	8017442 <__ssrefill_r+0x14>
 801743e:	f7ff fdbf 	bl	8016fc0 <_free_r>
 8017442:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017444:	6063      	str	r3, [r4, #4]
 8017446:	2000      	movs	r0, #0
 8017448:	6360      	str	r0, [r4, #52]	; 0x34
 801744a:	b113      	cbz	r3, 8017452 <__ssrefill_r+0x24>
 801744c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801744e:	6023      	str	r3, [r4, #0]
 8017450:	bd10      	pop	{r4, pc}
 8017452:	6923      	ldr	r3, [r4, #16]
 8017454:	6023      	str	r3, [r4, #0]
 8017456:	2300      	movs	r3, #0
 8017458:	6063      	str	r3, [r4, #4]
 801745a:	89a3      	ldrh	r3, [r4, #12]
 801745c:	f043 0320 	orr.w	r3, r3, #32
 8017460:	81a3      	strh	r3, [r4, #12]
 8017462:	f04f 30ff 	mov.w	r0, #4294967295
 8017466:	e7f3      	b.n	8017450 <__ssrefill_r+0x22>

08017468 <__ssvfiscanf_r>:
 8017468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801746c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8017470:	460c      	mov	r4, r1
 8017472:	2100      	movs	r1, #0
 8017474:	9144      	str	r1, [sp, #272]	; 0x110
 8017476:	9145      	str	r1, [sp, #276]	; 0x114
 8017478:	499f      	ldr	r1, [pc, #636]	; (80176f8 <__ssvfiscanf_r+0x290>)
 801747a:	91a0      	str	r1, [sp, #640]	; 0x280
 801747c:	f10d 0804 	add.w	r8, sp, #4
 8017480:	499e      	ldr	r1, [pc, #632]	; (80176fc <__ssvfiscanf_r+0x294>)
 8017482:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017700 <__ssvfiscanf_r+0x298>
 8017486:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801748a:	4606      	mov	r6, r0
 801748c:	4692      	mov	sl, r2
 801748e:	91a1      	str	r1, [sp, #644]	; 0x284
 8017490:	9300      	str	r3, [sp, #0]
 8017492:	270a      	movs	r7, #10
 8017494:	f89a 3000 	ldrb.w	r3, [sl]
 8017498:	2b00      	cmp	r3, #0
 801749a:	f000 812a 	beq.w	80176f2 <__ssvfiscanf_r+0x28a>
 801749e:	4655      	mov	r5, sl
 80174a0:	f7ff f948 	bl	8016734 <__locale_ctype_ptr>
 80174a4:	f815 bb01 	ldrb.w	fp, [r5], #1
 80174a8:	4458      	add	r0, fp
 80174aa:	7843      	ldrb	r3, [r0, #1]
 80174ac:	f013 0308 	ands.w	r3, r3, #8
 80174b0:	d01c      	beq.n	80174ec <__ssvfiscanf_r+0x84>
 80174b2:	6863      	ldr	r3, [r4, #4]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	dd12      	ble.n	80174de <__ssvfiscanf_r+0x76>
 80174b8:	f7ff f93c 	bl	8016734 <__locale_ctype_ptr>
 80174bc:	6823      	ldr	r3, [r4, #0]
 80174be:	781a      	ldrb	r2, [r3, #0]
 80174c0:	4410      	add	r0, r2
 80174c2:	7842      	ldrb	r2, [r0, #1]
 80174c4:	0712      	lsls	r2, r2, #28
 80174c6:	d401      	bmi.n	80174cc <__ssvfiscanf_r+0x64>
 80174c8:	46aa      	mov	sl, r5
 80174ca:	e7e3      	b.n	8017494 <__ssvfiscanf_r+0x2c>
 80174cc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80174ce:	3201      	adds	r2, #1
 80174d0:	9245      	str	r2, [sp, #276]	; 0x114
 80174d2:	6862      	ldr	r2, [r4, #4]
 80174d4:	3301      	adds	r3, #1
 80174d6:	3a01      	subs	r2, #1
 80174d8:	6062      	str	r2, [r4, #4]
 80174da:	6023      	str	r3, [r4, #0]
 80174dc:	e7e9      	b.n	80174b2 <__ssvfiscanf_r+0x4a>
 80174de:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80174e0:	4621      	mov	r1, r4
 80174e2:	4630      	mov	r0, r6
 80174e4:	4798      	blx	r3
 80174e6:	2800      	cmp	r0, #0
 80174e8:	d0e6      	beq.n	80174b8 <__ssvfiscanf_r+0x50>
 80174ea:	e7ed      	b.n	80174c8 <__ssvfiscanf_r+0x60>
 80174ec:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80174f0:	f040 8082 	bne.w	80175f8 <__ssvfiscanf_r+0x190>
 80174f4:	9343      	str	r3, [sp, #268]	; 0x10c
 80174f6:	9341      	str	r3, [sp, #260]	; 0x104
 80174f8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80174fc:	2b2a      	cmp	r3, #42	; 0x2a
 80174fe:	d103      	bne.n	8017508 <__ssvfiscanf_r+0xa0>
 8017500:	2310      	movs	r3, #16
 8017502:	9341      	str	r3, [sp, #260]	; 0x104
 8017504:	f10a 0502 	add.w	r5, sl, #2
 8017508:	46aa      	mov	sl, r5
 801750a:	f815 1b01 	ldrb.w	r1, [r5], #1
 801750e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8017512:	2a09      	cmp	r2, #9
 8017514:	d922      	bls.n	801755c <__ssvfiscanf_r+0xf4>
 8017516:	2203      	movs	r2, #3
 8017518:	4879      	ldr	r0, [pc, #484]	; (8017700 <__ssvfiscanf_r+0x298>)
 801751a:	f7e8 fe79 	bl	8000210 <memchr>
 801751e:	b138      	cbz	r0, 8017530 <__ssvfiscanf_r+0xc8>
 8017520:	eba0 0309 	sub.w	r3, r0, r9
 8017524:	2001      	movs	r0, #1
 8017526:	4098      	lsls	r0, r3
 8017528:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801752a:	4318      	orrs	r0, r3
 801752c:	9041      	str	r0, [sp, #260]	; 0x104
 801752e:	46aa      	mov	sl, r5
 8017530:	f89a 3000 	ldrb.w	r3, [sl]
 8017534:	2b67      	cmp	r3, #103	; 0x67
 8017536:	f10a 0501 	add.w	r5, sl, #1
 801753a:	d82b      	bhi.n	8017594 <__ssvfiscanf_r+0x12c>
 801753c:	2b65      	cmp	r3, #101	; 0x65
 801753e:	f080 809f 	bcs.w	8017680 <__ssvfiscanf_r+0x218>
 8017542:	2b47      	cmp	r3, #71	; 0x47
 8017544:	d810      	bhi.n	8017568 <__ssvfiscanf_r+0x100>
 8017546:	2b45      	cmp	r3, #69	; 0x45
 8017548:	f080 809a 	bcs.w	8017680 <__ssvfiscanf_r+0x218>
 801754c:	2b00      	cmp	r3, #0
 801754e:	d06c      	beq.n	801762a <__ssvfiscanf_r+0x1c2>
 8017550:	2b25      	cmp	r3, #37	; 0x25
 8017552:	d051      	beq.n	80175f8 <__ssvfiscanf_r+0x190>
 8017554:	2303      	movs	r3, #3
 8017556:	9347      	str	r3, [sp, #284]	; 0x11c
 8017558:	9742      	str	r7, [sp, #264]	; 0x108
 801755a:	e027      	b.n	80175ac <__ssvfiscanf_r+0x144>
 801755c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801755e:	fb07 1303 	mla	r3, r7, r3, r1
 8017562:	3b30      	subs	r3, #48	; 0x30
 8017564:	9343      	str	r3, [sp, #268]	; 0x10c
 8017566:	e7cf      	b.n	8017508 <__ssvfiscanf_r+0xa0>
 8017568:	2b5b      	cmp	r3, #91	; 0x5b
 801756a:	d06a      	beq.n	8017642 <__ssvfiscanf_r+0x1da>
 801756c:	d80c      	bhi.n	8017588 <__ssvfiscanf_r+0x120>
 801756e:	2b58      	cmp	r3, #88	; 0x58
 8017570:	d1f0      	bne.n	8017554 <__ssvfiscanf_r+0xec>
 8017572:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017578:	9241      	str	r2, [sp, #260]	; 0x104
 801757a:	2210      	movs	r2, #16
 801757c:	9242      	str	r2, [sp, #264]	; 0x108
 801757e:	2b6e      	cmp	r3, #110	; 0x6e
 8017580:	bf8c      	ite	hi
 8017582:	2304      	movhi	r3, #4
 8017584:	2303      	movls	r3, #3
 8017586:	e010      	b.n	80175aa <__ssvfiscanf_r+0x142>
 8017588:	2b63      	cmp	r3, #99	; 0x63
 801758a:	d065      	beq.n	8017658 <__ssvfiscanf_r+0x1f0>
 801758c:	2b64      	cmp	r3, #100	; 0x64
 801758e:	d1e1      	bne.n	8017554 <__ssvfiscanf_r+0xec>
 8017590:	9742      	str	r7, [sp, #264]	; 0x108
 8017592:	e7f4      	b.n	801757e <__ssvfiscanf_r+0x116>
 8017594:	2b70      	cmp	r3, #112	; 0x70
 8017596:	d04b      	beq.n	8017630 <__ssvfiscanf_r+0x1c8>
 8017598:	d826      	bhi.n	80175e8 <__ssvfiscanf_r+0x180>
 801759a:	2b6e      	cmp	r3, #110	; 0x6e
 801759c:	d062      	beq.n	8017664 <__ssvfiscanf_r+0x1fc>
 801759e:	d84c      	bhi.n	801763a <__ssvfiscanf_r+0x1d2>
 80175a0:	2b69      	cmp	r3, #105	; 0x69
 80175a2:	d1d7      	bne.n	8017554 <__ssvfiscanf_r+0xec>
 80175a4:	2300      	movs	r3, #0
 80175a6:	9342      	str	r3, [sp, #264]	; 0x108
 80175a8:	2303      	movs	r3, #3
 80175aa:	9347      	str	r3, [sp, #284]	; 0x11c
 80175ac:	6863      	ldr	r3, [r4, #4]
 80175ae:	2b00      	cmp	r3, #0
 80175b0:	dd68      	ble.n	8017684 <__ssvfiscanf_r+0x21c>
 80175b2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80175b4:	0659      	lsls	r1, r3, #25
 80175b6:	d407      	bmi.n	80175c8 <__ssvfiscanf_r+0x160>
 80175b8:	f7ff f8bc 	bl	8016734 <__locale_ctype_ptr>
 80175bc:	6823      	ldr	r3, [r4, #0]
 80175be:	781a      	ldrb	r2, [r3, #0]
 80175c0:	4410      	add	r0, r2
 80175c2:	7842      	ldrb	r2, [r0, #1]
 80175c4:	0712      	lsls	r2, r2, #28
 80175c6:	d464      	bmi.n	8017692 <__ssvfiscanf_r+0x22a>
 80175c8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80175ca:	2b02      	cmp	r3, #2
 80175cc:	dc73      	bgt.n	80176b6 <__ssvfiscanf_r+0x24e>
 80175ce:	466b      	mov	r3, sp
 80175d0:	4622      	mov	r2, r4
 80175d2:	a941      	add	r1, sp, #260	; 0x104
 80175d4:	4630      	mov	r0, r6
 80175d6:	f000 f897 	bl	8017708 <_scanf_chars>
 80175da:	2801      	cmp	r0, #1
 80175dc:	f000 8089 	beq.w	80176f2 <__ssvfiscanf_r+0x28a>
 80175e0:	2802      	cmp	r0, #2
 80175e2:	f47f af71 	bne.w	80174c8 <__ssvfiscanf_r+0x60>
 80175e6:	e01d      	b.n	8017624 <__ssvfiscanf_r+0x1bc>
 80175e8:	2b75      	cmp	r3, #117	; 0x75
 80175ea:	d0d1      	beq.n	8017590 <__ssvfiscanf_r+0x128>
 80175ec:	2b78      	cmp	r3, #120	; 0x78
 80175ee:	d0c0      	beq.n	8017572 <__ssvfiscanf_r+0x10a>
 80175f0:	2b73      	cmp	r3, #115	; 0x73
 80175f2:	d1af      	bne.n	8017554 <__ssvfiscanf_r+0xec>
 80175f4:	2302      	movs	r3, #2
 80175f6:	e7d8      	b.n	80175aa <__ssvfiscanf_r+0x142>
 80175f8:	6863      	ldr	r3, [r4, #4]
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	dd0c      	ble.n	8017618 <__ssvfiscanf_r+0x1b0>
 80175fe:	6823      	ldr	r3, [r4, #0]
 8017600:	781a      	ldrb	r2, [r3, #0]
 8017602:	455a      	cmp	r2, fp
 8017604:	d175      	bne.n	80176f2 <__ssvfiscanf_r+0x28a>
 8017606:	3301      	adds	r3, #1
 8017608:	6862      	ldr	r2, [r4, #4]
 801760a:	6023      	str	r3, [r4, #0]
 801760c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801760e:	3a01      	subs	r2, #1
 8017610:	3301      	adds	r3, #1
 8017612:	6062      	str	r2, [r4, #4]
 8017614:	9345      	str	r3, [sp, #276]	; 0x114
 8017616:	e757      	b.n	80174c8 <__ssvfiscanf_r+0x60>
 8017618:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801761a:	4621      	mov	r1, r4
 801761c:	4630      	mov	r0, r6
 801761e:	4798      	blx	r3
 8017620:	2800      	cmp	r0, #0
 8017622:	d0ec      	beq.n	80175fe <__ssvfiscanf_r+0x196>
 8017624:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017626:	2800      	cmp	r0, #0
 8017628:	d159      	bne.n	80176de <__ssvfiscanf_r+0x276>
 801762a:	f04f 30ff 	mov.w	r0, #4294967295
 801762e:	e05c      	b.n	80176ea <__ssvfiscanf_r+0x282>
 8017630:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017632:	f042 0220 	orr.w	r2, r2, #32
 8017636:	9241      	str	r2, [sp, #260]	; 0x104
 8017638:	e79b      	b.n	8017572 <__ssvfiscanf_r+0x10a>
 801763a:	2308      	movs	r3, #8
 801763c:	9342      	str	r3, [sp, #264]	; 0x108
 801763e:	2304      	movs	r3, #4
 8017640:	e7b3      	b.n	80175aa <__ssvfiscanf_r+0x142>
 8017642:	4629      	mov	r1, r5
 8017644:	4640      	mov	r0, r8
 8017646:	f000 f9c7 	bl	80179d8 <__sccl>
 801764a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801764c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017650:	9341      	str	r3, [sp, #260]	; 0x104
 8017652:	4605      	mov	r5, r0
 8017654:	2301      	movs	r3, #1
 8017656:	e7a8      	b.n	80175aa <__ssvfiscanf_r+0x142>
 8017658:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801765a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801765e:	9341      	str	r3, [sp, #260]	; 0x104
 8017660:	2300      	movs	r3, #0
 8017662:	e7a2      	b.n	80175aa <__ssvfiscanf_r+0x142>
 8017664:	9841      	ldr	r0, [sp, #260]	; 0x104
 8017666:	06c3      	lsls	r3, r0, #27
 8017668:	f53f af2e 	bmi.w	80174c8 <__ssvfiscanf_r+0x60>
 801766c:	9b00      	ldr	r3, [sp, #0]
 801766e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017670:	1d19      	adds	r1, r3, #4
 8017672:	9100      	str	r1, [sp, #0]
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	07c0      	lsls	r0, r0, #31
 8017678:	bf4c      	ite	mi
 801767a:	801a      	strhmi	r2, [r3, #0]
 801767c:	601a      	strpl	r2, [r3, #0]
 801767e:	e723      	b.n	80174c8 <__ssvfiscanf_r+0x60>
 8017680:	2305      	movs	r3, #5
 8017682:	e792      	b.n	80175aa <__ssvfiscanf_r+0x142>
 8017684:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017686:	4621      	mov	r1, r4
 8017688:	4630      	mov	r0, r6
 801768a:	4798      	blx	r3
 801768c:	2800      	cmp	r0, #0
 801768e:	d090      	beq.n	80175b2 <__ssvfiscanf_r+0x14a>
 8017690:	e7c8      	b.n	8017624 <__ssvfiscanf_r+0x1bc>
 8017692:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017694:	3201      	adds	r2, #1
 8017696:	9245      	str	r2, [sp, #276]	; 0x114
 8017698:	6862      	ldr	r2, [r4, #4]
 801769a:	3a01      	subs	r2, #1
 801769c:	2a00      	cmp	r2, #0
 801769e:	6062      	str	r2, [r4, #4]
 80176a0:	dd02      	ble.n	80176a8 <__ssvfiscanf_r+0x240>
 80176a2:	3301      	adds	r3, #1
 80176a4:	6023      	str	r3, [r4, #0]
 80176a6:	e787      	b.n	80175b8 <__ssvfiscanf_r+0x150>
 80176a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80176aa:	4621      	mov	r1, r4
 80176ac:	4630      	mov	r0, r6
 80176ae:	4798      	blx	r3
 80176b0:	2800      	cmp	r0, #0
 80176b2:	d081      	beq.n	80175b8 <__ssvfiscanf_r+0x150>
 80176b4:	e7b6      	b.n	8017624 <__ssvfiscanf_r+0x1bc>
 80176b6:	2b04      	cmp	r3, #4
 80176b8:	dc06      	bgt.n	80176c8 <__ssvfiscanf_r+0x260>
 80176ba:	466b      	mov	r3, sp
 80176bc:	4622      	mov	r2, r4
 80176be:	a941      	add	r1, sp, #260	; 0x104
 80176c0:	4630      	mov	r0, r6
 80176c2:	f000 f885 	bl	80177d0 <_scanf_i>
 80176c6:	e788      	b.n	80175da <__ssvfiscanf_r+0x172>
 80176c8:	4b0e      	ldr	r3, [pc, #56]	; (8017704 <__ssvfiscanf_r+0x29c>)
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	f43f aefc 	beq.w	80174c8 <__ssvfiscanf_r+0x60>
 80176d0:	466b      	mov	r3, sp
 80176d2:	4622      	mov	r2, r4
 80176d4:	a941      	add	r1, sp, #260	; 0x104
 80176d6:	4630      	mov	r0, r6
 80176d8:	f7fc fd7e 	bl	80141d8 <_scanf_float>
 80176dc:	e77d      	b.n	80175da <__ssvfiscanf_r+0x172>
 80176de:	89a3      	ldrh	r3, [r4, #12]
 80176e0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80176e4:	bf18      	it	ne
 80176e6:	f04f 30ff 	movne.w	r0, #4294967295
 80176ea:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80176ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176f2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80176f4:	e7f9      	b.n	80176ea <__ssvfiscanf_r+0x282>
 80176f6:	bf00      	nop
 80176f8:	080173b5 	.word	0x080173b5
 80176fc:	0801742f 	.word	0x0801742f
 8017700:	0801869a 	.word	0x0801869a
 8017704:	080141d9 	.word	0x080141d9

08017708 <_scanf_chars>:
 8017708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801770c:	4615      	mov	r5, r2
 801770e:	688a      	ldr	r2, [r1, #8]
 8017710:	4680      	mov	r8, r0
 8017712:	460c      	mov	r4, r1
 8017714:	b932      	cbnz	r2, 8017724 <_scanf_chars+0x1c>
 8017716:	698a      	ldr	r2, [r1, #24]
 8017718:	2a00      	cmp	r2, #0
 801771a:	bf14      	ite	ne
 801771c:	f04f 32ff 	movne.w	r2, #4294967295
 8017720:	2201      	moveq	r2, #1
 8017722:	608a      	str	r2, [r1, #8]
 8017724:	6822      	ldr	r2, [r4, #0]
 8017726:	06d1      	lsls	r1, r2, #27
 8017728:	bf5f      	itttt	pl
 801772a:	681a      	ldrpl	r2, [r3, #0]
 801772c:	1d11      	addpl	r1, r2, #4
 801772e:	6019      	strpl	r1, [r3, #0]
 8017730:	6817      	ldrpl	r7, [r2, #0]
 8017732:	2600      	movs	r6, #0
 8017734:	69a3      	ldr	r3, [r4, #24]
 8017736:	b1db      	cbz	r3, 8017770 <_scanf_chars+0x68>
 8017738:	2b01      	cmp	r3, #1
 801773a:	d107      	bne.n	801774c <_scanf_chars+0x44>
 801773c:	682b      	ldr	r3, [r5, #0]
 801773e:	6962      	ldr	r2, [r4, #20]
 8017740:	781b      	ldrb	r3, [r3, #0]
 8017742:	5cd3      	ldrb	r3, [r2, r3]
 8017744:	b9a3      	cbnz	r3, 8017770 <_scanf_chars+0x68>
 8017746:	2e00      	cmp	r6, #0
 8017748:	d132      	bne.n	80177b0 <_scanf_chars+0xa8>
 801774a:	e006      	b.n	801775a <_scanf_chars+0x52>
 801774c:	2b02      	cmp	r3, #2
 801774e:	d007      	beq.n	8017760 <_scanf_chars+0x58>
 8017750:	2e00      	cmp	r6, #0
 8017752:	d12d      	bne.n	80177b0 <_scanf_chars+0xa8>
 8017754:	69a3      	ldr	r3, [r4, #24]
 8017756:	2b01      	cmp	r3, #1
 8017758:	d12a      	bne.n	80177b0 <_scanf_chars+0xa8>
 801775a:	2001      	movs	r0, #1
 801775c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017760:	f7fe ffe8 	bl	8016734 <__locale_ctype_ptr>
 8017764:	682b      	ldr	r3, [r5, #0]
 8017766:	781b      	ldrb	r3, [r3, #0]
 8017768:	4418      	add	r0, r3
 801776a:	7843      	ldrb	r3, [r0, #1]
 801776c:	071b      	lsls	r3, r3, #28
 801776e:	d4ef      	bmi.n	8017750 <_scanf_chars+0x48>
 8017770:	6823      	ldr	r3, [r4, #0]
 8017772:	06da      	lsls	r2, r3, #27
 8017774:	bf5e      	ittt	pl
 8017776:	682b      	ldrpl	r3, [r5, #0]
 8017778:	781b      	ldrbpl	r3, [r3, #0]
 801777a:	703b      	strbpl	r3, [r7, #0]
 801777c:	682a      	ldr	r2, [r5, #0]
 801777e:	686b      	ldr	r3, [r5, #4]
 8017780:	f102 0201 	add.w	r2, r2, #1
 8017784:	602a      	str	r2, [r5, #0]
 8017786:	68a2      	ldr	r2, [r4, #8]
 8017788:	f103 33ff 	add.w	r3, r3, #4294967295
 801778c:	f102 32ff 	add.w	r2, r2, #4294967295
 8017790:	606b      	str	r3, [r5, #4]
 8017792:	f106 0601 	add.w	r6, r6, #1
 8017796:	bf58      	it	pl
 8017798:	3701      	addpl	r7, #1
 801779a:	60a2      	str	r2, [r4, #8]
 801779c:	b142      	cbz	r2, 80177b0 <_scanf_chars+0xa8>
 801779e:	2b00      	cmp	r3, #0
 80177a0:	dcc8      	bgt.n	8017734 <_scanf_chars+0x2c>
 80177a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80177a6:	4629      	mov	r1, r5
 80177a8:	4640      	mov	r0, r8
 80177aa:	4798      	blx	r3
 80177ac:	2800      	cmp	r0, #0
 80177ae:	d0c1      	beq.n	8017734 <_scanf_chars+0x2c>
 80177b0:	6823      	ldr	r3, [r4, #0]
 80177b2:	f013 0310 	ands.w	r3, r3, #16
 80177b6:	d105      	bne.n	80177c4 <_scanf_chars+0xbc>
 80177b8:	68e2      	ldr	r2, [r4, #12]
 80177ba:	3201      	adds	r2, #1
 80177bc:	60e2      	str	r2, [r4, #12]
 80177be:	69a2      	ldr	r2, [r4, #24]
 80177c0:	b102      	cbz	r2, 80177c4 <_scanf_chars+0xbc>
 80177c2:	703b      	strb	r3, [r7, #0]
 80177c4:	6923      	ldr	r3, [r4, #16]
 80177c6:	441e      	add	r6, r3
 80177c8:	6126      	str	r6, [r4, #16]
 80177ca:	2000      	movs	r0, #0
 80177cc:	e7c6      	b.n	801775c <_scanf_chars+0x54>
	...

080177d0 <_scanf_i>:
 80177d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177d4:	469a      	mov	sl, r3
 80177d6:	4b74      	ldr	r3, [pc, #464]	; (80179a8 <_scanf_i+0x1d8>)
 80177d8:	460c      	mov	r4, r1
 80177da:	4683      	mov	fp, r0
 80177dc:	4616      	mov	r6, r2
 80177de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80177e2:	b087      	sub	sp, #28
 80177e4:	ab03      	add	r3, sp, #12
 80177e6:	68a7      	ldr	r7, [r4, #8]
 80177e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80177ec:	4b6f      	ldr	r3, [pc, #444]	; (80179ac <_scanf_i+0x1dc>)
 80177ee:	69a1      	ldr	r1, [r4, #24]
 80177f0:	4a6f      	ldr	r2, [pc, #444]	; (80179b0 <_scanf_i+0x1e0>)
 80177f2:	2903      	cmp	r1, #3
 80177f4:	bf08      	it	eq
 80177f6:	461a      	moveq	r2, r3
 80177f8:	1e7b      	subs	r3, r7, #1
 80177fa:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80177fe:	bf84      	itt	hi
 8017800:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017804:	60a3      	strhi	r3, [r4, #8]
 8017806:	6823      	ldr	r3, [r4, #0]
 8017808:	9200      	str	r2, [sp, #0]
 801780a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801780e:	bf88      	it	hi
 8017810:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017814:	f104 091c 	add.w	r9, r4, #28
 8017818:	6023      	str	r3, [r4, #0]
 801781a:	bf8c      	ite	hi
 801781c:	197f      	addhi	r7, r7, r5
 801781e:	2700      	movls	r7, #0
 8017820:	464b      	mov	r3, r9
 8017822:	f04f 0800 	mov.w	r8, #0
 8017826:	9301      	str	r3, [sp, #4]
 8017828:	6831      	ldr	r1, [r6, #0]
 801782a:	ab03      	add	r3, sp, #12
 801782c:	2202      	movs	r2, #2
 801782e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8017832:	7809      	ldrb	r1, [r1, #0]
 8017834:	f7e8 fcec 	bl	8000210 <memchr>
 8017838:	9b01      	ldr	r3, [sp, #4]
 801783a:	b330      	cbz	r0, 801788a <_scanf_i+0xba>
 801783c:	f1b8 0f01 	cmp.w	r8, #1
 8017840:	d15a      	bne.n	80178f8 <_scanf_i+0x128>
 8017842:	6862      	ldr	r2, [r4, #4]
 8017844:	b92a      	cbnz	r2, 8017852 <_scanf_i+0x82>
 8017846:	6822      	ldr	r2, [r4, #0]
 8017848:	2108      	movs	r1, #8
 801784a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801784e:	6061      	str	r1, [r4, #4]
 8017850:	6022      	str	r2, [r4, #0]
 8017852:	6822      	ldr	r2, [r4, #0]
 8017854:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017858:	6022      	str	r2, [r4, #0]
 801785a:	68a2      	ldr	r2, [r4, #8]
 801785c:	1e51      	subs	r1, r2, #1
 801785e:	60a1      	str	r1, [r4, #8]
 8017860:	b19a      	cbz	r2, 801788a <_scanf_i+0xba>
 8017862:	6832      	ldr	r2, [r6, #0]
 8017864:	1c51      	adds	r1, r2, #1
 8017866:	6031      	str	r1, [r6, #0]
 8017868:	7812      	ldrb	r2, [r2, #0]
 801786a:	701a      	strb	r2, [r3, #0]
 801786c:	1c5d      	adds	r5, r3, #1
 801786e:	6873      	ldr	r3, [r6, #4]
 8017870:	3b01      	subs	r3, #1
 8017872:	2b00      	cmp	r3, #0
 8017874:	6073      	str	r3, [r6, #4]
 8017876:	dc07      	bgt.n	8017888 <_scanf_i+0xb8>
 8017878:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801787c:	4631      	mov	r1, r6
 801787e:	4658      	mov	r0, fp
 8017880:	4798      	blx	r3
 8017882:	2800      	cmp	r0, #0
 8017884:	f040 8086 	bne.w	8017994 <_scanf_i+0x1c4>
 8017888:	462b      	mov	r3, r5
 801788a:	f108 0801 	add.w	r8, r8, #1
 801788e:	f1b8 0f03 	cmp.w	r8, #3
 8017892:	d1c8      	bne.n	8017826 <_scanf_i+0x56>
 8017894:	6862      	ldr	r2, [r4, #4]
 8017896:	b90a      	cbnz	r2, 801789c <_scanf_i+0xcc>
 8017898:	220a      	movs	r2, #10
 801789a:	6062      	str	r2, [r4, #4]
 801789c:	6862      	ldr	r2, [r4, #4]
 801789e:	4945      	ldr	r1, [pc, #276]	; (80179b4 <_scanf_i+0x1e4>)
 80178a0:	6960      	ldr	r0, [r4, #20]
 80178a2:	9301      	str	r3, [sp, #4]
 80178a4:	1a89      	subs	r1, r1, r2
 80178a6:	f000 f897 	bl	80179d8 <__sccl>
 80178aa:	9b01      	ldr	r3, [sp, #4]
 80178ac:	f04f 0800 	mov.w	r8, #0
 80178b0:	461d      	mov	r5, r3
 80178b2:	68a3      	ldr	r3, [r4, #8]
 80178b4:	6822      	ldr	r2, [r4, #0]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d03a      	beq.n	8017930 <_scanf_i+0x160>
 80178ba:	6831      	ldr	r1, [r6, #0]
 80178bc:	6960      	ldr	r0, [r4, #20]
 80178be:	f891 c000 	ldrb.w	ip, [r1]
 80178c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80178c6:	2800      	cmp	r0, #0
 80178c8:	d032      	beq.n	8017930 <_scanf_i+0x160>
 80178ca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80178ce:	d121      	bne.n	8017914 <_scanf_i+0x144>
 80178d0:	0510      	lsls	r0, r2, #20
 80178d2:	d51f      	bpl.n	8017914 <_scanf_i+0x144>
 80178d4:	f108 0801 	add.w	r8, r8, #1
 80178d8:	b117      	cbz	r7, 80178e0 <_scanf_i+0x110>
 80178da:	3301      	adds	r3, #1
 80178dc:	3f01      	subs	r7, #1
 80178de:	60a3      	str	r3, [r4, #8]
 80178e0:	6873      	ldr	r3, [r6, #4]
 80178e2:	3b01      	subs	r3, #1
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	6073      	str	r3, [r6, #4]
 80178e8:	dd1b      	ble.n	8017922 <_scanf_i+0x152>
 80178ea:	6833      	ldr	r3, [r6, #0]
 80178ec:	3301      	adds	r3, #1
 80178ee:	6033      	str	r3, [r6, #0]
 80178f0:	68a3      	ldr	r3, [r4, #8]
 80178f2:	3b01      	subs	r3, #1
 80178f4:	60a3      	str	r3, [r4, #8]
 80178f6:	e7dc      	b.n	80178b2 <_scanf_i+0xe2>
 80178f8:	f1b8 0f02 	cmp.w	r8, #2
 80178fc:	d1ad      	bne.n	801785a <_scanf_i+0x8a>
 80178fe:	6822      	ldr	r2, [r4, #0]
 8017900:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017904:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017908:	d1bf      	bne.n	801788a <_scanf_i+0xba>
 801790a:	2110      	movs	r1, #16
 801790c:	6061      	str	r1, [r4, #4]
 801790e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017912:	e7a1      	b.n	8017858 <_scanf_i+0x88>
 8017914:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017918:	6022      	str	r2, [r4, #0]
 801791a:	780b      	ldrb	r3, [r1, #0]
 801791c:	702b      	strb	r3, [r5, #0]
 801791e:	3501      	adds	r5, #1
 8017920:	e7de      	b.n	80178e0 <_scanf_i+0x110>
 8017922:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017926:	4631      	mov	r1, r6
 8017928:	4658      	mov	r0, fp
 801792a:	4798      	blx	r3
 801792c:	2800      	cmp	r0, #0
 801792e:	d0df      	beq.n	80178f0 <_scanf_i+0x120>
 8017930:	6823      	ldr	r3, [r4, #0]
 8017932:	05d9      	lsls	r1, r3, #23
 8017934:	d50c      	bpl.n	8017950 <_scanf_i+0x180>
 8017936:	454d      	cmp	r5, r9
 8017938:	d908      	bls.n	801794c <_scanf_i+0x17c>
 801793a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801793e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017942:	4632      	mov	r2, r6
 8017944:	4658      	mov	r0, fp
 8017946:	4798      	blx	r3
 8017948:	1e6f      	subs	r7, r5, #1
 801794a:	463d      	mov	r5, r7
 801794c:	454d      	cmp	r5, r9
 801794e:	d029      	beq.n	80179a4 <_scanf_i+0x1d4>
 8017950:	6822      	ldr	r2, [r4, #0]
 8017952:	f012 0210 	ands.w	r2, r2, #16
 8017956:	d113      	bne.n	8017980 <_scanf_i+0x1b0>
 8017958:	702a      	strb	r2, [r5, #0]
 801795a:	6863      	ldr	r3, [r4, #4]
 801795c:	9e00      	ldr	r6, [sp, #0]
 801795e:	4649      	mov	r1, r9
 8017960:	4658      	mov	r0, fp
 8017962:	47b0      	blx	r6
 8017964:	f8da 3000 	ldr.w	r3, [sl]
 8017968:	6821      	ldr	r1, [r4, #0]
 801796a:	1d1a      	adds	r2, r3, #4
 801796c:	f8ca 2000 	str.w	r2, [sl]
 8017970:	f011 0f20 	tst.w	r1, #32
 8017974:	681b      	ldr	r3, [r3, #0]
 8017976:	d010      	beq.n	801799a <_scanf_i+0x1ca>
 8017978:	6018      	str	r0, [r3, #0]
 801797a:	68e3      	ldr	r3, [r4, #12]
 801797c:	3301      	adds	r3, #1
 801797e:	60e3      	str	r3, [r4, #12]
 8017980:	eba5 0509 	sub.w	r5, r5, r9
 8017984:	44a8      	add	r8, r5
 8017986:	6925      	ldr	r5, [r4, #16]
 8017988:	4445      	add	r5, r8
 801798a:	6125      	str	r5, [r4, #16]
 801798c:	2000      	movs	r0, #0
 801798e:	b007      	add	sp, #28
 8017990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017994:	f04f 0800 	mov.w	r8, #0
 8017998:	e7ca      	b.n	8017930 <_scanf_i+0x160>
 801799a:	07ca      	lsls	r2, r1, #31
 801799c:	bf4c      	ite	mi
 801799e:	8018      	strhmi	r0, [r3, #0]
 80179a0:	6018      	strpl	r0, [r3, #0]
 80179a2:	e7ea      	b.n	801797a <_scanf_i+0x1aa>
 80179a4:	2001      	movs	r0, #1
 80179a6:	e7f2      	b.n	801798e <_scanf_i+0x1be>
 80179a8:	080181f8 	.word	0x080181f8
 80179ac:	080153f1 	.word	0x080153f1
 80179b0:	08017b55 	.word	0x08017b55
 80179b4:	080186b5 	.word	0x080186b5

080179b8 <_sbrk_r>:
 80179b8:	b538      	push	{r3, r4, r5, lr}
 80179ba:	4c06      	ldr	r4, [pc, #24]	; (80179d4 <_sbrk_r+0x1c>)
 80179bc:	2300      	movs	r3, #0
 80179be:	4605      	mov	r5, r0
 80179c0:	4608      	mov	r0, r1
 80179c2:	6023      	str	r3, [r4, #0]
 80179c4:	f7ee feb0 	bl	8006728 <_sbrk>
 80179c8:	1c43      	adds	r3, r0, #1
 80179ca:	d102      	bne.n	80179d2 <_sbrk_r+0x1a>
 80179cc:	6823      	ldr	r3, [r4, #0]
 80179ce:	b103      	cbz	r3, 80179d2 <_sbrk_r+0x1a>
 80179d0:	602b      	str	r3, [r5, #0]
 80179d2:	bd38      	pop	{r3, r4, r5, pc}
 80179d4:	2003fe84 	.word	0x2003fe84

080179d8 <__sccl>:
 80179d8:	b570      	push	{r4, r5, r6, lr}
 80179da:	780b      	ldrb	r3, [r1, #0]
 80179dc:	2b5e      	cmp	r3, #94	; 0x5e
 80179de:	bf13      	iteet	ne
 80179e0:	1c4a      	addne	r2, r1, #1
 80179e2:	1c8a      	addeq	r2, r1, #2
 80179e4:	784b      	ldrbeq	r3, [r1, #1]
 80179e6:	2100      	movne	r1, #0
 80179e8:	bf08      	it	eq
 80179ea:	2101      	moveq	r1, #1
 80179ec:	1e44      	subs	r4, r0, #1
 80179ee:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80179f2:	f804 1f01 	strb.w	r1, [r4, #1]!
 80179f6:	42ac      	cmp	r4, r5
 80179f8:	d1fb      	bne.n	80179f2 <__sccl+0x1a>
 80179fa:	b913      	cbnz	r3, 8017a02 <__sccl+0x2a>
 80179fc:	3a01      	subs	r2, #1
 80179fe:	4610      	mov	r0, r2
 8017a00:	bd70      	pop	{r4, r5, r6, pc}
 8017a02:	f081 0401 	eor.w	r4, r1, #1
 8017a06:	54c4      	strb	r4, [r0, r3]
 8017a08:	1c51      	adds	r1, r2, #1
 8017a0a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017a0e:	2d2d      	cmp	r5, #45	; 0x2d
 8017a10:	f101 36ff 	add.w	r6, r1, #4294967295
 8017a14:	460a      	mov	r2, r1
 8017a16:	d006      	beq.n	8017a26 <__sccl+0x4e>
 8017a18:	2d5d      	cmp	r5, #93	; 0x5d
 8017a1a:	d0f0      	beq.n	80179fe <__sccl+0x26>
 8017a1c:	b90d      	cbnz	r5, 8017a22 <__sccl+0x4a>
 8017a1e:	4632      	mov	r2, r6
 8017a20:	e7ed      	b.n	80179fe <__sccl+0x26>
 8017a22:	462b      	mov	r3, r5
 8017a24:	e7ef      	b.n	8017a06 <__sccl+0x2e>
 8017a26:	780e      	ldrb	r6, [r1, #0]
 8017a28:	2e5d      	cmp	r6, #93	; 0x5d
 8017a2a:	d0fa      	beq.n	8017a22 <__sccl+0x4a>
 8017a2c:	42b3      	cmp	r3, r6
 8017a2e:	dcf8      	bgt.n	8017a22 <__sccl+0x4a>
 8017a30:	3301      	adds	r3, #1
 8017a32:	429e      	cmp	r6, r3
 8017a34:	54c4      	strb	r4, [r0, r3]
 8017a36:	dcfb      	bgt.n	8017a30 <__sccl+0x58>
 8017a38:	3102      	adds	r1, #2
 8017a3a:	e7e6      	b.n	8017a0a <__sccl+0x32>

08017a3c <strncmp>:
 8017a3c:	b510      	push	{r4, lr}
 8017a3e:	b16a      	cbz	r2, 8017a5c <strncmp+0x20>
 8017a40:	3901      	subs	r1, #1
 8017a42:	1884      	adds	r4, r0, r2
 8017a44:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017a48:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017a4c:	4293      	cmp	r3, r2
 8017a4e:	d103      	bne.n	8017a58 <strncmp+0x1c>
 8017a50:	42a0      	cmp	r0, r4
 8017a52:	d001      	beq.n	8017a58 <strncmp+0x1c>
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d1f5      	bne.n	8017a44 <strncmp+0x8>
 8017a58:	1a98      	subs	r0, r3, r2
 8017a5a:	bd10      	pop	{r4, pc}
 8017a5c:	4610      	mov	r0, r2
 8017a5e:	e7fc      	b.n	8017a5a <strncmp+0x1e>

08017a60 <_strtoul_l.isra.0>:
 8017a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a64:	4680      	mov	r8, r0
 8017a66:	4689      	mov	r9, r1
 8017a68:	4692      	mov	sl, r2
 8017a6a:	461e      	mov	r6, r3
 8017a6c:	460f      	mov	r7, r1
 8017a6e:	463d      	mov	r5, r7
 8017a70:	9808      	ldr	r0, [sp, #32]
 8017a72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017a76:	f7fe fe59 	bl	801672c <__locale_ctype_ptr_l>
 8017a7a:	4420      	add	r0, r4
 8017a7c:	7843      	ldrb	r3, [r0, #1]
 8017a7e:	f013 0308 	ands.w	r3, r3, #8
 8017a82:	d130      	bne.n	8017ae6 <_strtoul_l.isra.0+0x86>
 8017a84:	2c2d      	cmp	r4, #45	; 0x2d
 8017a86:	d130      	bne.n	8017aea <_strtoul_l.isra.0+0x8a>
 8017a88:	787c      	ldrb	r4, [r7, #1]
 8017a8a:	1cbd      	adds	r5, r7, #2
 8017a8c:	2101      	movs	r1, #1
 8017a8e:	2e00      	cmp	r6, #0
 8017a90:	d05c      	beq.n	8017b4c <_strtoul_l.isra.0+0xec>
 8017a92:	2e10      	cmp	r6, #16
 8017a94:	d109      	bne.n	8017aaa <_strtoul_l.isra.0+0x4a>
 8017a96:	2c30      	cmp	r4, #48	; 0x30
 8017a98:	d107      	bne.n	8017aaa <_strtoul_l.isra.0+0x4a>
 8017a9a:	782b      	ldrb	r3, [r5, #0]
 8017a9c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017aa0:	2b58      	cmp	r3, #88	; 0x58
 8017aa2:	d14e      	bne.n	8017b42 <_strtoul_l.isra.0+0xe2>
 8017aa4:	786c      	ldrb	r4, [r5, #1]
 8017aa6:	2610      	movs	r6, #16
 8017aa8:	3502      	adds	r5, #2
 8017aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8017aae:	2300      	movs	r3, #0
 8017ab0:	fbb2 f2f6 	udiv	r2, r2, r6
 8017ab4:	fb06 fc02 	mul.w	ip, r6, r2
 8017ab8:	ea6f 0c0c 	mvn.w	ip, ip
 8017abc:	4618      	mov	r0, r3
 8017abe:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017ac2:	2f09      	cmp	r7, #9
 8017ac4:	d817      	bhi.n	8017af6 <_strtoul_l.isra.0+0x96>
 8017ac6:	463c      	mov	r4, r7
 8017ac8:	42a6      	cmp	r6, r4
 8017aca:	dd23      	ble.n	8017b14 <_strtoul_l.isra.0+0xb4>
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	db1e      	blt.n	8017b0e <_strtoul_l.isra.0+0xae>
 8017ad0:	4282      	cmp	r2, r0
 8017ad2:	d31c      	bcc.n	8017b0e <_strtoul_l.isra.0+0xae>
 8017ad4:	d101      	bne.n	8017ada <_strtoul_l.isra.0+0x7a>
 8017ad6:	45a4      	cmp	ip, r4
 8017ad8:	db19      	blt.n	8017b0e <_strtoul_l.isra.0+0xae>
 8017ada:	fb00 4006 	mla	r0, r0, r6, r4
 8017ade:	2301      	movs	r3, #1
 8017ae0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017ae4:	e7eb      	b.n	8017abe <_strtoul_l.isra.0+0x5e>
 8017ae6:	462f      	mov	r7, r5
 8017ae8:	e7c1      	b.n	8017a6e <_strtoul_l.isra.0+0xe>
 8017aea:	2c2b      	cmp	r4, #43	; 0x2b
 8017aec:	bf04      	itt	eq
 8017aee:	1cbd      	addeq	r5, r7, #2
 8017af0:	787c      	ldrbeq	r4, [r7, #1]
 8017af2:	4619      	mov	r1, r3
 8017af4:	e7cb      	b.n	8017a8e <_strtoul_l.isra.0+0x2e>
 8017af6:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017afa:	2f19      	cmp	r7, #25
 8017afc:	d801      	bhi.n	8017b02 <_strtoul_l.isra.0+0xa2>
 8017afe:	3c37      	subs	r4, #55	; 0x37
 8017b00:	e7e2      	b.n	8017ac8 <_strtoul_l.isra.0+0x68>
 8017b02:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8017b06:	2f19      	cmp	r7, #25
 8017b08:	d804      	bhi.n	8017b14 <_strtoul_l.isra.0+0xb4>
 8017b0a:	3c57      	subs	r4, #87	; 0x57
 8017b0c:	e7dc      	b.n	8017ac8 <_strtoul_l.isra.0+0x68>
 8017b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8017b12:	e7e5      	b.n	8017ae0 <_strtoul_l.isra.0+0x80>
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	da09      	bge.n	8017b2c <_strtoul_l.isra.0+0xcc>
 8017b18:	2322      	movs	r3, #34	; 0x22
 8017b1a:	f8c8 3000 	str.w	r3, [r8]
 8017b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8017b22:	f1ba 0f00 	cmp.w	sl, #0
 8017b26:	d107      	bne.n	8017b38 <_strtoul_l.isra.0+0xd8>
 8017b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b2c:	b101      	cbz	r1, 8017b30 <_strtoul_l.isra.0+0xd0>
 8017b2e:	4240      	negs	r0, r0
 8017b30:	f1ba 0f00 	cmp.w	sl, #0
 8017b34:	d0f8      	beq.n	8017b28 <_strtoul_l.isra.0+0xc8>
 8017b36:	b10b      	cbz	r3, 8017b3c <_strtoul_l.isra.0+0xdc>
 8017b38:	f105 39ff 	add.w	r9, r5, #4294967295
 8017b3c:	f8ca 9000 	str.w	r9, [sl]
 8017b40:	e7f2      	b.n	8017b28 <_strtoul_l.isra.0+0xc8>
 8017b42:	2430      	movs	r4, #48	; 0x30
 8017b44:	2e00      	cmp	r6, #0
 8017b46:	d1b0      	bne.n	8017aaa <_strtoul_l.isra.0+0x4a>
 8017b48:	2608      	movs	r6, #8
 8017b4a:	e7ae      	b.n	8017aaa <_strtoul_l.isra.0+0x4a>
 8017b4c:	2c30      	cmp	r4, #48	; 0x30
 8017b4e:	d0a4      	beq.n	8017a9a <_strtoul_l.isra.0+0x3a>
 8017b50:	260a      	movs	r6, #10
 8017b52:	e7aa      	b.n	8017aaa <_strtoul_l.isra.0+0x4a>

08017b54 <_strtoul_r>:
 8017b54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017b56:	4c06      	ldr	r4, [pc, #24]	; (8017b70 <_strtoul_r+0x1c>)
 8017b58:	4d06      	ldr	r5, [pc, #24]	; (8017b74 <_strtoul_r+0x20>)
 8017b5a:	6824      	ldr	r4, [r4, #0]
 8017b5c:	6a24      	ldr	r4, [r4, #32]
 8017b5e:	2c00      	cmp	r4, #0
 8017b60:	bf08      	it	eq
 8017b62:	462c      	moveq	r4, r5
 8017b64:	9400      	str	r4, [sp, #0]
 8017b66:	f7ff ff7b 	bl	8017a60 <_strtoul_l.isra.0>
 8017b6a:	b003      	add	sp, #12
 8017b6c:	bd30      	pop	{r4, r5, pc}
 8017b6e:	bf00      	nop
 8017b70:	2000000c 	.word	0x2000000c
 8017b74:	20000070 	.word	0x20000070

08017b78 <__submore>:
 8017b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b7c:	460c      	mov	r4, r1
 8017b7e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017b84:	4299      	cmp	r1, r3
 8017b86:	d11d      	bne.n	8017bc4 <__submore+0x4c>
 8017b88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017b8c:	f7ff fa66 	bl	801705c <_malloc_r>
 8017b90:	b918      	cbnz	r0, 8017b9a <__submore+0x22>
 8017b92:	f04f 30ff 	mov.w	r0, #4294967295
 8017b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017b9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8017ba0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017ba4:	6360      	str	r0, [r4, #52]	; 0x34
 8017ba6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017baa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017bae:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017bb2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017bb6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017bba:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017bbe:	6020      	str	r0, [r4, #0]
 8017bc0:	2000      	movs	r0, #0
 8017bc2:	e7e8      	b.n	8017b96 <__submore+0x1e>
 8017bc4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017bc6:	0077      	lsls	r7, r6, #1
 8017bc8:	463a      	mov	r2, r7
 8017bca:	f000 f837 	bl	8017c3c <_realloc_r>
 8017bce:	4605      	mov	r5, r0
 8017bd0:	2800      	cmp	r0, #0
 8017bd2:	d0de      	beq.n	8017b92 <__submore+0x1a>
 8017bd4:	eb00 0806 	add.w	r8, r0, r6
 8017bd8:	4601      	mov	r1, r0
 8017bda:	4632      	mov	r2, r6
 8017bdc:	4640      	mov	r0, r8
 8017bde:	f7fb fe8b 	bl	80138f8 <memcpy>
 8017be2:	f8c4 8000 	str.w	r8, [r4]
 8017be6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017bea:	e7e9      	b.n	8017bc0 <__submore+0x48>

08017bec <__ascii_wctomb>:
 8017bec:	b149      	cbz	r1, 8017c02 <__ascii_wctomb+0x16>
 8017bee:	2aff      	cmp	r2, #255	; 0xff
 8017bf0:	bf85      	ittet	hi
 8017bf2:	238a      	movhi	r3, #138	; 0x8a
 8017bf4:	6003      	strhi	r3, [r0, #0]
 8017bf6:	700a      	strbls	r2, [r1, #0]
 8017bf8:	f04f 30ff 	movhi.w	r0, #4294967295
 8017bfc:	bf98      	it	ls
 8017bfe:	2001      	movls	r0, #1
 8017c00:	4770      	bx	lr
 8017c02:	4608      	mov	r0, r1
 8017c04:	4770      	bx	lr

08017c06 <memmove>:
 8017c06:	4288      	cmp	r0, r1
 8017c08:	b510      	push	{r4, lr}
 8017c0a:	eb01 0302 	add.w	r3, r1, r2
 8017c0e:	d807      	bhi.n	8017c20 <memmove+0x1a>
 8017c10:	1e42      	subs	r2, r0, #1
 8017c12:	4299      	cmp	r1, r3
 8017c14:	d00a      	beq.n	8017c2c <memmove+0x26>
 8017c16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017c1a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017c1e:	e7f8      	b.n	8017c12 <memmove+0xc>
 8017c20:	4283      	cmp	r3, r0
 8017c22:	d9f5      	bls.n	8017c10 <memmove+0xa>
 8017c24:	1881      	adds	r1, r0, r2
 8017c26:	1ad2      	subs	r2, r2, r3
 8017c28:	42d3      	cmn	r3, r2
 8017c2a:	d100      	bne.n	8017c2e <memmove+0x28>
 8017c2c:	bd10      	pop	{r4, pc}
 8017c2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017c32:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017c36:	e7f7      	b.n	8017c28 <memmove+0x22>

08017c38 <__malloc_lock>:
 8017c38:	4770      	bx	lr

08017c3a <__malloc_unlock>:
 8017c3a:	4770      	bx	lr

08017c3c <_realloc_r>:
 8017c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c3e:	4607      	mov	r7, r0
 8017c40:	4614      	mov	r4, r2
 8017c42:	460e      	mov	r6, r1
 8017c44:	b921      	cbnz	r1, 8017c50 <_realloc_r+0x14>
 8017c46:	4611      	mov	r1, r2
 8017c48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017c4c:	f7ff ba06 	b.w	801705c <_malloc_r>
 8017c50:	b922      	cbnz	r2, 8017c5c <_realloc_r+0x20>
 8017c52:	f7ff f9b5 	bl	8016fc0 <_free_r>
 8017c56:	4625      	mov	r5, r4
 8017c58:	4628      	mov	r0, r5
 8017c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017c5c:	f000 f814 	bl	8017c88 <_malloc_usable_size_r>
 8017c60:	42a0      	cmp	r0, r4
 8017c62:	d20f      	bcs.n	8017c84 <_realloc_r+0x48>
 8017c64:	4621      	mov	r1, r4
 8017c66:	4638      	mov	r0, r7
 8017c68:	f7ff f9f8 	bl	801705c <_malloc_r>
 8017c6c:	4605      	mov	r5, r0
 8017c6e:	2800      	cmp	r0, #0
 8017c70:	d0f2      	beq.n	8017c58 <_realloc_r+0x1c>
 8017c72:	4631      	mov	r1, r6
 8017c74:	4622      	mov	r2, r4
 8017c76:	f7fb fe3f 	bl	80138f8 <memcpy>
 8017c7a:	4631      	mov	r1, r6
 8017c7c:	4638      	mov	r0, r7
 8017c7e:	f7ff f99f 	bl	8016fc0 <_free_r>
 8017c82:	e7e9      	b.n	8017c58 <_realloc_r+0x1c>
 8017c84:	4635      	mov	r5, r6
 8017c86:	e7e7      	b.n	8017c58 <_realloc_r+0x1c>

08017c88 <_malloc_usable_size_r>:
 8017c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017c8c:	1f18      	subs	r0, r3, #4
 8017c8e:	2b00      	cmp	r3, #0
 8017c90:	bfbc      	itt	lt
 8017c92:	580b      	ldrlt	r3, [r1, r0]
 8017c94:	18c0      	addlt	r0, r0, r3
 8017c96:	4770      	bx	lr

08017c98 <_init>:
 8017c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017c9a:	bf00      	nop
 8017c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017c9e:	bc08      	pop	{r3}
 8017ca0:	469e      	mov	lr, r3
 8017ca2:	4770      	bx	lr

08017ca4 <_fini>:
 8017ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ca6:	bf00      	nop
 8017ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017caa:	bc08      	pop	{r3}
 8017cac:	469e      	mov	lr, r3
 8017cae:	4770      	bx	lr
