"""Integration tests for FABulous user designs and the bitstream smoke flow.

The parametrized ``test_design_pattern`` drives both flows:

* designs under `user_designs/` — built with `-iopad` against the shared
  `constraints.pcf` and paired with their matching `cocotb_test_<name>`
  body. Verilog (`.v` / `.sv`) and VHDL (`.vhdl` / `.vhd`) sources sit
  side-by-side; the `lang` parametrize axis picks one and the first
  matching extension on disk wins.
"""

# cspell:words cocotb noqa

import random
import re
import shutil
from collections.abc import Callable
from pathlib import Path

import cocotb
import pytest
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, Timer
from cocotb.types import Logic, LogicArray

from fabulous.fabric_definition.define import HDLType
from fabulous.fabulous_cli.fabulous_cli import FABulous_CLI
from fabulous.fabulous_settings import init_context
from tests.conftest import run_cmd
from tests.fabric_gen_test.integration_test.conftest import (
    _USER_DESIGNS_DIR,
    _USER_DESIGNS_PCF,
    FabricClockedDUT,
    FabricConfigDUT,
    _collect_fabric_sources,
    setup_fabric,
)

# User designs may ship in any of these extensions per language; the first
# matching file on disk is used.
_USER_DESIGN_SUFFIXES: dict[str, tuple[str, ...]] = {
    "verilog": (".v", ".sv"),
    "vhdl": (".vhdl", ".vhd"),
}
# FABulous always emits these suffixes for fabric/tile sources regardless of
# the user-design extension.
_FABRIC_SUFFIX: dict[str, str] = {"verilog": ".v", "vhdl": ".vhdl"}

# FABulous W_IO bel exposes `_I_top` (fabric drives → pad), `_O_top`
# (pad → fabric, an input to the fabric block), `_T_top` (tristate enable
# that the fabric drives). The fabric-driven outputs are the interesting
# signals after a bitstream upload — they should resolve to a defined logic
# level once the design is configured.
_FABRIC_OUTPUT_RE = re.compile(
    r"^Tile_X(?P<tilex>\d+)Y(?P<tiley>\d+)_[A-Z]_I_top\d*$",
    re.IGNORECASE,
)

_THIS_FILE = Path(__file__).resolve()


# --------------------------------------------------------------------------- #
# Cocotb tests                                                                #
# --------------------------------------------------------------------------- #


@cocotb.test
async def cocotb_test_demo_bitstream_smoke(dut: FabricConfigDUT) -> None:
    """Replay the demo bitstream and assert fabric IO ports stay defined."""
    await setup_fabric(dut)
    await Timer(10, unit="ns")

    defined_outs = 0
    fabric_outputs = 0
    for element in dut:
        element_name: str = element._name  # noqa: SLF001
        if _FABRIC_OUTPUT_RE.match(element_name) is None:
            continue
        fabric_outputs += 1
        value = str(element.value)
        if not any(ch in value for ch in ("x", "X", "z", "Z")):
            defined_outs += 1
    assert fabric_outputs > 0, "No fabric `_I_top` ports found in DUT"
    assert defined_outs > 0, (
        f"Bitstream upload appears broken: {fabric_outputs} fabric output "
        "ports all still at X/Z"
    )


@cocotb.test
async def cocotb_test_passthrough(dut: FabricConfigDUT) -> None:
    """Drive random ``a`` values and assert ``b == a``."""
    pcf = await setup_fabric(dut)

    width = len(pcf.signals["a"])

    # Walk one bit at a time so any unrouted bit fails with bit-precise
    # information rather than as an opaque multi-bit pattern.
    for bit in range(width):
        for value in (0, 1):
            pcf.set("a", LogicArray.from_unsigned(0, width))
            pcf.set("a", Logic(value), index=bit)
            await Timer(10, unit="ns")
            observed = pcf.get("b").to_unsigned()
            expected = value << bit
            assert observed == expected, (
                f"passthrough bit {bit}={value}: expected b={expected:#x} "
                f"got b={observed:#x}"
            )

    for _ in range(16):
        value = random.randint(0, 2**width - 1)
        pcf.set("a", LogicArray.from_unsigned(value, width))
        await Timer(10, unit="ns")
        observed = pcf.get("b").to_unsigned()
        assert observed == value, f"passthrough mismatch: a={value:#x} b={observed:#x}"


@cocotb.test
async def cocotb_test_addition(dut: FabricConfigDUT) -> None:
    """Drive random ``a, b`` and assert ``c == a + b``."""
    pcf = await setup_fabric(dut)

    a_width = len(pcf.signals["a"])
    b_width = len(pcf.signals["b"])
    for _ in range(32):
        val_a = random.randint(0, 2**a_width - 1)
        val_b = random.randint(0, 2**b_width - 1)
        pcf.set("a", LogicArray.from_unsigned(val_a, a_width))
        pcf.set("b", LogicArray.from_unsigned(val_b, b_width))
        await Timer(10, unit="ns")
        observed = pcf.get("c").to_unsigned()
        assert observed == val_a + val_b, (
            f"addition mismatch: a={val_a:#x} b={val_b:#x} "
            f"expected={val_a + val_b:#x} got={observed:#x}"
        )


@cocotb.test
async def cocotb_test_multiplication(dut: FabricConfigDUT) -> None:
    """Drive random ``mult_a, mult_b`` and assert ``product == mult_a * mult_b``."""
    pcf = await setup_fabric(dut)

    a_width = len(pcf.signals["mult_a"])
    b_width = len(pcf.signals["mult_b"])
    for _ in range(32):
        val_a = random.randint(0, 2**a_width - 1)
        val_b = random.randint(0, 2**b_width - 1)
        pcf.set("mult_a", LogicArray.from_unsigned(val_a, a_width))
        pcf.set("mult_b", LogicArray.from_unsigned(val_b, b_width))
        await Timer(10, unit="ns")
        observed = pcf.get("product").to_unsigned()
        assert observed == val_a * val_b, (
            f"multiplication mismatch: a={val_a} b={val_b} "
            f"expected={val_a * val_b} got={observed}"
        )


@cocotb.test
async def cocotb_test_all_ones(dut: FabricConfigDUT) -> None:
    """Assert ``all`` reads back as all-ones after bitstream upload."""
    pcf = await setup_fabric(dut)

    width = len(pcf.signals["all"])
    expected = (1 << width) - 1
    observed = pcf.get("all").to_unsigned()
    assert observed == expected, (
        f"all_ones mismatch: expected {expected:#x} got {observed:#x}"
    )


@cocotb.test
async def cocotb_test_all_zeros(dut: FabricConfigDUT) -> None:
    """Assert ``all`` reads back as all-zeros after bitstream upload."""
    pcf = await setup_fabric(dut)

    observed = pcf.get("all").to_unsigned()
    assert observed == 0, f"all_zeros mismatch: expected 0 got {observed:#x}"


@cocotb.test
async def cocotb_test_counter(dut: FabricClockedDUT) -> None:
    """Reset, enable and count cycles, assert ``d == cycles - 1``.

    The synchronous user design uses the demo fabric's ``Global_Clock`` bel
    (placed at X0Y0/CLK) which drives the global clock wire — the same wire
    fed by the eFPGA's top-level ``UserCLK`` input. The testbench therefore
    toggles ``dut.UserCLK`` directly to advance the design.
    """
    dut.UserCLK.value = 0
    pcf = await setup_fabric(dut)
    pcf.set("rst", Logic(1), index=0)
    pcf.set("ena", Logic(1), index=0)

    cocotb.start_soon(Clock(dut.UserCLK, 10, unit="ns").start())

    await ClockCycles(dut.UserCLK, 5)
    pcf.set("rst", Logic(0), index=0)
    pcf.set("ena", Logic(0), index=0)
    await ClockCycles(dut.UserCLK, 5)
    pcf.set("ena", Logic(1), index=0)

    num_cycles = 17
    await ClockCycles(dut.UserCLK, num_cycles)

    observed = pcf.get("d").to_unsigned()
    assert observed == num_cycles - 1, (
        f"counter mismatch: expected d={num_cycles - 1} got d={observed}"
    )


@cocotb.test
async def cocotb_test_sys_reset(dut: FabricClockedDUT) -> None:
    """Toggle rst, verify b latches the magic constant 0x7 then tracks a.

    The design latches ``b <= 0x7`` while ``rst`` is high and ``b <= a``
    otherwise.
    """
    dut.UserCLK.value = 0
    pcf = await setup_fabric(dut)

    pcf.set("rst", Logic(1), index=0)
    pcf.set("a", LogicArray.from_unsigned(0x3, len(pcf.signals["a"])))

    cocotb.start_soon(Clock(dut.UserCLK, 10, unit="ns").start())

    # Hold reset for a few cycles, observe the latched magic constant.
    await ClockCycles(dut.UserCLK, 5)
    observed = pcf.get("b").to_unsigned()
    assert observed == 0x7, f"sys_reset latch mismatch: expected 0x7 got {observed:#x}"

    # Release reset, drive a and observe b follows it.
    pcf.set("rst", Logic(0), index=0)
    pcf.set("a", LogicArray.from_unsigned(0x5, len(pcf.signals["a"])))
    await ClockCycles(dut.UserCLK, 3)
    observed = pcf.get("b").to_unsigned()
    assert observed == 0x5, f"sys_reset follow mismatch: expected 0x5 got {observed:#x}"


# --------------------------------------------------------------------------- #
# Pytest entries                                                              #
# --------------------------------------------------------------------------- #


@pytest.mark.parametrize(
    ("design_name", "testcase"),
    [
        pytest.param("passthrough", "cocotb_test_passthrough", id="passthrough"),
        pytest.param("addition", "cocotb_test_addition", id="addition"),
        pytest.param(
            "multiplication", "cocotb_test_multiplication", id="multiplication"
        ),
        pytest.param("all_ones", "cocotb_test_all_ones", id="all_ones"),
        pytest.param("all_zeros", "cocotb_test_all_zeros", id="all_zeros"),
        pytest.param("counter", "cocotb_test_counter", id="counter"),
        pytest.param("sys_reset", "cocotb_test_sys_reset", id="sys_reset"),
    ],
)
@pytest.mark.parametrize("lang", ["verilog", "vhdl"])
@pytest.mark.slow
def test_design_pattern(
    design_name: str,
    lang: str,
    testcase: str,
    project_factory: Callable[..., Path],
    cocotb_runner: Callable[..., None],
) -> None:
    """Compile `design_name` for `lang` and dispatch its cocotb test."""
    project_dir = project_factory(lang=HDLType(lang))
    init_context(project_dir)
    cli = FABulous_CLI(lang, force=False, interactive=False, verbose=False, debug=True)
    cli.debug = True
    run_cmd(cli, "load_fabric")

    candidates = [
        _USER_DESIGNS_DIR / f"{design_name}{ext}" for ext in _USER_DESIGN_SUFFIXES[lang]
    ]
    source_file = next((p for p in candidates if p.exists()), None)
    if source_file is None:
        tried = ", ".join(c.name for c in candidates)
        raise FileNotFoundError(
            f"No {lang} source for design '{design_name}' (tried: {tried})"
        )
    user_design = project_dir / "user_design" / source_file.name
    top_wrapper = project_dir / "user_design" / "top_wrapper.v"

    pcf = project_dir / "user_design" / f"{design_name}.pcf"
    shutil.copy(source_file, user_design)
    shutil.copy(_USER_DESIGNS_PCF, pcf)
    # compile_design's Taskfile reads TOP_WRAPPER_FILE positionally; its
    # contents are irrelevant when we pass `-top <design>`.
    top_wrapper.write_text("")

    run_cmd(cli, "run_FABulous_fabric")
    run_cmd(
        cli,
        f"compile_design {user_design} -top {design_name} "
        f'--synth-extra-args=-iopad --nextpnr-extra-args "-o pcf={pcf}"',
    )

    bitstream = user_design.with_suffix(".bin")
    if not bitstream.exists():
        raise FileNotFoundError(f"compile_design did not produce {bitstream}")

    cocotb_runner(
        sources=_collect_fabric_sources(project_dir, suffix=_FABRIC_SUFFIX[lang]),
        hdl_top_level="eFPGA",
        test_module_path=_THIS_FILE,
        plusargs=[
            f"+FAB_BIT={bitstream}",
            f"+FAB_PCF={pcf}",
            # bit_gen omits the top/bottom NULL termination rows.
            f"+FAB_NUM_DATA_ROWS={cli.fabulousAPI.fabric.numberOfRows - 2}",
        ],
        testcase=testcase,
    )
