/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.11.0.396.4 */
/* Module Version: 5.8 */
/* C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n FIFo -lang verilog -synth lse -bb -arch xo3c00f -type ebfifo -depth 1024 -width 8 -rwidth 8 -no_enable -pe 10 -pf 1000  */
/* Thu Jan 16 00:09:17 2020 */


`timescale 1 ns / 1 ps
module FIFo (Data, WrClock, RdClock, WrEn, RdEn, Reset, RPReset, Q,Empty, Full, AlmostEmpty, AlmostFull)/* synthesis NGD_DRC_MASK=1 */;
    input wire [7:0] Data;
    input wire WrClock;
    input wire RdClock;
    input wire WrEn;
    input wire RdEn;
    input wire Reset;
    input wire RPReset;
    output wire [7:0] Q;
    output wire Empty;
    output wire Full;
    output wire AlmostEmpty;
    output wire AlmostFull;

    wire scuba_vhi;
    wire Empty_int;
    wire Full_int;
    wire scuba_vlo;

    assign scuba_vhi = 1'b1;
    assign scuba_vlo =1'b0;
/*
    defparam FIFo_0_0.FULLPOINTER1 = "0b01111111111000" ;
    defparam FIFo_0_0.FULLPOINTER = "0b10000000000000" ;
    defparam FIFo_0_0.AFPOINTER1 = "0b01111100111000" ;
    defparam FIFo_0_0.AFPOINTER = "0b01111101000000" ;
    defparam FIFo_0_0.AEPOINTER1 = "0b00000001011000" ;
    defparam FIFo_0_0.AEPOINTER = "0b00000001010000" ;
    defparam FIFo_0_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam FIFo_0_0.GSR = "DISABLED" ;
    defparam FIFo_0_0.RESETMODE = "ASYNC" ;
    defparam FIFo_0_0.REGMODE = "NOREG" ;
    defparam FIFo_0_0.CSDECODE_R = "0b11" ;
    defparam FIFo_0_0.CSDECODE_W = "0b11" ;
    defparam FIFo_0_0.DATA_WIDTH_R = 9 ;
    defparam FIFo_0_0.DATA_WIDTH_W = 9 ;
    FIFO8KB FIFo_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(Data[2]), .DI3(Data[3]), 
        .DI4(Data[4]), .DI5(Data[5]), .DI6(Data[6]), .DI7(Data[7]), .DI8(scuba_vlo), 
        .DI9(scuba_vlo), .DI10(scuba_vlo), .DI11(scuba_vlo), .DI12(scuba_vlo), 
        .DI13(scuba_vlo), .DI14(scuba_vlo), .DI15(scuba_vlo), .DI16(scuba_vlo), 
        .DI17(scuba_vlo), .CSW0(scuba_vhi), .CSW1(scuba_vhi), .CSR0(scuba_vhi), 
        .CSR1(scuba_vhi), .FULLI(Full_int), .EMPTYI(Empty_int), .WE(WrEn), 
        .RE(RdEn), .ORE(RdEn), .CLKW(WrClock), .CLKR(RdClock), .RST(Reset), 
        .RPRST(RPReset), .DO0(Q[0]), .DO1(Q[1]), .DO2(Q[2]), .DO3(Q[3]), 
        .DO4(Q[4]), .DO5(Q[5]), .DO6(Q[6]), .DO7(Q[7]), .DO8(), .DO9(), 
        .DO10(), .DO11(), .DO12(), .DO13(), .DO14(), .DO15(), .DO16(), .DO17(), 
        .EF(Empty_int), .AEF(AlmostEmpty), .AFF(AlmostFull), .FF(Full_int));
*/
    assign Empty = Empty_int;
    assign Full = Full_int;


afifo #(
    .ADDRSIZE(10),
	.DATASIZE(8),
	.SYNC_STAGES(2),
	.MEM_TYPE(0)
) fifo_rs
	(
	.wclk(WrClock), 
    .wr_reset(Reset), 
    .wr(WrEn),
    .wr_data(Data),
    .wr_full(Full_int),
    .rclk(RdClock),
    .rd_reset(Reset),
    .rd(RdEn),
    .rd_data(Q),
    .rd_empty(Empty_int)
    );



    // exemplar begin
    // exemplar end

endmodule
