#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023d41096ae0 .scope module, "cpu" "cpu" 2 13;
 .timescale -12 -12;
v0000023d41131790_0 .net "Rm", 1 0, L_0000023d41134550;  1 drivers
v0000023d41131bf0_0 .net "Rs1", 1 0, L_0000023d411330b0;  1 drivers
v0000023d41131c90_0 .net "Rs2", 1 0, L_0000023d41132e30;  1 drivers
v0000023d411313d0_0 .net "aluOut", 7 0, v0000023d4112e060_0;  1 drivers
v0000023d41131dd0_0 .net "alubuffer", 7 0, v0000023d4112fe60_0;  1 drivers
v0000023d41130f70_0 .net "aluflag", 1 0, L_0000023d410c9700;  1 drivers
v0000023d41131290_0 .net "bufenable", 0 0, L_0000023d410c9d90;  1 drivers
v0000023d41131150_0 .var "clk", 0 0;
v0000023d41130bb0_0 .net "constant", 7 0, L_0000023d41132ed0;  1 drivers
v0000023d411311f0_0 .net "data", 7 0, v0000023d41131830_0;  1 drivers
v0000023d41131470_0 .net "databuffer", 7 0, v0000023d4112e920_0;  1 drivers
v0000023d41130610_0 .net "instruction", 15 0, L_0000023d410c97e0;  1 drivers
v0000023d41131650_0 .net "jumpenable", 0 0, L_0000023d410c9380;  1 drivers
v0000023d411316f0_0 .net "muxsel", 0 0, L_0000023d410c9850;  1 drivers
v0000023d41131ab0_0 .net "opcode", 3 0, L_0000023d41134410;  1 drivers
v0000023d41130890_0 .net "opcode2", 2 0, L_0000023d411345f0;  1 drivers
v0000023d411301b0_0 .net "outputofmem", 7 0, L_0000023d410c91c0;  1 drivers
v0000023d41130250_0 .net "pc", 7 0, v0000023d4112f500_0;  1 drivers
v0000023d411302f0_0 .net "regA", 7 0, L_0000023d410c90e0;  1 drivers
v0000023d411307f0_0 .net "regB", 7 0, L_0000023d410c9150;  1 drivers
v0000023d41130930_0 .net "regwrite", 0 0, L_0000023d410c9a80;  1 drivers
v0000023d41130390_0 .net "ret0", 0 0, L_0000023d410c9770;  1 drivers
v0000023d41130b10_0 .net "shiftamt", 2 0, L_0000023d411340f0;  1 drivers
v0000023d41130430_0 .net "storedflag", 1 0, L_0000023d410c9000;  1 drivers
v0000023d41133dd0_0 .net "writetomem", 0 0, L_0000023d410c9ee0;  1 drivers
L_0000023d41132930 .part L_0000023d41134410, 3, 1;
S_0000023d41096c70 .scope module, "alu1" "ALU" 2 32, 3 16 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "opcase";
    .port_info 1 /INPUT 3 "shiftamt";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /OUTPUT 8 "out1";
    .port_info 5 /OUTPUT 2 "flags";
L_0000023d410c9700 .functor BUFZ 2, v0000023d4112f640_0, C4<00>, C4<00>, C4<00>;
v0000023d410bd2e0_0 .net "A", 7 0, L_0000023d410c90e0;  alias, 1 drivers
v0000023d4112ff00_0 .net "B", 7 0, v0000023d4112fe60_0;  alias, 1 drivers
v0000023d4112f640_0 .var "cmpflag", 1 0;
v0000023d4112faa0_0 .var "cmpreg", 7 0;
v0000023d4112ece0_0 .net "flags", 1 0, L_0000023d410c9700;  alias, 1 drivers
v0000023d4112e6a0_0 .net "opcase", 3 0, L_0000023d41134410;  alias, 1 drivers
v0000023d4112e060_0 .var "out1", 7 0;
v0000023d4112e2e0_0 .net "shiftamt", 2 0, L_0000023d411340f0;  alias, 1 drivers
E_0000023d410c5ac0 .event anyedge, v0000023d4112e6a0_0, v0000023d410bd2e0_0, v0000023d4112ff00_0, v0000023d4112e2e0_0;
S_0000023d41093a50 .scope module, "buf1" "buffer8bit" 2 33, 4 1 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "hold";
v0000023d4112e560_0 .net "enable", 0 0, L_0000023d410c9d90;  alias, 1 drivers
v0000023d4112e920_0 .var "hold", 7 0;
v0000023d4112f960_0 .net "in1", 7 0, v0000023d41131830_0;  alias, 1 drivers
E_0000023d410c57c0 .event anyedge, v0000023d4112e560_0, v0000023d4112f960_0;
S_0000023d41093be0 .scope module, "dataram256" "ram" 2 37, 5 2 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 8 "datain";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "data";
L_0000023d410c91c0 .functor BUFZ 8, L_0000023d41134190, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023d4112e9c0_0 .net *"_ivl_0", 7 0, L_0000023d41134190;  1 drivers
v0000023d4112e1a0_0 .net *"_ivl_2", 9 0, L_0000023d41133470;  1 drivers
L_0000023d41140088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d4112fa00_0 .net *"_ivl_5", 1 0, L_0000023d41140088;  1 drivers
v0000023d4112fdc0_0 .net "addr", 7 0, L_0000023d41132ed0;  alias, 1 drivers
v0000023d4112fbe0_0 .net "clk", 0 0, L_0000023d410c9ee0;  alias, 1 drivers
v0000023d4112e740_0 .net "data", 7 0, L_0000023d410c91c0;  alias, 1 drivers
v0000023d4112ea60_0 .net "datain", 7 0, L_0000023d410c90e0;  alias, 1 drivers
v0000023d4112fb40 .array "ram", 0 255, 7 0;
v0000023d4112e7e0_0 .var "test", 7 0;
v0000023d4112e380_0 .net "we", 0 0, L_0000023d410c9ee0;  alias, 1 drivers
E_0000023d410c5400 .event posedge, v0000023d4112fbe0_0;
L_0000023d41134190 .array/port v0000023d4112fb40, L_0000023d41133470;
L_0000023d41133470 .concat [ 8 2 0 0], L_0000023d41132ed0, L_0000023d41140088;
S_0000023d41093d70 .scope module, "immediatemux" "mux2in1" 2 36, 6 1 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 8 "out";
v0000023d4112f6e0_0 .net "inA", 7 0, L_0000023d41132ed0;  alias, 1 drivers
v0000023d4112e600_0 .net "inB", 7 0, L_0000023d410c9150;  alias, 1 drivers
v0000023d4112fe60_0 .var "out", 7 0;
v0000023d4112e100_0 .net "sel", 0 0, L_0000023d41132930;  1 drivers
E_0000023d410c5f40 .event anyedge, v0000023d4112e100_0, v0000023d4112fdc0_0, v0000023d4112e600_0;
S_0000023d4103e3d0 .scope module, "instrucdecoder" "insdecoder" 2 31, 7 3 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "opcode2";
    .port_info 3 /OUTPUT 3 "shiftamt";
    .port_info 4 /OUTPUT 2 "Rm";
    .port_info 5 /OUTPUT 2 "Rs1";
    .port_info 6 /OUTPUT 2 "Rs2";
    .port_info 7 /OUTPUT 8 "constant";
v0000023d4112f820_0 .net "Rm", 1 0, L_0000023d41134550;  alias, 1 drivers
v0000023d4112eb00_0 .net "Rs1", 1 0, L_0000023d411330b0;  alias, 1 drivers
v0000023d4112eba0_0 .net "Rs2", 1 0, L_0000023d41132e30;  alias, 1 drivers
v0000023d4112e880_0 .net "constant", 7 0, L_0000023d41132ed0;  alias, 1 drivers
v0000023d4112fc80_0 .net "instruction", 15 0, L_0000023d410c97e0;  alias, 1 drivers
v0000023d4112e4c0_0 .net "opcode", 3 0, L_0000023d41134410;  alias, 1 drivers
v0000023d4112f5a0_0 .net "opcode2", 2 0, L_0000023d411345f0;  alias, 1 drivers
v0000023d4112e240_0 .net "shiftamt", 2 0, L_0000023d411340f0;  alias, 1 drivers
L_0000023d41134410 .part L_0000023d410c97e0, 12, 4;
L_0000023d41134550 .part L_0000023d410c97e0, 10, 2;
L_0000023d411330b0 .part L_0000023d410c97e0, 8, 2;
L_0000023d41132e30 .part L_0000023d410c97e0, 6, 2;
L_0000023d411340f0 .part L_0000023d410c97e0, 3, 3;
L_0000023d41132ed0 .part L_0000023d410c97e0, 0, 8;
L_0000023d411345f0 .part L_0000023d410c97e0, 9, 3;
S_0000023d4103e560 .scope module, "instructionmemory" "Imem" 2 38, 8 2 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /OUTPUT 16 "instruc";
L_0000023d410c97e0 .functor BUFZ 16, L_0000023d41132d90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000023d4112e420_0 .net *"_ivl_0", 15 0, L_0000023d41132d90;  1 drivers
v0000023d4112ec40_0 .net *"_ivl_2", 9 0, L_0000023d41134230;  1 drivers
L_0000023d411400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d4112f0a0_0 .net *"_ivl_5", 1 0, L_0000023d411400d0;  1 drivers
v0000023d4112ed80_0 .net "inA", 7 0, v0000023d4112f500_0;  alias, 1 drivers
v0000023d4112ee20_0 .net "instruc", 15 0, L_0000023d410c97e0;  alias, 1 drivers
v0000023d4112f8c0 .array "ram", 0 255, 15 0;
L_0000023d41132d90 .array/port v0000023d4112f8c0, L_0000023d41134230;
L_0000023d41134230 .concat [ 8 2 0 0], v0000023d4112f500_0, L_0000023d411400d0;
S_0000023d4103e6f0 .scope module, "maincontroller" "controller" 2 39, 9 3 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "instruction";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /OUTPUT 8 "pc";
    .port_info 4 /OUTPUT 1 "be";
    .port_info 5 /OUTPUT 1 "rw";
    .port_info 6 /OUTPUT 1 "mmuxsel";
    .port_info 7 /OUTPUT 1 "je";
    .port_info 8 /OUTPUT 1 "re0";
    .port_info 9 /OUTPUT 1 "memwrite";
L_0000023d410c9d90 .functor BUFZ 1, v0000023d4112eec0_0, C4<0>, C4<0>, C4<0>;
L_0000023d410c9a80 .functor BUFZ 1, v0000023d41130cf0_0, C4<0>, C4<0>, C4<0>;
L_0000023d410c9850 .functor BUFZ 1, v0000023d4112f3c0_0, C4<0>, C4<0>, C4<0>;
L_0000023d410c9380 .functor BUFZ 1, v0000023d4112f1e0_0, C4<0>, C4<0>, C4<0>;
L_0000023d410c9770 .functor BUFZ 1, v0000023d41131010_0, C4<0>, C4<0>, C4<0>;
L_0000023d410c9ee0 .functor BUFZ 1, v0000023d41131e70_0, C4<0>, C4<0>, C4<0>;
v0000023d4112fd20_0 .net "be", 0 0, L_0000023d410c9d90;  alias, 1 drivers
v0000023d4112eec0_0 .var "bufenable", 0 0;
v0000023d4112ef60_0 .net "clk", 0 0, v0000023d41131150_0;  1 drivers
v0000023d4112f780_0 .net "flags", 1 0, L_0000023d410c9000;  alias, 1 drivers
v0000023d4112f000_0 .net "instruction", 15 0, L_0000023d410c97e0;  alias, 1 drivers
v0000023d4112f140_0 .net "je", 0 0, L_0000023d410c9380;  alias, 1 drivers
v0000023d4112f1e0_0 .var "jumpenable", 0 0;
v0000023d4112f280_0 .net "memwrite", 0 0, L_0000023d410c9ee0;  alias, 1 drivers
v0000023d4112f320_0 .net "mmuxsel", 0 0, L_0000023d410c9850;  alias, 1 drivers
v0000023d4112f3c0_0 .var "muxsel", 0 0;
v0000023d4112f460_0 .net "pc", 7 0, v0000023d4112f500_0;  alias, 1 drivers
v0000023d4112f500_0 .var "programcounter", 7 0;
v0000023d411318d0_0 .net "re0", 0 0, L_0000023d410c9770;  alias, 1 drivers
v0000023d41130cf0_0 .var "regwrite", 0 0;
v0000023d41131010_0 .var "ret0", 0 0;
v0000023d411306b0_0 .net "rw", 0 0, L_0000023d410c9a80;  alias, 1 drivers
v0000023d41131e70_0 .var "writetomem", 0 0;
E_0000023d410c5b00 .event posedge, v0000023d4112ef60_0;
S_0000023d410bd690 .scope module, "memorymux" "mux2in1" 2 35, 6 1 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 8 "out";
v0000023d411310b0_0 .net "inA", 7 0, L_0000023d410c91c0;  alias, 1 drivers
v0000023d41131b50_0 .net "inB", 7 0, v0000023d4112e060_0;  alias, 1 drivers
v0000023d41131830_0 .var "out", 7 0;
v0000023d41131a10_0 .net "sel", 0 0, L_0000023d410c9850;  alias, 1 drivers
E_0000023d410c5c00 .event anyedge, v0000023d4112f320_0, v0000023d4112e740_0, v0000023d4112e060_0;
S_0000023d410bd820 .scope module, "regis" "registers" 2 34, 10 3 0, S_0000023d41096ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 2 "selwrite";
    .port_info 2 /INPUT 2 "outselA";
    .port_info 3 /INPUT 2 "outselB";
    .port_info 4 /INPUT 2 "flags";
    .port_info 5 /INPUT 8 "data";
    .port_info 6 /OUTPUT 8 "A";
    .port_info 7 /OUTPUT 8 "B";
    .port_info 8 /OUTPUT 2 "outflags";
L_0000023d410c90e0 .functor BUFZ 8, v0000023d41130a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023d410c9150 .functor BUFZ 8, v0000023d41131510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023d410c9000 .functor BUFZ 2, v0000023d41130750_0, C4<00>, C4<00>, C4<00>;
v0000023d41130c50_0 .net "A", 7 0, L_0000023d410c90e0;  alias, 1 drivers
v0000023d41130a70_0 .var "A1", 7 0;
v0000023d41131d30_0 .net "B", 7 0, L_0000023d410c9150;  alias, 1 drivers
v0000023d41131510_0 .var "B1", 7 0;
v0000023d411315b0_0 .net "data", 7 0, v0000023d4112e920_0;  alias, 1 drivers
v0000023d411309d0_0 .net "flags", 1 0, L_0000023d410c9700;  alias, 1 drivers
v0000023d41130750_0 .var "holdflag", 1 0;
v0000023d41131f10_0 .net "outflags", 1 0, L_0000023d410c9000;  alias, 1 drivers
v0000023d41131330_0 .net "outselA", 1 0, L_0000023d411330b0;  alias, 1 drivers
v0000023d41130570_0 .net "outselB", 1 0, L_0000023d41132e30;  alias, 1 drivers
v0000023d41131970_0 .var "reg0", 7 0;
v0000023d41130110_0 .var "reg1", 7 0;
v0000023d411304d0_0 .var "reg2", 7 0;
v0000023d41130d90_0 .var "reg3", 7 0;
v0000023d41130e30_0 .net "selwrite", 1 0, L_0000023d41134550;  alias, 1 drivers
v0000023d41130ed0_0 .net "we", 0 0, L_0000023d410c9a80;  alias, 1 drivers
E_0000023d410c5780/0 .event anyedge, v0000023d4112ece0_0, v0000023d4112eb00_0, v0000023d41131970_0, v0000023d41130110_0;
E_0000023d410c5780/1 .event anyedge, v0000023d411304d0_0, v0000023d41130d90_0, v0000023d4112eba0_0;
E_0000023d410c5780 .event/or E_0000023d410c5780/0, E_0000023d410c5780/1;
E_0000023d410c5840 .event posedge, v0000023d411306b0_0;
    .scope S_0000023d41096c70;
T_0 ;
    %wait E_0000023d410c5ac0;
    %load/vec4 v0000023d4112e6a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0000023d410bd2e0_0;
    %inv;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %and;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %or;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %add;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %sub;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v0000023d4112e6a0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0000023d4112e6a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %mul;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0000023d410bd2e0_0;
    %ix/getv 4, v0000023d4112e2e0_0;
    %shiftr 4;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0000023d410bd2e0_0;
    %ix/getv 4, v0000023d4112e2e0_0;
    %shiftl 4;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.7 ;
    %load/vec4 v0000023d4112e6a0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0000023d4112e6a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000023d4112e060_0, 0, 8;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %sub;
    %store/vec4 v0000023d4112faa0_0, 0, 8;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0000023d4112faa0_0, 0, 8;
    %load/vec4 v0000023d4112ff00_0;
    %load/vec4 v0000023d410bd2e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023d4112f640_0, 4, 1;
    %load/vec4 v0000023d410bd2e0_0;
    %load/vec4 v0000023d4112ff00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023d4112f640_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023d41093a50;
T_1 ;
    %wait E_0000023d410c57c0;
    %load/vec4 v0000023d4112e560_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0000023d4112f960_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0000023d4112e920_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023d410bd820;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d41131970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d41130110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d411304d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d41130d90_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0000023d410bd820;
T_3 ;
    %wait E_0000023d410c5840;
    %load/vec4 v0000023d41130ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000023d41130e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000023d411315b0_0;
    %store/vec4 v0000023d41131970_0, 0, 8;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000023d411315b0_0;
    %store/vec4 v0000023d41130110_0, 0, 8;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000023d411315b0_0;
    %store/vec4 v0000023d411304d0_0, 0, 8;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000023d411315b0_0;
    %store/vec4 v0000023d41130d90_0, 0, 8;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023d410bd820;
T_4 ;
    %wait E_0000023d410c5780;
    %load/vec4 v0000023d411309d0_0;
    %store/vec4 v0000023d41130750_0, 0, 2;
    %load/vec4 v0000023d41131330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0000023d41131970_0;
    %store/vec4 v0000023d41130a70_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0000023d41130110_0;
    %store/vec4 v0000023d41130a70_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000023d411304d0_0;
    %store/vec4 v0000023d41130a70_0, 0, 8;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000023d41130d90_0;
    %store/vec4 v0000023d41130a70_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %load/vec4 v0000023d41130570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000023d41131970_0;
    %store/vec4 v0000023d41131510_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000023d41130110_0;
    %store/vec4 v0000023d41131510_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000023d411304d0_0;
    %store/vec4 v0000023d41131510_0, 0, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000023d41130d90_0;
    %store/vec4 v0000023d41131510_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023d410bd690;
T_5 ;
    %wait E_0000023d410c5c00;
    %load/vec4 v0000023d41131a10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0000023d411310b0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000023d41131b50_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0000023d41131830_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023d41093d70;
T_6 ;
    %wait E_0000023d410c5f40;
    %load/vec4 v0000023d4112e100_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000023d4112f6e0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000023d4112e600_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000023d4112fe60_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023d41093be0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023d4112fb40, 4, 0;
    %load/vec4 v0000023d4112fdc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023d4112fb40, 4;
    %store/vec4 v0000023d4112e7e0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0000023d41093be0;
T_8 ;
    %wait E_0000023d410c5400;
    %load/vec4 v0000023d4112e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023d4112ea60_0;
    %load/vec4 v0000023d4112fdc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023d4112fb40, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023d4103e560;
T_9 ;
    %vpi_call 8 9 "$readmemb", "program.txt", v0000023d4112f8c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000023d4103e6f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41131e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41131010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000023d4112f500_0, 0, 8;
    %delay 10, 0;
    %end;
    .thread T_10;
    .scope S_0000023d4103e6f0;
T_11 ;
    %wait E_0000023d410c5b00;
    %load/vec4 v0000023d4112f000_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41131010_0, 0, 1;
T_11.0 ;
    %load/vec4 v0000023d4112f000_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %jmp T_11.19;
T_11.2 ;
    %load/vec4 v0000023d4112f000_0;
    %parti/s 3, 9, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %jmp T_11.25;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_11.25;
T_11.21 ;
    %load/vec4 v0000023d4112f780_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
T_11.27 ;
    %jmp T_11.25;
T_11.22 ;
    %load/vec4 v0000023d4112f780_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_11.29;
T_11.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
T_11.29 ;
    %jmp T_11.25;
T_11.23 ;
    %load/vec4 v0000023d4112f780_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_11.31;
T_11.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
T_11.31 ;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0000023d4112f780_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_11.33;
T_11.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
T_11.33 ;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
    %jmp T_11.19;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d4112f3c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d4112eec0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023d41130cf0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f3c0_0, 0, 1;
    %jmp T_11.19;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41131e70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41131e70_0, 0, 1;
    %jmp T_11.19;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41130cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112eec0_0, 0, 1;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023d4103e6f0;
T_12 ;
    %wait E_0000023d410c5b00;
    %load/vec4 v0000023d4112f1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000023d4112f000_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023d4112f500_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d4112f1e0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023d4112f1e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000023d4112f500_0;
    %addi 1, 0, 8;
    %store/vec4 v0000023d4112f500_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %delay 20, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023d41096ae0;
T_13 ;
    %wait E_0000023d410c5b00;
    %load/vec4 v0000023d41130390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 46 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023d41096ae0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d41131150_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000023d41096ae0;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0000023d41131150_0;
    %inv;
    %store/vec4 v0000023d41131150_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023d41096ae0;
T_16 ;
    %vpi_call 2 62 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023d41096ae0 {0 0 0};
    %vpi_call 2 70 "$display", "finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./../ALU/ALU.v";
    "./../Buffer/8bitbuffer.v";
    "./../instruction/ram.v";
    "./../mux2in1out/mux221.v";
    "./../decoder/decoder.v";
    "./../instruction/imem.v";
    "./../controller/controller.v";
    "./../registerfile/regfile.v";
