V 50
K 153165148200 XC7Z020CLG484
Y 1
D 0 0 400 970
Z 10
i 946
b 50 50 350 920
P 1 400 100 350 100 0 3 0
A 355 100 10 0 3 0 #=P7
L 345 100 10 0 8 0 1 0 PS_DDR_VREF1_502_P7
A 405 100 10 0 2 0 PINTYPE=BI
P 2 400 110 350 110 0 3 0
A 355 110 10 0 3 0 #=H7
L 345 110 10 0 8 0 1 0 PS_DDR_VREF0_502_H7
A 405 110 10 0 2 0 PINTYPE=BI
P 3 0 100 50 100 0 2 0
A 45 100 10 0 9 0 #=V1
L 55 100 10 0 2 0 1 0 VCCO_DDR_502_V1
A 10 100 10 0 2 0 PINTYPE=BI
P 4 0 110 50 110 0 2 0
A 45 110 10 0 9 0 #=R2
L 55 110 10 0 2 0 1 0 VCCO_DDR_502_R2
A 10 110 10 0 2 0 PINTYPE=BI
P 5 0 120 50 120 0 2 0
A 45 120 10 0 9 0 #=N6
L 55 120 10 0 2 0 1 0 VCCO_DDR_502_N6
A 10 120 10 0 2 0 PINTYPE=BI
P 6 0 130 50 130 0 2 0
A 45 130 10 0 9 0 #=M3
L 55 130 10 0 2 0 1 0 VCCO_DDR_502_M3
A 10 130 10 0 2 0 PINTYPE=BI
P 7 0 140 50 140 0 2 0
A 45 140 10 0 9 0 #=K7
L 55 140 10 0 2 0 1 0 VCCO_DDR_502_K7
A 10 140 10 0 2 0 PINTYPE=BI
P 8 0 150 50 150 0 2 0
A 45 150 10 0 9 0 #=J4
L 55 150 10 0 2 0 1 0 VCCO_DDR_502_J4
A 10 150 10 0 2 0 PINTYPE=BI
P 9 0 160 50 160 0 2 0
A 45 160 10 0 9 0 #=H1
L 55 160 10 0 2 0 1 0 VCCO_DDR_502_H1
A 10 160 10 0 2 0 PINTYPE=BI
P 10 0 170 50 170 0 2 0
A 45 170 10 0 9 0 #=F5
L 55 170 10 0 2 0 1 0 VCCO_DDR_502_F5
A 10 170 10 0 2 0 PINTYPE=BI
P 11 0 180 50 180 0 2 0
A 45 180 10 0 9 0 #=E2
L 55 180 10 0 2 0 1 0 VCCO_DDR_502_E2
A 10 180 10 0 2 0 PINTYPE=BI
P 12 400 120 350 120 0 3 0
A 355 120 10 0 3 0 #=Y1
L 345 120 10 0 8 0 1 0 PS_DDR_DQ31_502_Y1
A 405 120 10 0 2 0 PINTYPE=BI
P 13 400 130 350 130 0 3 0
A 355 130 10 0 3 0 #=W3
L 345 130 10 0 8 0 1 0 PS_DDR_DQ30_502_W3
A 405 130 10 0 2 0 PINTYPE=BI
P 14 400 140 350 140 0 3 0
A 355 140 10 0 3 0 #=Y3
L 345 140 10 0 8 0 1 0 PS_DDR_DQ29_502_Y3
A 405 140 10 0 2 0 PINTYPE=BI
P 15 400 150 350 150 0 3 0
A 355 150 10 0 3 0 #=W1
L 345 150 10 0 8 0 1 0 PS_DDR_DQ28_502_W1
A 405 150 10 0 2 0 PINTYPE=BI
P 16 400 160 350 160 0 3 0
A 355 160 10 0 3 0 #=W2
L 345 160 10 0 8 0 1 0 PS_DDR_DQS_N3_502_W2
A 405 160 10 0 2 0 PINTYPE=BI
P 17 400 170 350 170 0 3 0
A 355 170 10 0 3 0 #=V2
L 345 170 10 0 8 0 1 0 PS_DDR_DQS_P3_502_V2
A 405 170 10 0 2 0 PINTYPE=BI
P 18 400 180 350 180 0 3 0
A 355 180 10 0 3 0 #=AA2
L 345 180 10 0 8 0 1 0 PS_DDR_DM3_502_AA2
A 405 180 10 0 2 0 PINTYPE=BI
P 19 400 190 350 190 0 3 0
A 355 190 10 0 3 0 #=U2
L 345 190 10 0 8 0 1 0 PS_DDR_DQ27_502_U2
A 405 190 10 0 2 0 PINTYPE=BI
P 20 400 200 350 200 0 3 0
A 355 200 10 0 3 0 #=AA1
L 345 200 10 0 8 0 1 0 PS_DDR_DQ26_502_AA1
A 405 200 10 0 2 0 PINTYPE=BI
P 21 400 210 350 210 0 3 0
A 355 210 10 0 3 0 #=U1
L 345 210 10 0 8 0 1 0 PS_DDR_DQ25_502_U1
A 405 210 10 0 2 0 PINTYPE=BI
P 22 400 220 350 220 0 3 0
A 355 220 10 0 3 0 #=AA3
L 345 220 10 0 8 0 1 0 PS_DDR_DQ24_502_AA3
A 405 220 10 0 2 0 PINTYPE=BI
P 23 400 230 350 230 0 3 0
A 355 230 10 0 3 0 #=R1
L 345 230 10 0 8 0 1 0 PS_DDR_DQ23_502_R1
A 405 230 10 0 2 0 PINTYPE=BI
P 24 400 240 350 240 0 3 0
A 355 240 10 0 3 0 #=M2
L 345 240 10 0 8 0 1 0 PS_DDR_DQ22_502_M2
A 405 240 10 0 2 0 PINTYPE=BI
P 25 400 250 350 250 0 3 0
A 355 250 10 0 3 0 #=T2
L 345 250 10 0 8 0 1 0 PS_DDR_DQ21_502_T2
A 405 250 10 0 2 0 PINTYPE=BI
P 26 400 260 350 260 0 3 0
A 355 260 10 0 3 0 #=R3
L 345 260 10 0 8 0 1 0 PS_DDR_DQ20_502_R3
A 405 260 10 0 2 0 PINTYPE=BI
P 27 400 270 350 270 0 3 0
A 355 270 10 0 3 0 #=P2
L 345 270 10 0 8 0 1 0 PS_DDR_DQS_N2_502_P2
A 405 270 10 0 2 0 PINTYPE=BI
P 28 400 280 350 280 0 3 0
A 355 280 10 0 3 0 #=N2
L 345 280 10 0 8 0 1 0 PS_DDR_DQS_P2_502_N2
A 405 280 10 0 2 0 PINTYPE=BI
P 29 400 290 350 290 0 3 0
A 355 290 10 0 3 0 #=P1
L 345 290 10 0 8 0 1 0 PS_DDR_DM2_502_P1
A 405 290 10 0 2 0 PINTYPE=BI
P 30 400 300 350 300 0 3 0
A 355 300 10 0 3 0 #=T1
L 345 300 10 0 8 0 1 0 PS_DDR_DQ19_502_T1
A 405 300 10 0 2 0 PINTYPE=BI
P 31 400 310 350 310 0 3 0
A 355 310 10 0 3 0 #=N3
L 345 310 10 0 8 0 1 0 PS_DDR_DQ18_502_N3
A 405 310 10 0 2 0 PINTYPE=BI
P 32 400 320 350 320 0 3 0
A 355 320 10 0 3 0 #=T3
L 345 320 10 0 8 0 1 0 PS_DDR_DQ17_502_T3
A 405 320 10 0 2 0 PINTYPE=BI
P 33 400 330 350 330 0 3 0
A 355 330 10 0 3 0 #=M1
L 345 330 10 0 8 0 1 0 PS_DDR_DQ16_502_M1
A 405 330 10 0 2 0 PINTYPE=BI
P 34 400 340 350 340 0 3 0
A 355 340 10 0 3 0 #=R5
L 345 340 10 0 8 0 1 0 PS_DDR_RAS_B_502_R5
A 405 340 10 0 2 0 PINTYPE=BI
P 35 400 350 350 350 0 3 0
A 355 350 10 0 3 0 #=P3
L 345 350 10 0 8 0 1 0 PS_DDR_CAS_B_502_P3
A 405 350 10 0 2 0 PINTYPE=BI
P 36 400 360 350 360 0 3 0
A 355 360 10 0 3 0 #=R4
L 345 360 10 0 8 0 1 0 PS_DDR_WE_B_502_R4
A 405 360 10 0 2 0 PINTYPE=BI
P 37 400 370 350 370 0 3 0
A 355 370 10 0 3 0 #=V3
L 345 370 10 0 8 0 1 0 PS_DDR_CKE_502_V3
A 405 370 10 0 2 0 PINTYPE=BI
P 38 400 380 350 380 0 3 0
A 355 380 10 0 3 0 #=P6
L 345 380 10 0 8 0 1 0 PS_DDR_CS_B_502_P6
A 405 380 10 0 2 0 PINTYPE=BI
P 39 400 390 350 390 0 3 0
A 355 390 10 0 3 0 #=P5
L 345 390 10 0 8 0 1 0 PS_DDR_ODT_502_P5
A 405 390 10 0 2 0 PINTYPE=BI
P 40 400 400 350 400 0 3 0
A 355 400 10 0 3 0 #=L7
L 345 400 10 0 8 0 1 0 PS_DDR_BA0_502_L7
A 405 400 10 0 2 0 PINTYPE=BI
P 41 400 410 350 410 0 3 0
A 355 410 10 0 3 0 #=L6
L 345 410 10 0 8 0 1 0 PS_DDR_BA1_502_L6
A 405 410 10 0 2 0 PINTYPE=BI
P 42 400 420 350 420 0 3 0
A 355 420 10 0 3 0 #=M6
L 345 420 10 0 8 0 1 0 PS_DDR_BA2_502_M6
A 405 420 10 0 2 0 PINTYPE=BI
P 43 400 430 350 430 0 3 0
A 355 430 10 0 3 0 #=M4
L 345 430 10 0 8 0 1 0 PS_DDR_A0_502_M4
A 405 430 10 0 2 0 PINTYPE=BI
P 44 400 440 350 440 0 3 0
A 355 440 10 0 3 0 #=M5
L 345 440 10 0 8 0 1 0 PS_DDR_A1_502_M5
A 405 440 10 0 2 0 PINTYPE=BI
P 45 400 450 350 450 0 3 0
A 355 450 10 0 3 0 #=K4
L 345 450 10 0 8 0 1 0 PS_DDR_A2_502_K4
A 405 450 10 0 2 0 PINTYPE=BI
P 46 400 460 350 460 0 3 0
A 355 460 10 0 3 0 #=N5
L 345 460 10 0 8 0 1 0 PS_DDR_CKN_502_N5
A 405 460 10 0 2 0 PINTYPE=BI
P 47 400 470 350 470 0 3 0
A 355 470 10 0 3 0 #=N4
L 345 470 10 0 8 0 1 0 PS_DDR_CKP_502_N4
A 405 470 10 0 2 0 PINTYPE=BI
P 48 400 480 350 480 0 3 0
A 355 480 10 0 3 0 #=N7
L 345 480 10 0 8 0 1 0 PS_DDR_VRP_502_N7
A 405 480 10 0 2 0 PINTYPE=BI
P 49 400 490 350 490 0 3 0
A 355 490 10 0 3 0 #=M7
L 345 490 10 0 8 0 1 0 PS_DDR_VRN_502_M7
A 405 490 10 0 2 0 PINTYPE=BI
P 50 400 500 350 500 0 3 0
A 355 500 10 0 3 0 #=L4
L 345 500 10 0 8 0 1 0 PS_DDR_A3_502_L4
A 405 500 10 0 2 0 PINTYPE=BI
P 51 400 510 350 510 0 3 0
A 355 510 10 0 3 0 #=K6
L 345 510 10 0 8 0 1 0 PS_DDR_A4_502_K6
A 405 510 10 0 2 0 PINTYPE=BI
P 52 400 520 350 520 0 3 0
A 355 520 10 0 3 0 #=K5
L 345 520 10 0 8 0 1 0 PS_DDR_A5_502_K5
A 405 520 10 0 2 0 PINTYPE=BI
P 53 400 530 350 530 0 3 0
A 355 530 10 0 3 0 #=J7
L 345 530 10 0 8 0 1 0 PS_DDR_A6_502_J7
A 405 530 10 0 2 0 PINTYPE=BI
P 54 400 540 350 540 0 3 0
A 355 540 10 0 3 0 #=J6
L 345 540 10 0 8 0 1 0 PS_DDR_A7_502_J6
A 405 540 10 0 2 0 PINTYPE=BI
P 55 400 550 350 550 0 3 0
A 355 550 10 0 3 0 #=J5
L 345 550 10 0 8 0 1 0 PS_DDR_A8_502_J5
A 405 550 10 0 2 0 PINTYPE=BI
P 56 400 560 350 560 0 3 0
A 355 560 10 0 3 0 #=H5
L 345 560 10 0 8 0 1 0 PS_DDR_A9_502_H5
A 405 560 10 0 2 0 PINTYPE=BI
P 57 400 570 350 570 0 3 0
A 355 570 10 0 3 0 #=J3
L 345 570 10 0 8 0 1 0 PS_DDR_A10_502_J3
A 405 570 10 0 2 0 PINTYPE=BI
P 58 400 580 350 580 0 3 0
A 355 580 10 0 3 0 #=G5
L 345 580 10 0 8 0 1 0 PS_DDR_A11_502_G5
A 405 580 10 0 2 0 PINTYPE=BI
P 59 400 590 350 590 0 3 0
A 355 590 10 0 3 0 #=H4
L 345 590 10 0 8 0 1 0 PS_DDR_A12_502_H4
A 405 590 10 0 2 0 PINTYPE=BI
P 60 400 600 350 600 0 3 0
A 355 600 10 0 3 0 #=F4
L 345 600 10 0 8 0 1 0 PS_DDR_A13_502_F4
A 405 600 10 0 2 0 PINTYPE=BI
P 61 400 610 350 610 0 3 0
A 355 610 10 0 3 0 #=G4
L 345 610 10 0 8 0 1 0 PS_DDR_A14_502_G4
A 405 610 10 0 2 0 PINTYPE=BI
P 62 400 620 350 620 0 3 0
A 355 620 10 0 3 0 #=K3
L 345 620 10 0 8 0 1 0 PS_DDR_DQ15_502_K3
A 405 620 10 0 2 0 PINTYPE=BI
P 63 400 630 350 630 0 3 0
A 355 630 10 0 3 0 #=J1
L 345 630 10 0 8 0 1 0 PS_DDR_DQ14_502_J1
A 405 630 10 0 2 0 PINTYPE=BI
P 64 400 640 350 640 0 3 0
A 355 640 10 0 3 0 #=K1
L 345 640 10 0 8 0 1 0 PS_DDR_DQ13_502_K1
A 405 640 10 0 2 0 PINTYPE=BI
P 65 400 650 350 650 0 3 0
A 355 650 10 0 3 0 #=L3
L 345 650 10 0 8 0 1 0 PS_DDR_DQ12_502_L3
A 405 650 10 0 2 0 PINTYPE=BI
P 66 400 660 350 660 0 3 0
A 355 660 10 0 3 0 #=J2
L 345 660 10 0 8 0 1 0 PS_DDR_DQS_N1_502_J2
A 405 660 10 0 2 0 PINTYPE=BI
P 67 400 670 350 670 0 3 0
A 355 670 10 0 3 0 #=H2
L 345 670 10 0 8 0 1 0 PS_DDR_DQS_P1_502_H2
A 405 670 10 0 2 0 PINTYPE=BI
P 68 400 680 350 680 0 3 0
A 355 680 10 0 3 0 #=H3
L 345 680 10 0 8 0 1 0 PS_DDR_DM1_502_H3
A 405 680 10 0 2 0 PINTYPE=BI
P 69 400 690 350 690 0 3 0
A 355 690 10 0 3 0 #=L2
L 345 690 10 0 8 0 1 0 PS_DDR_DQ11_502_L2
A 405 690 10 0 2 0 PINTYPE=BI
P 70 400 700 350 700 0 3 0
A 355 700 10 0 3 0 #=L1
L 345 700 10 0 8 0 1 0 PS_DDR_DQ10_502_L1
A 405 700 10 0 2 0 PINTYPE=BI
P 71 400 710 350 710 0 3 0
A 355 710 10 0 3 0 #=G1
L 345 710 10 0 8 0 1 0 PS_DDR_DQ9_502_G1
A 405 710 10 0 2 0 PINTYPE=BI
P 72 400 720 350 720 0 3 0
A 355 720 10 0 3 0 #=G2
L 345 720 10 0 8 0 1 0 PS_DDR_DQ8_502_G2
A 405 720 10 0 2 0 PINTYPE=BI
P 73 400 730 350 730 0 3 0
A 355 730 10 0 3 0 #=F1
L 345 730 10 0 8 0 1 0 PS_DDR_DQ7_502_F1
A 405 730 10 0 2 0 PINTYPE=BI
P 74 400 740 350 740 0 3 0
A 355 740 10 0 3 0 #=F2
L 345 740 10 0 8 0 1 0 PS_DDR_DQ6_502_F2
A 405 740 10 0 2 0 PINTYPE=BI
P 75 400 750 350 750 0 3 0
A 355 750 10 0 3 0 #=E1
L 345 750 10 0 8 0 1 0 PS_DDR_DQ5_502_E1
A 405 750 10 0 2 0 PINTYPE=BI
P 76 400 760 350 760 0 3 0
A 355 760 10 0 3 0 #=E3
L 345 760 10 0 8 0 1 0 PS_DDR_DQ4_502_E3
A 405 760 10 0 2 0 PINTYPE=BI
P 77 400 770 350 770 0 3 0
A 355 770 10 0 3 0 #=D2
L 345 770 10 0 8 0 1 0 PS_DDR_DQS_N0_502_D2
A 405 770 10 0 2 0 PINTYPE=BI
P 78 400 780 350 780 0 3 0
A 355 780 10 0 3 0 #=C2
L 345 780 10 0 8 0 1 0 PS_DDR_DQS_P0_502_C2
A 405 780 10 0 2 0 PINTYPE=BI
P 79 400 790 350 790 0 3 0
A 355 790 10 0 3 0 #=B1
L 345 790 10 0 8 0 1 0 PS_DDR_DM0_502_B1
A 405 790 10 0 2 0 PINTYPE=BI
P 80 400 800 350 800 0 3 0
A 355 800 10 0 3 0 #=D3
L 345 800 10 0 8 0 1 0 PS_DDR_DQ3_502_D3
A 405 800 10 0 2 0 PINTYPE=BI
P 81 400 810 350 810 0 3 0
A 355 810 10 0 3 0 #=B2
L 345 810 10 0 8 0 1 0 PS_DDR_DQ2_502_B2
A 405 810 10 0 2 0 PINTYPE=BI
P 82 400 820 350 820 0 3 0
A 355 820 10 0 3 0 #=C3
L 345 820 10 0 8 0 1 0 PS_DDR_DQ1_502_C3
A 405 820 10 0 2 0 PINTYPE=BI
P 83 400 830 350 830 0 3 0
A 355 830 10 0 3 0 #=D1
L 345 830 10 0 8 0 1 0 PS_DDR_DQ0_502_D1
A 405 830 10 0 2 0 PINTYPE=BI
P 84 400 840 350 840 0 3 0
A 355 840 10 0 3 0 #=F3
L 345 840 10 0 8 0 1 0 PS_DDR_DRST_B_502_F3
A 405 840 10 0 2 0 PINTYPE=BI
T 220 860 20 0 5 XC7Z020CLG484
T 220 880 20 0 5 BANK 502
c 70 900 10
U 50 930 10 0 3 3 DEVICE=XXXXXX
U 50 30 16 0 3 3 REFDES=U?
U 250 30 10 0 3 3 PKG_TYPE=XXXXXX
U 0 0 10 0 3 0 HETERO=XC7Z020CLG484_0,XC7Z020CLG484_13,XC7Z020CLG484_33,XC7Z020CLG484_34,XC7Z020CLG484_35,XC7Z020CLG484_500,XC7Z020CLG484_501,XC7Z020CLG484_502,XC7Z020CLG484_GND,XC7Z020CLG484_VCCINT,XC7Z020CLG484_VCCAUX,XC7Z020CLG484_VCCBRAM,XC7Z020CLG484_VCCPLL,XC7Z020CLG484_VCCPAUX,XC7Z020CLG484_VCCPINT
U 0 -10 10 0 3 0 PARTS=1
U 0 -20 10 0 3 0 LEVEL=STD
U 0 -30 10 0 3 0 DATE=2011_09_22
E
