schema: rfnoc_modtool_args
module_name: addsub
version: "1.0"
rfnoc_version: "1.0"
chdr_width: 64
noc_id: 0xADD00000
makefile_srcs: "${fpga_lib_dir}/blocks/rfnoc_block_addsub/Makefile.srcs"

parameters:
  USE_IMPL: Verilog

hdl_parameters:
  USE_IMPL: ${ parameters['USE_IMPL'] | q}

checks:
  - condition: ${ parameters['USE_IMPL'] in ('Verilog', 'HLS', 'VHDL') }
    message: "USE_IMPL parameter must be one of Verilog, HLS, VHDL. Is: ${ parameters['USE_IMPL'] }"

clocks:
  - name: rfnoc_chdr
    freq: "[]"
  - name: rfnoc_ctrl
    freq: "[]"
  - name: ce
    freq: "[]"

control:
  fpga_iface: axis_ctrl
  interface_direction: slave
  fifo_depth: 2
  clk_domain: rfnoc_ctrl

data:
  fpga_iface: axis_pyld_ctxt
  clk_domain: ce
  inputs:
    in_a:
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 2
      format: sc16
    in_b:
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 2
      format: sc16
  outputs:
    add:
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 2
      format: sc16
    sub:
      item_width: 32
      nipc: 1
      context_fifo_depth: 2
      payload_fifo_depth: 2
      format: sc16
