# awesome-riscv [![Awesome](https://awesome.re/badge.svg)](https://awesome.re)

A curated list of awesome RISC-V implementations

## Open Source implementations

|Repository|Language|arch|microarch|Target|License|:star:|
|-|-|-|-|-|-|-|
|[Ariane](https://github.com/pulp-platform/ariane)|SystemVerilog|rv64gc|6 stage|FPGA,ASIC|Solderpad|[![Ariane](https://img.shields.io/github/stars/pulp-platform/ariane.svg?style=social&label=Stars)](https://github.com/pulp-platform/ariane)|
|[CV32E40P](https://github.com/openhwgroup/cv32e40p)|SystemVerilog|rv32imcf|4 stage|FPGA,ASIC|Solderpad|[![CV32E40P](https://img.shields.io/github/stars/openhwgroup/cv32e40p.svg?style=social&label=Stars)](https://github.com/openhwgroup/cv32e40p)|
|[FWRISC-S](https://github.com/mballance/fwrisc-s)|SystemVerilog|rv32i[mc]||FPGA|Apache2|[![FWRISC-S](https://img.shields.io/github/stars/mballance/fwrisc-s.svg?style=social&label=Stars)](https://github.com/mballance/fwrisc-s)
|[Ibex](https://github.com/lowRISC/ibex)|SystemVerilog|rv32imc|2 stage|ASIC|Apache2|[![Ibex](https://img.shields.io/github/stars/lowRISC/ibex.svg?style=social&label=Stars)](https://github.com/lowRISC/ibex)
|[Minerva](https://github.com/lambdaconcept/minerva)|Python,nMigen|rv32im|6 stage|FPGA|BSD|[![Minerva](https://img.shields.io/github/stars/lambdaconcept/minerva.svg?style=social&label=Stars)](https://github.com/lambdaconcept/minerva)
|[PicoRV32](https://github.com/cliffordwolf/picorv32)|Verilog|rv32{i,e}[m][c]|?|FPGA,ASIC|ISC|[![PicoRV32](https://img.shields.io/github/stars/cliffordwolf/picorv32.svg?style=social&label=Stars)](https://github.com/cliffordwolf/picorv32)
|[riscv-mini](https://github.com/ucb-bar/riscv-mini)|Scala,Chisel|rv32i|3 stage|ASIC|BSD|[![riscv-mini](https://img.shields.io/github/stars/ucb-bar/riscv-mini.svg?style=social&label=Stars)](https://github.com/ucb-bar/riscv-mini)
|[Rocket](https://github.com/chipsalliance/rocket-chip)|Scala,Chisel|rv32ima|5? stage|ASIC|BSD|[![Rocket](https://img.shields.io/github/stars/chipsalliance/rocket-chip.svg?style=social&label=Stars)](https://github.com/chipsalliance/rocket-chip)
|[SERV](https://github.com/olofk/serv)|Verilog|rv32|0-calories|FPGA|ISC|[![SERV](https://img.shields.io/github/stars/olofk/serv.svg?style=social&label=Stars)](https://github.com/olofk/serv)
|[SweRV](https://github.com/chipsalliance/Cores-SweRV)|SystemVerilog|rv32imc|9-stage, dual-issue, superscalar|ASIC|Apache2|[![SweRV](https://img.shields.io/github/stars/chipsalliance/Cores-SweRV.svg?style=social&label=Stars)](https://github.com/chipsalliance/Cores-SweRV)
|[VexRiscv](https://github.com/SpinalHDL/VexRiscv)|Scala,SpinalHDL|rv32i[m][c][a]|2-5 stage|FPGA|MIT|[![VexRiscv](https://img.shields.io/github/stars/SpinalHDL/VexRiscv.svg?style=social&label=Stars)](https://github.com/SpinalHDL/VexRiscv)
|[wyvernSemi](https://github.com/wyvernSemi/riscV)|Verilog|rv32imafdc|5 stage|FPGA|GPL3|[![wyvernSemi](https://img.shields.io/github/stars/wyvernSemi/riscV.svg?style=social&label=Stars)](https://github.com/wyvernSemi/riscV)
|[cva6](https://github.com/openhwgroup/cva6)|SystemVerilog|rv64imac|6 stage|SOLDERPAD|FPGA?|[![cva6](https://img.shields.io/github/stars/openhwgroup/cva6.svg?style=social&label=Stars)](https://github.com/openhwgroup/cva6)

## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, Aliaksei Chapyzhenka has waived all copyright and related or neighboring rights to this work.
