{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698165797772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698165797773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 12:43:17 2023 " "Processing started: Tue Oct 24 12:43:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698165797773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165797773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5a_top -c lab5a_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5a_top -c lab5a_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165797773 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1698165798062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.sv" "" { Text "/home/tug30155/ece2613/lab5a/d_flip_flop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transparent_d_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file transparent_d_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transparent_d_latch " "Found entity 1: transparent_d_latch" {  } { { "transparent_d_latch.sv" "" { Text "/home/tug30155/ece2613/lab5a/transparent_d_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvl_sen_sr_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file lvl_sen_sr_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lvl_sen_sr_latch " "Found entity 1: lvl_sen_sr_latch" {  } { { "lvl_sen_sr_latch.sv" "" { Text "/home/tug30155/ece2613/lab5a/lvl_sen_sr_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.sv" "" { Text "/home/tug30155/ece2613/lab5a/sr_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_latch " "Found entity 1: top_latch" {  } { { "top_latch.sv" "" { Text "/home/tug30155/ece2613/lab5a/top_latch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Temple_Top.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Temple_Top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Temple_Top " "Found entity 1: DE10_LITE_Temple_Top" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165808580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165808580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Temple_Top " "Elaborating entity \"DE10_LITE_Temple_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698165808648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_latch top_latch:u_top " "Elaborating entity \"top_latch\" for hierarchy \"top_latch:u_top\"" {  } { { "DE10_LITE_Temple_Top.sv" "u_top" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165808657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch top_latch:u_top\|sr_latch:u_sr " "Elaborating entity \"sr_latch\" for hierarchy \"top_latch:u_top\|sr_latch:u_sr\"" {  } { { "top_latch.sv" "u_sr" { Text "/home/tug30155/ece2613/lab5a/top_latch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165808661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvl_sen_sr_latch top_latch:u_top\|lvl_sen_sr_latch:u_lvl_sen " "Elaborating entity \"lvl_sen_sr_latch\" for hierarchy \"top_latch:u_top\|lvl_sen_sr_latch:u_lvl_sen\"" {  } { { "top_latch.sv" "u_lvl_sen" { Text "/home/tug30155/ece2613/lab5a/top_latch.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165808666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transparent_d_latch top_latch:u_top\|transparent_d_latch:u_tra " "Elaborating entity \"transparent_d_latch\" for hierarchy \"top_latch:u_top\|transparent_d_latch:u_tra\"" {  } { { "top_latch.sv" "u_tra" { Text "/home/tug30155/ece2613/lab5a/top_latch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165808671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop top_latch:u_top\|d_flip_flop:u_diff " "Elaborating entity \"d_flip_flop\" for hierarchy \"top_latch:u_top\|d_flip_flop:u_diff\"" {  } { { "top_latch.sv" "u_diff" { Text "/home/tug30155/ece2613/lab5a/top_latch.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165808676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698165809188 "|DE10_LITE_Temple_Top|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698165809188 "|DE10_LITE_Temple_Top|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698165809188 "|DE10_LITE_Temple_Top|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698165809188 "|DE10_LITE_Temple_Top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698165809188 "|DE10_LITE_Temple_Top|ledr[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698165809188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698165809284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698165809835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698165809835 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "DE10_LITE_Temple_Top.sv" "" { Text "/home/tug30155/ece2613/lab5a/DE10_LITE_Temple_Top.sv" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698165809874 "|DE10_LITE_Temple_Top|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698165809874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698165809874 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698165809874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698165809874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698165809874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698165809885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 12:43:29 2023 " "Processing ended: Tue Oct 24 12:43:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698165809885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698165809885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698165809885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698165809885 ""}
