// Seed: 734813578
module module_0;
  wire [1 : 1 'b0] id_1;
  logic id_2;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output logic id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15,
    output supply1 id_16,
    output supply0 id_17
);
  always @(posedge 1 or posedge -1) begin : LABEL_0
    id_2 = 1;
    $signed(71);
    ;
    SystemTFIdentifier;
  end
  or primCall (id_1, id_10, id_11, id_12, id_13, id_14, id_15, id_3, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
