// Seed: 2264620879
module module_0;
  generate
    genvar id_1, id_2;
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2
    , id_12,
    output uwire id_3,
    output logic id_4,
    output uwire id_5,
    output wor id_6,
    input tri1 id_7,
    output tri id_8,
    input wire id_9,
    input tri1 id_10
);
  always_ff @(negedge id_9 > id_12) begin
    id_4 <= 1;
    id_6 = id_10;
  end
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    input wire id_6
    , id_13,
    output wire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri id_10,
    output wire id_11
);
  wire id_14;
  module_0();
endmodule
