Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.

Analysis & Synthesis Resource Utilization by Entity

Compilation Hierarchy Node,Combinational ALUTs,Dedicated Logic Registers,Block Memory Bits,DSP Blocks,Pins,Virtual Pins,Full Hierarchy Name,Entity Name,Library Name
|ghrd_top,17631 (35),2930 (27),526336,0,368,0,|ghrd_top,ghrd_top,work
   |debounce:debounce_inst|,96 (96),64 (64),0,0,0,0,|ghrd_top|debounce:debounce_inst,debounce,work
   |hps_reset:hps_reset_inst|,25 (0),21 (0),0,0,0,0,|ghrd_top|hps_reset:hps_reset_inst,hps_reset,work
      |altsource_probe:altsource_probe_component|,25 (0),21 (0),0,0,0,0,|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component,altsource_probe,work
         |altsource_probe_body:altsource_probe_body_inst|,25 (3),21 (0),0,0,0,0,|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst,altsource_probe_body,work
            |altsource_probe_impl:\wider_source_gen:wider_source_inst|,22 (9),21 (13),0,0,0,0,|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst,altsource_probe_impl,work
               |sld_rom_sr:\instance_id_gen:rom_info_inst|,13 (13),8 (8),0,0,0,0,|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst,sld_rom_sr,work
   |sld_hub:auto_hub|,153 (1),104 (0),0,0,0,0,|ghrd_top|sld_hub:auto_hub,sld_hub,altera_sld
      |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|,152 (0),104 (0),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric,alt_sld_fab_with_jtag_input,altera_sld
         |alt_sld_fab:instrumentation_fabric|,152 (0),104 (0),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric,alt_sld_fab,alt_sld_fab
            |alt_sld_fab_alt_sld_fab:alt_sld_fab|,152 (1),104 (8),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab,alt_sld_fab_alt_sld_fab,alt_sld_fab
               |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|,151 (0),96 (0),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric,alt_sld_fab_alt_sld_fab_sldfabric,alt_sld_fab
                  |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|,151 (112),96 (67),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub,sld_jtag_hub,work
                     |sld_rom_sr:hub_info_reg|,20 (20),10 (10),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg,sld_rom_sr,work
                     |sld_shadow_jsm:shadow_jsm|,19 (19),19 (19),0,0,0,0,|ghrd_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm,sld_shadow_jsm,altera_sld
   |soc_system:u0|,17322 (0),2714 (0),526336,0,0,0,|ghrd_top|soc_system:u0,soc_system,soc_system
      |altera_reset_controller:rst_controller_001|,0 (0),3 (0),0,0,0,0,|ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001,altera_reset_controller,soc_system
         |altera_reset_synchronizer:alt_rst_sync_uq1|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1,altera_reset_synchronizer,soc_system
      |altera_reset_controller:rst_controller|,6 (5),16 (10),0,0,0,0,|ghrd_top|soc_system:u0|altera_reset_controller:rst_controller,altera_reset_controller,soc_system
         |altera_reset_synchronizer:alt_rst_req_sync_uq1|,1 (1),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1,altera_reset_synchronizer,soc_system
         |altera_reset_synchronizer:alt_rst_sync_uq1|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1,altera_reset_synchronizer,soc_system
      |hps:hps_1|,14163 (170),256 (256),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1,hps,soc_system
         |simon_top:simon_top_insc|,13993 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc,simon_top,work
            |simon_dec:\simon_dec_generate:0:simon_dec_insc|,221 (221),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:0:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:10:simon_dec_insc|,130 (130),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:10:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:11:simon_dec_insc|,128 (128),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:11:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:12:simon_dec_insc|,129 (129),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:12:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:13:simon_dec_insc|,139 (139),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:13:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:14:simon_dec_insc|,132 (132),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:14:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:15:simon_dec_insc|,130 (130),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:15:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:16:simon_dec_insc|,130 (130),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:16:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:17:simon_dec_insc|,130 (130),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:17:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:18:simon_dec_insc|,133 (133),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:18:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:19:simon_dec_insc|,133 (133),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:19:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:1:simon_dec_insc|,183 (183),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:1:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:20:simon_dec_insc|,135 (135),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:20:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:21:simon_dec_insc|,131 (131),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:21:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:22:simon_dec_insc|,133 (133),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:22:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:23:simon_dec_insc|,152 (152),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:23:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:24:simon_dec_insc|,162 (162),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:24:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:25:simon_dec_insc|,132 (132),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:25:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:26:simon_dec_insc|,164 (164),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:26:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:27:simon_dec_insc|,320 (320),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:27:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:28:simon_dec_insc|,328 (328),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:28:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:29:simon_dec_insc|,437 (437),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:29:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:2:simon_dec_insc|,214 (214),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:2:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:30:simon_dec_insc|,195 (195),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:30:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:31:simon_dec_insc|,169 (169),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:31:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:32:simon_dec_insc|,203 (203),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:32:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:33:simon_dec_insc|,445 (445),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:33:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:3:simon_dec_insc|,134 (134),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:3:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:4:simon_dec_insc|,135 (135),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:4:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:5:simon_dec_insc|,130 (130),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:5:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:6:simon_dec_insc|,131 (131),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:6:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:7:simon_dec_insc|,132 (132),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:7:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:8:simon_dec_insc|,136 (136),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:8:simon_dec_insc,simon_dec,work
            |simon_dec:\simon_dec_generate:9:simon_dec_insc|,129 (129),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_dec:\simon_dec_generate:9:simon_dec_insc,simon_dec,work
            |simon_subkey_calc:\sub_key_generate:0:simon_subkey_calc_insc|,197 (197),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:0:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:10:simon_subkey_calc_insc|,373 (373),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:10:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:11:simon_subkey_calc_insc|,233 (233),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:11:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:12:simon_subkey_calc_insc|,156 (156),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:12:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:13:simon_subkey_calc_insc|,264 (264),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:13:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:14:simon_subkey_calc_insc|,251 (251),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:14:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:15:simon_subkey_calc_insc|,347 (347),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:15:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:16:simon_subkey_calc_insc|,256 (256),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:16:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:17:simon_subkey_calc_insc|,142 (142),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:17:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:18:simon_subkey_calc_insc|,237 (237),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:18:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:19:simon_subkey_calc_insc|,211 (211),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:19:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:1:simon_subkey_calc_insc|,200 (200),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:1:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:20:simon_subkey_calc_insc|,375 (375),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:20:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:21:simon_subkey_calc_insc|,259 (259),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:21:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:22:simon_subkey_calc_insc|,142 (142),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:22:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:23:simon_subkey_calc_insc|,245 (245),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:23:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:24:simon_subkey_calc_insc|,203 (203),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:24:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:25:simon_subkey_calc_insc|,362 (362),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:25:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:26:simon_subkey_calc_insc|,239 (239),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:26:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:27:simon_subkey_calc_insc|,162 (162),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:27:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:28:simon_subkey_calc_insc|,220 (220),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:28:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:29:simon_subkey_calc_insc|,227 (227),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:29:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:2:simon_subkey_calc_insc|,208 (208),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:2:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:30:simon_subkey_calc_insc|,379 (379),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:30:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:31:simon_subkey_calc_insc|,195 (195),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:31:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:32:simon_subkey_calc_insc|,151 (151),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:32:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:3:simon_subkey_calc_insc|,219 (219),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:3:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:4:simon_subkey_calc_insc|,261 (261),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:4:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:5:simon_subkey_calc_insc|,258 (258),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:5:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:6:simon_subkey_calc_insc|,224 (224),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:6:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:7:simon_subkey_calc_insc|,165 (165),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:7:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:8:simon_subkey_calc_insc|,272 (272),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:8:simon_subkey_calc_insc,simon_subkey_calc,work
            |simon_subkey_calc:\sub_key_generate:9:simon_subkey_calc_insc|,395 (395),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|hps:hps_1|simon_top:simon_top_insc|simon_subkey_calc:\sub_key_generate:9:simon_subkey_calc_insc,simon_subkey_calc,work
      |intr_capturer:intr_capturer_0|,3 (3),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0,intr_capturer,soc_system
      |soc_system_button_pio:button_pio|,12 (12),20 (20),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_button_pio:button_pio,soc_system_button_pio,soc_system
      |soc_system_dipsw_pio:dipsw_pio|,27 (27),50 (50),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_dipsw_pio:dipsw_pio,soc_system_dipsw_pio,soc_system
      |soc_system_hps_0:hps_0|,1 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0,soc_system_hps_0,soc_system
         |soc_system_hps_0_fpga_interfaces:fpga_interfaces|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces,soc_system_hps_0_fpga_interfaces,soc_system
         |soc_system_hps_0_hps_io:hps_io|,1 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io,soc_system_hps_0_hps_io,soc_system
            |soc_system_hps_0_hps_io_border:border|,1 (1),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border,soc_system_hps_0_hps_io_border,soc_system
               |hps_sdram:hps_sdram_inst|,0 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst,hps_sdram,soc_system
                  |altera_mem_if_dll_cyclonev:dll|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll,altera_mem_if_dll_cyclonev,soc_system
                  |altera_mem_if_hard_memory_controller_top_cyclonev:c0|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0,altera_mem_if_hard_memory_controller_top_cyclonev,soc_system
                  |altera_mem_if_oct_cyclonev:oct|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct,altera_mem_if_oct_cyclonev,soc_system
                  |hps_sdram_p0:p0|,0 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0,hps_sdram_p0,soc_system
                     |hps_sdram_p0_acv_hard_memphy:umemphy|,0 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy,hps_sdram_p0_acv_hard_memphy,soc_system
                        |hps_sdram_p0_acv_hard_io_pads:uio_pads|,0 (0),36 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads,hps_sdram_p0_acv_hard_io_pads,soc_system
                           |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads,hps_sdram_p0_acv_hard_addr_cmd_pads,soc_system
                              |altddio_out:clock_gen[0].umem_ck_pad|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad,altddio_out,work
                                 |ddio_out_uqe:auto_generated|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated,ddio_out_uqe,work
                              |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc,hps_sdram_p0_acv_ldc,soc_system
                              |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator,hps_sdram_p0_clock_pair_generator,soc_system
                              |hps_sdram_p0_generic_ddio:uaddress_pad|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad,hps_sdram_p0_generic_ddio,soc_system
                              |hps_sdram_p0_generic_ddio:ubank_pad|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad,hps_sdram_p0_generic_ddio,soc_system
                              |hps_sdram_p0_generic_ddio:ucmd_pad|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad,hps_sdram_p0_generic_ddio,soc_system
                              |hps_sdram_p0_generic_ddio:ureset_n_pad|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad,hps_sdram_p0_generic_ddio,soc_system
                           |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|,0 (0),9 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs,hps_sdram_p0_altdqdqs,soc_system
                              |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|,0 (0),9 (9),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst,altdq_dqs2_acv_connect_to_hard_phy_cyclonev,soc_system
                           |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|,0 (0),9 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs,hps_sdram_p0_altdqdqs,soc_system
                              |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|,0 (0),9 (9),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst,altdq_dqs2_acv_connect_to_hard_phy_cyclonev,soc_system
                           |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|,0 (0),9 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs,hps_sdram_p0_altdqdqs,soc_system
                              |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|,0 (0),9 (9),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst,altdq_dqs2_acv_connect_to_hard_phy_cyclonev,soc_system
                           |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|,0 (0),9 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs,hps_sdram_p0_altdqdqs,soc_system
                              |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|,0 (0),9 (9),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst,altdq_dqs2_acv_connect_to_hard_phy_cyclonev,soc_system
                        |hps_sdram_p0_acv_ldc:memphy_ldc|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc,hps_sdram_p0_acv_ldc,soc_system
                  |hps_sdram_pll:pll|,0 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll,hps_sdram_pll,soc_system
      |soc_system_jtag_uart:jtag_uart|,112 (33),113 (13),1024,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart,soc_system_jtag_uart,soc_system
         |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|,32 (32),60 (60),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic,alt_jtag_atlantic,work
         |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|,23 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r,soc_system_jtag_uart_scfifo_r,soc_system
            |scfifo:rfifo|,23 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo,scfifo,work
               |scfifo_3291:auto_generated|,23 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated,scfifo_3291,work
                  |a_dpfifo_5771:dpfifo|,23 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo,a_dpfifo_5771,work
                     |a_fefifo_7cf:fifo_state|,11 (5),8 (2),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state,a_fefifo_7cf,work
                        |cntr_vg7:count_usedw|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw,cntr_vg7,work
                     |altsyncram_7pu1:FIFOram|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram,altsyncram_7pu1,work
                     |cntr_jgb:rd_ptr_count|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count,cntr_jgb,work
                     |cntr_jgb:wr_ptr|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr,cntr_jgb,work
         |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|,24 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w,soc_system_jtag_uart_scfifo_w,soc_system
            |scfifo:wfifo|,24 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo,scfifo,work
               |scfifo_3291:auto_generated|,24 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated,scfifo_3291,work
                  |a_dpfifo_5771:dpfifo|,24 (0),20 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo,a_dpfifo_5771,work
                     |a_fefifo_7cf:fifo_state|,12 (6),8 (2),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state,a_fefifo_7cf,work
                        |cntr_vg7:count_usedw|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw,cntr_vg7,work
                     |altsyncram_7pu1:FIFOram|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram,altsyncram_7pu1,work
                     |cntr_jgb:rd_ptr_count|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count,cntr_jgb,work
                     |cntr_jgb:wr_ptr|,6 (6),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr,cntr_jgb,work
      |soc_system_led_pio:led_pio|,15 (15),10 (10),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_led_pio:led_pio,soc_system_led_pio,soc_system
      |soc_system_master_non_sec:master_non_sec|,569 (0),455 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec,soc_system_master_non_sec,soc_system
         |altera_avalon_packets_to_master:transacto|,237 (0),138 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto,altera_avalon_packets_to_master,soc_system
            |packets_to_master:p2m|,237 (237),138 (138),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_packets_to_master:transacto|packets_to_master:p2m,packets_to_master,soc_system
         |altera_avalon_sc_fifo:fifo|,25 (25),24 (24),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo,altera_avalon_sc_fifo,soc_system
            |altsyncram:mem_rtl_0|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0,altsyncram,work
               |altsyncram_g0n1:auto_generated|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated,altsyncram_g0n1,work
         |altera_avalon_st_bytes_to_packets:b2p|,12 (12),12 (12),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_bytes_to_packets:b2p,altera_avalon_st_bytes_to_packets,soc_system
         |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|,272 (0),263 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface,soc_system
            |altera_jtag_dc_streaming:normal.jtag_dc_streaming|,268 (0),263 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming,altera_jtag_dc_streaming,soc_system
               |altera_avalon_st_clock_crosser:sink_crosser|,8 (3),47 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser,altera_avalon_st_clock_crosser,soc_system
                  |altera_avalon_st_pipeline_base:output_stage|,5 (5),18 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage,altera_avalon_st_pipeline_base,soc_system
                  |altera_std_synchronizer_nocut:in_to_out_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer,altera_std_synchronizer_nocut,soc_system
                  |altera_std_synchronizer_nocut:out_to_in_synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer,altera_std_synchronizer_nocut,soc_system
               |altera_jtag_src_crosser:source_crosser|,1 (0),27 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser,altera_jtag_src_crosser,soc_system
                  |altera_jtag_control_signal_crosser:crosser|,1 (1),9 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser,altera_jtag_control_signal_crosser,soc_system
                     |altera_std_synchronizer:synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer,altera_std_synchronizer,work
               |altera_jtag_streaming:jtag_streaming|,259 (254),186 (167),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming,altera_jtag_streaming,soc_system
                  |altera_avalon_st_idle_inserter:idle_inserter|,1 (1),1 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter,altera_avalon_st_idle_inserter,soc_system
                  |altera_avalon_st_idle_remover:idle_remover|,4 (4),1 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover,altera_avalon_st_idle_remover,soc_system
                  |altera_std_synchronizer:clock_sense_reset_n_synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:clock_sensor_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:clock_to_sample_div2_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:reset_to_sample_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer,altera_std_synchronizer,work
               |altera_std_synchronizer:synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer,altera_std_synchronizer,work
            |altera_jtag_sld_node:node|,4 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node,altera_jtag_sld_node,soc_system
               |sld_virtual_jtag_basic:sld_virtual_jtag_component|,4 (3),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component,sld_virtual_jtag_basic,work
                  |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|,1 (1),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst,sld_virtual_jtag_impl,work
         |altera_avalon_st_packets_to_bytes:p2b|,23 (23),15 (15),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_packets_to_bytes:p2b,altera_avalon_st_packets_to_bytes,soc_system
         |altera_reset_controller:rst_controller|,0 (0),3 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_reset_controller:rst_controller,altera_reset_controller,soc_system
            |altera_reset_synchronizer:alt_rst_sync_uq1|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1,altera_reset_synchronizer,soc_system
      |soc_system_master_non_sec:master_secure|,453 (0),373 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure,soc_system_master_non_sec,soc_system
         |altera_avalon_packets_to_master:transacto|,120 (0),56 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto,altera_avalon_packets_to_master,soc_system
            |packets_to_master:p2m|,120 (120),56 (56),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_packets_to_master:transacto|packets_to_master:p2m,packets_to_master,soc_system
         |altera_avalon_sc_fifo:fifo|,25 (25),24 (24),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo,altera_avalon_sc_fifo,soc_system
            |altsyncram:mem_rtl_0|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0,altsyncram,work
               |altsyncram_g0n1:auto_generated|,0 (0),0 (0),512,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated,altsyncram_g0n1,work
         |altera_avalon_st_bytes_to_packets:b2p|,12 (12),12 (12),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_bytes_to_packets:b2p,altera_avalon_st_bytes_to_packets,soc_system
         |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|,272 (0),263 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface,soc_system
            |altera_jtag_dc_streaming:normal.jtag_dc_streaming|,269 (0),263 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming,altera_jtag_dc_streaming,soc_system
               |altera_avalon_st_clock_crosser:sink_crosser|,8 (3),47 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser,altera_avalon_st_clock_crosser,soc_system
                  |altera_avalon_st_pipeline_base:output_stage|,5 (5),18 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage,altera_avalon_st_pipeline_base,soc_system
                  |altera_std_synchronizer_nocut:in_to_out_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer,altera_std_synchronizer_nocut,soc_system
                  |altera_std_synchronizer_nocut:out_to_in_synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer,altera_std_synchronizer_nocut,soc_system
               |altera_jtag_src_crosser:source_crosser|,1 (0),27 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser,altera_jtag_src_crosser,soc_system
                  |altera_jtag_control_signal_crosser:crosser|,1 (1),9 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser,altera_jtag_control_signal_crosser,soc_system
                     |altera_std_synchronizer:synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer,altera_std_synchronizer,work
               |altera_jtag_streaming:jtag_streaming|,260 (255),186 (167),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming,altera_jtag_streaming,soc_system
                  |altera_avalon_st_idle_inserter:idle_inserter|,1 (1),1 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter,altera_avalon_st_idle_inserter,soc_system
                  |altera_avalon_st_idle_remover:idle_remover|,4 (4),1 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover,altera_avalon_st_idle_remover,soc_system
                  |altera_std_synchronizer:clock_sense_reset_n_synchronizer|,0 (0),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:clock_sensor_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:clock_to_sample_div2_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer,altera_std_synchronizer,work
                  |altera_std_synchronizer:reset_to_sample_synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer,altera_std_synchronizer,work
               |altera_std_synchronizer:synchronizer|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer,altera_std_synchronizer,work
            |altera_jtag_sld_node:node|,3 (0),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node,altera_jtag_sld_node,soc_system
               |sld_virtual_jtag_basic:sld_virtual_jtag_component|,3 (3),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component,sld_virtual_jtag_basic,work
         |altera_avalon_st_packets_to_bytes:p2b|,24 (24),15 (15),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_avalon_st_packets_to_bytes:p2b,altera_avalon_st_packets_to_bytes,soc_system
         |altera_reset_controller:rst_controller|,0 (0),3 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_reset_controller:rst_controller,altera_reset_controller,soc_system
            |altera_reset_synchronizer:alt_rst_sync_uq1|,0 (0),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_master_non_sec:master_secure|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1,altera_reset_synchronizer,soc_system
      |soc_system_mm_interconnect_0:mm_interconnect_0|,1961 (0),1376 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0,soc_system_mm_interconnect_0,soc_system
         |altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|,8 (8),10 (10),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|,34 (34),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|,14 (14),22 (22),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|,34 (34),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:hps_1_s0_agent_rdata_fifo|,37 (37),66 (66),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_1_s0_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:hps_1_s0_agent_rsp_fifo|,28 (28),46 (46),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_1_s0_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|,6 (6),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|,9 (9),14 (14),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|,26 (26),46 (46),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|,34 (34),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|,14 (14),22 (22),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|,34 (34),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|,68 (68),130 (130),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|,14 (14),22 (22),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|,7 (7),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo,soc_system
         |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|,32 (32),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo,soc_system
         |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|,119 (69),25 (7),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni,soc_system
            |altera_merlin_address_alignment:align_address_to_size|,50 (50),18 (18),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:button_pio_s1_burst_adapter|,77 (0),69 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,77 (76),69 (69),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,1 (1),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|,77 (0),74 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,77 (76),74 (74),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,1 (1),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:hps_1_s0_burst_adapter|,79 (0),100 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_1_s0_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,79 (78),100 (100),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_1_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,1 (1),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_1_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|,72 (0),69 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,72 (69),69 (69),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,3 (3),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:led_pio_s1_burst_adapter|,76 (0),73 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,76 (73),73 (73),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,3 (3),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|,73 (0),58 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter,altera_merlin_burst_adapter,soc_system
            |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|,73 (72),58 (58),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter,altera_merlin_burst_adapter_13_1,soc_system
               |altera_merlin_address_alignment:align_address_to_size|,1 (1),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size,altera_merlin_address_alignment,soc_system
         |altera_merlin_master_agent:master_non_sec_master_agent|,12 (12),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_non_sec_master_agent,altera_merlin_master_agent,soc_system
         |altera_merlin_slave_agent:button_pio_s1_agent|,28 (5),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,23 (23),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_agent:dipsw_pio_s1_agent|,30 (7),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,23 (23),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_agent:hps_1_s0_agent|,32 (9),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_1_s0_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,23 (23),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_1_s0_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|,6 (6),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent,altera_merlin_slave_agent,soc_system
         |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|,28 (4),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,24 (24),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_agent:led_pio_s1_agent|,29 (5),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,24 (24),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent,altera_merlin_slave_agent,soc_system
         |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|,30 (6),8 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent,altera_merlin_slave_agent,soc_system
            |altera_merlin_burst_uncompressor:uncompressor|,24 (24),8 (8),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor,altera_merlin_burst_uncompressor,soc_system
         |altera_merlin_slave_translator:button_pio_s1_translator|,5 (5),7 (7),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:dipsw_pio_s1_translator|,4 (4),13 (13),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dipsw_pio_s1_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:hps_1_s0_translator|,3 (3),35 (35),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_1_s0_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|,3 (3),6 (6),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|,2 (2),23 (23),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:led_pio_s1_translator|,5 (5),13 (13),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|,1 (1),1 (1),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|,6 (6),5 (5),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator,altera_merlin_slave_translator,soc_system
         |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|,9 (9),12 (12),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter,soc_system
         |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|,9 (9),10 (10),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter,soc_system
         |altera_merlin_traffic_limiter:master_non_sec_master_limiter|,11 (11),13 (13),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_non_sec_master_limiter,altera_merlin_traffic_limiter,soc_system
         |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|,72 (72),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter,soc_system
         |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|,10 (10),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux,soc_system
         |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|,8 (8),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux,soc_system_mm_interconnect_0_cmd_demux,soc_system
         |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|,13 (13),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002,soc_system_mm_interconnect_0_cmd_demux_002,soc_system
         |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|,37 (33),5 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001,soc_system_mm_interconnect_0_cmd_mux,soc_system
            |altera_merlin_arbitrator:arb|,4 (4),2 (2),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
         |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|,54 (47),7 (4),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003,soc_system_mm_interconnect_0_cmd_mux,soc_system
            |altera_merlin_arbitrator:arb|,7 (5),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
               |altera_merlin_arb_adder:adder|,2 (2),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder,altera_merlin_arb_adder,soc_system
         |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|,53 (46),7 (4),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004,soc_system_mm_interconnect_0_cmd_mux,soc_system
            |altera_merlin_arbitrator:arb|,7 (5),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
               |altera_merlin_arb_adder:adder|,2 (2),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder,altera_merlin_arb_adder,soc_system
         |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|,47 (40),7 (4),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005,soc_system_mm_interconnect_0_cmd_mux,soc_system
            |altera_merlin_arbitrator:arb|,7 (5),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
               |altera_merlin_arb_adder:adder|,2 (2),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder,altera_merlin_arb_adder,soc_system
         |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|,51 (44),7 (4),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux,soc_system_mm_interconnect_0_cmd_mux,soc_system
            |altera_merlin_arbitrator:arb|,7 (5),3 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
               |altera_merlin_arb_adder:adder|,2 (2),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder,altera_merlin_arb_adder,soc_system
         |soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|,75 (71),5 (3),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002,soc_system_mm_interconnect_0_cmd_mux_002,soc_system
            |altera_merlin_arbitrator:arb|,4 (4),2 (2),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb,altera_merlin_arbitrator,soc_system
         |soc_system_mm_interconnect_0_router:router_001|,12 (12),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001,soc_system_mm_interconnect_0_router,soc_system
         |soc_system_mm_interconnect_0_router:router|,8 (8),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router,soc_system_mm_interconnect_0_router,soc_system
         |soc_system_mm_interconnect_0_router_002:router_002|,13 (13),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002,soc_system_mm_interconnect_0_router_002,soc_system
         |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001,soc_system_mm_interconnect_0_rsp_demux,soc_system
         |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003,soc_system_mm_interconnect_0_rsp_demux,soc_system
         |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004,soc_system_mm_interconnect_0_rsp_demux,soc_system
         |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005,soc_system_mm_interconnect_0_rsp_demux,soc_system
         |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|,5 (5),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux,soc_system_mm_interconnect_0_rsp_demux,soc_system
         |soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|,3 (3),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002,soc_system_mm_interconnect_0_rsp_demux_002,soc_system
         |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|,102 (102),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux,soc_system
         |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|,43 (43),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux,soc_system_mm_interconnect_0_rsp_mux,soc_system
         |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|,105 (105),0 (0),0,0,0,0,|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002,soc_system_mm_interconnect_0_rsp_mux_002,soc_system
      |soc_system_onchip_memory2_0:onchip_memory2_0|,0 (0),0 (0),524288,0,0,0,|ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0,soc_system_onchip_memory2_0,soc_system
         |altsyncram:the_altsyncram|,0 (0),0 (0),524288,0,0,0,|ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram,altsyncram,work
            |altsyncram_5nn1:auto_generated|,0 (0),0 (0),524288,0,0,0,|ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated,altsyncram_5nn1,work