

================================================================
== Vitis HLS Report for 'findHSV'
================================================================
* Date:           Tue Oct 21 14:26:23 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BackGrRemoval
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230451|   230451|  2.305 ms|  2.305 ms|  230451|  230451|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r" [RGB2HSV.cpp:29]   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %in_read" [RGB2HSV.cpp:29]   --->   Operation 4 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 %trunc_ln29, i2 1" [RGB2HSV.cpp:29]   --->   Operation 5 'add' 'add_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i2 %trunc_ln29, i2 2" [RGB2HSV.cpp:29]   --->   Operation 6 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.56ns)   --->   "%add_ln29_1 = add i2 %trunc_ln29, i2 3" [RGB2HSV.cpp:29]   --->   Operation 7 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [2/2] (3.52ns)   --->   "%call_ln29 = call void @findHSV_Pipeline_HSV_LOOP, i64 %in_read, i32 %gmem, i2 %trunc_ln29, i2 %add_ln29, i2 %xor_ln29, i2 %add_ln29_1, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_3, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_2, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_1, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_4, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_8, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_12, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_16, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_20, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_24, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_28, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_5, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_9, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_13, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_17, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_21, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_25, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_29, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_6, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_10, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_14, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_18, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_22, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_26, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_30, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_7, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_11, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_15, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_19, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_23, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_27, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_31" [RGB2HSV.cpp:29]   --->   Operation 8 'call' 'call_ln29' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_10, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_11, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_13, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_14, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_15, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_16, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_17, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_18, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_19, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_20, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_21, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_22, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_23, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_24, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_25, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_26, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_27, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_28, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_29, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_30, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_31, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln29 = call void @findHSV_Pipeline_HSV_LOOP, i64 %in_read, i32 %gmem, i2 %trunc_ln29, i2 %add_ln29, i2 %xor_ln29, i2 %add_ln29_1, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_3, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_2, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_1, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_4, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_8, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_12, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_16, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_20, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_24, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_28, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_5, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_9, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_13, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_17, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_21, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_25, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_29, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_6, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_10, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_14, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_18, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_22, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_26, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_30, i8 %BackGrRemoval_PixelBGR_ap_uint_8_h_7, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_11, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_15, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_19, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_23, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_27, i8 %p_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h_31" [RGB2HSV.cpp:29]   --->   Operation 42 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [RGB2HSV.cpp:55]   --->   Operation 43 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 5.085ns
The critical path consists of the following:
	wire read operation ('in_read', RGB2HSV.cpp:29) on port 'in_r' (RGB2HSV.cpp:29) [68]  (0.000 ns)
	'add' operation ('add_ln29', RGB2HSV.cpp:29) [70]  (1.565 ns)
	'call' operation ('call_ln29', RGB2HSV.cpp:29) to 'findHSV_Pipeline_HSV_LOOP' [73]  (3.520 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
