<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='424' type='unsigned int'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='694' u='r' c='_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv'/>
<offset>3296</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='421'>// The hard-wired high half of the address of the global information table
  // for AMDPAL OS type. 0xffffffff represents no hard-wired high half, since
  // current hardware only allows a 16 bit value.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='34' u='w' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='171' u='a' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
