{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 23:28:54 2020 " "Info: Processing started: Mon Nov 09 23:28:54 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dc_4in_16out -c dc_4in_16out --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dc_4in_16out -c dc_4in_16out --timing_analysis_only" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "en q\[11\] 9.158 ns Longest " "Info: Longest tpd from source pin \"en\" to destination pin \"q\[11\]\" is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns en 1 PIN PIN_F4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_F4; Fanout = 3; PIN Node = 'en'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" Compiler "dc_4in_16out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/" "" "" { en } "NODE_NAME" } "" } } { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.280 ns) 4.988 ns q~329 2 COMB LC_X51_Y30_N2 4 " "Info: 2: + IC(3.474 ns) + CELL(0.280 ns) = 4.988 ns; Loc. = LC_X51_Y30_N2; Fanout = 4; COMB Node = 'q~329'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" Compiler "dc_4in_16out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/" "" "3.754 ns" { en q~329 } "NODE_NAME" } "" } } { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.075 ns) 5.413 ns q~338 3 COMB LC_X51_Y30_N4 1 " "Info: 3: + IC(0.350 ns) + CELL(0.075 ns) = 5.413 ns; Loc. = LC_X51_Y30_N4; Fanout = 1; COMB Node = 'q~338'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" Compiler "dc_4in_16out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/" "" "0.425 ns" { q~329 q~338 } "NODE_NAME" } "" } } { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(2.404 ns) 9.158 ns q\[11\] 4 PIN PIN_D5 0 " "Info: 4: + IC(1.341 ns) + CELL(2.404 ns) = 9.158 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'q\[11\]'" {  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" Compiler "dc_4in_16out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/" "" "3.745 ns" { q~338 q[11] } "NODE_NAME" } "" } } { "dc_4in_16out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/dc_4in_16out.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.993 ns 43.60 % " "Info: Total cell delay = 3.993 ns ( 43.60 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.165 ns 56.40 % " "Info: Total interconnect delay = 5.165 ns ( 56.40 % )" {  } {  } 0}  } { { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out_cmp.qrpt" Compiler "dc_4in_16out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/db/dc_4in_16out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_4in_16out_quartus/" "" "9.158 ns" { en q~329 q~338 q[11] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "9.158 ns" { en en~out0 q~329 q~338 q[11] } { 0.000ns 0.000ns 3.474ns 0.350ns 1.341ns } { 0.000ns 1.234ns 0.280ns 0.075ns 2.404ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 23:28:55 2020 " "Info: Processing ended: Mon Nov 09 23:28:55 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
