abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 1803222186
maxLevel = 2
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 10575338 us
--------------- round 2 ---------------
seed = 1995378452
maxLevel = 2
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 18557275 us
--------------- round 3 ---------------
seed = 262703413
maxLevel = 2
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 26794735 us
--------------- round 4 ---------------
seed = 3085987941
maxLevel = 2
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 34620715 us
--------------- round 5 ---------------
seed = 393169955
maxLevel = 2
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 43294082 us
--------------- round 6 ---------------
seed = 536225991
maxLevel = 2
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 51676891 us
--------------- round 7 ---------------
seed = 2942772662
maxLevel = 2
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 957
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 59078469 us
--------------- round 8 ---------------
seed = 4157054378
maxLevel = 2
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 66925309 us
--------------- round 9 ---------------
seed = 473043878
maxLevel = 2
n366 is replaced by 351 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 75396860 us
--------------- round 10 ---------------
seed = 431673891
maxLevel = 2
n799 is replaced by n534 with estimated error 0
error = 0
area = 2414
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2414_47.5.blif
time = 83024544 us
--------------- round 11 ---------------
seed = 2537147687
maxLevel = 2
n422 is replaced by 206 with estimated error 0
error = 0
area = 2412
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2412_47.5.blif
time = 92000730 us
--------------- round 12 ---------------
seed = 485188474
maxLevel = 2
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2411_47.5.blif
time = 98267956 us
--------------- round 13 ---------------
seed = 426534174
maxLevel = 2
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2410
delay = 47.5
#gates = 953
output circuit appNtk/c5315_13_0_2410_47.5.blif
time = 105179317 us
--------------- round 14 ---------------
seed = 2991630678
maxLevel = 2
n413 is replaced by 316 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 952
output circuit appNtk/c5315_14_0_2408_47.5.blif
time = 113239127 us
--------------- round 15 ---------------
seed = 2476104724
maxLevel = 2
n455 is replaced by 273 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 951
output circuit appNtk/c5315_15_0_2406_47.5.blif
time = 120939424 us
--------------- round 16 ---------------
seed = 1440410337
maxLevel = 2
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2404
delay = 47.5
#gates = 950
output circuit appNtk/c5315_16_0_2404_47.5.blif
time = 128558691 us
--------------- round 17 ---------------
seed = 2067278221
maxLevel = 2
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 949
output circuit appNtk/c5315_17_0_2402_47.5.blif
time = 136584368 us
--------------- round 18 ---------------
seed = 2469177926
maxLevel = 2
n477 is replaced by 218 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_18_0_2400_47.5.blif
time = 143994672 us
--------------- round 19 ---------------
seed = 2366733428
maxLevel = 2
n441 is replaced by 281 with estimated error 0
error = 0
area = 2398
delay = 47.5
#gates = 947
output circuit appNtk/c5315_19_0_2398_47.5.blif
time = 151567674 us
--------------- round 20 ---------------
seed = 793201105
maxLevel = 2
n470 is replaced by 234 with estimated error 0
error = 0
area = 2396
delay = 47.5
#gates = 946
output circuit appNtk/c5315_20_0_2396_47.5.blif
time = 159814841 us
--------------- round 21 ---------------
seed = 2269934939
maxLevel = 2
n379 is replaced by 308 with estimated error 0
error = 0
area = 2394
delay = 47.5
#gates = 945
output circuit appNtk/c5315_21_0_2394_47.5.blif
time = 167722300 us
--------------- round 22 ---------------
seed = 3786978674
maxLevel = 2
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 945
output circuit appNtk/c5315_22_0_2393_47.4.blif
time = 175209814 us
--------------- round 23 ---------------
seed = 2809941893
maxLevel = 2
n463 is replaced by 210 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 944
output circuit appNtk/c5315_23_0_2391_47.4.blif
time = 182994781 us
--------------- round 24 ---------------
seed = 2054141473
maxLevel = 2
n448 is replaced by 265 with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit appNtk/c5315_24_0_2389_47.4.blif
time = 188948149 us
--------------- round 25 ---------------
seed = 2347451077
maxLevel = 2
n434 is replaced by 226 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2387_47.4.blif
time = 194871209 us
--------------- round 26 ---------------
seed = 1099869856
maxLevel = 2
n389 is replaced by 341 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2385_47.4.blif
time = 200758730 us
--------------- round 27 ---------------
seed = 1384613462
maxLevel = 2
n396 is replaced by 324 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 206701470 us
--------------- round 28 ---------------
seed = 2167529960
maxLevel = 2
n426 is replaced by 257 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 212555498 us
--------------- round 29 ---------------
seed = 3429732238
maxLevel = 2
n809 is replaced by n554 with estimated error 0.00082
error = 0.00082
area = 2372
delay = 47.4
#gates = 936
output circuit appNtk/c5315_29_0.00082_2372_47.4.blif
time = 218284039 us
--------------- round 30 ---------------
seed = 4255691554
maxLevel = 2
n784 is replaced by n520 with estimated error 0.0019
error = 0.0019
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.0019_2362_47.4.blif
time = 223366404 us
--------------- round 31 ---------------
seed = 4024008580
maxLevel = 2
n938 is replaced by zero with estimated error 0.00408
error = 0.00408
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00408_2351_47.4.blif
time = 228514302 us
--------------- round 32 ---------------
seed = 3537800676
maxLevel = 2
n787 is replaced by n594 with inverter with estimated error 0.00537
error = 0.00537
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00537_2346_47.4.blif
time = 233552095 us
--------------- round 33 ---------------
seed = 1502750832
maxLevel = 2
n794 is replaced by zero with estimated error 0.00547
error = 0.00547
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00547_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 238509207 us
--------------- round 34 ---------------
seed = 222333654
maxLevel = 2
n521 is replaced by zero with estimated error 0.0062
error = 0.0062
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.0062_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 243332999 us
--------------- round 35 ---------------
seed = 719873948
maxLevel = 2
n558 is replaced by zero with estimated error 0.00599
error = 0.00599
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00599_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 247623098 us
--------------- round 36 ---------------
seed = 609479470
maxLevel = 2
n522 is replaced by zero with estimated error 0.00598
error = 0.00598
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00598_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 251912831 us
--------------- round 37 ---------------
seed = 1508709744
maxLevel = 2
n810 is replaced by n555 with estimated error 0.00716
error = 0.00716
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00716_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 256201696 us
--------------- round 38 ---------------
seed = 4057397581
maxLevel = 2
n555 is replaced by zero with estimated error 0.0081
error = 0.0081
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.0081_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 260479607 us
--------------- round 39 ---------------
seed = 2504830358
maxLevel = 2
n557 is replaced by zero with estimated error 0.00845
error = 0.00845
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00845_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 264703067 us
--------------- round 40 ---------------
seed = 3126879383
maxLevel = 2
n556 is replaced by zero with estimated error 0.00843
error = 0.00843
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00843_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 268926255 us
--------------- round 41 ---------------
seed = 480988669
maxLevel = 2
n1069 is replaced by n648 with estimated error 0.01125
error = 0.01125
area = 2315
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01125_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 273145261 us
--------------- round 42 ---------------
seed = 3817000203
maxLevel = 2
n1079 is replaced by n800 with estimated error 0.01083
error = 0.01083
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.01083_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 277397186 us
--------------- round 43 ---------------
seed = 534381943
maxLevel = 2
n785 is replaced by n593 with estimated error 0.01131
error = 0.01131
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.01131_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 281594795 us
--------------- round 44 ---------------
seed = 146357636
maxLevel = 2
n781 is replaced by n593 with estimated error 0.01184
error = 0.01184
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01184_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 285783164 us
--------------- round 45 ---------------
seed = 2879506905
maxLevel = 2
n776 is replaced by n592 with estimated error 0.01404
error = 0.01404
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01404_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 289961483 us
--------------- round 46 ---------------
seed = 1666592497
maxLevel = 2
n1178 is replaced by n592 with estimated error 0.01509
error = 0.01509
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.01509_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 294111299 us
--------------- round 47 ---------------
seed = 3602231354
maxLevel = 2
n1165 is replaced by one with estimated error 0.01479
error = 0.01479
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01479_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 298250306 us
--------------- round 48 ---------------
seed = 538860422
maxLevel = 2
n648 is replaced by n611 with inverter with estimated error 0.01787
error = 0.01787
area = 2299
delay = 47.4
#gates = 907
output circuit appNtk/c5315_48_0.01787_2299_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 302382540 us
--------------- round 49 ---------------
seed = 2531646040
maxLevel = 2
n800 is replaced by n611 with estimated error 0.01892
error = 0.01892
area = 2298
delay = 47.4
#gates = 906
output circuit appNtk/c5315_49_0.01892_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 306514115 us
--------------- round 50 ---------------
seed = 4183114273
maxLevel = 2
n644 is replaced by n673 with estimated error 0.02212
error = 0.02212
area = 2295
delay = 47.4
#gates = 904
output circuit appNtk/c5315_50_0.02212_2295_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 310645110 us
--------------- round 51 ---------------
seed = 1044072373
maxLevel = 2
n666 is replaced by n645 with estimated error 0.02422
error = 0.02422
area = 2293
delay = 47.4
#gates = 903
output circuit appNtk/c5315_51_0.02422_2293_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 314743630 us
--------------- round 52 ---------------
seed = 994562805
maxLevel = 2
n553 is replaced by zero with estimated error 0.0255
error = 0.0255
area = 2289
delay = 47.4
#gates = 901
output circuit appNtk/c5315_52_0.0255_2289_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 318855124 us
--------------- round 53 ---------------
seed = 1707729017
maxLevel = 2
n703 is replaced by one with estimated error 0.02939
error = 0.02939
area = 2287
delay = 47.4
#gates = 900
output circuit appNtk/c5315_53_0.02939_2287_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 322981447 us
--------------- round 54 ---------------
seed = 403816041
maxLevel = 2
n705 is replaced by n590 with estimated error 0.02898
error = 0.02898
area = 2285
delay = 47.4
#gates = 899
output circuit appNtk/c5315_54_0.02898_2285_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 327053788 us
--------------- round 55 ---------------
seed = 1280599667
maxLevel = 2
n704 is replaced by n706 with estimated error 0.02937
error = 0.02937
area = 2284
delay = 47.4
#gates = 898
output circuit appNtk/c5315_55_0.02937_2284_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 331102395 us
--------------- round 56 ---------------
seed = 334503121
maxLevel = 2
n702 is replaced by zero with estimated error 0.02961
error = 0.02961
area = 2280
delay = 47.4
#gates = 896
output circuit appNtk/c5315_56_0.02961_2280_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 335142229 us
--------------- round 57 ---------------
seed = 699051422
maxLevel = 2
exceed error bound
