# Prácticas vhdl de Tecnología Organización de Computadores

1. Hardware Design and Modeling with VHDL
 1.1. Design Flow
 1.2. Hardware Description Language (HDL)
 1.3. Simulation with VHDL
 1.4. VHDL Modeling
 1.5. Basic Elements of VHDL
 1.6. Finite State Machine (FSM)
 1.7. Other Elements of VHDL
 1.8. Techbenches
2. Physical Parameter Measurement
2.1. Why evaluate?
2.2. Technological evolution
2.3. Static Time Analysis (STA)
2.4. Dynamic behavior
2.5. Area measurement
2.6. Power-Consumption measurement
3. Advanced Combinational Design
 3.1. Previous Knowledge
 3.2. Multimodule Design
 3.3. Multi-function Functional Units
 3.5. 1D and 2D Iterative Networks
 3.5. Techniques to Improve Performance
 3.6. Pipelining
 3.7. Design Errors
4. Algorithmic Design
 4.1. Introduction
 4.2. Storage Elements
 4.3. ASM diagrams, Datapath and Control Unit
 4.4. Principles of design
 4.5. RTL design
5. Memories
 5.1. Memory Hierarchy
 5.2. Memory Technologies
 5.3. Memory Organization
 5.4. Latency, Cycle Time, Bandwidth and Interleaving
 5.5. Associative Memory
 5.6. Error Detection Codes
6. Arithmetic
 6.1. Fast Adders
 6.2. Signed and Unsigned Multipliers
 6.3. Sequential Divider
