<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TEST_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MULTU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SLT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SLTU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SL_LOGI.ngr"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SL_LOGI_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SR_ARITH.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SR_LOGI.ngr"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/TOP_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/TOP_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412410895" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412410895" xil_pn:in_ck="-1676328431168135531" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ADD_TEST.vhd"/>
      <outfile xil_pn:name="ALU_TEST.vhd"/>
      <outfile xil_pn:name="BOOTH_MUL.vhd"/>
      <outfile xil_pn:name="BOOTH_MULT_TEST.vhd"/>
      <outfile xil_pn:name="DIV.vhd"/>
      <outfile xil_pn:name="DIVU.vhd"/>
      <outfile xil_pn:name="DIVU_TEST.vhd"/>
      <outfile xil_pn:name="DIV_TEST.vhd"/>
      <outfile xil_pn:name="MULTU.vhd"/>
      <outfile xil_pn:name="MULTU_TEST.vhd"/>
      <outfile xil_pn:name="SLT.vhd"/>
      <outfile xil_pn:name="SLTU.vhd"/>
      <outfile xil_pn:name="SLTU_TEST.vhd"/>
      <outfile xil_pn:name="SLT_TEST.vhd"/>
      <outfile xil_pn:name="SL_LOGI.vhd"/>
      <outfile xil_pn:name="SL_LOGI_TEST.vhd"/>
      <outfile xil_pn:name="SR_ARITH.vhd"/>
      <outfile xil_pn:name="SR_ARITH_TEST.vhd"/>
      <outfile xil_pn:name="SR_LOGI.vhd"/>
      <outfile xil_pn:name="SR_LOGI_TEST.vhd"/>
      <outfile xil_pn:name="SUB.vhd"/>
      <outfile xil_pn:name="SUB_TEST.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412410895" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4843377738577656457" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412410895" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7449860226747678165" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412410895" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2438711550996606647" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412410895" xil_pn:in_ck="-1676328431168135531" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ADD_TEST.vhd"/>
      <outfile xil_pn:name="ALU_TEST.vhd"/>
      <outfile xil_pn:name="BOOTH_MUL.vhd"/>
      <outfile xil_pn:name="BOOTH_MULT_TEST.vhd"/>
      <outfile xil_pn:name="DIV.vhd"/>
      <outfile xil_pn:name="DIVU.vhd"/>
      <outfile xil_pn:name="DIVU_TEST.vhd"/>
      <outfile xil_pn:name="DIV_TEST.vhd"/>
      <outfile xil_pn:name="MULTU.vhd"/>
      <outfile xil_pn:name="MULTU_TEST.vhd"/>
      <outfile xil_pn:name="SLT.vhd"/>
      <outfile xil_pn:name="SLTU.vhd"/>
      <outfile xil_pn:name="SLTU_TEST.vhd"/>
      <outfile xil_pn:name="SLT_TEST.vhd"/>
      <outfile xil_pn:name="SL_LOGI.vhd"/>
      <outfile xil_pn:name="SL_LOGI_TEST.vhd"/>
      <outfile xil_pn:name="SR_ARITH.vhd"/>
      <outfile xil_pn:name="SR_ARITH_TEST.vhd"/>
      <outfile xil_pn:name="SR_LOGI.vhd"/>
      <outfile xil_pn:name="SR_LOGI_TEST.vhd"/>
      <outfile xil_pn:name="SUB.vhd"/>
      <outfile xil_pn:name="SUB_TEST.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="top.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1412410916" xil_pn:in_ck="-1676328431168135531" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3290445488233901598" xil_pn:start_ts="1412410895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TEST_beh.prj"/>
      <outfile xil_pn:name="ALU_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1412410917" xil_pn:in_ck="-8747377708259282480" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5145592326017661669" xil_pn:start_ts="1412410916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1412162387" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412162387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8891376092193366653" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2438711550996606647" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7947298879573668325" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412162635" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6785491692216016659" xil_pn:start_ts="1412162635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412412688" xil_pn:in_ck="-6715101466021535794" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6798713332275380400" xil_pn:start_ts="1412412624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TEST_beh.prj"/>
      <outfile xil_pn:name="MULTU.ngr"/>
      <outfile xil_pn:name="SLT.ngr"/>
      <outfile xil_pn:name="SLTU.ngr"/>
      <outfile xil_pn:name="SL_LOGI.ngr"/>
      <outfile xil_pn:name="SR_ARITH.ngr"/>
      <outfile xil_pn:name="SR_LOGI.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.lso"/>
      <outfile xil_pn:name="alu.ngc"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="alu.prj"/>
      <outfile xil_pn:name="alu.stx"/>
      <outfile xil_pn:name="alu.syr"/>
      <outfile xil_pn:name="alu.xst"/>
      <outfile xil_pn:name="alu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1412162418" xil_pn:in_ck="154288920063" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="671693597790110432" xil_pn:start_ts="1412162418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
