/**
 *GPIO
 *
 * @author Salma Mohammed Hamed
 * @date  6 Feb 2024
 * @version V01
 *
*/
#ifndef __GPIO_PRIVATE_H__
#define __GPIO_PRIVATE_H__

#define GPIOA_BASE_ADDRESS	 0x40010800
#define GPIOB_BASE_ADDRESS	 0x40010C00
#define GPIOC_BASE_ADDRESS	 0x40011000

/******************************************< REGISTERS ADDRESSES FOR PORT A ******************************************/
#define GPIOA_CRL_R			*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x00)) 	/**< PORT A CONFIGURATION REGISTER LOW */
#define GPIOA_CRH_R			*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x04)) 	/**< PORT A CONFIGURATION REGISTER HIGH */
#define GPIOA_IDR_R			*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x08))		/**< PORT A INPUT DATA REGISTER */
#define GPIOA_ODR_R			*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x0C))		/**< PORT A OUTPUT DATA REGISTER */
#define GPIOA_BSR_R 	    *((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x10))		/**< PORT A BIT SET/RESET REGISTER */
#define GPIOA_BRR_R			*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x14)) 	/**< PORT A BIT RESET REGISTER */
#define GPIOA_LCK_R	    	*((volatile u32 *)(GPIOA_BASE_ADDRESS + 0x18)) 	/**< PORT A CONFIGURATION LOCK REGISTER */

/******************************************< REGISTERS ADDRESSES FOR PORT B ******************************************/
#define GPIOB_CRL_R			*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x00))		/**< PORT B CONFIGURATION REGISTER LOW */
#define GPIOB_CRH_R			*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x04))  	/**< PORT B CONFIGURATION REGISTER HIGH */
#define GPIOB_IDR_R			*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x08))  	/**< PORT B INPUT DATA REGISTER */
#define GPIOB_ODR_R			*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x0C))  	/**< PORT B OUTPUT DATA REGISTER */
#define GPIOB_BSR_R 		*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x10))		/**< PORT B BIT SET/RESET REGISTER */
#define GPIOB_BRR_R			*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x14))		/**< PORT B BIT RESET REGISTER */
#define GPIOB_LCK_R	    	*((volatile u32 *)(GPIOB_BASE_ADDRESS + 0x18))		/**< PORT B CONFIGURATION LOCK REGISTER */

/******************************************< REGISTERS ADDRESSES FOR PORT C ******************************************/
#define GPIOC_CRL_R			*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x00))		/**< PORT C CONFIGURATION REGISTER LOW */
#define GPIOC_CRH_R			*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x04))   	/**< PORT C CONFIGURATION REGISTER HIGH */
#define GPIOC_IDR_R			*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x08))   	/**< PORT C INPUT DATA REGISTER */
#define GPIOC_ODR_R			*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x0C))   	/**< PORT C OUTPUT DATA REGISTER */
#define GPIOC_BSR_R 		*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x10))		/**< PORT C BIT SET/RESET REGISTER */
#define GPIOC_BRR_R			*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x14))   	/**< PORT C BIT RESET REGISTER */
#define GPIOC_LCK_R	    	*((volatile u32 *)(GPIOC_BASE_ADDRESS + 0x18))  	/**< PORT C CONFIGURATION LOCK REGISTER */



#endif /**< __GPIO_PRIVATE_H__ */
