<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.232</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.232</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>7.232</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.768</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.768</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.768</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.768</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>8</BRAM>
    <CLB>0</CLB>
    <DSP>3</DSP>
    <FF>7442</FF>
    <LATCH>0</LATCH>
    <LUT>5707</LUT>
    <SRL>942</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="dec_MIMD" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="15">ALU_operation_U control_s_axi_U data_a_U data_b_U data_result_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136 grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190 grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180 grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158 grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146 grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206</SubModules>
    <Resources BRAM="8" DSP="3" FF="7442" LUT="5707" LogicLUT="4765" RAMB18="8" SRL="942"/>
    <LocalResources FF="324" LUT="3" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="U0/ALU_operation_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="18" LogicLUT="18" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="dec_MIMD_control_s_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_control_s_axi">
    <Resources FF="344" LUT="374" LogicLUT="374"/>
  </RtlModule>
  <RtlModule CELL="U0/data_a_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="73" LogicLUT="73" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/data_b_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="101" LogicLUT="101" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/data_result_U" BINDMODULE="dec_MIMD_data_result_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_result_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="33" LogicLUT="33" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem0_m_axi_U" BINDMODULE="dec_MIMD_gmem0_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem0_m_axi">
    <Resources BRAM="1" FF="730" LUT="493" LogicLUT="430" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem1_m_axi_U" BINDMODULE="dec_MIMD_gmem1_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem1_m_axi">
    <Resources BRAM="1" FF="730" LUT="496" LogicLUT="433" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem2_m_axi_U" BINDMODULE="dec_MIMD_gmem2_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem2_m_axi">
    <Resources BRAM="1" FF="966" LUT="724" LogicLUT="552" RAMB18="1" SRL="172"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem3_m_axi_U" BINDMODULE="dec_MIMD_gmem3_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem3_m_axi">
    <Resources BRAM="1" FF="730" LUT="495" LogicLUT="432" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="78" LUT="32" LogicLUT="31" SRL="1"/>
    <LocalResources FF="76" LUT="8" LogicLUT="7" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_104_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="213" LUT="158" LogicLUT="151" SRL="7"/>
    <LocalResources FF="211" LUT="134" LogicLUT="127" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_19_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="119" LUT="95" LogicLUT="88" SRL="7"/>
    <LocalResources FF="117" LUT="72" LogicLUT="65" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_30_1_fu_180/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_30_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="307" LUT="51" LogicLUT="44" SRL="7"/>
    <LocalResources FF="305" LUT="16" LogicLUT="9" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_37_1_fu_158/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_37_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U4 sdiv_32ns_32ns_32_36_1_U5</SubModules>
    <Resources DSP="3" FF="2823" LUT="2505" LogicLUT="1950" SRL="555"/>
    <LocalResources DSP="3" FF="641" LUT="794" LogicLUT="300" SRL="494"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/mul_32s_32s_32_2_1_U4" BINDMODULE="dec_MIMD_mul_32s_32s_32_2_1" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1.vhd" ORIG_REF_NAME="dec_MIMD_mul_32s_32s_32_2_1">
    <Resources FF="32"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_49_1_fu_146/sdiv_32ns_32ns_32_36_1_U5" BINDMODULE="dec_MIMD_sdiv_32ns_32ns_32_36_1" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_49_1.vhd" ORIG_REF_NAME="dec_MIMD_sdiv_32ns_32ns_32_36_1">
    <Resources FF="2148" LUT="1695" LogicLUT="1634" SRL="61"/>
    <LocalResources FF="96"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="78" LUT="56" LogicLUT="55" SRL="1"/>
    <LocalResources FF="76" LUT="37" LogicLUT="36" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_9_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3176"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" LINE_NUMBER="3173"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.979" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.546" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/CE" LOGIC_LEVELS="6" MAX_FANOUT="100" SLACK="2.768" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2702"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="3182"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/dec_MIMD_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/dec_MIMD_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/dec_MIMD_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/dec_MIMD_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/dec_MIMD_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/dec_MIMD_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
