
---------- Begin Simulation Statistics ----------
final_tick                                 5425768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   130715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   144.19                       # Real time elapsed on the host
host_tick_rate                               37630469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005426                       # Number of seconds simulated
sim_ticks                                  5425768000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12268613                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5928271                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.085154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.085154                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    539845                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   299411                       # number of floating regfile writes
system.cpu.idleCycles                           84779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                78696                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2211251                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.847106                       # Inst execution rate
system.cpu.iew.exec_refs                      4046272                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1654332                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  888729                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2438080                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1717                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1682519                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20624664                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2391940                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            163295                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20043940                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6951                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                709154                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  58670                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                723101                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        63360                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15336                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22710760                       # num instructions consuming a value
system.cpu.iew.wb_count                      19976544                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609503                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13842280                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.840895                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19999794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31033562                       # number of integer regfile reads
system.cpu.int_regfile_writes                15986410                       # number of integer regfile writes
system.cpu.ipc                               0.921529                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.921529                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            194483      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15488751     76.65%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85455      0.42%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116686      0.58%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42877      0.21%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  491      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22868      0.11%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                35952      0.18%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              123266      0.61%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                385      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2318262     11.47%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1518603      7.52%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          109523      0.54%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149576      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20207236                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  523428                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1036712                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       477609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             696977                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      351625                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017401                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  290411     82.59%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     29      0.01%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     96      0.03%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    15      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  33399      9.50%     92.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16084      4.57%     96.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1058      0.30%     97.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10529      2.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19840950                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50504972                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19498935                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21705385                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20624485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20207236                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1777519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2091152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10766758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.876817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.387652                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5505527     51.13%     51.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              742933      6.90%     58.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              889444      8.26%     66.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              935491      8.69%     74.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              765265      7.11%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              601334      5.59%     87.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              719092      6.68%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              364716      3.39%     97.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              242956      2.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10766758                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.862154                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68657                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13182                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2438080                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1682519                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8447067                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10851537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69280                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122991                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            580                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2465158                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2032574                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68597                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               908389                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  874738                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.295530                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  118517                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           57330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50480                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6850                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          348                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1768577                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             57736                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10510409                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.793187                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.662643                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5883083     55.97%     55.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1060879     10.09%     66.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          514274      4.89%     70.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          937273      8.92%     79.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          277665      2.64%     82.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          336142      3.20%     85.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          327774      3.12%     88.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          198679      1.89%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          974640      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10510409                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        974640                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3466226                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3466226                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3466226                       # number of overall hits
system.cpu.dcache.overall_hits::total         3466226                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69698                       # number of overall misses
system.cpu.dcache.overall_misses::total         69698                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4472343998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4472343998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4472343998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4472343998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3535924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3535924                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3535924                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3535924                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64167.465322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64167.465322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64167.465322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64167.465322                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15398                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               361                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.653740                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40547                       # number of writebacks
system.cpu.dcache.writebacks::total             40547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3157360998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3157360998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3157360998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3157360998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012658                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70544.518131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70544.518131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70544.518131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70544.518131                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44244                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1885292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1885292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1943434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1943434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1919798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1919798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56321.625225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56321.625225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22306                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    708654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    708654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58086.434426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58086.434426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1580934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1580934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2528909998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2528909998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71860.365935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71860.365935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2448706498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2448706498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75212.903462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75212.903462                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.211281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3510983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.447203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.211281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7116604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7116604                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1982156                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5380613                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3035315                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                310004                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  58670                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               871763                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11125                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21384024                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60694                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2393989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1654336                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           580                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18328                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2200502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11765183                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2465158                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1043735                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8493665                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  139570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  338                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2424                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1726123                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 16442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10766758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.056504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.194074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7084105     65.80%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159009      1.48%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   407581      3.79%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   315081      2.93%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   201520      1.87%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   221949      2.06%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   260739      2.42%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   191984      1.78%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1924790     17.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10766758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.227171                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.084195                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1708248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1708248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1708248                       # number of overall hits
system.cpu.icache.overall_hits::total         1708248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17874                       # number of overall misses
system.cpu.icache.overall_misses::total         17874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337668500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337668500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337668500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337668500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1726122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1726122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1726122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1726122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010355                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010355                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010355                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010355                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18891.602327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18891.602327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18891.602327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18891.602327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16741                       # number of writebacks
system.cpu.icache.writebacks::total             16741                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          625                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          625                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286515000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286515000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286515000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009993                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16610.528147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16610.528147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16610.528147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16610.528147                       # average overall mshr miss latency
system.cpu.icache.replacements                  16741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1708248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1708248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337668500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337668500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1726122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1726122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18891.602327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18891.602327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286515000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16610.528147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16610.528147                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.099786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1725497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.034611                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.099786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3469493                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3469493                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1726489                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           501                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      468555                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  198396                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5270                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 198                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  66394                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5257                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5425768000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  58670                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2144108                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1721919                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2476                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3177520                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3662065                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               21159031                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7350                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 130344                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    354                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3482472                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            23576848                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55570833                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32791870                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    684902                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2713142                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      55                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1708410                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30141430                       # The number of ROB reads
system.cpu.rob.writes                        41488809                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7103                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23001                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15898                       # number of overall hits
system.l2.overall_hits::.cpu.data                7103                       # number of overall hits
system.l2.overall_hits::total                   23001                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37653                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1350                       # number of overall misses
system.l2.overall_misses::.cpu.data             37653                       # number of overall misses
system.l2.overall_misses::total                 39003                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3013700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3107191000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3013700000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3107191000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69252.592593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80038.775131                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79665.435992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69252.592593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80038.775131                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79665.435992                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27394                       # number of writebacks
system.l2.writebacks::total                     27394                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39003                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39003                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2630222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2709914500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2630222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2709914500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59031.481481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69854.248001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69479.642592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59031.481481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69854.248001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69479.642592                       # average overall mshr miss latency
system.l2.replacements                          30854                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16741                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16741                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16741                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28825                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2359651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2359651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81861.266262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81861.266262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2066290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2066290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71683.972246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71683.972246                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69252.592593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69252.592593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79692500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79692500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59031.481481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59031.481481                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    654049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    654049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.723903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74088.015406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74088.015406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    563931500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    563931500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.723903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63879.870865                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63879.870865                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7671.439274                       # Cycle average of tags in use
system.l2.tags.total_refs                      122972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.149414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.930998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       249.145837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7413.362440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1713                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022846                       # Number of tag accesses
system.l2.tags.data_accesses                  1022846                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708545500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25722                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39003                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27394                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.350299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.479680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    174.012603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1665     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.388623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.827473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1359     81.38%     81.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              289     17.31%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2496192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    460.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5425502000                       # Total gap between requests
system.mem_ctrls.avgGap                      81713.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751616                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15924012.969223896042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 444138415.059398055077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 322832822.929399132729                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1350                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37653                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27394                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35142500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1387671500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 121948953500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26031.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36854.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4451666.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2496192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37653                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39003                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15924013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    444138415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        460062428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15924013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15924013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    323127712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       323127712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    323127712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15924013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    444138415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       783190140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39003                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27369                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1701                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               691507750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             195015000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1422814000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17729.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36479.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19133                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14570                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.034235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.392059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   144.080116                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21411     65.56%     65.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7072     21.66%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1837      5.63%     92.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          954      2.92%     95.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          650      1.99%     97.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          319      0.98%     98.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          186      0.57%     99.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      0.20%     99.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          162      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32657                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2496192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751616                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              460.062428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              322.832823                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117231660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62279745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139772640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71435700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 427789440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2389170960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     71561760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3279241905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.382993                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    166303250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    180960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5078504750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       116025000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61653570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138708780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71430480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 427789440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2387426760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     73030560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3276064590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.797396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    169862000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    180960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5074946000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27394                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2883                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28825                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108283                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4249408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4249408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4249408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39003                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48753750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16741                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7157                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17249                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51238                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184996                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2175296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5459392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7634688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30855                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92262     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    596      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92860                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5425768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118783500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25873999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67134500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
