strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4369796750>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4369ab5410>",
		fillcolor=turquoise,
		label="17:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4369796bd0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43697e3e10>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:IF" -> "20:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f43697f1150>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f43697f1390>",
		fillcolor=turquoise,
		label="27:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43697fdc50>]",
		style=filled,
		typ=Block];
	"22:IF" -> "27:BL"	[cond="['q']",
		label="!((q == 9))",
		lineno=22];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f436978e290>",
		fillcolor=turquoise,
		label="23:BL
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43697f1550>]",
		style=filled,
		typ=Block];
	"22:IF" -> "23:BL"	[cond="['q']",
		label="(q == 9)",
		lineno=22];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f43697e3610>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4369ab50d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"17:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4369ab5790>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['slowena']",
		label=slowena,
		lineno=20];
	"27:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"Leaf_14:AL" -> "14:AL";
	"23:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
