12:15:12 INFO  : Registering command handlers for SDK TCF services
12:15:18 INFO  : Launching XSCT server: xsct -n -interactive /media/psf/raid/simon/src/verilog/xls/xls.sdk/temp_xsdb_launch_script.tcl
12:15:31 INFO  : XSCT server has started successfully.
12:15:31 INFO  : Successfully done setting XSCT server connection channel  
12:15:34 INFO  : Successfully done setting SDK workspace  
12:15:34 INFO  : Processing command line option -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf.
12:26:13 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.bin
12:26:13 INFO  : Creating new bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
12:26:17 INFO  : Bootgen command execution is done.
13:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:20 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.mcs
13:47:20 INFO  : Overwriting existing bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
13:47:28 INFO  : Bootgen command execution is done.
13:50:17 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.bin -w on
13:50:17 INFO  : Overwriting existing bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
13:50:19 INFO  : Bootgen command execution is done.
13:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
13:51:21 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:18 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
18:20:18 INFO  : 'jtag frequency' command is executed.
18:20:18 INFO  : Context for 'APU' is selected.
18:20:18 INFO  : System reset is completed.
18:20:21 INFO  : 'after 3000' command is executed.
18:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
18:20:33 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
18:20:34 INFO  : Context for 'APU' is selected.
18:20:34 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:34 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

