#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Thu Jun 13 14:23:05 2019
# Process ID: 4584
# Current directory: C:/Users/user1/Desktop/proyectoGood/proyectoGood.runs/synth_1
# Command line: vivado.exe -log interconnection.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source interconnection.tcl
# Log file: C:/Users/user1/Desktop/proyectoGood/proyectoGood.runs/synth_1/interconnection.vds
# Journal file: C:/Users/user1/Desktop/proyectoGood/proyectoGood.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source interconnection.tcl -notrace
Command: synth_design -top interconnection -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.680 ; gain = 100.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interconnection' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:9]
WARNING: [Synth 8-5640] Port 'tx_busy' is missing in component declaration [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:11]
WARNING: [Synth 8-5640] Port 'tx' is missing in component declaration [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:11]
	Parameter clk_freq bound to: 1000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 3 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:4' bound to instance 'datosUart' of component 'uart' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:25]
	Parameter clk_freq bound to: 1000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 8 - type: integer 
	Parameter d_width bound to: 3 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
WARNING: [Synth 8-614] signal 'os_pulse' is read in the process but is not in the sensitivity list [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:25]
INFO: [Synth 8-3491] module 'dataController' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:4' bound to instance 'controladorDatos' of component 'dataController' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:49]
INFO: [Synth 8-638] synthesizing module 'dataController' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:8]
INFO: [Synth 8-3491] module 'speedMotor' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorVelocidad.vhdl:4' bound to instance 'velocidad' of component 'speedMotor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:38]
INFO: [Synth 8-638] synthesizing module 'speedMotor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorVelocidad.vhdl:8]
INFO: [Synth 8-256] done synthesizing module 'speedMotor' (2#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorVelocidad.vhdl:8]
INFO: [Synth 8-3491] module 'directionMotor' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorDireccion.vhdl:4' bound to instance 'direccion' of component 'directionMotor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:39]
INFO: [Synth 8-638] synthesizing module 'directionMotor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorDireccion.vhdl:8]
INFO: [Synth 8-256] done synthesizing module 'directionMotor' (3#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorDireccion.vhdl:8]
INFO: [Synth 8-3491] module 'Top_shovel' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorPala.vhdl:4' bound to instance 'pala' of component 'Top_shovel' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Top_shovel' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorPala.vhdl:11]
INFO: [Synth 8-3491] module 'shovFrecDiv' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/shovFrecDiv.vhdl:4' bound to instance 'frecuency_divider' of component 'shovFrecDiv' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorPala.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'shovFrecDiv' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/shovFrecDiv.vhdl:8]
INFO: [Synth 8-256] done synthesizing module 'shovFrecDiv' (4#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/shovFrecDiv.vhdl:8]
INFO: [Synth 8-3491] module 'PWM' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/PMW.vhd:4' bound to instance 'pulse' of component 'PWM' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorPala.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/PMW.vhd:10]
WARNING: [Synth 8-614] signal 'entrada' is read in the process but is not in the sensitivity list [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/PMW.vhd:38]
WARNING: [Synth 8-614] signal 'duty' is read in the process but is not in the sensitivity list [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/PMW.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'PWM' (5#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/PMW.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Top_shovel' (6#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/motorPala.vhdl:11]
WARNING: [Synth 8-5640] Port 'leds_out' is missing in component declaration [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:24]
WARNING: [Synth 8-5640] Port 'trig' is missing in component declaration [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:24]
INFO: [Synth 8-3491] module 'Top_Sensor' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Top.vhd:6' bound to instance 'sensor' of component 'Top_Sensor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Top_Sensor' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Top.vhd:14]
INFO: [Synth 8-3491] module 'Divisor_Frecuencia' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Sensor/Divisor_Frecuencia.vhd:36' bound to instance 'mod1' of component 'Divisor_Frecuencia' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Top.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Divisor_Frecuencia' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Sensor/Divisor_Frecuencia.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Divisor_Frecuencia' (7#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Sensor/Divisor_Frecuencia.vhd:41]
INFO: [Synth 8-3491] module 'Sensor_Ultrasonido' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:6' bound to instance 'mod2' of component 'Sensor_Ultrasonido' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Sensor_Ultrasonido' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Sensor_Ultrasonido' (8#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Top_Sensor' (9#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Top.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dataController' (10#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:8]
INFO: [Synth 8-3491] module 'Divisor_Frecuencia' declared at 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Sensor/Divisor_Frecuencia.vhd:36' bound to instance 'div_1Mhz' of component 'Divisor_Frecuencia' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'interconnection' (11#1) [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 397.305 ; gain = 153.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.305 ; gain = 153.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/interconnection_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/interconnection_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 729.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_baud_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element tx_count_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:133]
INFO: [Synth 8-5544] ROM "speedVcc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speedGnd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direcVcc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "direcGnd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element c1_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element c2_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:36]
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'inVel_reg' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'inDir_reg' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'inShov_reg' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/dataController.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'datos_reg' [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/puertoUart.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module speedMotor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module directionMotor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module shovFrecDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
Module Divisor_Frecuencia 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Sensor_Ultrasonido 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dataController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element datosUart/rx_error_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element datosUart/tx_busy_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element datosUart/tx_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element controladorDatos/sensor/mod2/Led_Output_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element controladorDatos/sensor/mod2/Trigger_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:23]
INFO: [Synth 8-5545] ROM "controladorDatos/pala/pulse/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element controladorDatos/pala/frecuency_divider/cont_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/shovFrecDiv.vhdl:16]
WARNING: [Synth 8-6014] Unused sequential element datosUart/count_baud_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element datosUart/tx_count_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/uart.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element controladorDatos/sensor/mod2/c1_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element controladorDatos/sensor/mod2/c2_reg was removed.  [C:/Users/user1/Desktop/proyectoGood/proyectoGood.srcs/sources_1/imports/Desktop/Sensor_Ultrasonido.vhd:36]
WARNING: [Synth 8-3917] design interconnection has port shovelVcc driven by constant 1
WARNING: [Synth 8-3917] design interconnection has port shovelGnd driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\controladorDatos/sensor/mod2/c2_reg[31] )
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[2]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[3]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[4]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[5]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[6]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[7]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[8]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[9]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[10]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[11]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[12]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[13]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[14]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[15]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[16]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[17]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[18]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[19]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[20]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[21]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[22]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[23]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[24]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[25]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[26]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[27]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[28]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[29]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'controladorDatos/sensor/mod2/echo_time_reg[30]' (FDE) to 'controladorDatos/sensor/mod2/echo_time_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controladorDatos/sensor/mod2/echo_time_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\controladorDatos/sensor/mod2/Led_reg )
WARNING: [Synth 8-3332] Sequential element (datosUart/rx_buffer_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/baud_pulse_reg) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_state_reg) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_count_reg[2]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_count_reg[1]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_count_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_buffer_reg[4]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_buffer_reg[3]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_buffer_reg[2]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_buffer_reg[1]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (datosUart/tx_buffer_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[31]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[30]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[29]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[28]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[27]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[26]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[25]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[24]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[23]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[22]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[21]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[20]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[19]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[18]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[17]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[16]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[15]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[14]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[13]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[12]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[11]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[10]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[9]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[8]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[7]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[6]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[5]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[4]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[3]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[2]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[1]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/cont_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod1/clk_out_reg) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[1]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[2]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[3]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[4]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[5]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[6]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[7]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[8]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[9]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[10]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[11]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[12]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[13]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[14]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[15]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[16]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[17]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[18]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[19]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[20]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[21]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[22]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[23]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[24]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[25]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[26]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[27]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[28]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[29]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[30]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c1_reg[31]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/y_reg) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[0]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[1]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[2]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[3]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[4]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[5]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[6]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[7]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[8]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[9]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[10]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[11]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[12]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[13]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[14]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[15]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[16]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[17]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[18]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[19]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[20]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[21]) is unused and will be removed from module interconnection.
WARNING: [Synth 8-3332] Sequential element (controladorDatos/sensor/mod2/c2_reg[22]) is unused and will be removed from module interconnection.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 729.926 ; gain = 486.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 733.262 ; gain = 489.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    50|
|3     |LUT1   |     8|
|4     |LUT2   |    39|
|5     |LUT3   |    51|
|6     |LUT4   |    17|
|7     |LUT5   |    10|
|8     |LUT6   |    12|
|9     |FDRE   |   125|
|10    |LD     |    11|
|11    |IBUF   |     2|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |   335|
|2     |  controladorDatos      |dataController     |   180|
|3     |    direccion           |directionMotor     |     2|
|4     |    pala                |Top_shovel         |   162|
|5     |      frecuency_divider |shovFrecDiv        |    89|
|6     |      pulse             |PWM                |    73|
|7     |    velocidad           |speedMotor         |     2|
|8     |  datosUart             |uart               |    61|
|9     |  div_1Mhz              |Divisor_Frecuencia |    79|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 743.895 ; gain = 167.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 743.895 ; gain = 500.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 744.719 ; gain = 514.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/user1/Desktop/proyectoGood/proyectoGood.runs/synth_1/interconnection.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interconnection_utilization_synth.rpt -pb interconnection_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 744.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 14:23:43 2019...
