$date
	Mon Nov 10 10:45:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ripple_counter_4bit_JK $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
b0 !
$end
#5000
1"
#10000
0"
0#
#15000
b1 !
1"
#20000
0"
#25000
b10 !
1"
#30000
0"
#35000
b11 !
1"
#40000
0"
#45000
b100 !
1"
#50000
0"
#55000
b101 !
1"
#60000
0"
#65000
b110 !
1"
#70000
0"
#75000
b111 !
1"
#80000
0"
#85000
b1000 !
1"
#90000
0"
#95000
b1001 !
1"
#100000
0"
#105000
b1010 !
1"
#110000
0"
#115000
b1011 !
1"
#120000
0"
#125000
b1100 !
1"
#130000
0"
#135000
b1101 !
1"
#140000
0"
#145000
b1110 !
1"
#150000
0"
#155000
b1111 !
1"
#160000
0"
#165000
b0 !
1"
#170000
0"
#175000
b1 !
1"
#180000
0"
#185000
b10 !
1"
#190000
0"
#195000
b11 !
1"
#200000
0"
#205000
b100 !
1"
#210000
0"
#215000
b101 !
1"
#220000
0"
#225000
b110 !
1"
#230000
0"
#235000
b111 !
1"
#240000
0"
#245000
b1000 !
1"
#250000
0"
#255000
b1001 !
1"
#260000
0"
#265000
b1010 !
1"
#270000
0"
#275000
b1011 !
1"
#280000
0"
#285000
b1100 !
1"
#290000
0"
#295000
b1101 !
1"
#300000
0"
#305000
b1110 !
1"
#310000
0"
