{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 19:27:00 2019 " "Info: Processing started: Sun Jun 23 19:27:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-SYN " "Info: Found design unit 1: comparator-SYN" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/comparator.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/comparator.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GR0_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GR0_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GR0_3-SYN " "Info: Found design unit 1: GR0_3-SYN" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GR0_3 " "Info: Found entity 1: GR0_3" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIC-SYN " "Info: Found design unit 1: IIC-SYN" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IIC.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Info: Found entity 1: IIC" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IIC.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-SYN " "Info: Found design unit 1: PC-SYN" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-SYN " "Info: Found design unit 1: PM-SYN" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Info: Found entity 1: PM" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing-behavioral " "Info: Found design unit 1: timing-behavioral" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/timing.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/timing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure " "Info: Found design unit 1: ALU-Structure" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ALU.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-SYN " "Info: Found design unit 1: DR-SYN" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/DR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/DR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-SYN " "Info: Found design unit 1: IR-SYN" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSW.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PSW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-SYN " "Info: Found design unit 1: PSW-SYN" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PSW.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PSW.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/sel_accu.vhd " "Warning: Can't analyze file -- file D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/sel_accu.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6bit-cpu " "Info: Found design unit 1: CPU_6bit-cpu" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[3\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[2\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[1\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:TimingGenerator " "Info: Elaborating entity \"timing\" for hierarchy \"timing:TimingGenerator\"" {  } { { "CPU_6bit.vhd" "TimingGenerator" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC IIC:InstructionInputController " "Info: Elaborating entity \"IIC\" for hierarchy \"IIC:InstructionInputController\"" {  } { { "CPU_6bit.vhd" "InstructionInputController" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramCounter " "Info: Elaborating entity \"PC\" for hierarchy \"PC:ProgramCounter\"" {  } { { "CPU_6bit.vhd" "ProgramCounter" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:Compare " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:Compare\"" {  } { { "CPU_6bit.vhd" "Compare" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM PM:ProgramMemory " "Info: Elaborating entity \"PM\" for hierarchy \"PM:ProgramMemory\"" {  } { { "CPU_6bit.vhd" "ProgramMemory" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionRegister " "Info: Elaborating entity \"IR\" for hierarchy \"IR:InstructionRegister\"" {  } { { "CPU_6bit.vhd" "InstructionRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GR0_3 GR0_3:GeneralRegister0_3 " "Info: Elaborating entity \"GR0_3\" for hierarchy \"GR0_3:GeneralRegister0_3\"" {  } { { "CPU_6bit.vhd" "GeneralRegister0_3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Operation " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:Operation\"" {  } { { "CPU_6bit.vhd" "Operation" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:DataRegister " "Info: Elaborating entity \"DR\" for hierarchy \"DR:DataRegister\"" {  } { { "CPU_6bit.vhd" "DataRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:ProgramStatusWord " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:ProgramStatusWord\"" {  } { { "CPU_6bit.vhd" "ProgramStatusWord" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:char7seg_A " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:char7seg_A\"" {  } { { "CPU_6bit.vhd" "char7seg_A" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7seg ov7seg:char7seg_V " "Info: Elaborating entity \"ov7seg\" for hierarchy \"ov7seg:char7seg_V\"" {  } { { "CPU_6bit.vhd" "char7seg_V" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "PM:ProgramMemory\|RAMTMP~17 " "Warning: Inferred dual-clock RAM node \"PM:ProgramMemory\|RAMTMP~17\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "PM.vhd" "RAMTMP~17" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 23 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "112 " "Info: Inferred 112 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_Y\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_Y\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux0\"" {  } { { "ov7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux1\"" {  } { { "ov7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux2\"" {  } { { "ov7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux3\"" {  } { { "ov7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux4\"" {  } { { "ov7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux5\"" {  } { { "ov7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ov7seg:char7seg_V\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ov7seg:char7seg_V\|Mux6\"" {  } { { "ov7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_B\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_B\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux0\"" {  } { { "bcd7seg.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux1\"" {  } { { "bcd7seg.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux2\"" {  } { { "bcd7seg.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux3\"" {  } { { "bcd7seg.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux4\"" {  } { { "bcd7seg.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux5\"" {  } { { "bcd7seg.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "bcd7seg:char7seg_A\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"bcd7seg:char7seg_A\|Mux6\"" {  } { { "bcd7seg.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux0\"" {  } { { "GR0_3.vhd" "Mux0" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux1\"" {  } { { "GR0_3.vhd" "Mux1" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux2\"" {  } { { "GR0_3.vhd" "Mux2" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux3\"" {  } { { "GR0_3.vhd" "Mux3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux4\"" {  } { { "GR0_3.vhd" "Mux4" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux5\"" {  } { { "GR0_3.vhd" "Mux5" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux6\"" {  } { { "GR0_3.vhd" "Mux6" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux7\"" {  } { { "GR0_3.vhd" "Mux7" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux8\"" {  } { { "GR0_3.vhd" "Mux8" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux9\"" {  } { { "GR0_3.vhd" "Mux9" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux10\"" {  } { { "GR0_3.vhd" "Mux10" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux11\"" {  } { { "GR0_3.vhd" "Mux11" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux12\"" {  } { { "GR0_3.vhd" "Mux12" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux13\"" {  } { { "GR0_3.vhd" "Mux13" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux14\"" {  } { { "GR0_3.vhd" "Mux14" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux15\"" {  } { { "GR0_3.vhd" "Mux15" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux16\"" {  } { { "GR0_3.vhd" "Mux16" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux17\"" {  } { { "GR0_3.vhd" "Mux17" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux18\"" {  } { { "GR0_3.vhd" "Mux18" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux19\"" {  } { { "GR0_3.vhd" "Mux19" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux20\"" {  } { { "GR0_3.vhd" "Mux20" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux21\"" {  } { { "GR0_3.vhd" "Mux21" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux22\"" {  } { { "GR0_3.vhd" "Mux22" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux23\"" {  } { { "GR0_3.vhd" "Mux23" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux24\"" {  } { { "GR0_3.vhd" "Mux24" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux25\"" {  } { { "GR0_3.vhd" "Mux25" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux26\"" {  } { { "GR0_3.vhd" "Mux26" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux27\"" {  } { { "GR0_3.vhd" "Mux27" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux28\"" {  } { { "GR0_3.vhd" "Mux28" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux29\"" {  } { { "GR0_3.vhd" "Mux29" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux30\"" {  } { { "GR0_3.vhd" "Mux30" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux31\"" {  } { { "GR0_3.vhd" "Mux31" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux32\"" {  } { { "GR0_3.vhd" "Mux32" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux33\"" {  } { { "GR0_3.vhd" "Mux33" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux34\"" {  } { { "GR0_3.vhd" "Mux34" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux35\"" {  } { { "GR0_3.vhd" "Mux35" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux36\"" {  } { { "GR0_3.vhd" "Mux36" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux37\"" {  } { { "GR0_3.vhd" "Mux37" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux38\"" {  } { { "GR0_3.vhd" "Mux38" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux39\"" {  } { { "GR0_3.vhd" "Mux39" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux40\"" {  } { { "GR0_3.vhd" "Mux40" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux41\"" {  } { { "GR0_3.vhd" "Mux41" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux42\"" {  } { { "GR0_3.vhd" "Mux42" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux43\"" {  } { { "GR0_3.vhd" "Mux43" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux44\"" {  } { { "GR0_3.vhd" "Mux44" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux45\"" {  } { { "GR0_3.vhd" "Mux45" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux46\"" {  } { { "GR0_3.vhd" "Mux46" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux47\"" {  } { { "GR0_3.vhd" "Mux47" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 50 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux48\"" {  } { { "GR0_3.vhd" "Mux48" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux49\"" {  } { { "GR0_3.vhd" "Mux49" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux50\"" {  } { { "GR0_3.vhd" "Mux50" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux51\"" {  } { { "GR0_3.vhd" "Mux51" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux52\"" {  } { { "GR0_3.vhd" "Mux52" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux53\"" {  } { { "GR0_3.vhd" "Mux53" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux54\"" {  } { { "GR0_3.vhd" "Mux54" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux55\"" {  } { { "GR0_3.vhd" "Mux55" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux56\"" {  } { { "GR0_3.vhd" "Mux56" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux57\"" {  } { { "GR0_3.vhd" "Mux57" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux58\"" {  } { { "GR0_3.vhd" "Mux58" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux59\"" {  } { { "GR0_3.vhd" "Mux59" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux60\"" {  } { { "GR0_3.vhd" "Mux60" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux61\"" {  } { { "GR0_3.vhd" "Mux61" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux62\"" {  } { { "GR0_3.vhd" "Mux62" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux63\"" {  } { { "GR0_3.vhd" "Mux63" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux64\"" {  } { { "GR0_3.vhd" "Mux64" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux65\"" {  } { { "GR0_3.vhd" "Mux65" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux66\"" {  } { { "GR0_3.vhd" "Mux66" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux67\"" {  } { { "GR0_3.vhd" "Mux67" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux68\"" {  } { { "GR0_3.vhd" "Mux68" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux69\"" {  } { { "GR0_3.vhd" "Mux69" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux70\"" {  } { { "GR0_3.vhd" "Mux70" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux71\"" {  } { { "GR0_3.vhd" "Mux71" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux72\"" {  } { { "GR0_3.vhd" "Mux72" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux73\"" {  } { { "GR0_3.vhd" "Mux73" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux74\"" {  } { { "GR0_3.vhd" "Mux74" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux75\"" {  } { { "GR0_3.vhd" "Mux75" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux76\"" {  } { { "GR0_3.vhd" "Mux76" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux77\"" {  } { { "GR0_3.vhd" "Mux77" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux78\"" {  } { { "GR0_3.vhd" "Mux78" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux79\"" {  } { { "GR0_3.vhd" "Mux79" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux80\"" {  } { { "GR0_3.vhd" "Mux80" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux81\"" {  } { { "GR0_3.vhd" "Mux81" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux82\"" {  } { { "GR0_3.vhd" "Mux82" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "GR0_3:GeneralRegister0_3\|Mux83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GR0_3:GeneralRegister0_3\|Mux83\"" {  } { { "GR0_3.vhd" "Mux83" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0 " "Info: Elaborated megafunction instantiation \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0 " "Info: Instantiated megafunction \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Info: Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5se1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5se1 " "Info: Found entity 1: altsyncram_5se1" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux0\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux1\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux2\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux3\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux4\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux5\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd7seg:char7seg_Y\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"bcd7seg:char7seg_Y\|lpm_mux:Mux6\"" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd7seg:char7seg_Y\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"bcd7seg:char7seg_Y\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:char7seg_V\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ov7seg:char7seg_V\|lpm_mux:Mux0\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:char7seg_V\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ov7seg:char7seg_V\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:char7seg_V\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"ov7seg:char7seg_V\|lpm_mux:Mux1\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:char7seg_V\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"ov7seg:char7seg_V\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:char7seg_V\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"ov7seg:char7seg_V\|lpm_mux:Mux3\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:char7seg_V\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"ov7seg:char7seg_V\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7seg:char7seg_V\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"ov7seg:char7seg_V\|lpm_mux:Mux6\"" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7seg:char7seg_V\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"ov7seg:char7seg_V\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GR0_3:GeneralRegister0_3\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"GR0_3:GeneralRegister0_3\|lpm_mux:Mux0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GR0_3:GeneralRegister0_3\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"GR0_3:GeneralRegister0_3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 19:27:03 2019 " "Info: Processing ended: Sun Jun 23 19:27:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
