// Design
module OR_GATE(input a,b,output out);
  assign out = a|b;
endmodule

// Test_Bench
module tb;
  reg a,b;
  wire out;
  OR_GATE P(.a(a),.b(b),.out(out));
  initial begin
    $monitor("time = %0t a = %b b = %b out = %b",$time,a,b,out);
    $dumpfile("OR_GATE P.vcd");
    $dumpvars(0,tb);
       a=0; b=0;
    #10 a=0; b=1;
    #10 a=1; b=0;
    #10 a=1; b=1;
    #10 $finish;
  end
endmodule
