Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,3837
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0019376507261767983
power__switching__total,0.0003646393888629973
power__leakage__total,8.934345032685087E-7
power__total,0.0023031835444271564
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2584056375350428
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25974056973760656
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12008877565600583
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.638216386692466
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120089
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.530663
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2640639170956476
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26188227327940683
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6368232788017674
timing__setup__ws__corner:nom_slow_1p08V_125C,13.080303432842996
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.636823
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.403459
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2605264688833898
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26017222446178884
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30599185162890263
timing__setup__ws__corner:nom_typ_1p20V_25C,14.079072528540781
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305992
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.390537
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2584056375350428
clock__skew__worst_setup,0.25974056973760656
timing__hold__ws,0.12008877565600583
timing__setup__ws,13.080303432842996
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120089
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.403459
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2752
design__instance__area__stdcell,55801.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.928341
design__instance__utilization__stdcell,0.928341
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,43
design__instance__area__class:inverter,254.016
design__instance__count__class:sequential_cell,603
design__instance__area__class:sequential_cell,29674.5
design__instance__count__class:multi_input_combinational_cell,1264
design__instance__area__class:multi_input_combinational_cell,11445.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,730
design__instance__area__class:timing_repair_buffer,12022.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70382.2
design__violations,0
design__instance__count__class:clock_buffer,97
design__instance__area__class:clock_buffer,2287.96
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,681
global_route__vias,16496
global_route__wirelength,105739
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2763
route__net__special,2
route__drc_errors__iter:0,619
route__wirelength__iter:0,70895
route__drc_errors__iter:1,168
route__wirelength__iter:1,70333
route__drc_errors__iter:2,113
route__wirelength__iter:2,70204
route__drc_errors__iter:3,4
route__wirelength__iter:3,70191
route__drc_errors__iter:4,0
route__wirelength__iter:4,70189
route__drc_errors,0
route__wirelength,70189
route__vias,14201
route__vias__singlecut,14201
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,670.91
design__instance__count__class:fill_cell,1085
design__instance__area__class:fill_cell,4307.39
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19984
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00030327
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000299983
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000161478
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000299983
design_powergrid__voltage__worst,0.000299983
design_powergrid__voltage__worst__net:VPWR,1.1997
design_powergrid__drop__worst,0.00030327
design_powergrid__drop__worst__net:VPWR,0.00030327
design_powergrid__voltage__worst__net:VGND,0.000299983
design_powergrid__drop__worst__net:VGND,0.000299983
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00016499999999999999909794379249206031090579926967620849609375
ir__drop__worst,0.000302999999999999992429666750837213839986361563205718994140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
