*****************************************************************

  Device    [IOLHR_ZHOLD]

  Author    [clwang]

  Abstract  [The Prim Device Of IOLHR_ZHOLD]

  Revision History:

********************************************************************************/
prim
device IOLHR_ZHOLD
{
    parameter
    (
        config string   CP_ZHOLD_EN       = "FALSE",
        config bit      CP_ZHOLD_SET[3:0] = 4'b0000 
    );
    port 
    (
        input          DI,
        output         D_DLY
    );

}; // end of device IOLHR_ZHOLD

/**Device***********************************************************************

  Device    [IOLHR_ZHOLD]
  
  Author    [kongbiao]  

  Abstract  [This specified how to propagate the input signal to the outputs based on
             configuration]

  Revision History:

********************************************************************************/
propagation pop of IOLHR_ZHOLD
{
    if (CP_ZHOLD_EN == "TRUE")
    {
        propagate ( DI |-> D_DLY );
    }
}; // end of propagation for IOLHR_ZHOLD

/**Device***********************************************************************                  
                                                                                                  
  Device    [IOLHR_ZHOLD]                                                                                
                                                                                                  
  Author    [kongbiao]                                                                               
                                                                                                  
  Abstract  [This specified the timing model under specific configuration]                        
                                                                                                  
  Revision History:                                                                               
                                                                                                  
********************************************************************************/                 
                                                                                                  
timing  mux21_tnl of IOLHR_ZHOLD  
{
    if (CP_ZHOLD_EN == "TRUE")
    {
        operator V_ZEROHOLDDELAY ZHOLD
        parameter map
        (
            ZHOLD_SET => (CP_ZHOLD_SET == 4'b0000) ? "NODELAY" :
                         (CP_ZHOLD_SET == 4'b0001) ? "100ps"   :
                         (CP_ZHOLD_SET == 4'b0011) ? "200ps"   :
                         (CP_ZHOLD_SET == 4'b0010) ? "300ps"   :
                         (CP_ZHOLD_SET == 4'b0110) ? "400ps"   :
                         (CP_ZHOLD_SET == 4'b0111) ? "500ps"   :
                         (CP_ZHOLD_SET == 4'b0101) ? "600ps"   :
                         (CP_ZHOLD_SET == 4'b0100) ? "700ps"   :
                         (CP_ZHOLD_SET == 4'b1100) ? "800ps"   :
                         (CP_ZHOLD_SET == 4'b1101) ? "900ps"   :
                         (CP_ZHOLD_SET == 4'b1111) ? "1000ps"  :
                         (CP_ZHOLD_SET == 4'b1110) ? "1100ps"  :
                         (CP_ZHOLD_SET == 4'b1010) ? "1200ps"  :
                         (CP_ZHOLD_SET == 4'b1011) ? "1300ps"  :
                         (CP_ZHOLD_SET == 4'b1001) ? "1400ps"  :
                         (CP_ZHOLD_SET == 4'b1000) ? "1500ps"  : ""
        )        
        port map
        (
           DI         =>  DI,
           DO         =>  D_DLY
        );
    }
    else
    {
        D_DLY <= 1'b0;
    }
};
