
/******************************************************************************
*
* FILE
*
*
* DESCRIPTION
*
*
* NOTE
*
*
******************************************************************************/

#ifndef REG_GLOBAL_MACRO_H
#define REG_GLOBAL_MACRO_H

/******************************************************************************
*INCLUDE FILES
******************************************************************************/
/*#include <stdbool.h>*/
#include <stdio.h>
#include <string.h>
/******************************************************************************
*CONSTANT AND MACRO DEFINE
******************************************************************************/
/* SOFT_DRIVER is used for SV paltform */
/* SV_TEST is used for SV paltform */


#define SOH_DCI 0x0
#define SOH_FUCI_125M 0x10
#define SOH_SGMIITX_125M 0x20
#define SOH_SGMIIRX_125M 0x30
#define SOH_EXT_125M 0x40
#define SOH_INS_125M 0x50
#define OHIF_ASIC 0x60
#define OHIF_ASIC1 0x70


/*********************************************reg_no define***************************************/
#define TEST_LEVELCLR_SCH_REG  0
#define TEST_MAXLEVEL_SCH_REG  1
#define TEST_FULL_SCH_REG  2
#define TEST_FLEXE_OAM_RX_CFG_REG  3
#define TEST_FLEXE_RX_IDLE_RPL_EN_REG  4
#define TEST_FLEXE_BYPASS_CHNL_REG  5
#define TEST_FLEXE_PERIOD_CFG_REG  6
#define TEST_FLEXE_PERIOD_SEL_REG  7
#define TEST_FLEXE_OAM_RX_ALM_EN_REG  8
#define TEST_FLEXE_BYPASS_XGMII_REG  9
#define TEST_FLEXE_RX_LPI_RPL_EN_REG  10
#define TEST_FLEXE_BAS_PERIOD_A_REG  11
#define TEST_FLEXE_BAS_PERIOD_B_REG  12
#define TEST_FLEXE_BYPASS_OAM_ALM_CH_REG  13
#define TEST_FLEXE_OAM_RX_CONFIG_REG  14
#define TEST_FLEXE_OAM_TYPE_BIP_CAL_EN_REG  15
#define TEST_FLEXE_LF_MANUAL_INSERT_REG  16
#define TEST_FLEXE_RF_MANUAL_INSERT_REG  17
#define TEST_FLEXE_LPI_MANUAL_INSERT_REG  18
#define TEST_FLEXE_RX_BIPERR_CNT_CLR_REG  19
#define TEST_FLEXE_RX_BEIERR_CNT_CLR_REG  20
#define TEST_FLEXE_OAM_CLR_RAM_INIT_REG  21
#define TEST_FLEXE_OAM_CNT_CLR_DONE_REG  22
#define TEST_FLEXE_BASE_PERIOD_REG  23
#define TEST_FLEXE_RX_SDBIP_REG  24
#define TEST_FLEXE_RX_SFBIP_REG  25
#define TEST_FLEXE_OAM_RX_RDI_RAM_ALM_REG  26
#define TEST_FLEXE_RX_SFBEI_REG  27
#define TEST_FLEXE_DEMUX_CLIENT_ALM_REG  28
#define TEST_FLEXE_CRC_ALM_OUT_REG  29
#define TEST_FLEXE_BAS_RDI_REG  30
#define TEST_FLEXE_BAS_CSF_LPI_REG  31
#define TEST_FLEXE_BAS_CS_LF_REG  32
#define TEST_FLEXE_BAS_CS_RF_REG  33
#define TEST_FLEXE_BAS_CRC_ERR_REG  34
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_REG  35
#define TEST_FLEXE_RDI_LF_REG  36
#define TEST_FLEXE_RX_SDBEI_REG  37
#define TEST_FLEXE_RF_ALM_REG  38
#define TEST_FLEXE_LPI_ALM_REG  39
#define TEST_FLEXE_BAS_PERIOD_ALM_REG  40
#define TEST_FLEXE_RX_SFBEI_I0_INT_REG  41
#define TEST_FLEXE_RX_SFBEI_I0_INT_MASK_REG  42
#define TEST_FLEXE_RX_SFBIP_I0_INT_REG  43
#define TEST_FLEXE_RX_SFBIP_I0_INT_MASK_REG  44
#define TEST_FLEXE_RX_SFBIP_I1_INT_REG  45
#define TEST_FLEXE_RX_SFBIP_I1_INT_MASK_REG  46
#define TEST_FLEXE_RX_SFBIP_I2_INT_REG  47
#define TEST_FLEXE_RX_SFBIP_I2_INT_MASK_REG  48
#define TEST_FLEXE_RX_SFBIP_I3_INT_REG  49
#define TEST_FLEXE_RX_SFBIP_I3_INT_MASK_REG  50
#define TEST_FLEXE_RX_SFBIP_I4_INT_REG  51
#define TEST_FLEXE_RX_SFBIP_I4_INT_MASK_REG  52
#define TEST_FLEXE_RX_SFBEI_I1_INT_REG  53
#define TEST_FLEXE_RX_SFBEI_I1_INT_MASK_REG  54
#define TEST_FLEXE_RX_SFBEI_I2_INT_REG  55
#define TEST_FLEXE_RX_SFBEI_I2_INT_MASK_REG  56
#define TEST_FLEXE_RX_SFBEI_I3_INT_REG  57
#define TEST_FLEXE_RX_SFBEI_I3_INT_MASK_REG  58
#define TEST_FLEXE_RX_SFBEI_I4_INT_REG  59
#define TEST_FLEXE_RX_SFBEI_I4_INT_MASK_REG  60
#define TEST_FLEXE_BAS_PERIOD_ALM_I3_INT_REG  61
#define TEST_FLEXE_BAS_PERIOD_ALM_I3_INT_MASK_REG  62
#define TEST_FLEXE_BAS_PERIOD_ALM_I4_INT_REG  63
#define TEST_FLEXE_BAS_PERIOD_ALM_I4_INT_MASK_REG  64
#define TEST_FLEXE_RX_SDBIP_I0_INT_REG  65
#define TEST_FLEXE_RX_SDBIP_I0_INT_MASK_REG  66
#define TEST_FLEXE_RX_SDBIP_I1_INT_REG  67
#define TEST_FLEXE_RX_SDBIP_I1_INT_MASK_REG  68
#define TEST_FLEXE_RX_SDBIP_I2_INT_REG  69
#define TEST_FLEXE_RX_SDBIP_I2_INT_MASK_REG  70
#define TEST_FLEXE_RX_SDBIP_I3_INT_REG  71
#define TEST_FLEXE_RX_SDBIP_I3_INT_MASK_REG  72
#define TEST_FLEXE_RX_SDBIP_I4_INT_REG  73
#define TEST_FLEXE_RX_SDBIP_I4_INT_MASK_REG  74
#define TEST_FLEXE_BAS_RDI_I0_INT_REG  75
#define TEST_FLEXE_BAS_RDI_I0_INT_MASK_REG  76
#define TEST_FLEXE_BAS_RDI_I1_INT_REG  77
#define TEST_FLEXE_BAS_RDI_I1_INT_MASK_REG  78
#define TEST_FLEXE_BAS_RDI_I2_INT_REG  79
#define TEST_FLEXE_BAS_RDI_I2_INT_MASK_REG  80
#define TEST_FLEXE_BAS_RDI_I3_INT_REG  81
#define TEST_FLEXE_BAS_RDI_I3_INT_MASK_REG  82
#define TEST_FLEXE_BAS_RDI_I4_INT_REG  83
#define TEST_FLEXE_BAS_RDI_I4_INT_MASK_REG  84
#define TEST_FLEXE_BAS_CSF_LPI_I0_INT_REG  85
#define TEST_FLEXE_BAS_CSF_LPI_I0_INT_MASK_REG  86
#define TEST_FLEXE_BAS_CSF_LPI_I1_INT_REG  87
#define TEST_FLEXE_BAS_CSF_LPI_I1_INT_MASK_REG  88
#define TEST_FLEXE_BAS_CSF_LPI_I2_INT_REG  89
#define TEST_FLEXE_BAS_CSF_LPI_I2_INT_MASK_REG  90
#define TEST_FLEXE_BAS_CSF_LPI_I3_INT_REG  91
#define TEST_FLEXE_BAS_CSF_LPI_I3_INT_MASK_REG  92
#define TEST_FLEXE_BAS_CSF_LPI_I4_INT_REG  93
#define TEST_FLEXE_BAS_CSF_LPI_I4_INT_MASK_REG  94
#define TEST_FLEXE_BAS_CS_LF_I0_INT_REG  95
#define TEST_FLEXE_BAS_CS_LF_I0_INT_MASK_REG  96
#define TEST_FLEXE_BAS_CS_LF_I1_INT_REG  97
#define TEST_FLEXE_BAS_CS_LF_I1_INT_MASK_REG  98
#define TEST_FLEXE_BAS_CS_LF_I2_INT_REG  99
#define TEST_FLEXE_BAS_CS_LF_I2_INT_MASK_REG  100
#define TEST_FLEXE_BAS_CS_LF_I3_INT_REG  101
#define TEST_FLEXE_BAS_CS_LF_I3_INT_MASK_REG  102
#define TEST_FLEXE_BAS_CS_LF_I4_INT_REG  103
#define TEST_FLEXE_BAS_CS_LF_I4_INT_MASK_REG  104
#define TEST_FLEXE_BAS_CS_RF_I0_INT_REG  105
#define TEST_FLEXE_BAS_CS_RF_I0_INT_MASK_REG  106
#define TEST_FLEXE_BAS_CS_RF_I1_INT_REG  107
#define TEST_FLEXE_BAS_CS_RF_I1_INT_MASK_REG  108
#define TEST_FLEXE_BAS_CS_RF_I2_INT_REG  109
#define TEST_FLEXE_BAS_CS_RF_I2_INT_MASK_REG  110
#define TEST_FLEXE_BAS_CS_RF_I3_INT_REG  111
#define TEST_FLEXE_BAS_CS_RF_I3_INT_MASK_REG  112
#define TEST_FLEXE_BAS_CS_RF_I4_INT_REG  113
#define TEST_FLEXE_BAS_CS_RF_I4_INT_MASK_REG  114
#define TEST_FLEXE_BAS_CRC_ERR_I0_INT_REG  115
#define TEST_FLEXE_BAS_CRC_ERR_I0_INT_MASK_REG  116
#define TEST_FLEXE_BAS_CRC_ERR_I1_INT_REG  117
#define TEST_FLEXE_BAS_CRC_ERR_I1_INT_MASK_REG  118
#define TEST_FLEXE_BAS_CRC_ERR_I2_INT_REG  119
#define TEST_FLEXE_BAS_CRC_ERR_I2_INT_MASK_REG  120
#define TEST_FLEXE_BAS_CRC_ERR_I3_INT_REG  121
#define TEST_FLEXE_BAS_CRC_ERR_I3_INT_MASK_REG  122
#define TEST_FLEXE_BAS_CRC_ERR_I4_INT_REG  123
#define TEST_FLEXE_BAS_CRC_ERR_I4_INT_MASK_REG  124
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I0_INT_REG  125
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I0_INT_MASK_REG  126
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I1_INT_REG  127
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I1_INT_MASK_REG  128
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I2_INT_REG  129
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I2_INT_MASK_REG  130
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I3_INT_REG  131
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I3_INT_MASK_REG  132
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I4_INT_REG  133
#define TEST_FLEXE_BAS_NO_RECEIVE_ALM_I4_INT_MASK_REG  134
#define TEST_FLEXE_RDI_LF_I0_INT_REG  135
#define TEST_FLEXE_RDI_LF_I0_INT_MASK_REG  136
#define TEST_FLEXE_RDI_LF_I1_INT_REG  137
#define TEST_FLEXE_RDI_LF_I1_INT_MASK_REG  138
#define TEST_FLEXE_RDI_LF_I2_INT_REG  139
#define TEST_FLEXE_RDI_LF_I2_INT_MASK_REG  140
#define TEST_FLEXE_RDI_LF_I3_INT_REG  141
#define TEST_FLEXE_RDI_LF_I3_INT_MASK_REG  142
#define TEST_FLEXE_RDI_LF_I4_INT_REG  143
#define TEST_FLEXE_RDI_LF_I4_INT_MASK_REG  144
#define TEST_FLEXE_RX_SDBEI_I0_INT_REG  145
#define TEST_FLEXE_RX_SDBEI_I0_INT_MASK_REG  146
#define TEST_FLEXE_RX_SDBEI_I1_INT_REG  147
#define TEST_FLEXE_RX_SDBEI_I1_INT_MASK_REG  148
#define TEST_FLEXE_RX_SDBEI_I2_INT_REG  149
#define TEST_FLEXE_RX_SDBEI_I2_INT_MASK_REG  150
#define TEST_FLEXE_RX_SDBEI_I3_INT_REG  151
#define TEST_FLEXE_RX_SDBEI_I3_INT_MASK_REG  152
#define TEST_FLEXE_RX_SDBEI_I4_INT_REG  153
#define TEST_FLEXE_RX_SDBEI_I4_INT_MASK_REG  154
#define TEST_FLEXE_RF_ALM_I0_INT_REG  155
#define TEST_FLEXE_RF_ALM_I0_INT_MASK_REG  156
#define TEST_FLEXE_RF_ALM_I1_INT_REG  157
#define TEST_FLEXE_RF_ALM_I1_INT_MASK_REG  158
#define TEST_FLEXE_RF_ALM_I2_INT_REG  159
#define TEST_FLEXE_RF_ALM_I2_INT_MASK_REG  160
#define TEST_FLEXE_RF_ALM_I3_INT_REG  161
#define TEST_FLEXE_RF_ALM_I3_INT_MASK_REG  162
#define TEST_FLEXE_RF_ALM_I4_INT_REG  163
#define TEST_FLEXE_RF_ALM_I4_INT_MASK_REG  164
#define TEST_FLEXE_LPI_ALM_I0_INT_REG  165
#define TEST_FLEXE_LPI_ALM_I0_INT_MASK_REG  166
#define TEST_FLEXE_LPI_ALM_I1_INT_REG  167
#define TEST_FLEXE_LPI_ALM_I1_INT_MASK_REG  168
#define TEST_FLEXE_LPI_ALM_I2_INT_REG  169
#define TEST_FLEXE_LPI_ALM_I2_INT_MASK_REG  170
#define TEST_FLEXE_LPI_ALM_I3_INT_REG  171
#define TEST_FLEXE_LPI_ALM_I3_INT_MASK_REG  172
#define TEST_FLEXE_LPI_ALM_I4_INT_REG  173
#define TEST_FLEXE_LPI_ALM_I4_INT_MASK_REG  174
#define TEST_FLEXE_BAS_PERIOD_ALM_I0_INT_REG  175
#define TEST_FLEXE_BAS_PERIOD_ALM_I0_INT_MASK_REG  176
#define TEST_FLEXE_BAS_PERIOD_ALM_I1_INT_REG  177
#define TEST_FLEXE_BAS_PERIOD_ALM_I1_INT_MASK_REG  178
#define TEST_FLEXE_BAS_PERIOD_ALM_I2_INT_REG  179
#define TEST_FLEXE_BAS_PERIOD_ALM_I2_INT_MASK_REG  180
#define TEST_FLEXE_ENV_CFG1_REG  181
#define TEST_FLEXE_ENV_CFG2_REG  182
#define TEST_FLEXE_ENV_CFG3_REG  183
#define TEST_M_CFG_REG  184
#define TEST_BASE_M_CFG_REG  185
#define TEST_ADJ_IN_ALM_REG  186
#define TEST_INTEGRAL_ALM_REG  187
#define TEST_EXT_GBFIFO_LVL_REG  188
#define TEST_B66_ENCODE_DECODE_CNT_REG  189
#define TEST_PKT_CNT_REG  190
#define TEST_INS_CRC_ERR_CNT_REG  191
#define TEST_EXT_PKT_CNT_REG  192
#define TEST_OHIF_ASIC_ALM_REG  193
#define TEST_FLEXE_MODE_REG  194
#define TEST_FLEXE_GROUP_CFG_REG  195
#define TEST_FLEXE_SCH_CFG_REG  196
#define TEST_FLEXE_MSI_CFG_REG  197
#define TEST_TSNUM_CFG_REG  198
#define TEST_CYCLE_CFG_REG  199
#define TEST_BLOCK_CFG_REG  200
#define TEST_CH_BELONG_FLEXE_REG  201
#define TEST_FLEXE_PCS_ENABLE_REG  202
#define TEST_TS_ENABLE_REG  203
#define TEST_PCS_SCH_CFG_REG  204
#define TEST_PCS_CHID_CFG_REG  205
#define TEST_REQCNT_SLVL_CFG_REG  206
#define TEST_C_CFG_REG  207
#define TEST_FLEXE_MSI_CFG_B_REG  208
#define TEST_TSNUM_CFG_B_REG  209
#define TEST_CYCLE_CFG_B_REG  210
#define TEST_BLOCK_CFG_B_REG  211
#define TEST_TS_ENABLE_B_REG  212
#define TEST_CPHY2_CFG_REG  213
#define TEST_CNT8_SCH_CFG_REG  214
#define TEST_M_CFG_MUX_REG  215
#define TEST_BASE_M_CFG_MUX_REG  216
#define TEST_EN_SEL_CFG_REG  217
#define TEST_INST_SEL_CFG_REG  218
#define TEST_CFG_PLS_REG  219
#define TEST_RAM_CONFLICT_ALM_REG  220
#define TEST_SYS_SIGNAL_FIFO_ALM_REG  221
#define TEST_PTP_RX_PKTS_EN_REG  222
#define TEST_RX_PORT_COMP_REG  223
#define TEST_RX_FRM_CNT_REG  224
#define TEST_BANK_FRM_ALL_CNT_REG  225
#define TEST_BANK_FRM_ERR_CNT_REG  226
#define TEST_BANK_DROP_FRM_CNT_REG  227
#define TEST_RX_PTP_PORT_BUF_REG  228
#define TEST_PORTRX_CAP_TS_REG  229
#define TEST_PTP_RXOH_ALM_REG  230
#define TEST_PTP_RXOH_INT_REG  231
#define TEST_PTP_RXOH_INT_MASK_REG  232
#define TEST_FLEXE_INSTANCE_GRP_CFG_0_REG  233
#define TEST_FLEXE_INSTANCE_GRP_CFG_1_REG  234
#define TEST_FLEXE_DSW_MARGIN_CFG_0_REG  235
#define TEST_FLEXE_DSW_MARGIN_CFG_1_REG  236
#define TEST_FLEXE_DSW_MARGIN_CFG_2_REG  237
#define TEST_FLEXE_DSW_MARGIN_CFG_3_REG  238
#define TEST_FLEXE_GRP_SSF_CFG_REG  239
#define TEST_FLEXE_GRP_INI_CTL_REG  240
#define TEST_FLEXE_GRP_MODE_REG  241
#define TEST_DESKEW_RATE_M_50G_REG  242
#define TEST_DESKEW_RATE_BASE_M_50G_REG  243
#define TEST_DESKEW_RATE_M_100G_REG  244
#define TEST_DESKEW_RATE_BASE_M_100G_REG  245
#define TEST_FLEXE_GRP_DSW_EN_REG  246
#define TEST_FLEXE_DSW_MEASURE_0_REG  247
#define TEST_FLEXE_DSW_MEASURE_1_REG  248
#define TEST_FLEXE_DSW_MEASURE_2_REG  249
#define TEST_FLEXE_DSW_MEASURE_3_REG  250
#define TEST_FLEXE_DSW_ALM_REG  251
#define TEST_FLEXE_GRP_SSF_ALM_REG  252
#define TEST_PROTECT_EN_REG  253
#define TEST_CHID_CFG_REG  254
#define TEST_PROTECT_INFO_REG  255
#define TEST_SOH_INS_GETPKT1_REG  256
#define TEST_SOAM_LOOPBACK_REG  257
#define TEST_SOAM_ALM_COLECTION_REG  258
#define TEST_ASIC_OHIF_DASA_REG  259
#define TEST_SOAM_EXT_DSCF_LVL_STAT_REG  260
#define TEST_SOH_INS_PKT_PORT_ID_ERR_REG  261
#define TEST_SOH_EXT_CFFULL_ALARM_REG  262
#define TEST_SOAM_EXT_FLEXE_ALAM_REG  263
#define TEST_SOAM_EXT_MAC_ALAM_REG  264
#define TEST_FLEXE_TX_MODE_CFG_REG  265
#define TEST_OH_INS_SRC_CFG_REG  266
#define TEST_RESERVED_INS_SRC_CFG_REG  267
#define TEST_OH_INS_CFG0_REG  268
#define TEST_OH_INS_CFG1_REG  269
#define TEST_OH_INS_CFG2_REG  270
#define TEST_OH_SH_CFG_REG  271
#define TEST_RESERVED_INS_CFG_REG  272
#define TEST_B66CODE_ERR_REG  273
#define TEST_FLEXE_OH_LOOPBACK_CFG_REG  274
#define TEST_FLEXE_RX_MODE_CFG_REG  275
#define TEST_ALM_EN_CFG_REG  276
#define TEST_EXCC_OH_CFG_REG  277
#define TEST_EXGID_OH_CFG_REG  278
#define TEST_FAS_CHK_CFG_REG  279
#define TEST_OMF_CHK_CFG_REG  280
#define TEST_PAD_CHK_CFG_REG  281
#define TEST_PAD_ALM_EN_REG  282
#define TEST_CC_RX_VALUE_REG  283
#define TEST_ID_RX_VALUE_REG  284
#define TEST_MANAGEMENT_CHANNEL_SECTION_REG  285
#define TEST_MANAGEMENT_CHANNEL_S2S_REG  286
#define TEST_RESERVED_RX_VALUE_REG  287
#define TEST_OH_RX_ALM_REG  288
#define TEST_CCM_RX_ALM_REG  289
#define TEST_OH_ALM_INT_REG  290
#define TEST_OH_ALM_INT_MASK_REG  291
#define TEST_MAC_ADJ_CFG_REG  292
#define TEST_MAC_DEL_CNT_CFG_REG  293
#define TEST_MAC_ADJ_N_REG  294
#define TEST_MAC_DEL_CNT_MAX_REG  295
#define TEST_MAC_CNT_ALM_REG  296
#define TEST_MAC_CORE_ALM_REG  297
#define TEST_FLEXE_MACRX_STAT_ENABLE_REG  298
#define TEST_FLEXE_MACRX_STATISTIC_CLEAR_CHAN_REG  299
#define TEST_FLEXE_MACRX_DECODE_SEL_REG  300
#define TEST_FLEXE_MACRX_STATISTIC_CLEAR_REG  301
#define TEST_FLEXE_MACRX_STATISTIC_ALL_CLR_REG  302
#define TEST_FLEXE_MACRX_STA_RAM_INIT_DONE_REG  303
#define TEST_FLEXE_MACRX_ERROR_REG  304
#define TEST_FLEXE_MACRX_FAULT_ALM_REG  305
#define TEST_FLEXE_MACRX_STA_RAM_ECC_CORRECT_ALM_REG  306
#define TEST_FLEXE_MACRX_STA_RAM_ECC_UNCORRECT_ALM_REG  307
#define TEST_FLEXE_MACRX_EOP_ABNOR_ALM_REG  308
#define TEST_CPB2SAR_M_1ST_REG  309
#define TEST_CPB2SAR_BASE_M_1ST_REG  310
#define TEST_CPB2SAR_CFG_311M_REG  311
#define TEST_CPB2SAR_M_2ND_REG  312
#define TEST_CPB2SAR_BASE_M_2ND_REG  313
#define TEST_FLEXE_OAM_JOIT_BIP_CFG_REG  314
#define TEST_FLEXE_BAS_IDTY_CFG_REG  315
#define TEST_FLEXE_BAS_PERIOD_CFG_REG  316
#define TEST_FLEXE_SEQ_TYPE_CFG_REG  317
#define TEST_FLEXE_SEQ_NUM_CFG_REG  318
#define TEST_FLEXE_CRC_REV_CFG_REG  319
#define TEST_FLEXE_TX_IDLE_RPL_EN_REG  320
#define TEST_FLEXE_OAM_TX_BYPASS_REG  321
#define TEST_FLEXE_BIP_ERR_MASK_REG  322
#define TEST_FLEXE_MANUAL_INSERT_CSF_LPI_REG  323
#define TEST_FLEXE_MANUAL_INSERT_CSF_LF_REG  324
#define TEST_FLEXE_MANUAL_INSERT_CSF_RF_REG  325
#define TEST_FLEXE_BIP_ERR_LEVEL_REG  326
#define TEST_FLEXE_OAM_TX_BYPASS_CLIENT_REG  327
#define TEST_FLEXE_MANUAL_INSERT_RDI_REG  328
#define TEST_FLEXE_BAS_PERIOD_CFG01_REG  329
#define TEST_FLEXE_BAS_PERIOD_CFG23_REG  330
#define TEST_FLEXE_BAS_EN_CFG_ASIC_REG  331
#define TEST_FLEXE_OAM_PRI_ENCODE_REG  332
#define TEST_FLEXE_TX_OHIF_FIFO_SEL_REG  333
#define TEST_FLEXE_OAM_CNT_CFG_REG  334
#define TEST_FLEXE_TX_LPI_IDLE_RPL_EN_REG  335
#define TEST_FLEXE_TX_INSERT_66BCODE_EN_REG  336
#define TEST_FLEXE_NEW_PERIOD_CFG_REG  337
#define TEST_FLEXE_TX_BAS_FIFO_NUM_REG  338
#define TEST_FLEXE_TX_LPI_SETCLR_CFG_REG  339
#define TEST_FLEXE_INSERT_66BCODE_CFG_REG  340
#define TEST_FLEXE_OAM_JOIT_BIP_CFG2_REG  341
#define TEST_FLEXE_TX_LPI_BAS_INS_EN_REG  342
#define TEST_FLEXE_BAS_CRC_ERR_EN_REG  343
#define TEST_FLEXE_BIP_ERR_PULSE_REG  344
#define TEST_FLEXE_DATA_ERR_PULSE_REG  345
#define TEST_FLEXE_BAS_INSERT_CNT_0T3_REG  346
#define TEST_FLEXE_BAS_INSERT_CNT_4T7_REG  347
#define TEST_FLEXE_BAS_INSERT_CNT_8T11_REG  348
#define TEST_FLEXE_BAS_INSERT_CNT_12T15_REG  349
#define TEST_FLEXE_BAS_INSERT_CNT_16T19_REG  350
#define TEST_FLEXE_BAS_INSERT_CNT_20T23_REG  351
#define TEST_FLEXE_BAS_INSERT_CNT_24T27_REG  352
#define TEST_FLEXE_BAS_INSERT_CNT_28T31_REG  353
#define TEST_FLEXE_BAS_INSERT_CNT_32T35_REG  354
#define TEST_FLEXE_BAS_INSERT_CNT_36T39_REG  355
#define TEST_FLEXE_BAS_INSERT_CNT_40T43_REG  356
#define TEST_FLEXE_BAS_INSERT_CNT_44T47_REG  357
#define TEST_FLEXE_BAS_INSERT_CNT_48T51_REG  358
#define TEST_FLEXE_BAS_INSERT_CNT_52T55_REG  359
#define TEST_FLEXE_BAS_INSERT_CNT_56T59_REG  360
#define TEST_FLEXE_BAS_INSERT_CNT_60T63_REG  361
#define TEST_FLEXE_BAS_INSERT_CNT_64T67_REG  362
#define TEST_FLEXE_BAS_INSERT_CNT_68T71_REG  363
#define TEST_FLEXE_BAS_INSERT_CNT_72T75_REG  364
#define TEST_FLEXE_BAS_INSERT_CNT_76T79_REG  365
#define TEST_FLEXE_OTH_INSERT_CNT_0T3_REG  366
#define TEST_FLEXE_OTH_INSERT_CNT_4T7_REG  367
#define TEST_FLEXE_OTH_INSERT_CNT_8T11_REG  368
#define TEST_FLEXE_OTH_INSERT_CNT_12T15_REG  369
#define TEST_FLEXE_OTH_INSERT_CNT_16T19_REG  370
#define TEST_FLEXE_OTH_INSERT_CNT_20T23_REG  371
#define TEST_FLEXE_OTH_INSERT_CNT_24T27_REG  372
#define TEST_FLEXE_OTH_INSERT_CNT_28T31_REG  373
#define TEST_FLEXE_OTH_INSERT_CNT_32T35_REG  374
#define TEST_FLEXE_OTH_INSERT_CNT_36T39_REG  375
#define TEST_FLEXE_OTH_INSERT_CNT_40T43_REG  376
#define TEST_FLEXE_OTH_INSERT_CNT_44T47_REG  377
#define TEST_FLEXE_OTH_INSERT_CNT_48T51_REG  378
#define TEST_FLEXE_OTH_INSERT_CNT_52T55_REG  379
#define TEST_FLEXE_OTH_INSERT_CNT_56T59_REG  380
#define TEST_FLEXE_OTH_INSERT_CNT_60T63_REG  381
#define TEST_FLEXE_OTH_INSERT_CNT_64T67_REG  382
#define TEST_FLEXE_OTH_INSERT_CNT_68T71_REG  383
#define TEST_FLEXE_OTH_INSERT_CNT_72T75_REG  384
#define TEST_FLEXE_OTH_INSERT_CNT_76T79_REG  385
#define TEST_FLEXE_BAS_BRK_CNT_REG  386
#define TEST_FLEXE_BAS_CNT_REG  387
#define TEST_FLEXE_APS_CNT_REG  388
#define TEST_FLEXE_LOW_CNT_REG  389
#define TEST_FLEXE_NEW_CNT_REG  390
#define TEST_FLEXE_TIMESTAMP_LOCK_REG  391
#define TEST_FLEXE_CSF_LPI_REG  392
#define TEST_FLEXE_CSF_LF_REG  393
#define TEST_FLEXE_CSF_RF_REG  394
#define TEST_FLEXE_FIFO_FULL_REI_REG  395
#define TEST_FLEXE_FIFO_FULL_APS_REG  396
#define TEST_FLEXE_FIFO_FULL_LOW_REG  397
#define TEST_FLEXE_FIFO_FULL_BAS_REG  398
#define TEST_FLEXE_FIFO_FULL_NEW_REG  399
#define TEST_FLEXE_FIFO_EMPTY_BAS_REG  400
#define TEST_FLEXE_CSF_LPI_I0_INT_REG  401
#define TEST_FLEXE_CSF_LPI_I0_INT_MASK_REG  402
#define TEST_FLEXE_CSF_LPI_I1_INT_REG  403
#define TEST_FLEXE_CSF_LPI_I1_INT_MASK_REG  404
#define TEST_FLEXE_CSF_LPI_I2_INT_REG  405
#define TEST_FLEXE_CSF_LPI_I2_INT_MASK_REG  406
#define TEST_FLEXE_CSF_LPI_I3_INT_REG  407
#define TEST_FLEXE_CSF_LPI_I3_INT_MASK_REG  408
#define TEST_FLEXE_CSF_LPI_I4_INT_REG  409
#define TEST_FLEXE_CSF_LPI_I4_INT_MASK_REG  410
#define TEST_FLEXE_CSF_LPI_I5_INT_REG  411
#define TEST_FLEXE_CSF_LPI_I5_INT_MASK_REG  412
#define TEST_FLEXE_CSF_LPI_I6_INT_REG  413
#define TEST_FLEXE_CSF_LPI_I6_INT_MASK_REG  414
#define TEST_FLEXE_CSF_LPI_I7_INT_REG  415
#define TEST_FLEXE_CSF_LPI_I7_INT_MASK_REG  416
#define TEST_FLEXE_CSF_LF_I0_INT_REG  417
#define TEST_FLEXE_CSF_LF_I0_INT_MASK_REG  418
#define TEST_FLEXE_CSF_LF_I1_INT_REG  419
#define TEST_FLEXE_CSF_LF_I1_INT_MASK_REG  420
#define TEST_FLEXE_CSF_LF_I2_INT_REG  421
#define TEST_FLEXE_CSF_LF_I2_INT_MASK_REG  422
#define TEST_FLEXE_CSF_LF_I3_INT_REG  423
#define TEST_FLEXE_CSF_LF_I3_INT_MASK_REG  424
#define TEST_FLEXE_CSF_LF_I4_INT_REG  425
#define TEST_FLEXE_CSF_LF_I4_INT_MASK_REG  426
#define TEST_FLEXE_CSF_LF_I5_INT_REG  427
#define TEST_FLEXE_CSF_LF_I5_INT_MASK_REG  428
#define TEST_FLEXE_CSF_LF_I6_INT_REG  429
#define TEST_FLEXE_CSF_LF_I6_INT_MASK_REG  430
#define TEST_FLEXE_CSF_LF_I7_INT_REG  431
#define TEST_FLEXE_CSF_LF_I7_INT_MASK_REG  432
#define TEST_FLEXE_CSF_RF_I0_INT_REG  433
#define TEST_FLEXE_CSF_RF_I0_INT_MASK_REG  434
#define TEST_FLEXE_CSF_RF_I1_INT_REG  435
#define TEST_FLEXE_CSF_RF_I1_INT_MASK_REG  436
#define TEST_FLEXE_CSF_RF_I2_INT_REG  437
#define TEST_FLEXE_CSF_RF_I2_INT_MASK_REG  438
#define TEST_FLEXE_CSF_RF_I3_INT_REG  439
#define TEST_FLEXE_CSF_RF_I3_INT_MASK_REG  440
#define TEST_FLEXE_CSF_RF_I4_INT_REG  441
#define TEST_FLEXE_CSF_RF_I4_INT_MASK_REG  442
#define TEST_FLEXE_CSF_RF_I5_INT_REG  443
#define TEST_FLEXE_CSF_RF_I5_INT_MASK_REG  444
#define TEST_FLEXE_CSF_RF_I6_INT_REG  445
#define TEST_FLEXE_CSF_RF_I6_INT_MASK_REG  446
#define TEST_FLEXE_CSF_RF_I7_INT_REG  447
#define TEST_FLEXE_CSF_RF_I7_INT_MASK_REG  448
#define TEST_CCU_RX_PTP_EN_REG  449
#define TEST_CCU_RX_FILT_FW_REG  450
#define TEST_CCU_RX_ETH_VLAN_TAG0_REG  451
#define TEST_CCU_RX_L2_ETH_TYPE_REG  452
#define TEST_CCU_RX_L3_IP_TYPE0_REG  453
#define TEST_CCU_RX_ETH_MUL_NORM_REG  454
#define TEST_CCU_RX_ETH_MUL_PEER_REG  455
#define TEST_CCU_RX_IPV4_MUL_NORM_REG  456
#define TEST_CCU_RX_IPV4_MUL_PEER_REG  457
#define TEST_CCU_RX_IPV6_MUL_NORM_REG  458
#define TEST_CCU_RX_IPV6_MUL_PEER_REG  459
#define TEST_CCU_RX_L2_SSM_TYPE_REG  460
#define TEST_CCU_RX_SSM_DA_REG  461
#define TEST_CCU_L2_ETH_TYPE1_REG  462
#define TEST_CCU_L2_ETH_TYPE2_REG  463
#define TEST_CCU_L2_ETH_TYPE3_REG  464
#define TEST_CCU_RX_ETH_UNI_DA_REG  465
#define TEST_CCU_RX_IPV4_UNI_DA_REG  466
#define TEST_CCU_RX_IPV6_UNI_DA_REG  467
#define TEST_CCU_RX_UDP_PORT_NORM_REG  468
#define TEST_CCU_RX_UDP_PORT_PTP_REG  469
#define TEST_CCU_RX_DA_REG  470
#define TEST_CCU_RX_SA_REG  471
#define TEST_CCU_RX_VLAN_TAG_REG  472
#define TEST_CCU_RX_LETH_TYPE_REG  473
#define TEST_CCU_RX_VLAN_ID0_REG  474
#define TEST_CCU_RX_VLAN_ID1_REG  475
#define TEST_CCU_RX_VLAN_ID2_REG  476
#define TEST_CCU_RX_VLAN_ID3_REG  477
#define TEST_CCU_L2_ETH_TYPE4_REG  478
#define TEST_CCU_L2_ETH_TYPE5_REG  479
#define TEST_CCU_L2_ETH_TYPE6_REG  480
#define TEST_CCU_TX_DA_REG  481
#define TEST_CCU_TX_SA_REG  482
#define TEST_CCU_TX_TYPE_REG  483
#define TEST_CCU_TX_CFG_REG  484
#define TEST_CCU_TX_VLAN_ID0_REG  485
#define TEST_CCU_TX_VLAN_ID1_REG  486
#define TEST_CCU_TX_VLAN_ID2_REG  487
#define TEST_CCU_TX_VLAN_ID3_REG  488
#define TEST_CCU_TX_EN_REG  489
#define TEST_CCU_TX_ETH_VLAN_TAG0_REG  490
#define TEST_CCU_TX_L2_ETH_TYPE_REG  491
#define TEST_CCU_TX_L3_IP_TYPE0_REG  492
#define TEST_CCU_TX_ETH_MUL_NORM_REG  493
#define TEST_CCU_TX_ETH_MUL_PEER_REG  494
#define TEST_CCU_TX_IPV4_MUL_NORM_REG  495
#define TEST_CCU_TX_IPV4_MUL_PEER_REG  496
#define TEST_CCU_TX_IPV6_MUL_NORM_REG  497
#define TEST_CCU_TX_IPV6_MUL_PEER_REG  498
#define TEST_CCU_TX_L2_SSM_TYPE_REG  499
#define TEST_CCU_TX_SSM_DA_REG  500
#define TEST_CCU_TX_FILT_FW_REG  501
#define TEST_CCU_TX_ETH_UNI_DA_REG  502
#define TEST_CCU_TX_IPV4_UNI_DA_REG  503
#define TEST_CCU_TX_IPV6_UNI_DA_REG  504
#define TEST_CCU_TX_UDP_PORT_NORM_REG  505
#define TEST_CCU_TX_UDP_PORT_PTP_REG  506
#define TEST_CCU_RX_ETH_VLAN_TAG1_REG  507
#define TEST_CCU_RX_ETH_VLAN_TAG2_REG  508
#define TEST_CCU_RX_ETH_VLAN_TAG3_REG  509
#define TEST_CCU_RX_ETH_VLAN_TAG4_REG  510
#define TEST_CCU_RX_ETH_VLAN_TAG5_REG  511
#define TEST_CCU_RX_ETH_VLAN_TAG6_REG  512
#define TEST_CCU_RX_ETH_VLAN_TAG7_REG  513
#define TEST_CCU_TX_ETH_VLAN_TAG1_REG  514
#define TEST_CCU_TX_ETH_VLAN_TAG2_REG  515
#define TEST_CCU_TX_ETH_VLAN_TAG3_REG  516
#define TEST_CCU_TX_ETH_VLAN_TAG4_REG  517
#define TEST_CCU_TX_ETH_VLAN_TAG5_REG  518
#define TEST_CCU_TX_ETH_VLAN_TAG6_REG  519
#define TEST_CCU_TX_ETH_VLAN_TAG7_REG  520
#define TEST_CCU_L2_ETH_TYPE7_REG  521
#define TEST_CCU_RX_L3_IP_TYPE1_REG  522
#define TEST_CCU_RX_L3_IP_TYPE2_REG  523
#define TEST_CCU_RX_L3_IP_TYPE3_REG  524
#define TEST_CCU_RX_L3_IP_TYPE4_REG  525
#define TEST_CCU_RX_L3_IP_TYPE5_REG  526
#define TEST_CCU_RX_L3_IP_TYPE6_REG  527
#define TEST_CCU_RX_L3_IP_TYPE7_REG  528
#define TEST_CCU_TX_L3_IP_TYPE1_REG  529
#define TEST_CCU_TX_L3_IP_TYPE2_REG  530
#define TEST_CCU_TX_L3_IP_TYPE3_REG  531
#define TEST_CCU_TX_L3_IP_TYPE4_REG  532
#define TEST_CCU_TX_L3_IP_TYPE5_REG  533
#define TEST_CCU_TX_L3_IP_TYPE6_REG  534
#define TEST_CCU_TX_L3_IP_TYPE7_REG  535
#define TEST_PORT_FIFO_CFG1_REG  536
#define TEST_MAX_MIN_CLR_REG  537
#define TEST_PORT_PROTECT_EN_REG  538
#define TEST_PORT_RESTART_REG  539
#define TEST_TX_MAP_TABLE_REG  540
#define TEST_MAP_EN_REG  541
#define TEST_EXTERNAL_CFG_REG  542
#define TEST_TX_MODE_CFG_REG  543
#define TEST_PORT_FIFO_CFG2_REG  544
#define TEST_PORT_FIFO_STATE_REG  545
#define TEST_TX_GEARBOX_ALM_REG  546
#define TEST_PORT_FIFO_ALM_REG  547
#define TEST_PORT_BUFFER0_INT_REG  548
#define TEST_PORT_BUFFER0_INT_MASK_REG  549
#define TEST_PORT_BUFFER1_INT_REG  550
#define TEST_PORT_BUFFER1_INT_MASK_REG  551
#define TEST_PORT_BUFFER2_INT_REG  552
#define TEST_PORT_BUFFER2_INT_MASK_REG  553
#define TEST_PORT_BUFFER3_INT_REG  554
#define TEST_PORT_BUFFER3_INT_MASK_REG  555
#define TEST_PORT_BUFFER4_INT_REG  556
#define TEST_PORT_BUFFER4_INT_MASK_REG  557
#define TEST_PORT_BUFFER5_INT_REG  558
#define TEST_PORT_BUFFER5_INT_MASK_REG  559
#define TEST_PORT_BUFFER6_INT_REG  560
#define TEST_PORT_BUFFER6_INT_MASK_REG  561
#define TEST_PORT_BUFFER7_INT_REG  562
#define TEST_PORT_BUFFER7_INT_MASK_REG  563
#define TEST_ADJ_CFG_REG  564
#define TEST_DEL_CNT_CFG_REG  565
#define TEST_ADJ_N_REG  566
#define TEST_DEL_CNT_MAX_REG  567
#define TEST_CNT_ALM_REG  568
#define TEST_CORE_ALM_REG  569
#define TEST_READY_TS_REG  570
#define TEST_FLEXEGROUP_INFO_REG  571
#define TEST_GROUP_CFG_REG  572
#define TEST_REORDER_ASIC_REG  573
#define TEST_AUTOSET_EN_REG  574
#define TEST_MODE_INFO_REG  575
#define TEST_REORDER_INFO_REG  576
#define TEST_CALENDAR_CFG_REG  577
#define TEST_CHANNEL_OWN_TSGROUP_REG  578
#define TEST_INTERLEAVE_RST_REG  579
#define TEST_MAXLEVEL_CLR_REG  580
#define TEST_READY_TS_B_REG  581
#define TEST_CALENDAR_CFG_B_REG  582
#define TEST_CHANNEL_OWN_TSGROUP_B_REG  583
#define TEST_ENABLE_AB_REG  584
#define TEST_VERIFY_CFG_REG  585
#define TEST_THRESHOLD_REG  586
#define TEST_THRESHOLD_FULL_REG  587
#define TEST_THRESHOLD_EMPTY_REG  588
#define TEST_MAXLEVEL_INTERLEAVE_REG  589
#define TEST_FLEXEDEMUX_RAM_FULL_REG  590
#define TEST_FLEXEDEMUX_FIFO_FULL_REG  591
#define TEST_FLEXEDEMUX_FIFO_EMPTY_REG  592
#define TEST_FP_CHECK_ALM_REG  593
#define TEST_HEAD_CHECK_PHY_ALM_REG  594
#define TEST_HEAD_CHECK_CHANNEL_ALM_REG  595
#define TEST_OAM_RX_CFG_REG  596
#define TEST_RX_IDLE_RPL_EN_REG  597
#define TEST_BYPASS_CHNL_REG  598
#define TEST_PERIOD_CFG_REG  599
#define TEST_PERIOD_SEL_REG  600
#define TEST_OAM_RX_ALM_EN_REG  601
#define TEST_BYPASS_XGMII_REG  602
#define TEST_RX_LPI_RPL_EN_REG  603
#define TEST_BAS_PERIOD_A_REG  604
#define TEST_BAS_PERIOD_B_REG  605
#define TEST_BYPASS_OAM_ALM_CH_REG  606
#define TEST_OAM_RX_CONFIG_REG  607
#define TEST_OAM_TYPE_BIP_CAL_EN_REG  608
#define TEST_LF_MANUAL_INSERT_REG  609
#define TEST_RF_MANUAL_INSERT_REG  610
#define TEST_LPI_MANUAL_INSERT_REG  611
#define TEST_RX_BIPERR_CNT_CLR_REG  612
#define TEST_RX_BEIERR_CNT_CLR_REG  613
#define TEST_OAM_CLR_RAM_INIT_REG  614
#define TEST_OAM_CNT_CLR_DONE_REG  615
#define TEST_BASE_PERIOD_REG  616
#define TEST_RX_SDBIP_REG  617
#define TEST_RX_SFBIP_REG  618
#define TEST_OAM_RX_RDI_RAM_ALM_REG  619
#define TEST_RX_SFBEI_REG  620
#define TEST_DEMUX_CLIENT_ALM_REG  621
#define TEST_CRC_ALM_OUT_REG  622
#define TEST_BAS_RDI_REG  623
#define TEST_BAS_CSF_LPI_REG  624
#define TEST_BAS_CS_LF_REG  625
#define TEST_BAS_CS_RF_REG  626
#define TEST_BAS_CRC_ERR_REG  627
#define TEST_BAS_NO_RECEIVE_ALM_REG  628
#define TEST_RDI_LF_REG  629
#define TEST_RX_SDBEI_REG  630
#define TEST_RF_ALM_REG  631
#define TEST_LPI_ALM_REG  632
#define TEST_BAS_PERIOD_ALM_REG  633
#define TEST_RX_SFBEI_I0_INT_REG  634
#define TEST_RX_SFBEI_I0_INT_MASK_REG  635
#define TEST_RX_SFBIP_I0_INT_REG  636
#define TEST_RX_SFBIP_I0_INT_MASK_REG  637
#define TEST_RX_SFBIP_I1_INT_REG  638
#define TEST_RX_SFBIP_I1_INT_MASK_REG  639
#define TEST_RX_SFBIP_I2_INT_REG  640
#define TEST_RX_SFBIP_I2_INT_MASK_REG  641
#define TEST_RX_SFBIP_I3_INT_REG  642
#define TEST_RX_SFBIP_I3_INT_MASK_REG  643
#define TEST_RX_SFBIP_I4_INT_REG  644
#define TEST_RX_SFBIP_I4_INT_MASK_REG  645
#define TEST_RX_SFBEI_I1_INT_REG  646
#define TEST_RX_SFBEI_I1_INT_MASK_REG  647
#define TEST_RX_SFBEI_I2_INT_REG  648
#define TEST_RX_SFBEI_I2_INT_MASK_REG  649
#define TEST_RX_SFBEI_I3_INT_REG  650
#define TEST_RX_SFBEI_I3_INT_MASK_REG  651
#define TEST_RX_SFBEI_I4_INT_REG  652
#define TEST_RX_SFBEI_I4_INT_MASK_REG  653
#define TEST_BAS_PERIOD_ALM_I3_INT_REG  654
#define TEST_BAS_PERIOD_ALM_I3_INT_MASK_REG  655
#define TEST_BAS_PERIOD_ALM_I4_INT_REG  656
#define TEST_BAS_PERIOD_ALM_I4_INT_MASK_REG  657
#define TEST_RX_SDBIP_I0_INT_REG  658
#define TEST_RX_SDBIP_I0_INT_MASK_REG  659
#define TEST_RX_SDBIP_I1_INT_REG  660
#define TEST_RX_SDBIP_I1_INT_MASK_REG  661
#define TEST_RX_SDBIP_I2_INT_REG  662
#define TEST_RX_SDBIP_I2_INT_MASK_REG  663
#define TEST_RX_SDBIP_I3_INT_REG  664
#define TEST_RX_SDBIP_I3_INT_MASK_REG  665
#define TEST_RX_SDBIP_I4_INT_REG  666
#define TEST_RX_SDBIP_I4_INT_MASK_REG  667
#define TEST_BAS_RDI_I0_INT_REG  668
#define TEST_BAS_RDI_I0_INT_MASK_REG  669
#define TEST_BAS_RDI_I1_INT_REG  670
#define TEST_BAS_RDI_I1_INT_MASK_REG  671
#define TEST_BAS_RDI_I2_INT_REG  672
#define TEST_BAS_RDI_I2_INT_MASK_REG  673
#define TEST_BAS_RDI_I3_INT_REG  674
#define TEST_BAS_RDI_I3_INT_MASK_REG  675
#define TEST_BAS_RDI_I4_INT_REG  676
#define TEST_BAS_RDI_I4_INT_MASK_REG  677
#define TEST_BAS_CSF_LPI_I0_INT_REG  678
#define TEST_BAS_CSF_LPI_I0_INT_MASK_REG  679
#define TEST_BAS_CSF_LPI_I1_INT_REG  680
#define TEST_BAS_CSF_LPI_I1_INT_MASK_REG  681
#define TEST_BAS_CSF_LPI_I2_INT_REG  682
#define TEST_BAS_CSF_LPI_I2_INT_MASK_REG  683
#define TEST_BAS_CSF_LPI_I3_INT_REG  684
#define TEST_BAS_CSF_LPI_I3_INT_MASK_REG  685
#define TEST_BAS_CSF_LPI_I4_INT_REG  686
#define TEST_BAS_CSF_LPI_I4_INT_MASK_REG  687
#define TEST_BAS_CS_LF_I0_INT_REG  688
#define TEST_BAS_CS_LF_I0_INT_MASK_REG  689
#define TEST_BAS_CS_LF_I1_INT_REG  690
#define TEST_BAS_CS_LF_I1_INT_MASK_REG  691
#define TEST_BAS_CS_LF_I2_INT_REG  692
#define TEST_BAS_CS_LF_I2_INT_MASK_REG  693
#define TEST_BAS_CS_LF_I3_INT_REG  694
#define TEST_BAS_CS_LF_I3_INT_MASK_REG  695
#define TEST_BAS_CS_LF_I4_INT_REG  696
#define TEST_BAS_CS_LF_I4_INT_MASK_REG  697
#define TEST_BAS_CS_RF_I0_INT_REG  698
#define TEST_BAS_CS_RF_I0_INT_MASK_REG  699
#define TEST_BAS_CS_RF_I1_INT_REG  700
#define TEST_BAS_CS_RF_I1_INT_MASK_REG  701
#define TEST_BAS_CS_RF_I2_INT_REG  702
#define TEST_BAS_CS_RF_I2_INT_MASK_REG  703
#define TEST_BAS_CS_RF_I3_INT_REG  704
#define TEST_BAS_CS_RF_I3_INT_MASK_REG  705
#define TEST_BAS_CS_RF_I4_INT_REG  706
#define TEST_BAS_CS_RF_I4_INT_MASK_REG  707
#define TEST_BAS_CRC_ERR_I0_INT_REG  708
#define TEST_BAS_CRC_ERR_I0_INT_MASK_REG  709
#define TEST_BAS_CRC_ERR_I1_INT_REG  710
#define TEST_BAS_CRC_ERR_I1_INT_MASK_REG  711
#define TEST_BAS_CRC_ERR_I2_INT_REG  712
#define TEST_BAS_CRC_ERR_I2_INT_MASK_REG  713
#define TEST_BAS_CRC_ERR_I3_INT_REG  714
#define TEST_BAS_CRC_ERR_I3_INT_MASK_REG  715
#define TEST_BAS_CRC_ERR_I4_INT_REG  716
#define TEST_BAS_CRC_ERR_I4_INT_MASK_REG  717
#define TEST_BAS_NO_RECEIVE_ALM_I0_INT_REG  718
#define TEST_BAS_NO_RECEIVE_ALM_I0_INT_MASK_REG  719
#define TEST_BAS_NO_RECEIVE_ALM_I1_INT_REG  720
#define TEST_BAS_NO_RECEIVE_ALM_I1_INT_MASK_REG  721
#define TEST_BAS_NO_RECEIVE_ALM_I2_INT_REG  722
#define TEST_BAS_NO_RECEIVE_ALM_I2_INT_MASK_REG  723
#define TEST_BAS_NO_RECEIVE_ALM_I3_INT_REG  724
#define TEST_BAS_NO_RECEIVE_ALM_I3_INT_MASK_REG  725
#define TEST_BAS_NO_RECEIVE_ALM_I4_INT_REG  726
#define TEST_BAS_NO_RECEIVE_ALM_I4_INT_MASK_REG  727
#define TEST_RDI_LF_I0_INT_REG  728
#define TEST_RDI_LF_I0_INT_MASK_REG  729
#define TEST_RDI_LF_I1_INT_REG  730
#define TEST_RDI_LF_I1_INT_MASK_REG  731
#define TEST_RDI_LF_I2_INT_REG  732
#define TEST_RDI_LF_I2_INT_MASK_REG  733
#define TEST_RDI_LF_I3_INT_REG  734
#define TEST_RDI_LF_I3_INT_MASK_REG  735
#define TEST_RDI_LF_I4_INT_REG  736
#define TEST_RDI_LF_I4_INT_MASK_REG  737
#define TEST_RX_SDBEI_I0_INT_REG  738
#define TEST_RX_SDBEI_I0_INT_MASK_REG  739
#define TEST_RX_SDBEI_I1_INT_REG  740
#define TEST_RX_SDBEI_I1_INT_MASK_REG  741
#define TEST_RX_SDBEI_I2_INT_REG  742
#define TEST_RX_SDBEI_I2_INT_MASK_REG  743
#define TEST_RX_SDBEI_I3_INT_REG  744
#define TEST_RX_SDBEI_I3_INT_MASK_REG  745
#define TEST_RX_SDBEI_I4_INT_REG  746
#define TEST_RX_SDBEI_I4_INT_MASK_REG  747
#define TEST_RF_ALM_I0_INT_REG  748
#define TEST_RF_ALM_I0_INT_MASK_REG  749
#define TEST_RF_ALM_I1_INT_REG  750
#define TEST_RF_ALM_I1_INT_MASK_REG  751
#define TEST_RF_ALM_I2_INT_REG  752
#define TEST_RF_ALM_I2_INT_MASK_REG  753
#define TEST_RF_ALM_I3_INT_REG  754
#define TEST_RF_ALM_I3_INT_MASK_REG  755
#define TEST_RF_ALM_I4_INT_REG  756
#define TEST_RF_ALM_I4_INT_MASK_REG  757
#define TEST_LPI_ALM_I0_INT_REG  758
#define TEST_LPI_ALM_I0_INT_MASK_REG  759
#define TEST_LPI_ALM_I1_INT_REG  760
#define TEST_LPI_ALM_I1_INT_MASK_REG  761
#define TEST_LPI_ALM_I2_INT_REG  762
#define TEST_LPI_ALM_I2_INT_MASK_REG  763
#define TEST_LPI_ALM_I3_INT_REG  764
#define TEST_LPI_ALM_I3_INT_MASK_REG  765
#define TEST_LPI_ALM_I4_INT_REG  766
#define TEST_LPI_ALM_I4_INT_MASK_REG  767
#define TEST_BAS_PERIOD_ALM_I0_INT_REG  768
#define TEST_BAS_PERIOD_ALM_I0_INT_MASK_REG  769
#define TEST_BAS_PERIOD_ALM_I1_INT_REG  770
#define TEST_BAS_PERIOD_ALM_I1_INT_MASK_REG  771
#define TEST_BAS_PERIOD_ALM_I2_INT_REG  772
#define TEST_BAS_PERIOD_ALM_I2_INT_MASK_REG  773
#define TEST_CPU2PTP_WDATA_REG  774
#define TEST_CPU2PTP_FINISH_REG  775
#define TEST_PTP2CPU_FINISH_REG  776
#define TEST_CPU2PTP_FRM_CNT_REG  777
#define TEST_PTP2CPU_FRM_CNT_REG  778
#define TEST_CPU2PTP_CSTATE_REG  779
#define TEST_CPU2PTP_BANK_FULL_REG  780
#define TEST_PTP2CPU_RDATA_REG  781
#define TEST_PTP2CPU_CSTATE_REG  782
#define TEST_PTP2CPU_BANK_EMPTY_REG  783
#define TEST_CPU2PTP_LEN_ERR_REG  784
#define TEST_PTP2CPU_LEN_ERR_REG  785
#define TEST_IEEE1588_GLOBAL_CFG_REG  786
#define TEST_PTP_TS_CFG_REG  787
#define TEST_PTP_GLB_INT1_INT_REG  788
#define TEST_PTP_GLB_INT1_INT_MASK_REG  789
#define TEST_CCU_RX_SSM_REQ_REG  790
#define TEST_CCU_RX_FRAME_CNT_REG  791
#define TEST_CCU_RX_DROP_CNT_REG  792
#define TEST_CCU_RX_FILTER_CNT_REG  793
#define TEST_CCU_RX_FRM_ERR_CNT_REG  794
#define TEST_CCU_RX_LEN_ERR_CNT_REG  795
#define TEST_CCU_RX_PKT_IN_NUM_REG  796
#define TEST_CCU_RX_SYNC_CNT_REG  797
#define TEST_CCU_RX_DELAY_REQ_CNT_REG  798
#define TEST_CCU_RX_PDELAY_REQ_CNT_REG  799
#define TEST_CCU_RX_PDELAY_RESP_CNT_REG  800
#define TEST_CCU_RX_FOLLOW_UP_CNT_REG  801
#define TEST_CCU_RX_DELAY_RESP_CNT_REG  802
#define TEST_CCU_RX_PDELAY_FOLLOW_CNT_REG  803
#define TEST_CCU_RX_ANNOUNCE_CNT_REG  804
#define TEST_CCU_RX_SIGNALING_CNT_REG  805
#define TEST_CCU_RX_MANAGEMENT_CNT_REG  806
#define TEST_CCU_RX_SSM_CNT_REG  807
#define TEST_CCU_RX_RESV_CNT_REG  808
#define TEST_CCU_RX_DECODE_ERR_CNT_REG  809
#define TEST_CCU_RX_DECODE_SPKT_BYTE_CNT_REG  810
#define TEST_CCU_RX_DECODE_SPKT_NUM_CNT_REG  811
#define TEST_CCU_RX_SSM_MESSAGE0_REG  812
#define TEST_CCU_RX_SSM_MESSAGE1_REG  813
#define TEST_CCU_RX_ALARM_REG  814
#define TEST_CCU_RX_INT_REG  815
#define TEST_CCU_RX_INT_MASK_REG  816
#define TEST_FIFO_LEVEL_CFG_REG  817
#define TEST_BLOCK_TYPE_REG  818
#define TEST_CLR_HIST_REG  819
#define TEST_IND_SEL_REG  820
#define TEST_INS_DEL_GAP_REG  821
#define TEST_BLK_NUM_CFG_REG  822
#define TEST_MAP_REG_REG  823
#define TEST_DRAG_PARA_CFG_REG  824
#define TEST_LVL_HIST_REG  825
#define TEST_RATEADP_FULL_REG  826
#define TEST_RATEADP_EMPTY_REG  827
#define TEST_RAM_OVERFLOW_REG  828
#define TEST_SEL_TB_EN_REG  829
#define TEST_MON_EN_EG_REG  830
#define TEST_STA_CLR_CH_EG_REG  831
#define TEST_SAR_PATHDELAY_CHAN_REG  832
#define TEST_CLR_EG_REG  833
#define TEST_STA_CLR_EG_REG  834
#define TEST_CNT_MAX_EG_REG  835
#define TEST_CNT_DEPTH_EG_REG  836
#define TEST_SAR_PATHDELAY_STAT_REG  837
#define TEST_SAR_PATHDELAY_REAL_REG  838
#define TEST_SQ_ERR_EG_REG  839
#define TEST_CPB_ILK_BP_REG  840
#define TEST_DLY_FIFO_STATE_REG  841
#define TEST_LINK_FULL_EG_REG  842
#define TEST_LINK_EMPTY_EG_REG  843
#define TEST_CPB_EG0_INT_REG  844
#define TEST_CPB_EG0_INT_MASK_REG  845
#define TEST_CPB_EG1_INT_REG  846
#define TEST_CPB_EG1_INT_MASK_REG  847
#define TEST_CPB_EG2_INT_REG  848
#define TEST_CPB_EG2_INT_MASK_REG  849
#define TEST_CPB_EG3_INT_REG  850
#define TEST_CPB_EG3_INT_MASK_REG  851
#define TEST_CPB_EG4_INT_REG  852
#define TEST_CPB_EG4_INT_MASK_REG  853
#define TEST_MAC_FIFO_LEVEL_CFG_REG  854
#define TEST_MAC_BLOCK_TYPE_REG  855
#define TEST_MAC_CLR_HIST_REG  856
#define TEST_MAC_IND_SEL_REG  857
#define TEST_MAC_INS_DEL_GAP_REG  858
#define TEST_MAC_BLK_NUM_CFG_REG  859
#define TEST_MAC_MAP_REG_REG  860
#define TEST_MAC_DRAG_PARA_CFG_REG  861
#define TEST_MAC_LVL_HIST_REG  862
#define TEST_MAC_RATEADP_FULL_REG  863
#define TEST_MAC_RATEADP_EMPTY_REG  864
#define TEST_MAC_RAM_OVERFLOW_REG  865
#define TEST_PPS_TIME_CFG_REG  866
#define TEST_PHY_SEL_CFG_REG  867
#define TEST_CLK_MEASURE_CFG_REG  868
#define TEST_CDR_SEL_REG  869
#define TEST_RST_GLB_FUCI_SOFT_N_REG  870
#define TEST_RST_GLB_LOGIC_N_REG  871
#define TEST_RST_LOGIC_SYS1_N_REG  872
#define TEST_RST_FPGA_SERDES_N_REG  873
#define TEST_RST_LOGIC_SYS3_N_REG  874
#define TEST_RST_125M_PPS_N_REG  875
#define TEST_RST_FUCI_MODULE1_N_REG  876
#define TEST_RST_FUCI_MODULE2_N_REG  877
#define TEST_RST_SOH_EXT_125M_N_REG  878
#define TEST_RST_SOH_INS_125M_N_REG  879
#define TEST_RST_SOAM_EXT_125M_N_REG  880
#define TEST_RST_SOAM_INS_125M_N_REG  881
#define TEST_RST_GEARBOX_N_REG  882
#define TEST_RST_311M_N_REG  883
#define TEST_RST_311M_UPI_N_REG  884
#define TEST_RST_SOH_UPI_125EXT_N_REG  885
#define TEST_RST_SOH_UPI_125INS_N_REG  886
#define TEST_RST_SOAM_UPI_125EXT_N_REG  887
#define TEST_RST_SOAM_UPI_125INS_N_REG  888
#define TEST_RST_SOH_UPI_FUCI_N_REG  889
#define TEST_RST_SYS_LOGIC4_N_REG  890
#define TEST_RST_IEEE1588_1_REG  891
#define TEST_RST_IEEE1588_2_REG  892
#define TEST_GLB_CLR_REG  893
#define TEST_PPS_TOD_RX_NUM_REG  894
#define TEST_PPS_TOD_RX_TYPE_REG  895
#define TEST_PPS_TOD_RX_LEN_REG  896
#define TEST_PPS_TOD_RX_TOD_BYTE0_REG  897
#define TEST_PPS_TOD_RX_TOD_SEC_REG  898
#define TEST_PPS_TOD_RX_TOD_NSEC_REG  899
#define TEST_PPS_TOD_RX_TOD_RES_REG  900
#define TEST_PPS_TOD_RX_CRC_REG  901
#define TEST_PPS_TOD_RX_REAL_TIME_REG  902
#define TEST_PPS_TOD_RX_CNT_TOD_LOST_REG  903
#define TEST_PPS_TOD_RX_CNT_PPS_ADJUST_REG  904
#define TEST_PPS_TOD_RX_CNT_CRC_EOR_REG  905
#define TEST_PPS_TOD_RX_CNT_WAVE_BROKEN_REG  906
#define TEST_PPS_TOD_RX_REG_CNT_25M_REG  907
#define TEST_MEASURE_CNT_MAX_REG  908
#define TEST_MEASURE_CNT_MIN_REG  909
#define TEST_TOP_INT1_INT_REG  910
#define TEST_TOP_INT1_INT_MASK_REG  911
#define TEST_TOP_INT2_INT_REG  912
#define TEST_TOP_INT2_INT_MASK_REG  913
#define TEST_SAR_TX_GLB_CFG_REG  914
#define TEST_RA2SAR_CFG1_REG  915
#define TEST_SAR_TX_CTRL_CFG_REG  916
#define TEST_RA2SAR_CFG2_REG  917
#define TEST_RA2SAR_CFG3_REG  918
#define TEST_RA2SAR_TABLE_SWITCH_REG  919
#define TEST_SAR_TX_PKT_CNT_REG  920
#define TEST_SAR_TX_PKT_CNT_256_REG  921
#define TEST_SAR_TX_STATE_REG  922
#define TEST_RA2SAR_ENV_ALM_REG  923
#define TEST_B66SAR_TX_INT_REG  924
#define TEST_B66SAR_TX_INT_MASK_REG  925
#define TEST_MACRX_CFG_REG  926
#define TEST_MACRX_ENABLE_REG  927
#define TEST_MACRX_STAT_ENABLE_REG  928
#define TEST_MACRX_CRC_CUTOFF_EN_REG  929
#define TEST_MACRX_STATISTIC_CLEAR_CHAN_REG  930
#define TEST_MACRX_CRC_ERRDROP_EN_REG  931
#define TEST_MACRX_DECODE_SEL_REG  932
#define TEST_MACRX_STATISTIC_CLEAR_REG  933
#define TEST_MACRX_STATISTIC_ALL_CLR_REG  934
#define TEST_MACRX_OUT_SOP_REG  935
#define TEST_MACRX_OUT_EOP_REG  936
#define TEST_MACRX_STA_RAM_INIT_DONE_REG  937
#define TEST_MACRX_ERROR_REG  938
#define TEST_MACRX_FAULT_ALM_REG  939
#define TEST_MACRX_STA_RAM_ECC_CORRECT_ALM_REG  940
#define TEST_MACRX_STA_RAM_ECC_UNCORRECT_ALM_REG  941
#define TEST_MACRX_EOP_ABNOR_ALM_REG  942
#define TEST_RA2SAR_M_1ST_REG  943
#define TEST_RA2SAR_BASE_M_1ST_REG  944
#define TEST_RA2SAR_CFG_311M_REG  945
#define TEST_RA2SAR_M_2ND_REG  946
#define TEST_RA2SAR_BASE_M_2ND_REG  947
#define TEST_LEVELCLR_CHANNELIZE_REG  948
#define TEST_BYPASS_EN_REG  949
#define TEST_PCSCHID_CFG_REG  950
#define TEST_MAXLEVEL_CHANNELIZE_REG  951
#define TEST_FULL_CHANNELIZE_REG  952
#define TEST_OAM_JOIT_BIP_CFG_REG  953
#define TEST_BAS_IDTY_CFG_REG  954
#define TEST_BAS_PERIOD_CFG_REG  955
#define TEST_SEQ_TYPE_CFG_REG  956
#define TEST_SEQ_NUM_CFG_REG  957
#define TEST_CRC_REV_CFG_REG  958
#define TEST_TX_IDLE_RPL_EN_REG  959
#define TEST_OAM_TX_BYPASS_REG  960
#define TEST_BIP_ERR_MASK_REG  961
#define TEST_MANUAL_INSERT_CSF_LPI_REG  962
#define TEST_MANUAL_INSERT_CSF_LF_REG  963
#define TEST_MANUAL_INSERT_CSF_RF_REG  964
#define TEST_BIP_ERR_LEVEL_REG  965
#define TEST_OAM_TX_BYPASS_CLIENT_REG  966
#define TEST_MANUAL_INSERT_RDI_REG  967
#define TEST_BAS_PERIOD_CFG01_REG  968
#define TEST_BAS_PERIOD_CFG23_REG  969
#define TEST_BAS_EN_CFG_ASIC_REG  970
#define TEST_OAM_PRI_ENCODE_REG  971
#define TEST_TX_OHIF_FIFO_SEL_REG  972
#define TEST_OAM_CNT_CFG_REG  973
#define TEST_TX_LPI_IDLE_RPL_EN_REG  974
#define TEST_TX_INSERT_66BCODE_EN_REG  975
#define TEST_NEW_PERIOD_CFG_REG  976
#define TEST_TX_BAS_FIFO_NUM_REG  977
#define TEST_TX_LPI_SETCLR_CFG_REG  978
#define TEST_TX_INSERT_66BCODE_CFG_REG  979
#define TEST_OAM_JOIT_BIP_CFG2_REG  980
#define TEST_TX_LPI_BAS_INS_EN_REG  981
#define TEST_BAS_CRC_ERR_EN_REG  982
#define TEST_BIP_ERR_PULSE_REG  983
#define TEST_DATA_ERR_PULSE_REG  984
#define TEST_BAS_INSERT_CNT_0T3_REG  985
#define TEST_BAS_INSERT_CNT_4T7_REG  986
#define TEST_BAS_INSERT_CNT_8T11_REG  987
#define TEST_BAS_INSERT_CNT_12T15_REG  988
#define TEST_BAS_INSERT_CNT_16T19_REG  989
#define TEST_BAS_INSERT_CNT_20T23_REG  990
#define TEST_BAS_INSERT_CNT_24T27_REG  991
#define TEST_BAS_INSERT_CNT_28T31_REG  992
#define TEST_BAS_INSERT_CNT_32T35_REG  993
#define TEST_BAS_INSERT_CNT_36T39_REG  994
#define TEST_BAS_INSERT_CNT_40T43_REG  995
#define TEST_BAS_INSERT_CNT_44T47_REG  996
#define TEST_BAS_INSERT_CNT_48T51_REG  997
#define TEST_BAS_INSERT_CNT_52T55_REG  998
#define TEST_BAS_INSERT_CNT_56T59_REG  999
#define TEST_BAS_INSERT_CNT_60T63_REG  1000
#define TEST_BAS_INSERT_CNT_64T67_REG  1001
#define TEST_BAS_INSERT_CNT_68T71_REG  1002
#define TEST_BAS_INSERT_CNT_72T75_REG  1003
#define TEST_BAS_INSERT_CNT_76T79_REG  1004
#define TEST_OTH_INSERT_CNT_0T3_REG  1005
#define TEST_OTH_INSERT_CNT_4T7_REG  1006
#define TEST_OTH_INSERT_CNT_8T11_REG  1007
#define TEST_OTH_INSERT_CNT_12T15_REG  1008
#define TEST_OTH_INSERT_CNT_16T19_REG  1009
#define TEST_OTH_INSERT_CNT_20T23_REG  1010
#define TEST_OTH_INSERT_CNT_24T27_REG  1011
#define TEST_OTH_INSERT_CNT_28T31_REG  1012
#define TEST_OTH_INSERT_CNT_32T35_REG  1013
#define TEST_OTH_INSERT_CNT_36T39_REG  1014
#define TEST_OTH_INSERT_CNT_40T43_REG  1015
#define TEST_OTH_INSERT_CNT_44T47_REG  1016
#define TEST_OTH_INSERT_CNT_48T51_REG  1017
#define TEST_OTH_INSERT_CNT_52T55_REG  1018
#define TEST_OTH_INSERT_CNT_56T59_REG  1019
#define TEST_OTH_INSERT_CNT_60T63_REG  1020
#define TEST_OTH_INSERT_CNT_64T67_REG  1021
#define TEST_OTH_INSERT_CNT_68T71_REG  1022
#define TEST_OTH_INSERT_CNT_72T75_REG  1023
#define TEST_OTH_INSERT_CNT_76T79_REG  1024
#define TEST_BAS_BRK_CNT_REG  1025
#define TEST_BAS_CNT_REG  1026
#define TEST_APS_CNT_REG  1027
#define TEST_LOW_CNT_REG  1028
#define TEST_NEW_CNT_REG  1029
#define TEST_TIMESTAMP_LOCK_REG  1030
#define TEST_CSF_LPI_REG  1031
#define TEST_CSF_LF_REG  1032
#define TEST_CSF_RF_REG  1033
#define TEST_FIFO_FULL_REI_REG  1034
#define TEST_FIFO_FULL_APS_REG  1035
#define TEST_FIFO_FULL_LOW_REG  1036
#define TEST_FIFO_FULL_BAS_REG  1037
#define TEST_FIFO_FULL_NEW_REG  1038
#define TEST_FIFO_EMPTY_BAS_REG  1039
#define TEST_CSF_LPI_I0_INT_REG  1040
#define TEST_CSF_LPI_I0_INT_MASK_REG  1041
#define TEST_CSF_LPI_I1_INT_REG  1042
#define TEST_CSF_LPI_I1_INT_MASK_REG  1043
#define TEST_CSF_LPI_I2_INT_REG  1044
#define TEST_CSF_LPI_I2_INT_MASK_REG  1045
#define TEST_CSF_LPI_I3_INT_REG  1046
#define TEST_CSF_LPI_I3_INT_MASK_REG  1047
#define TEST_CSF_LPI_I4_INT_REG  1048
#define TEST_CSF_LPI_I4_INT_MASK_REG  1049
#define TEST_CSF_LPI_I5_INT_REG  1050
#define TEST_CSF_LPI_I5_INT_MASK_REG  1051
#define TEST_CSF_LPI_I6_INT_REG  1052
#define TEST_CSF_LPI_I6_INT_MASK_REG  1053
#define TEST_CSF_LPI_I7_INT_REG  1054
#define TEST_CSF_LPI_I7_INT_MASK_REG  1055
#define TEST_CSF_LF_I0_INT_REG  1056
#define TEST_CSF_LF_I0_INT_MASK_REG  1057
#define TEST_CSF_LF_I1_INT_REG  1058
#define TEST_CSF_LF_I1_INT_MASK_REG  1059
#define TEST_CSF_LF_I2_INT_REG  1060
#define TEST_CSF_LF_I2_INT_MASK_REG  1061
#define TEST_CSF_LF_I3_INT_REG  1062
#define TEST_CSF_LF_I3_INT_MASK_REG  1063
#define TEST_CSF_LF_I4_INT_REG  1064
#define TEST_CSF_LF_I4_INT_MASK_REG  1065
#define TEST_CSF_LF_I5_INT_REG  1066
#define TEST_CSF_LF_I5_INT_MASK_REG  1067
#define TEST_CSF_LF_I6_INT_REG  1068
#define TEST_CSF_LF_I6_INT_MASK_REG  1069
#define TEST_CSF_LF_I7_INT_REG  1070
#define TEST_CSF_LF_I7_INT_MASK_REG  1071
#define TEST_CSF_RF_I0_INT_REG  1072
#define TEST_CSF_RF_I0_INT_MASK_REG  1073
#define TEST_CSF_RF_I1_INT_REG  1074
#define TEST_CSF_RF_I1_INT_MASK_REG  1075
#define TEST_CSF_RF_I2_INT_REG  1076
#define TEST_CSF_RF_I2_INT_MASK_REG  1077
#define TEST_CSF_RF_I3_INT_REG  1078
#define TEST_CSF_RF_I3_INT_MASK_REG  1079
#define TEST_CSF_RF_I4_INT_REG  1080
#define TEST_CSF_RF_I4_INT_MASK_REG  1081
#define TEST_CSF_RF_I5_INT_REG  1082
#define TEST_CSF_RF_I5_INT_MASK_REG  1083
#define TEST_CSF_RF_I6_INT_REG  1084
#define TEST_CSF_RF_I6_INT_MASK_REG  1085
#define TEST_CSF_RF_I7_INT_REG  1086
#define TEST_CSF_RF_I7_INT_MASK_REG  1087
#define TEST_MACTX_WORK_MODE_REG  1088
#define TEST_MACTX_STATISTIC_CLR_CHAN_REG  1089
#define TEST_MACTX_ENCODE_CONFIG_REG  1090
#define TEST_MACTX_STAT_ENABLE_REG  1091
#define TEST_MACTX_AVG_IPG_REG  1092
#define TEST_MACTX_CRC_INC_EN_REG  1093
#define TEST_MACTX_CRC_RECAL_EN_REG  1094
#define TEST_MACTX_DECODE_SEL_REG  1095
#define TEST_MACTX_STATISTIC_ALL_CLR_REG  1096
#define TEST_MACTX_STATISTIC_CLR_REG  1097
#define TEST_MACTX_TS_RAM_INIT_REG  1098
#define TEST_MACTX_ENV_RAM_INIT_REG  1099
#define TEST_MACTX_RAM_INIT_DONE_REG  1100
#define TEST_MACTX_BUSSW_UNDERFLOW_REG  1101
#define TEST_MACTX_SAR_LF_ALM_REG  1102
#define TEST_MACTX_SAR_RF_ALM_REG  1103
#define TEST_MACTX_ENCODE_ERR_ALM_REG  1104
#define TEST_MACTX_DECODE_ERR_ALM_REG  1105
#define TEST_MACTX_STA_RAM_ECC_CORRECT_ALM_REG  1106
#define TEST_MACTX_STA_RAM_ECC_UNCORRECT_ALM_REG  1107
#define TEST_MACTX_EOP_ABNOR_ALM_REG  1108
#define TEST_CCU_TX_SSM_REQ_REG  1109
#define TEST_CCU_TX_FRAME_CNT_REG  1110
#define TEST_CCU_TX_DROP_CNT_REG  1111
#define TEST_CCU_TX_FILTER_CNT_REG  1112
#define TEST_CCU_TX_ERR_CNT_REG  1113
#define TEST_CCU_TX_LEN_ERR_CNT_REG  1114
#define TEST_CCU_TX_PTP_CNT_REG  1115
#define TEST_CCU_TX_SSM_CNT_REG  1116
#define TEST_CCU_TX_SYNC_PORT_CNT_REG  1117
#define TEST_CCU_TX_DELAY_REQ_PORT_CNT_REG  1118
#define TEST_CCU_TX_PDELAY_REQ_PORT_CNT_REG  1119
#define TEST_CCU_TX_PDELAY_RESP_PORT_CNT_REG  1120
#define TEST_CCU_TX_FOLLOW_UP_PORT_CNT_REG  1121
#define TEST_CCU_TX_DELAY_RESP_PORT_CNT_REG  1122
#define TEST_CCU_TX_PDELAY_FOLLOW_UP_PORT_CNT_REG  1123
#define TEST_CCU_TX_ANNOUNCE_PORT_CNT_REG  1124
#define TEST_CCU_TX_SIGNALING_PORT_CNT_REG  1125
#define TEST_CCU_TX_MANAGEMENT_PORT_CNT_REG  1126
#define TEST_CCU_TX_RESV_PORT_CNT_REG  1127
#define TEST_CCU_TX_SSM_PORT_CNT_REG  1128
#define TEST_CCU_TX_ENCODE_ERR_CNT_REG  1129
#define TEST_CCU_TX_SSM_MESSAGE0_REG  1130
#define TEST_CCU_TX_SSM_MESSAGE1_REG  1131
#define TEST_CCU_TX_ENCODE_ERR_ALM_REG  1132
#define TEST_CCU_TX_INT_REG  1133
#define TEST_CCU_TX_INT_MASK_REG  1134
#define TEST_PTP_TX_PKTS_EN_REG  1135
#define TEST_TX_PORT_ASYM_COMP_REG  1136
#define TEST_PTPTX_CF_CALC_CTRL_REG  1137
#define TEST_PORT_TX_FRM_CNT_REG  1138
#define TEST_PORT_TX_PTP_CNT_REG  1139
#define TEST_PORT_TX_SSM_CNT_REG  1140
#define TEST_PORT_TX_DROP_CNT_REG  1141
#define TEST_PTPTX_2STEP_TS_CAP_REG  1142
#define TEST_TX_PORT_BUF_TS_STATE_REG  1143
#define TEST_PTP_TXOH_ALM_REG  1144
#define TEST_PTP_TXOH_INT_REG  1145
#define TEST_PTP_TXOH_INT_MASK_REG  1146
#define TEST_SAR_RX_GLB_CFG_REG  1147
#define TEST_SAR_RX_CTRL_CFG_REG  1148
#define TEST_CPB2SAR_CFG4_REG  1149
#define TEST_CPB2SAR_CFG1_REG  1150
#define TEST_CPB2SAR_CFG2_REG  1151
#define TEST_CPB2SAR_CFG3_REG  1152
#define TEST_CPB2SAR_TABLE_SWITCH_REG  1153
#define TEST_SAR_RX_PKT_CNT_REG  1154
#define TEST_SAR_RX_PKT_CNT_256_REG  1155
#define TEST_SAR_RX_STATE_REG  1156
#define TEST_SAR_RX_GLB_ALM_REG  1157
#define TEST_SAR_RX_CH_ALM_REG  1158
#define TEST_B66SAR_RX_INT_REG  1159
#define TEST_B66SAR_RX_INT_MASK_REG  1160
#define TEST_RX_FIFO_ERR_INT_REG  1161
#define TEST_RX_FIFO_ERR_INT_MASK_REG  1162
#define TEST_REQ_GEN_M_REG  1163
#define TEST_BASE_M_REG  1164
#define TEST_REQ_GEN_CFG_REG  1165
#define TEST_OHIF_1588_SRC_DST_REG  1166
#define TEST_OHIF_1588_RATIO_REG  1167
#define TEST_OHIF_1588_RATE_LIMIT_M_REG  1168
#define TEST_OHIF_1588_RATE_LIMIT_BASE_M_REG  1169
#define TEST_OHIF_1588_RATE_LIMIT_RATIO_REG  1170
#define TEST_EXTRA_M_N_REG  1171
#define TEST_REQ_GEN_PLS_REG  1172
#define TEST_REQ_GEN_STATE_REG  1173
#define TEST_RX_MAP_TABLE_REG  1174
#define TEST_TS_DELTA_REG  1175
#define TEST_MODE_CFG_REG  1176
#define TEST_LF_SEL_REG  1177
#define TEST_RX_PORT_RESTART_REG  1178
#define TEST_RX_GEARBOX_ALM_REG  1179

/******************************reg_filed_no define**************************************************/
#define TEST_LEVELCLR_SCH 0
#define TEST_MAXLEVEL_SCH_0 0
#define TEST_MAXLEVEL_SCH_1 1
#define TEST_MAXLEVEL_SCH_2 2
#define TEST_MAXLEVEL_SCH_3 3
#define TEST_MAXLEVEL_SCH_4 4
#define TEST_FULL_SCH 0

/*FLEXE_OAM_RX*/
#define TEST_FLEXE_OAM_RX_BASE_LOS_SEL 0
#define TEST_FLEXE_OAM_RX_OAM_CNT_CLR_NUM 1
#define TEST_FLEXE_OAM_RX_BASE_OAM_CNT_CLR_NUM 2
#define TEST_FLEXE_OAM_RX_GLB_BIPERR_BIT_CFG 3
#define TEST_FLEXE_OAM_RX_GLB_BEIERR_BIT_CFG 4
#define TEST_FLEXE_OAM_RX_CRC_INVERT 5
#define TEST_FLEXE_OAM_RX_BYPASS_OAM_RX 6
#define TEST_FLEXE_OAM_RX_RDI_BLK 7
#define TEST_FLEXE_OAM_RX_OAM_IDFY_37_34_CFG 8
#define TEST_FLEXE_OAM_RX_BAS_POS_CNT 9
#define TEST_FLEXE_OAM_RX_CRC_BASE_CNT_EN 10
#define TEST_FLEXE_OAM_RX_CRC_OAM_CAL_EN 11
#define TEST_FLEXE_OAM_RX_BYPASS_OAM_ALM_ALL 12
#define TEST_FLEXE_OAM_RX_IDLE_RPL_EN_0 0
#define TEST_FLEXE_OAM_RX_IDLE_RPL_EN_1 1
#define TEST_FLEXE_OAM_RX_IDLE_RPL_EN_2 2
#define TEST_FLEXE_OAM_RX_BYPASS_CHNL_0 0
#define TEST_FLEXE_OAM_RX_BYPASS_CHNL_1 1
#define TEST_FLEXE_OAM_RX_BYPASS_CHNL_2 2
#define TEST_FLEXE_OAM_RX_PERIOD_CFG_0 0
#define TEST_FLEXE_OAM_RX_PERIOD_CFG_1 1
#define TEST_FLEXE_OAM_RX_PERIOD_CFG_2 2
#define TEST_FLEXE_OAM_RX_PERIOD_CFG_3 3
#define TEST_FLEXE_OAM_RX_PERIOD_CFG_4 4
#define TEST_FLEXE_OAM_RX_PERIOD_SEL_0 0
#define TEST_FLEXE_OAM_RX_PERIOD_SEL_1 1
#define TEST_FLEXE_OAM_RX_PERIOD_SEL_2 2
#define TEST_FLEXE_OAM_RX_PERIOD_SEL_3 3
#define TEST_FLEXE_OAM_RX_PERIOD_SEL_4 4
#define TEST_FLEXE_OAM_RX_BASE_LOS_ALM_EN 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_ALM_EN 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_ALM_EN 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_ALM_EN 3
#define TEST_FLEXE_OAM_RX_SDBIP_ALM_EN 4
#define TEST_FLEXE_OAM_RX_SDBEI_ALM_EN 5
#define TEST_FLEXE_OAM_RX_CLIENT_LF_ALM_EN 6
#define TEST_FLEXE_OAM_RX_CLIENT_RF_ALM_EN 7
#define TEST_FLEXE_OAM_RX_CLIENT_LPI_ALM_EN 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_ALM_EN 9
#define TEST_FLEXE_OAM_RX_CLIENT_FAIL_ALM_EN 10
#define TEST_FLEXE_OAM_RX_TX_SDBIP_ALM_EN 11
#define TEST_FLEXE_OAM_RX_TX_SDBEI_ALM_EN 12
#define TEST_FLEXE_OAM_RX_TX_BASE_LOS_ALM_EN 13
#define TEST_FLEXE_OAM_RX_TX_BAS_PERIOD_ALM_EN 14
#define TEST_FLEXE_OAM_RX_TX_CLIENT_LF_ALM_EN 15
#define TEST_FLEXE_OAM_RX_TX_CLIENT_RF_ALM_EN 16
#define TEST_FLEXE_OAM_RX_TX_CLIENT_LPI_ALM_EN 17
#define TEST_FLEXE_OAM_RX_LPI_ALM_EN 18
#define TEST_FLEXE_OAM_RX_TX_SFBIP_ALM_EN 19
#define TEST_FLEXE_OAM_RX_TX_SFBEI_ALM_EN 20
#define TEST_FLEXE_OAM_RX_SFBIP_ALM_EN 21
#define TEST_FLEXE_OAM_RX_SFBEI_ALM_EN 22
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM_EN 23
#define TEST_FLEXE_OAM_RX_BYPASS_XGMII_0 0
#define TEST_FLEXE_OAM_RX_BYPASS_XGMII_1 1
#define TEST_FLEXE_OAM_RX_BYPASS_XGMII_2 2
#define TEST_FLEXE_OAM_RX_LPI_RPL_EN_0 0
#define TEST_FLEXE_OAM_RX_LPI_RPL_EN_1 1
#define TEST_FLEXE_OAM_RX_LPI_RPL_EN_2 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_0 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_1 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_2 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_3 1
#define TEST_FLEXE_OAM_RX_BYPASS_OAM_ALM_CH_0 0
#define TEST_FLEXE_OAM_RX_BYPASS_OAM_ALM_CH_1 1
#define TEST_FLEXE_OAM_RX_BYPASS_OAM_ALM_CH_2 2
#define TEST_FLEXE_OAM_RX_BAS_RAM_CLR_CH 0
#define TEST_FLEXE_OAM_RX_TIMESTAMP_SEL 1
#define TEST_FLEXE_OAM_RX_LPI_PRE_CNT 2
#define TEST_FLEXE_OAM_RX_LPI_POS_CNT 3
#define TEST_FLEXE_OAM_RX_BASE_LOS_RPL_EN 4
#define TEST_FLEXE_OAM_RX_BIP_RECAL_EN 5
#define TEST_FLEXE_OAM_RX_BASE_BIP_CRC_EN 6
#define TEST_FLEXE_OAM_RX_OAM_TYPE_BIP_CAL_EN_0 0
#define TEST_FLEXE_OAM_RX_LF_MANUAL_INSERT_0 0
#define TEST_FLEXE_OAM_RX_LF_MANUAL_INSERT_1 1
#define TEST_FLEXE_OAM_RX_LF_MANUAL_INSERT_2 2
#define TEST_FLEXE_OAM_RX_OAM_TYPE_BIP_CAL_EN_1 3
#define TEST_FLEXE_OAM_RX_RF_MANUAL_INSERT_0 0
#define TEST_FLEXE_OAM_RX_RF_MANUAL_INSERT_1 1
#define TEST_FLEXE_OAM_RX_RF_MANUAL_INSERT_2 2
#define TEST_FLEXE_OAM_RX_OAM_TYPE_BIP_CAL_EN_2 3
#define TEST_FLEXE_OAM_RX_LPI_MANUAL_INSERT_0 0
#define TEST_FLEXE_OAM_RX_LPI_MANUAL_INSERT_1 1
#define TEST_FLEXE_OAM_RX_LPI_MANUAL_INSERT_2 2
#define TEST_FLEXE_OAM_RX_BIPERR_CNT_CLR_0 0
#define TEST_FLEXE_OAM_RX_BIPERR_CNT_CLR_1 1
#define TEST_FLEXE_OAM_RX_BIPERR_CNT_CLR_2 2
#define TEST_FLEXE_OAM_RX_BEIERR_CNT_CLR_0 0
#define TEST_FLEXE_OAM_RX_BEIERR_CNT_CLR_1 1
#define TEST_FLEXE_OAM_RX_BEIERR_CNT_CLR_2 2
#define TEST_FLEXE_OAM_RX_OAM_CNT_CLR 0
#define TEST_FLEXE_OAM_RX_OAM_CNT_ALL_CLR 1
#define TEST_FLEXE_OAM_RX_TS_RAM_INIT 2
#define TEST_FLEXE_OAM_RX_BASE_OAM_CNT_CLR 3
#define TEST_FLEXE_OAM_RX_BASE_OAM_CNT_ALL_CLR 4
#define TEST_FLEXE_OAM_RX_BASE_OAM_RAM_CLR 5
#define TEST_FLEXE_OAM_RX_FIFO_CNT_CLR 6
#define TEST_FLEXE_OAM_RX_OAM_CNT_CLR_DONE 0
#define TEST_FLEXE_OAM_RX_TS_RAM_INIT_DONE 1
#define TEST_FLEXE_OAM_RX_BASE_OAM_CNT_CLR_DONE 2
#define TEST_FLEXE_OAM_RX_FIFO_CNT_MAX 3
#define TEST_FLEXE_OAM_RX_BASE_PERIOD_0 0
#define TEST_FLEXE_OAM_RX_BASE_PERIOD_1 1
#define TEST_FLEXE_OAM_RX_BASE_PERIOD_2 2
#define TEST_FLEXE_OAM_RX_BASE_PERIOD_3 3
#define TEST_FLEXE_OAM_RX_BASE_PERIOD_4 4
#define TEST_FLEXE_OAM_RX_SDBIP_0 0
#define TEST_FLEXE_OAM_RX_SDBIP_1 1
#define TEST_FLEXE_OAM_RX_SDBIP_2 2
#define TEST_FLEXE_OAM_RX_SFBIP_0 0
#define TEST_FLEXE_OAM_RX_SFBIP_1 1
#define TEST_FLEXE_OAM_RX_SFBIP_2 2
#define TEST_FLEXE_OAM_RX_RDI 0
#define TEST_FLEXE_OAM_RX_FULL_1 1
#define TEST_FLEXE_OAM_RX_ECC_ERR_CORRECT 2
#define TEST_FLEXE_OAM_RX_ECC_ERR_UNCORRECT 3
#define TEST_FLEXE_OAM_RX_SFBEI_0 0
#define TEST_FLEXE_OAM_RX_SFBEI_1 1
#define TEST_FLEXE_OAM_RX_SFBEI_2 2
#define TEST_FLEXE_OAM_RX_DEMUX_CLIENT_ALM_0 0
#define TEST_FLEXE_OAM_RX_DEMUX_CLIENT_ALM_1 1
#define TEST_FLEXE_OAM_RX_DEMUX_CLIENT_ALM_2 2
#define TEST_FLEXE_OAM_RX_CRC_ALM_OUT_0 0
#define TEST_FLEXE_OAM_RX_CRC_ALM_OUT_1 1
#define TEST_FLEXE_OAM_RX_CRC_ALM_OUT_2 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_0 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_1 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_2 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_0 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_1 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_2 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_0 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_1 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_2 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_0 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_1 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_2 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_0 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_1 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_2 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_0 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_1 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_2 2
#define TEST_FLEXE_OAM_RX_RDI_LF_0 0
#define TEST_FLEXE_OAM_RX_RDI_LF_1 1
#define TEST_FLEXE_OAM_RX_RDI_LF_2 2
#define TEST_FLEXE_OAM_RX_SDBEI_0 0
#define TEST_FLEXE_OAM_RX_SDBEI_1 1
#define TEST_FLEXE_OAM_RX_SDBEI_2 2
#define TEST_FLEXE_OAM_RX_RF_ALM_0 0
#define TEST_FLEXE_OAM_RX_RF_ALM_1 1
#define TEST_FLEXE_OAM_RX_RF_ALM_2 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_0 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_1 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_2 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM_0 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM_1 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM_2 2
#define TEST_FLEXE_OAM_RX_SFBEI_0_INT 0
#define TEST_FLEXE_OAM_RX_SFBEI_1_INT 1
#define TEST_FLEXE_OAM_RX_SFBEI_2_INT 2
#define TEST_FLEXE_OAM_RX_SFBEI_3_INT 3
#define TEST_FLEXE_OAM_RX_SFBEI_4_INT 4
#define TEST_FLEXE_OAM_RX_SFBEI_5_INT 5
#define TEST_FLEXE_OAM_RX_SFBEI_6_INT 6
#define TEST_FLEXE_OAM_RX_SFBEI_7_INT 7
#define TEST_FLEXE_OAM_RX_SFBEI_8_INT 8
#define TEST_FLEXE_OAM_RX_SFBEI_9_INT 9
#define TEST_FLEXE_OAM_RX_SFBEI_10_INT 10
#define TEST_FLEXE_OAM_RX_SFBEI_11_INT 11
#define TEST_FLEXE_OAM_RX_SFBEI_12_INT 12
#define TEST_FLEXE_OAM_RX_SFBEI_13_INT 13
#define TEST_FLEXE_OAM_RX_SFBEI_14_INT 14
#define TEST_FLEXE_OAM_RX_SFBEI_15_INT 15
#define TEST_FLEXE_OAM_RX_SFBEI_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBEI_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBEI_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBEI_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBEI_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBEI_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBEI_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBEI_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBEI_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBEI_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBEI_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBEI_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBEI_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBEI_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBEI_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBEI_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBIP_0_INT 0
#define TEST_FLEXE_OAM_RX_SFBIP_1_INT 1
#define TEST_FLEXE_OAM_RX_SFBIP_2_INT 2
#define TEST_FLEXE_OAM_RX_SFBIP_3_INT 3
#define TEST_FLEXE_OAM_RX_SFBIP_4_INT 4
#define TEST_FLEXE_OAM_RX_SFBIP_5_INT 5
#define TEST_FLEXE_OAM_RX_SFBIP_6_INT 6
#define TEST_FLEXE_OAM_RX_SFBIP_7_INT 7
#define TEST_FLEXE_OAM_RX_SFBIP_8_INT 8
#define TEST_FLEXE_OAM_RX_SFBIP_9_INT 9
#define TEST_FLEXE_OAM_RX_SFBIP_10_INT 10
#define TEST_FLEXE_OAM_RX_SFBIP_11_INT 11
#define TEST_FLEXE_OAM_RX_SFBIP_12_INT 12
#define TEST_FLEXE_OAM_RX_SFBIP_13_INT 13
#define TEST_FLEXE_OAM_RX_SFBIP_14_INT 14
#define TEST_FLEXE_OAM_RX_SFBIP_15_INT 15
#define TEST_FLEXE_OAM_RX_SFBIP_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBIP_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBIP_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBIP_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBIP_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBIP_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBIP_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBIP_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBIP_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBIP_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBIP_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBIP_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBIP_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBIP_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBIP_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBIP_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBIP_30_INT 0
#define TEST_FLEXE_OAM_RX_SFBIP_31_INT 1
#define TEST_FLEXE_OAM_RX_SFBIP_16_INT 2
#define TEST_FLEXE_OAM_RX_SFBIP_17_INT 3
#define TEST_FLEXE_OAM_RX_SFBIP_18_INT 4
#define TEST_FLEXE_OAM_RX_SFBIP_19_INT 5
#define TEST_FLEXE_OAM_RX_SFBIP_20_INT 6
#define TEST_FLEXE_OAM_RX_SFBIP_21_INT 7
#define TEST_FLEXE_OAM_RX_SFBIP_22_INT 8
#define TEST_FLEXE_OAM_RX_SFBIP_23_INT 9
#define TEST_FLEXE_OAM_RX_SFBIP_24_INT 10
#define TEST_FLEXE_OAM_RX_SFBIP_25_INT 11
#define TEST_FLEXE_OAM_RX_SFBIP_26_INT 12
#define TEST_FLEXE_OAM_RX_SFBIP_27_INT 13
#define TEST_FLEXE_OAM_RX_SFBIP_28_INT 14
#define TEST_FLEXE_OAM_RX_SFBIP_29_INT 15
#define TEST_FLEXE_OAM_RX_SFBIP_30_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBIP_31_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBIP_16_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBIP_17_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBIP_18_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBIP_19_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBIP_20_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBIP_21_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBIP_22_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBIP_23_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBIP_24_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBIP_25_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBIP_26_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBIP_27_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBIP_28_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBIP_29_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBIP_32_INT 0
#define TEST_FLEXE_OAM_RX_SFBIP_33_INT 1
#define TEST_FLEXE_OAM_RX_SFBIP_34_INT 2
#define TEST_FLEXE_OAM_RX_SFBIP_35_INT 3
#define TEST_FLEXE_OAM_RX_SFBIP_36_INT 4
#define TEST_FLEXE_OAM_RX_SFBIP_37_INT 5
#define TEST_FLEXE_OAM_RX_SFBIP_38_INT 6
#define TEST_FLEXE_OAM_RX_SFBIP_39_INT 7
#define TEST_FLEXE_OAM_RX_SFBIP_40_INT 8
#define TEST_FLEXE_OAM_RX_SFBIP_41_INT 9
#define TEST_FLEXE_OAM_RX_SFBIP_42_INT 10
#define TEST_FLEXE_OAM_RX_SFBIP_43_INT 11
#define TEST_FLEXE_OAM_RX_SFBIP_44_INT 12
#define TEST_FLEXE_OAM_RX_SFBIP_45_INT 13
#define TEST_FLEXE_OAM_RX_SFBIP_46_INT 14
#define TEST_FLEXE_OAM_RX_SFBIP_47_INT 15
#define TEST_FLEXE_OAM_RX_SFBIP_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBIP_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBIP_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBIP_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBIP_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBIP_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBIP_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBIP_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBIP_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBIP_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBIP_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBIP_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBIP_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBIP_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBIP_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBIP_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBIP_59_INT 0
#define TEST_FLEXE_OAM_RX_SFBIP_60_INT 1
#define TEST_FLEXE_OAM_RX_SFBIP_61_INT 2
#define TEST_FLEXE_OAM_RX_SFBIP_62_INT 3
#define TEST_FLEXE_OAM_RX_SFBIP_63_INT 4
#define TEST_FLEXE_OAM_RX_SFBIP_48_INT 5
#define TEST_FLEXE_OAM_RX_SFBIP_49_INT 6
#define TEST_FLEXE_OAM_RX_SFBIP_50_INT 7
#define TEST_FLEXE_OAM_RX_SFBIP_51_INT 8
#define TEST_FLEXE_OAM_RX_SFBIP_52_INT 9
#define TEST_FLEXE_OAM_RX_SFBIP_53_INT 10
#define TEST_FLEXE_OAM_RX_SFBIP_54_INT 11
#define TEST_FLEXE_OAM_RX_SFBIP_55_INT 12
#define TEST_FLEXE_OAM_RX_SFBIP_56_INT 13
#define TEST_FLEXE_OAM_RX_SFBIP_57_INT 14
#define TEST_FLEXE_OAM_RX_SFBIP_58_INT 15
#define TEST_FLEXE_OAM_RX_SFBIP_59_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBIP_60_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBIP_61_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBIP_62_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBIP_63_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBIP_48_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBIP_49_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBIP_50_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBIP_51_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBIP_52_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBIP_53_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBIP_54_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBIP_55_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBIP_56_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBIP_57_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBIP_58_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBIP_64_INT 0
#define TEST_FLEXE_OAM_RX_SFBIP_65_INT 1
#define TEST_FLEXE_OAM_RX_SFBIP_66_INT 2
#define TEST_FLEXE_OAM_RX_SFBIP_67_INT 3
#define TEST_FLEXE_OAM_RX_SFBIP_68_INT 4
#define TEST_FLEXE_OAM_RX_SFBIP_69_INT 5
#define TEST_FLEXE_OAM_RX_SFBIP_70_INT 6
#define TEST_FLEXE_OAM_RX_SFBIP_71_INT 7
#define TEST_FLEXE_OAM_RX_SFBIP_72_INT 8
#define TEST_FLEXE_OAM_RX_SFBIP_73_INT 9
#define TEST_FLEXE_OAM_RX_SFBIP_74_INT 10
#define TEST_FLEXE_OAM_RX_SFBIP_75_INT 11
#define TEST_FLEXE_OAM_RX_SFBIP_76_INT 12
#define TEST_FLEXE_OAM_RX_SFBIP_77_INT 13
#define TEST_FLEXE_OAM_RX_SFBIP_78_INT 14
#define TEST_FLEXE_OAM_RX_SFBIP_79_INT 15
#define TEST_FLEXE_OAM_RX_SFBIP_79_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBIP_64_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBIP_65_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBIP_66_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBIP_67_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBIP_68_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBIP_69_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBIP_70_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBIP_71_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBIP_72_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBIP_73_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBIP_74_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBIP_75_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBIP_76_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBIP_77_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBIP_78_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBEI_16_INT 0
#define TEST_FLEXE_OAM_RX_SFBEI_17_INT 1
#define TEST_FLEXE_OAM_RX_SFBEI_18_INT 2
#define TEST_FLEXE_OAM_RX_SFBEI_19_INT 3
#define TEST_FLEXE_OAM_RX_SFBEI_20_INT 4
#define TEST_FLEXE_OAM_RX_SFBEI_21_INT 5
#define TEST_FLEXE_OAM_RX_SFBEI_22_INT 6
#define TEST_FLEXE_OAM_RX_SFBEI_23_INT 7
#define TEST_FLEXE_OAM_RX_SFBEI_24_INT 8
#define TEST_FLEXE_OAM_RX_SFBEI_25_INT 9
#define TEST_FLEXE_OAM_RX_SFBEI_26_INT 10
#define TEST_FLEXE_OAM_RX_SFBEI_27_INT 11
#define TEST_FLEXE_OAM_RX_SFBEI_28_INT 12
#define TEST_FLEXE_OAM_RX_SFBEI_29_INT 13
#define TEST_FLEXE_OAM_RX_SFBEI_30_INT 14
#define TEST_FLEXE_OAM_RX_SFBEI_31_INT 15
#define TEST_FLEXE_OAM_RX_SFBEI_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBEI_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBEI_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBEI_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBEI_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBEI_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBEI_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBEI_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBEI_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBEI_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBEI_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBEI_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBEI_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBEI_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBEI_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBEI_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBEI_32_INT 0
#define TEST_FLEXE_OAM_RX_SFBEI_33_INT 1
#define TEST_FLEXE_OAM_RX_SFBEI_34_INT 2
#define TEST_FLEXE_OAM_RX_SFBEI_35_INT 3
#define TEST_FLEXE_OAM_RX_SFBEI_36_INT 4
#define TEST_FLEXE_OAM_RX_SFBEI_37_INT 5
#define TEST_FLEXE_OAM_RX_SFBEI_38_INT 6
#define TEST_FLEXE_OAM_RX_SFBEI_39_INT 7
#define TEST_FLEXE_OAM_RX_SFBEI_40_INT 8
#define TEST_FLEXE_OAM_RX_SFBEI_41_INT 9
#define TEST_FLEXE_OAM_RX_SFBEI_42_INT 10
#define TEST_FLEXE_OAM_RX_SFBEI_43_INT 11
#define TEST_FLEXE_OAM_RX_SFBEI_44_INT 12
#define TEST_FLEXE_OAM_RX_SFBEI_45_INT 13
#define TEST_FLEXE_OAM_RX_SFBEI_46_INT 14
#define TEST_FLEXE_OAM_RX_SFBEI_47_INT 15
#define TEST_FLEXE_OAM_RX_SFBEI_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBEI_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBEI_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBEI_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBEI_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBEI_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBEI_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBEI_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBEI_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBEI_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBEI_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBEI_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBEI_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBEI_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBEI_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBEI_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBEI_48_INT 0
#define TEST_FLEXE_OAM_RX_SFBEI_49_INT 1
#define TEST_FLEXE_OAM_RX_SFBEI_50_INT 2
#define TEST_FLEXE_OAM_RX_SFBEI_51_INT 3
#define TEST_FLEXE_OAM_RX_SFBEI_52_INT 4
#define TEST_FLEXE_OAM_RX_SFBEI_53_INT 5
#define TEST_FLEXE_OAM_RX_SFBEI_54_INT 6
#define TEST_FLEXE_OAM_RX_SFBEI_55_INT 7
#define TEST_FLEXE_OAM_RX_SFBEI_56_INT 8
#define TEST_FLEXE_OAM_RX_SFBEI_57_INT 9
#define TEST_FLEXE_OAM_RX_SFBEI_58_INT 10
#define TEST_FLEXE_OAM_RX_SFBEI_59_INT 11
#define TEST_FLEXE_OAM_RX_SFBEI_60_INT 12
#define TEST_FLEXE_OAM_RX_SFBEI_61_INT 13
#define TEST_FLEXE_OAM_RX_SFBEI_62_INT 14
#define TEST_FLEXE_OAM_RX_SFBEI_63_INT 15
#define TEST_FLEXE_OAM_RX_SFBEI_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBEI_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBEI_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBEI_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBEI_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBEI_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBEI_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBEI_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBEI_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBEI_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBEI_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBEI_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBEI_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBEI_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBEI_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBEI_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SFBEI_64_INT 0
#define TEST_FLEXE_OAM_RX_SFBEI_65_INT 1
#define TEST_FLEXE_OAM_RX_SFBEI_66_INT 2
#define TEST_FLEXE_OAM_RX_SFBEI_67_INT 3
#define TEST_FLEXE_OAM_RX_SFBEI_68_INT 4
#define TEST_FLEXE_OAM_RX_SFBEI_69_INT 5
#define TEST_FLEXE_OAM_RX_SFBEI_70_INT 6
#define TEST_FLEXE_OAM_RX_SFBEI_71_INT 7
#define TEST_FLEXE_OAM_RX_SFBEI_72_INT 8
#define TEST_FLEXE_OAM_RX_SFBEI_73_INT 9
#define TEST_FLEXE_OAM_RX_SFBEI_74_INT 10
#define TEST_FLEXE_OAM_RX_SFBEI_75_INT 11
#define TEST_FLEXE_OAM_RX_SFBEI_76_INT 12
#define TEST_FLEXE_OAM_RX_SFBEI_77_INT 13
#define TEST_FLEXE_OAM_RX_SFBEI_78_INT 14
#define TEST_FLEXE_OAM_RX_SFBEI_79_INT 15
#define TEST_FLEXE_OAM_RX_SFBEI_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SFBEI_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SFBEI_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SFBEI_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SFBEI_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SFBEI_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SFBEI_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SFBEI_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SFBEI_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SFBEI_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SFBEI_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SFBEI_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SFBEI_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SFBEI_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SFBEI_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SFBEI_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM75_INT 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM76_INT 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM77_INT 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM78_INT 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM79_INT 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM64_INT 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM65_INT 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM66_INT 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM67_INT 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM68_INT 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM69_INT 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM70_INT 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM71_INT 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM72_INT 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM73_INT 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM74_INT 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM75_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM76_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM77_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM78_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM79_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM64_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM65_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM66_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM67_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM68_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM69_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM70_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM71_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM72_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM73_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM74_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBIP_0_INT 0
#define TEST_FLEXE_OAM_RX_SDBIP_1_INT 1
#define TEST_FLEXE_OAM_RX_SDBIP_2_INT 2
#define TEST_FLEXE_OAM_RX_SDBIP_3_INT 3
#define TEST_FLEXE_OAM_RX_SDBIP_4_INT 4
#define TEST_FLEXE_OAM_RX_SDBIP_5_INT 5
#define TEST_FLEXE_OAM_RX_SDBIP_6_INT 6
#define TEST_FLEXE_OAM_RX_SDBIP_7_INT 7
#define TEST_FLEXE_OAM_RX_SDBIP_8_INT 8
#define TEST_FLEXE_OAM_RX_SDBIP_9_INT 9
#define TEST_FLEXE_OAM_RX_SDBIP_10_INT 10
#define TEST_FLEXE_OAM_RX_SDBIP_11_INT 11
#define TEST_FLEXE_OAM_RX_SDBIP_12_INT 12
#define TEST_FLEXE_OAM_RX_SDBIP_13_INT 13
#define TEST_FLEXE_OAM_RX_SDBIP_14_INT 14
#define TEST_FLEXE_OAM_RX_SDBIP_15_INT 15
#define TEST_FLEXE_OAM_RX_SDBIP_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBIP_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBIP_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBIP_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBIP_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBIP_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBIP_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBIP_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBIP_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBIP_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBIP_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBIP_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBIP_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBIP_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBIP_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBIP_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBIP_16_INT 0
#define TEST_FLEXE_OAM_RX_SDBIP_17_INT 1
#define TEST_FLEXE_OAM_RX_SDBIP_18_INT 2
#define TEST_FLEXE_OAM_RX_SDBIP_19_INT 3
#define TEST_FLEXE_OAM_RX_SDBIP_20_INT 4
#define TEST_FLEXE_OAM_RX_SDBIP_21_INT 5
#define TEST_FLEXE_OAM_RX_SDBIP_22_INT 6
#define TEST_FLEXE_OAM_RX_SDBIP_23_INT 7
#define TEST_FLEXE_OAM_RX_SDBIP_24_INT 8
#define TEST_FLEXE_OAM_RX_SDBIP_25_INT 9
#define TEST_FLEXE_OAM_RX_SDBIP_26_INT 10
#define TEST_FLEXE_OAM_RX_SDBIP_27_INT 11
#define TEST_FLEXE_OAM_RX_SDBIP_28_INT 12
#define TEST_FLEXE_OAM_RX_SDBIP_29_INT 13
#define TEST_FLEXE_OAM_RX_SDBIP_30_INT 14
#define TEST_FLEXE_OAM_RX_SDBIP_31_INT 15
#define TEST_FLEXE_OAM_RX_SDBIP_31_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBIP_16_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBIP_17_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBIP_18_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBIP_19_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBIP_20_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBIP_21_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBIP_22_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBIP_23_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBIP_24_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBIP_25_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBIP_26_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBIP_27_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBIP_28_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBIP_29_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBIP_30_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBIP_32_INT 0
#define TEST_FLEXE_OAM_RX_SDBIP_33_INT 1
#define TEST_FLEXE_OAM_RX_SDBIP_34_INT 2
#define TEST_FLEXE_OAM_RX_SDBIP_35_INT 3
#define TEST_FLEXE_OAM_RX_SDBIP_36_INT 4
#define TEST_FLEXE_OAM_RX_SDBIP_37_INT 5
#define TEST_FLEXE_OAM_RX_SDBIP_38_INT 6
#define TEST_FLEXE_OAM_RX_SDBIP_39_INT 7
#define TEST_FLEXE_OAM_RX_SDBIP_40_INT 8
#define TEST_FLEXE_OAM_RX_SDBIP_41_INT 9
#define TEST_FLEXE_OAM_RX_SDBIP_42_INT 10
#define TEST_FLEXE_OAM_RX_SDBIP_43_INT 11
#define TEST_FLEXE_OAM_RX_SDBIP_44_INT 12
#define TEST_FLEXE_OAM_RX_SDBIP_45_INT 13
#define TEST_FLEXE_OAM_RX_SDBIP_46_INT 14
#define TEST_FLEXE_OAM_RX_SDBIP_47_INT 15
#define TEST_FLEXE_OAM_RX_SDBIP_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBIP_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBIP_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBIP_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBIP_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBIP_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBIP_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBIP_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBIP_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBIP_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBIP_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBIP_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBIP_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBIP_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBIP_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBIP_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBIP_59_INT 0
#define TEST_FLEXE_OAM_RX_SDBIP_60_INT 1
#define TEST_FLEXE_OAM_RX_SDBIP_61_INT 2
#define TEST_FLEXE_OAM_RX_SDBIP_62_INT 3
#define TEST_FLEXE_OAM_RX_SDBIP_63_INT 4
#define TEST_FLEXE_OAM_RX_SDBIP_48_INT 5
#define TEST_FLEXE_OAM_RX_SDBIP_49_INT 6
#define TEST_FLEXE_OAM_RX_SDBIP_50_INT 7
#define TEST_FLEXE_OAM_RX_SDBIP_51_INT 8
#define TEST_FLEXE_OAM_RX_SDBIP_52_INT 9
#define TEST_FLEXE_OAM_RX_SDBIP_53_INT 10
#define TEST_FLEXE_OAM_RX_SDBIP_54_INT 11
#define TEST_FLEXE_OAM_RX_SDBIP_55_INT 12
#define TEST_FLEXE_OAM_RX_SDBIP_56_INT 13
#define TEST_FLEXE_OAM_RX_SDBIP_57_INT 14
#define TEST_FLEXE_OAM_RX_SDBIP_58_INT 15
#define TEST_FLEXE_OAM_RX_SDBIP_59_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBIP_60_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBIP_61_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBIP_62_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBIP_63_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBIP_48_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBIP_49_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBIP_50_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBIP_51_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBIP_52_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBIP_53_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBIP_54_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBIP_55_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBIP_56_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBIP_57_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBIP_58_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBIP_64_INT 0
#define TEST_FLEXE_OAM_RX_SDBIP_65_INT 1
#define TEST_FLEXE_OAM_RX_SDBIP_66_INT 2
#define TEST_FLEXE_OAM_RX_SDBIP_67_INT 3
#define TEST_FLEXE_OAM_RX_SDBIP_68_INT 4
#define TEST_FLEXE_OAM_RX_SDBIP_69_INT 5
#define TEST_FLEXE_OAM_RX_SDBIP_70_INT 6
#define TEST_FLEXE_OAM_RX_SDBIP_71_INT 7
#define TEST_FLEXE_OAM_RX_SDBIP_72_INT 8
#define TEST_FLEXE_OAM_RX_SDBIP_73_INT 9
#define TEST_FLEXE_OAM_RX_SDBIP_74_INT 10
#define TEST_FLEXE_OAM_RX_SDBIP_75_INT 11
#define TEST_FLEXE_OAM_RX_SDBIP_76_INT 12
#define TEST_FLEXE_OAM_RX_SDBIP_77_INT 13
#define TEST_FLEXE_OAM_RX_SDBIP_78_INT 14
#define TEST_FLEXE_OAM_RX_SDBIP_79_INT 15
#define TEST_FLEXE_OAM_RX_SDBIP_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBIP_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBIP_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBIP_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBIP_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBIP_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBIP_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBIP_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBIP_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBIP_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBIP_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBIP_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBIP_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBIP_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBIP_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBIP_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_27_INT 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_28_INT 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_29_INT 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_30_INT 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_31_INT 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_16_INT 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_17_INT 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_18_INT 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_19_INT 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_20_INT 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_21_INT 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_22_INT 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_23_INT 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_24_INT 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_25_INT 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_26_INT 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_27_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_28_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_29_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_30_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_31_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_16_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_17_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_18_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_19_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_20_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_21_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_22_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_23_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_24_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_25_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_26_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_64_INT 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_65_INT 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_66_INT 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_67_INT 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_68_INT 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_69_INT 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_70_INT 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_71_INT 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_72_INT 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_73_INT 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_74_INT 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_75_INT 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_76_INT 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_77_INT 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_78_INT 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_79_INT 15
#define TEST_FLEXE_OAM_RX_BAS_RDI_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_RDI_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_RDI_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_RDI_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_RDI_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_RDI_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_RDI_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_RDI_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_RDI_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_RDI_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_RDI_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_RDI_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_RDI_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_RDI_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_RDI_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_RDI_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_47_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_32_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_33_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_34_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_35_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_36_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_37_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_38_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_39_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_40_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_41_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_42_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_43_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_44_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_45_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_46_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_75_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_76_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_77_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_78_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_79_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_64_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_65_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_66_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_67_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_68_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_69_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_70_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_71_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_72_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_73_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_74_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_75_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_76_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_77_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_78_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_79_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_64_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_65_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_66_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_67_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_68_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_69_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_70_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_71_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_72_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_73_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CSF_LPI_74_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_64_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_65_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_66_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_67_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_68_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_69_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_70_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_71_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_72_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_73_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_74_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_75_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_76_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_77_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_78_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_79_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_LF_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_15_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_0_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_1_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_2_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_3_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_4_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_5_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_6_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_7_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_8_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_9_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_10_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_11_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_12_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_13_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_14_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_43_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_44_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_45_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_46_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_47_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_32_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_33_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_34_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_35_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_36_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_37_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_38_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_39_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_40_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_41_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_42_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_43_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_44_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_45_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_46_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_47_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_32_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_33_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_34_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_35_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_36_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_37_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_38_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_39_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_40_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_41_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_42_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_64_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_65_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_66_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_67_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_68_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_69_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_70_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_71_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_72_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_73_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_74_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_75_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_76_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_77_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_78_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_79_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CS_RF_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_63_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_48_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_49_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_50_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_51_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_52_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_53_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_54_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_55_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_56_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_57_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_58_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_59_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_60_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_61_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_62_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_64_INT 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_65_INT 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_66_INT 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_67_INT 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_68_INT 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_69_INT 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_70_INT 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_71_INT 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_72_INT 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_73_INT 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_74_INT 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_75_INT 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_76_INT 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_77_INT 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_78_INT 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_79_INT 15
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_CRC_ERR_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_11_INT 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_12_INT 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_13_INT 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_14_INT 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_15_INT 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_0_INT 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_1_INT 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_2_INT 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_3_INT 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_4_INT 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_5_INT 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_6_INT 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_7_INT 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_8_INT 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_9_INT 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_10_INT 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_11_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_12_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_13_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_14_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_15_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_0_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_1_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_2_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_3_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_4_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_5_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_6_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_7_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_8_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_9_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_10_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_48_INT 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_49_INT 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_50_INT 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_51_INT 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_52_INT 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_53_INT 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_54_INT 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_55_INT 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_56_INT 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_57_INT 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_58_INT 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_59_INT 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_60_INT 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_61_INT 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_62_INT 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_63_INT 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_64_INT 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_65_INT 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_66_INT 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_67_INT 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_68_INT 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_69_INT 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_70_INT 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_71_INT 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_72_INT 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_73_INT 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_74_INT 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_75_INT 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_76_INT 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_77_INT 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_78_INT 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_79_INT 15
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_NO_RECEIVE_ALM_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RDI_LF_0_INT 0
#define TEST_FLEXE_OAM_RX_RDI_LF_1_INT 1
#define TEST_FLEXE_OAM_RX_RDI_LF_2_INT 2
#define TEST_FLEXE_OAM_RX_RDI_LF_3_INT 3
#define TEST_FLEXE_OAM_RX_RDI_LF_4_INT 4
#define TEST_FLEXE_OAM_RX_RDI_LF_5_INT 5
#define TEST_FLEXE_OAM_RX_RDI_LF_6_INT 6
#define TEST_FLEXE_OAM_RX_RDI_LF_7_INT 7
#define TEST_FLEXE_OAM_RX_RDI_LF_8_INT 8
#define TEST_FLEXE_OAM_RX_RDI_LF_9_INT 9
#define TEST_FLEXE_OAM_RX_RDI_LF_10_INT 10
#define TEST_FLEXE_OAM_RX_RDI_LF_11_INT 11
#define TEST_FLEXE_OAM_RX_RDI_LF_12_INT 12
#define TEST_FLEXE_OAM_RX_RDI_LF_13_INT 13
#define TEST_FLEXE_OAM_RX_RDI_LF_14_INT 14
#define TEST_FLEXE_OAM_RX_RDI_LF_15_INT 15
#define TEST_FLEXE_OAM_RX_RDI_LF_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RDI_LF_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RDI_LF_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RDI_LF_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RDI_LF_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RDI_LF_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RDI_LF_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RDI_LF_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RDI_LF_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RDI_LF_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RDI_LF_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RDI_LF_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RDI_LF_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RDI_LF_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RDI_LF_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RDI_LF_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RDI_LF_16_INT 0
#define TEST_FLEXE_OAM_RX_RDI_LF_17_INT 1
#define TEST_FLEXE_OAM_RX_RDI_LF_18_INT 2
#define TEST_FLEXE_OAM_RX_RDI_LF_19_INT 3
#define TEST_FLEXE_OAM_RX_RDI_LF_20_INT 4
#define TEST_FLEXE_OAM_RX_RDI_LF_21_INT 5
#define TEST_FLEXE_OAM_RX_RDI_LF_22_INT 6
#define TEST_FLEXE_OAM_RX_RDI_LF_23_INT 7
#define TEST_FLEXE_OAM_RX_RDI_LF_24_INT 8
#define TEST_FLEXE_OAM_RX_RDI_LF_25_INT 9
#define TEST_FLEXE_OAM_RX_RDI_LF_26_INT 10
#define TEST_FLEXE_OAM_RX_RDI_LF_27_INT 11
#define TEST_FLEXE_OAM_RX_RDI_LF_28_INT 12
#define TEST_FLEXE_OAM_RX_RDI_LF_29_INT 13
#define TEST_FLEXE_OAM_RX_RDI_LF_30_INT 14
#define TEST_FLEXE_OAM_RX_RDI_LF_31_INT 15
#define TEST_FLEXE_OAM_RX_RDI_LF_31_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RDI_LF_16_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RDI_LF_17_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RDI_LF_18_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RDI_LF_19_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RDI_LF_20_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RDI_LF_21_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RDI_LF_22_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RDI_LF_23_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RDI_LF_24_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RDI_LF_25_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RDI_LF_26_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RDI_LF_27_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RDI_LF_28_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RDI_LF_29_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RDI_LF_30_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RDI_LF_32_INT 0
#define TEST_FLEXE_OAM_RX_RDI_LF_33_INT 1
#define TEST_FLEXE_OAM_RX_RDI_LF_34_INT 2
#define TEST_FLEXE_OAM_RX_RDI_LF_35_INT 3
#define TEST_FLEXE_OAM_RX_RDI_LF_36_INT 4
#define TEST_FLEXE_OAM_RX_RDI_LF_37_INT 5
#define TEST_FLEXE_OAM_RX_RDI_LF_38_INT 6
#define TEST_FLEXE_OAM_RX_RDI_LF_39_INT 7
#define TEST_FLEXE_OAM_RX_RDI_LF_40_INT 8
#define TEST_FLEXE_OAM_RX_RDI_LF_41_INT 9
#define TEST_FLEXE_OAM_RX_RDI_LF_42_INT 10
#define TEST_FLEXE_OAM_RX_RDI_LF_43_INT 11
#define TEST_FLEXE_OAM_RX_RDI_LF_44_INT 12
#define TEST_FLEXE_OAM_RX_RDI_LF_45_INT 13
#define TEST_FLEXE_OAM_RX_RDI_LF_46_INT 14
#define TEST_FLEXE_OAM_RX_RDI_LF_47_INT 15
#define TEST_FLEXE_OAM_RX_RDI_LF_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RDI_LF_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RDI_LF_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RDI_LF_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RDI_LF_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RDI_LF_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RDI_LF_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RDI_LF_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RDI_LF_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RDI_LF_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RDI_LF_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RDI_LF_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RDI_LF_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RDI_LF_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RDI_LF_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RDI_LF_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RDI_LF_59_INT 0
#define TEST_FLEXE_OAM_RX_RDI_LF_60_INT 1
#define TEST_FLEXE_OAM_RX_RDI_LF_61_INT 2
#define TEST_FLEXE_OAM_RX_RDI_LF_62_INT 3
#define TEST_FLEXE_OAM_RX_RDI_LF_63_INT 4
#define TEST_FLEXE_OAM_RX_RDI_LF_48_INT 5
#define TEST_FLEXE_OAM_RX_RDI_LF_49_INT 6
#define TEST_FLEXE_OAM_RX_RDI_LF_50_INT 7
#define TEST_FLEXE_OAM_RX_RDI_LF_51_INT 8
#define TEST_FLEXE_OAM_RX_RDI_LF_52_INT 9
#define TEST_FLEXE_OAM_RX_RDI_LF_53_INT 10
#define TEST_FLEXE_OAM_RX_RDI_LF_54_INT 11
#define TEST_FLEXE_OAM_RX_RDI_LF_55_INT 12
#define TEST_FLEXE_OAM_RX_RDI_LF_56_INT 13
#define TEST_FLEXE_OAM_RX_RDI_LF_57_INT 14
#define TEST_FLEXE_OAM_RX_RDI_LF_58_INT 15
#define TEST_FLEXE_OAM_RX_RDI_LF_59_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RDI_LF_60_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RDI_LF_61_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RDI_LF_62_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RDI_LF_63_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RDI_LF_48_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RDI_LF_49_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RDI_LF_50_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RDI_LF_51_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RDI_LF_52_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RDI_LF_53_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RDI_LF_54_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RDI_LF_55_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RDI_LF_56_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RDI_LF_57_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RDI_LF_58_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RDI_LF_64_INT 0
#define TEST_FLEXE_OAM_RX_RDI_LF_65_INT 1
#define TEST_FLEXE_OAM_RX_RDI_LF_66_INT 2
#define TEST_FLEXE_OAM_RX_RDI_LF_67_INT 3
#define TEST_FLEXE_OAM_RX_RDI_LF_68_INT 4
#define TEST_FLEXE_OAM_RX_RDI_LF_69_INT 5
#define TEST_FLEXE_OAM_RX_RDI_LF_70_INT 6
#define TEST_FLEXE_OAM_RX_RDI_LF_71_INT 7
#define TEST_FLEXE_OAM_RX_RDI_LF_72_INT 8
#define TEST_FLEXE_OAM_RX_RDI_LF_73_INT 9
#define TEST_FLEXE_OAM_RX_RDI_LF_74_INT 10
#define TEST_FLEXE_OAM_RX_RDI_LF_75_INT 11
#define TEST_FLEXE_OAM_RX_RDI_LF_76_INT 12
#define TEST_FLEXE_OAM_RX_RDI_LF_77_INT 13
#define TEST_FLEXE_OAM_RX_RDI_LF_78_INT 14
#define TEST_FLEXE_OAM_RX_RDI_LF_79_INT 15
#define TEST_FLEXE_OAM_RX_RDI_LF_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RDI_LF_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RDI_LF_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RDI_LF_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RDI_LF_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RDI_LF_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RDI_LF_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RDI_LF_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RDI_LF_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RDI_LF_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RDI_LF_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RDI_LF_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RDI_LF_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RDI_LF_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RDI_LF_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RDI_LF_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBEI_0_INT 0
#define TEST_FLEXE_OAM_RX_SDBEI_1_INT 1
#define TEST_FLEXE_OAM_RX_SDBEI_2_INT 2
#define TEST_FLEXE_OAM_RX_SDBEI_3_INT 3
#define TEST_FLEXE_OAM_RX_SDBEI_4_INT 4
#define TEST_FLEXE_OAM_RX_SDBEI_5_INT 5
#define TEST_FLEXE_OAM_RX_SDBEI_6_INT 6
#define TEST_FLEXE_OAM_RX_SDBEI_7_INT 7
#define TEST_FLEXE_OAM_RX_SDBEI_8_INT 8
#define TEST_FLEXE_OAM_RX_SDBEI_9_INT 9
#define TEST_FLEXE_OAM_RX_SDBEI_10_INT 10
#define TEST_FLEXE_OAM_RX_SDBEI_11_INT 11
#define TEST_FLEXE_OAM_RX_SDBEI_12_INT 12
#define TEST_FLEXE_OAM_RX_SDBEI_13_INT 13
#define TEST_FLEXE_OAM_RX_SDBEI_14_INT 14
#define TEST_FLEXE_OAM_RX_SDBEI_15_INT 15
#define TEST_FLEXE_OAM_RX_SDBEI_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBEI_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBEI_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBEI_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBEI_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBEI_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBEI_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBEI_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBEI_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBEI_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBEI_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBEI_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBEI_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBEI_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBEI_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBEI_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBEI_16_INT 0
#define TEST_FLEXE_OAM_RX_SDBEI_17_INT 1
#define TEST_FLEXE_OAM_RX_SDBEI_18_INT 2
#define TEST_FLEXE_OAM_RX_SDBEI_19_INT 3
#define TEST_FLEXE_OAM_RX_SDBEI_20_INT 4
#define TEST_FLEXE_OAM_RX_SDBEI_21_INT 5
#define TEST_FLEXE_OAM_RX_SDBEI_22_INT 6
#define TEST_FLEXE_OAM_RX_SDBEI_23_INT 7
#define TEST_FLEXE_OAM_RX_SDBEI_24_INT 8
#define TEST_FLEXE_OAM_RX_SDBEI_25_INT 9
#define TEST_FLEXE_OAM_RX_SDBEI_26_INT 10
#define TEST_FLEXE_OAM_RX_SDBEI_27_INT 11
#define TEST_FLEXE_OAM_RX_SDBEI_28_INT 12
#define TEST_FLEXE_OAM_RX_SDBEI_29_INT 13
#define TEST_FLEXE_OAM_RX_SDBEI_30_INT 14
#define TEST_FLEXE_OAM_RX_SDBEI_31_INT 15
#define TEST_FLEXE_OAM_RX_SDBEI_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBEI_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBEI_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBEI_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBEI_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBEI_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBEI_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBEI_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBEI_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBEI_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBEI_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBEI_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBEI_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBEI_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBEI_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBEI_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBEI_32_INT 0
#define TEST_FLEXE_OAM_RX_SDBEI_33_INT 1
#define TEST_FLEXE_OAM_RX_SDBEI_34_INT 2
#define TEST_FLEXE_OAM_RX_SDBEI_35_INT 3
#define TEST_FLEXE_OAM_RX_SDBEI_36_INT 4
#define TEST_FLEXE_OAM_RX_SDBEI_37_INT 5
#define TEST_FLEXE_OAM_RX_SDBEI_38_INT 6
#define TEST_FLEXE_OAM_RX_SDBEI_39_INT 7
#define TEST_FLEXE_OAM_RX_SDBEI_40_INT 8
#define TEST_FLEXE_OAM_RX_SDBEI_41_INT 9
#define TEST_FLEXE_OAM_RX_SDBEI_42_INT 10
#define TEST_FLEXE_OAM_RX_SDBEI_43_INT 11
#define TEST_FLEXE_OAM_RX_SDBEI_44_INT 12
#define TEST_FLEXE_OAM_RX_SDBEI_45_INT 13
#define TEST_FLEXE_OAM_RX_SDBEI_46_INT 14
#define TEST_FLEXE_OAM_RX_SDBEI_47_INT 15
#define TEST_FLEXE_OAM_RX_SDBEI_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBEI_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBEI_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBEI_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBEI_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBEI_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBEI_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBEI_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBEI_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBEI_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBEI_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBEI_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBEI_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBEI_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBEI_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBEI_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBEI_48_INT 0
#define TEST_FLEXE_OAM_RX_SDBEI_49_INT 1
#define TEST_FLEXE_OAM_RX_SDBEI_50_INT 2
#define TEST_FLEXE_OAM_RX_SDBEI_51_INT 3
#define TEST_FLEXE_OAM_RX_SDBEI_52_INT 4
#define TEST_FLEXE_OAM_RX_SDBEI_53_INT 5
#define TEST_FLEXE_OAM_RX_SDBEI_54_INT 6
#define TEST_FLEXE_OAM_RX_SDBEI_55_INT 7
#define TEST_FLEXE_OAM_RX_SDBEI_56_INT 8
#define TEST_FLEXE_OAM_RX_SDBEI_57_INT 9
#define TEST_FLEXE_OAM_RX_SDBEI_58_INT 10
#define TEST_FLEXE_OAM_RX_SDBEI_59_INT 11
#define TEST_FLEXE_OAM_RX_SDBEI_60_INT 12
#define TEST_FLEXE_OAM_RX_SDBEI_61_INT 13
#define TEST_FLEXE_OAM_RX_SDBEI_62_INT 14
#define TEST_FLEXE_OAM_RX_SDBEI_63_INT 15
#define TEST_FLEXE_OAM_RX_SDBEI_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBEI_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBEI_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBEI_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBEI_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBEI_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBEI_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBEI_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBEI_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBEI_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBEI_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBEI_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBEI_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBEI_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBEI_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBEI_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_SDBEI_64_INT 0
#define TEST_FLEXE_OAM_RX_SDBEI_65_INT 1
#define TEST_FLEXE_OAM_RX_SDBEI_66_INT 2
#define TEST_FLEXE_OAM_RX_SDBEI_67_INT 3
#define TEST_FLEXE_OAM_RX_SDBEI_68_INT 4
#define TEST_FLEXE_OAM_RX_SDBEI_69_INT 5
#define TEST_FLEXE_OAM_RX_SDBEI_70_INT 6
#define TEST_FLEXE_OAM_RX_SDBEI_71_INT 7
#define TEST_FLEXE_OAM_RX_SDBEI_72_INT 8
#define TEST_FLEXE_OAM_RX_SDBEI_73_INT 9
#define TEST_FLEXE_OAM_RX_SDBEI_74_INT 10
#define TEST_FLEXE_OAM_RX_SDBEI_75_INT 11
#define TEST_FLEXE_OAM_RX_SDBEI_76_INT 12
#define TEST_FLEXE_OAM_RX_SDBEI_77_INT 13
#define TEST_FLEXE_OAM_RX_SDBEI_78_INT 14
#define TEST_FLEXE_OAM_RX_SDBEI_79_INT 15
#define TEST_FLEXE_OAM_RX_SDBEI_79_INT_MASK 0
#define TEST_FLEXE_OAM_RX_SDBEI_64_INT_MASK 1
#define TEST_FLEXE_OAM_RX_SDBEI_65_INT_MASK 2
#define TEST_FLEXE_OAM_RX_SDBEI_66_INT_MASK 3
#define TEST_FLEXE_OAM_RX_SDBEI_67_INT_MASK 4
#define TEST_FLEXE_OAM_RX_SDBEI_68_INT_MASK 5
#define TEST_FLEXE_OAM_RX_SDBEI_69_INT_MASK 6
#define TEST_FLEXE_OAM_RX_SDBEI_70_INT_MASK 7
#define TEST_FLEXE_OAM_RX_SDBEI_71_INT_MASK 8
#define TEST_FLEXE_OAM_RX_SDBEI_72_INT_MASK 9
#define TEST_FLEXE_OAM_RX_SDBEI_73_INT_MASK 10
#define TEST_FLEXE_OAM_RX_SDBEI_74_INT_MASK 11
#define TEST_FLEXE_OAM_RX_SDBEI_75_INT_MASK 12
#define TEST_FLEXE_OAM_RX_SDBEI_76_INT_MASK 13
#define TEST_FLEXE_OAM_RX_SDBEI_77_INT_MASK 14
#define TEST_FLEXE_OAM_RX_SDBEI_78_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RF_ALM_0_INT 0
#define TEST_FLEXE_OAM_RX_RF_ALM_1_INT 1
#define TEST_FLEXE_OAM_RX_RF_ALM_2_INT 2
#define TEST_FLEXE_OAM_RX_RF_ALM_3_INT 3
#define TEST_FLEXE_OAM_RX_RF_ALM_4_INT 4
#define TEST_FLEXE_OAM_RX_RF_ALM_5_INT 5
#define TEST_FLEXE_OAM_RX_RF_ALM_6_INT 6
#define TEST_FLEXE_OAM_RX_RF_ALM_7_INT 7
#define TEST_FLEXE_OAM_RX_RF_ALM_8_INT 8
#define TEST_FLEXE_OAM_RX_RF_ALM_9_INT 9
#define TEST_FLEXE_OAM_RX_RF_ALM_10_INT 10
#define TEST_FLEXE_OAM_RX_RF_ALM_11_INT 11
#define TEST_FLEXE_OAM_RX_RF_ALM_12_INT 12
#define TEST_FLEXE_OAM_RX_RF_ALM_13_INT 13
#define TEST_FLEXE_OAM_RX_RF_ALM_14_INT 14
#define TEST_FLEXE_OAM_RX_RF_ALM_15_INT 15
#define TEST_FLEXE_OAM_RX_RF_ALM_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RF_ALM_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RF_ALM_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RF_ALM_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RF_ALM_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RF_ALM_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RF_ALM_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RF_ALM_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RF_ALM_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RF_ALM_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RF_ALM_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RF_ALM_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RF_ALM_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RF_ALM_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RF_ALM_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RF_ALM_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RF_ALM_27_INT 0
#define TEST_FLEXE_OAM_RX_RF_ALM_28_INT 1
#define TEST_FLEXE_OAM_RX_RF_ALM_29_INT 2
#define TEST_FLEXE_OAM_RX_RF_ALM_30_INT 3
#define TEST_FLEXE_OAM_RX_RF_ALM_31_INT 4
#define TEST_FLEXE_OAM_RX_RF_ALM_16_INT 5
#define TEST_FLEXE_OAM_RX_RF_ALM_17_INT 6
#define TEST_FLEXE_OAM_RX_RF_ALM_18_INT 7
#define TEST_FLEXE_OAM_RX_RF_ALM_19_INT 8
#define TEST_FLEXE_OAM_RX_RF_ALM_20_INT 9
#define TEST_FLEXE_OAM_RX_RF_ALM_21_INT 10
#define TEST_FLEXE_OAM_RX_RF_ALM_22_INT 11
#define TEST_FLEXE_OAM_RX_RF_ALM_23_INT 12
#define TEST_FLEXE_OAM_RX_RF_ALM_24_INT 13
#define TEST_FLEXE_OAM_RX_RF_ALM_25_INT 14
#define TEST_FLEXE_OAM_RX_RF_ALM_26_INT 15
#define TEST_FLEXE_OAM_RX_RF_ALM_27_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RF_ALM_28_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RF_ALM_29_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RF_ALM_30_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RF_ALM_31_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RF_ALM_16_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RF_ALM_17_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RF_ALM_18_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RF_ALM_19_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RF_ALM_20_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RF_ALM_21_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RF_ALM_22_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RF_ALM_23_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RF_ALM_24_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RF_ALM_25_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RF_ALM_26_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RF_ALM_32_INT 0
#define TEST_FLEXE_OAM_RX_RF_ALM_33_INT 1
#define TEST_FLEXE_OAM_RX_RF_ALM_34_INT 2
#define TEST_FLEXE_OAM_RX_RF_ALM_35_INT 3
#define TEST_FLEXE_OAM_RX_RF_ALM_36_INT 4
#define TEST_FLEXE_OAM_RX_RF_ALM_37_INT 5
#define TEST_FLEXE_OAM_RX_RF_ALM_38_INT 6
#define TEST_FLEXE_OAM_RX_RF_ALM_39_INT 7
#define TEST_FLEXE_OAM_RX_RF_ALM_40_INT 8
#define TEST_FLEXE_OAM_RX_RF_ALM_41_INT 9
#define TEST_FLEXE_OAM_RX_RF_ALM_42_INT 10
#define TEST_FLEXE_OAM_RX_RF_ALM_43_INT 11
#define TEST_FLEXE_OAM_RX_RF_ALM_44_INT 12
#define TEST_FLEXE_OAM_RX_RF_ALM_45_INT 13
#define TEST_FLEXE_OAM_RX_RF_ALM_46_INT 14
#define TEST_FLEXE_OAM_RX_RF_ALM_47_INT 15
#define TEST_FLEXE_OAM_RX_RF_ALM_32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RF_ALM_33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RF_ALM_34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RF_ALM_35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RF_ALM_36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RF_ALM_37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RF_ALM_38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RF_ALM_39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RF_ALM_40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RF_ALM_41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RF_ALM_42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RF_ALM_43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RF_ALM_44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RF_ALM_45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RF_ALM_46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RF_ALM_47_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RF_ALM_48_INT 0
#define TEST_FLEXE_OAM_RX_RF_ALM_49_INT 1
#define TEST_FLEXE_OAM_RX_RF_ALM_50_INT 2
#define TEST_FLEXE_OAM_RX_RF_ALM_51_INT 3
#define TEST_FLEXE_OAM_RX_RF_ALM_52_INT 4
#define TEST_FLEXE_OAM_RX_RF_ALM_53_INT 5
#define TEST_FLEXE_OAM_RX_RF_ALM_54_INT 6
#define TEST_FLEXE_OAM_RX_RF_ALM_55_INT 7
#define TEST_FLEXE_OAM_RX_RF_ALM_56_INT 8
#define TEST_FLEXE_OAM_RX_RF_ALM_57_INT 9
#define TEST_FLEXE_OAM_RX_RF_ALM_58_INT 10
#define TEST_FLEXE_OAM_RX_RF_ALM_59_INT 11
#define TEST_FLEXE_OAM_RX_RF_ALM_60_INT 12
#define TEST_FLEXE_OAM_RX_RF_ALM_61_INT 13
#define TEST_FLEXE_OAM_RX_RF_ALM_62_INT 14
#define TEST_FLEXE_OAM_RX_RF_ALM_63_INT 15
#define TEST_FLEXE_OAM_RX_RF_ALM_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RF_ALM_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RF_ALM_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RF_ALM_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RF_ALM_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RF_ALM_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RF_ALM_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RF_ALM_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RF_ALM_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RF_ALM_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RF_ALM_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RF_ALM_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RF_ALM_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RF_ALM_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RF_ALM_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RF_ALM_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_RF_ALM_64_INT 0
#define TEST_FLEXE_OAM_RX_RF_ALM_65_INT 1
#define TEST_FLEXE_OAM_RX_RF_ALM_66_INT 2
#define TEST_FLEXE_OAM_RX_RF_ALM_67_INT 3
#define TEST_FLEXE_OAM_RX_RF_ALM_68_INT 4
#define TEST_FLEXE_OAM_RX_RF_ALM_69_INT 5
#define TEST_FLEXE_OAM_RX_RF_ALM_70_INT 6
#define TEST_FLEXE_OAM_RX_RF_ALM_71_INT 7
#define TEST_FLEXE_OAM_RX_RF_ALM_72_INT 8
#define TEST_FLEXE_OAM_RX_RF_ALM_73_INT 9
#define TEST_FLEXE_OAM_RX_RF_ALM_74_INT 10
#define TEST_FLEXE_OAM_RX_RF_ALM_75_INT 11
#define TEST_FLEXE_OAM_RX_RF_ALM_76_INT 12
#define TEST_FLEXE_OAM_RX_RF_ALM_77_INT 13
#define TEST_FLEXE_OAM_RX_RF_ALM_78_INT 14
#define TEST_FLEXE_OAM_RX_RF_ALM_79_INT 15
#define TEST_FLEXE_OAM_RX_RF_ALM_64_INT_MASK 0
#define TEST_FLEXE_OAM_RX_RF_ALM_65_INT_MASK 1
#define TEST_FLEXE_OAM_RX_RF_ALM_66_INT_MASK 2
#define TEST_FLEXE_OAM_RX_RF_ALM_67_INT_MASK 3
#define TEST_FLEXE_OAM_RX_RF_ALM_68_INT_MASK 4
#define TEST_FLEXE_OAM_RX_RF_ALM_69_INT_MASK 5
#define TEST_FLEXE_OAM_RX_RF_ALM_70_INT_MASK 6
#define TEST_FLEXE_OAM_RX_RF_ALM_71_INT_MASK 7
#define TEST_FLEXE_OAM_RX_RF_ALM_72_INT_MASK 8
#define TEST_FLEXE_OAM_RX_RF_ALM_73_INT_MASK 9
#define TEST_FLEXE_OAM_RX_RF_ALM_74_INT_MASK 10
#define TEST_FLEXE_OAM_RX_RF_ALM_75_INT_MASK 11
#define TEST_FLEXE_OAM_RX_RF_ALM_76_INT_MASK 12
#define TEST_FLEXE_OAM_RX_RF_ALM_77_INT_MASK 13
#define TEST_FLEXE_OAM_RX_RF_ALM_78_INT_MASK 14
#define TEST_FLEXE_OAM_RX_RF_ALM_79_INT_MASK 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_0_INT 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_1_INT 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_2_INT 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_3_INT 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_4_INT 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_5_INT 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_6_INT 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_7_INT 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_8_INT 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_9_INT 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_10_INT 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_11_INT 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_12_INT 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_13_INT 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_14_INT 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_15_INT 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_16_INT 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_17_INT 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_18_INT 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_19_INT 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_20_INT 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_21_INT 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_22_INT 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_23_INT 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_24_INT 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_25_INT 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_26_INT 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_27_INT 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_28_INT 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_29_INT 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_30_INT 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_31_INT 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_32_INT 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_33_INT 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_34_INT 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_35_INT 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_36_INT 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_37_INT 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_38_INT 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_39_INT 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_40_INT 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_41_INT 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_42_INT 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_43_INT 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_44_INT 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_45_INT 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_46_INT 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_47_INT 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_47_INT_MASK 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_32_INT_MASK 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_33_INT_MASK 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_34_INT_MASK 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_35_INT_MASK 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_36_INT_MASK 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_37_INT_MASK 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_38_INT_MASK 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_39_INT_MASK 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_40_INT_MASK 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_41_INT_MASK 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_42_INT_MASK 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_43_INT_MASK 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_44_INT_MASK 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_45_INT_MASK 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_46_INT_MASK 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_48_INT 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_49_INT 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_50_INT 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_51_INT 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_52_INT 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_53_INT 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_54_INT 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_55_INT 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_56_INT 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_57_INT 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_58_INT 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_59_INT 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_60_INT 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_61_INT 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_62_INT 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_63_INT 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_48_INT_MASK 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_49_INT_MASK 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_50_INT_MASK 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_51_INT_MASK 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_52_INT_MASK 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_53_INT_MASK 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_54_INT_MASK 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_55_INT_MASK 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_56_INT_MASK 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_57_INT_MASK 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_58_INT_MASK 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_59_INT_MASK 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_60_INT_MASK 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_61_INT_MASK 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_62_INT_MASK 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_63_INT_MASK 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_75_INT 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_76_INT 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_77_INT 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_78_INT 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_79_INT 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_64_INT 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_65_INT 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_66_INT 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_67_INT 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_68_INT 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_69_INT 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_70_INT 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_71_INT 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_72_INT 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_73_INT 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_74_INT 15
#define TEST_FLEXE_OAM_RX_LPI_ALM_75_INT_MASK 0
#define TEST_FLEXE_OAM_RX_LPI_ALM_76_INT_MASK 1
#define TEST_FLEXE_OAM_RX_LPI_ALM_77_INT_MASK 2
#define TEST_FLEXE_OAM_RX_LPI_ALM_78_INT_MASK 3
#define TEST_FLEXE_OAM_RX_LPI_ALM_79_INT_MASK 4
#define TEST_FLEXE_OAM_RX_LPI_ALM_64_INT_MASK 5
#define TEST_FLEXE_OAM_RX_LPI_ALM_65_INT_MASK 6
#define TEST_FLEXE_OAM_RX_LPI_ALM_66_INT_MASK 7
#define TEST_FLEXE_OAM_RX_LPI_ALM_67_INT_MASK 8
#define TEST_FLEXE_OAM_RX_LPI_ALM_68_INT_MASK 9
#define TEST_FLEXE_OAM_RX_LPI_ALM_69_INT_MASK 10
#define TEST_FLEXE_OAM_RX_LPI_ALM_70_INT_MASK 11
#define TEST_FLEXE_OAM_RX_LPI_ALM_71_INT_MASK 12
#define TEST_FLEXE_OAM_RX_LPI_ALM_72_INT_MASK 13
#define TEST_FLEXE_OAM_RX_LPI_ALM_73_INT_MASK 14
#define TEST_FLEXE_OAM_RX_LPI_ALM_74_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM0_INT 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM1_INT 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM2_INT 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM3_INT 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM4_INT 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM5_INT 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM6_INT 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM7_INT 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM8_INT 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM9_INT 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM10_INT 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM11_INT 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM12_INT 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM13_INT 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM14_INT 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM15_INT 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM0_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM1_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM2_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM3_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM4_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM5_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM6_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM7_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM8_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM9_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM10_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM11_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM12_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM13_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM14_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM15_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM16_INT 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM17_INT 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM18_INT 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM19_INT 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM20_INT 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM21_INT 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM22_INT 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM23_INT 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM24_INT 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM25_INT 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM26_INT 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM27_INT 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM28_INT 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM29_INT 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM30_INT 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM31_INT 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM16_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM17_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM18_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM19_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM20_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM21_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM22_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM23_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM24_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM25_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM26_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM27_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM28_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM29_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM30_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM31_INT_MASK 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM32_INT 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM33_INT 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM34_INT 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM35_INT 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM36_INT 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM37_INT 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM38_INT 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM39_INT 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM40_INT 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM41_INT 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM42_INT 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM43_INT 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM44_INT 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM45_INT 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM46_INT 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM47_INT 15
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM32_INT_MASK 0
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM33_INT_MASK 1
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM34_INT_MASK 2
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM35_INT_MASK 3
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM36_INT_MASK 4
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM37_INT_MASK 5
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM38_INT_MASK 6
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM39_INT_MASK 7
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM40_INT_MASK 8
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM41_INT_MASK 9
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM42_INT_MASK 10
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM43_INT_MASK 11
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM44_INT_MASK 12
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM45_INT_MASK 13
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM46_INT_MASK 14
#define TEST_FLEXE_OAM_RX_BAS_PERIOD_ALM47_INT_MASK 15

/*FLEXE_ENV*/
#define TEST_FLEXE_ENV_CFG_PERIOD 0
#define TEST_FLEXE_ENV_MULTIPLIER 1
#define TEST_FLEXE_ENV_NOM_CNT 2
#define TEST_FLEXE_ENV_Q 0
#define TEST_FLEXE_ENV_ADJ_01EN 1
#define TEST_FLEXE_ENV_FIFO_ADJ_EN 2
#define TEST_FLEXE_ENV_FIFO_ADJ_PERIOD 3
#define TEST_FLEXE_ENV_ENV_EN 4
#define TEST_FLEXE_ENV_FIFO_ADJ_MAX_EN 5
#define TEST_FLEXE_ENV_IS_LOCAL 6
#define TEST_FLEXE_ENV_ADJ_IN_CHECK_VALUE 0
#define TEST_FLEXE_ENV_ADJ_IN_CORRECT_EN 1
#define TEST_FLEXE_ENV_LOCAL_EN 2
#define TEST_FLEXE_ENV_LOCAL_M 3
#define TEST_FLEXE_ENV_M 0
#define TEST_FLEXE_ENV_BASE_M 0
#define TEST_FLEXE_ENV_ADJ_IN_ALM 0
#define TEST_FLEXE_ENV_I1_OVERFLOW 0
#define TEST_FLEXE_ENV_I1_UNDERFLOW 1
#define TEST_FLEXE_ENV_I2_OVERFLOW 2
#define TEST_FLEXE_ENV_I2_UNDERFLOW 3


#define TEST_ILKN_WRAP_TX_CFG_TX_EN 0
#define TEST_ILKN_WRAP_TX_CFG_RX_EN 1
#define TEST_ILKN_WRAP_TX_CFG_SYS_RX_LPBK_LOCAL_EN 2
#define TEST_ILKN_WRAP_TX_FRM_MAX_128BYTE 3
#define TEST_ILKN_WRAP_TX_SYS_TX_FC_CH_CNT_SEL 4
#define TEST_ILKN_WRAP_TX_CFG_SYS_TX_FIFO_PAF 5
#define TEST_ILKN_WRAP_TX_CFG_SYS_AFTER_REORDER_RX_LPBK_EN 6
#define TEST_ILKN_WRAP_TX_CFG_FC_BIT_ORDER_INVERSE 7
#define TEST_ILKN_WRAP_TX_BURST_SHORT 0
#define TEST_ILKN_WRAP_TX_BURST_MAX 1
#define TEST_ILKN_WRAP_TX_BURST_MIN 2
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_0_3 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_4_7 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_8_11 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_12_15 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_16_19 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_20_23 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_24_27 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_28_31 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_32_35 0
#define TEST_ILKN_WRAP_TX_CHAN_MAPPING_36_39 0
#define TEST_ILKN_WRAP_TX_DEMAPPING_FIELD_0 0
#define TEST_ILKN_WRAP_TX_DEMAPPING_FIELD_1 1
#define TEST_ILKN_WRAP_TX_DEMAPPING_FIELD_2 2
#define TEST_ILKN_WRAP_TX_DEMAPPING_FIELD_3 3
#define TEST_ILKN_WRAP_TX_PHY_RX_BLOCK_LOCK_W 0
#define TEST_ILKN_WRAP_TX_PHY_RX_FRAME_LOCK_W 1
#define TEST_ILKN_WRAP_TX_PCS_TX_ERR_FATAL 2
#define TEST_ILKN_WRAP_TX_PCS_RX_STATUS 3
#define TEST_ILKN_WRAP_TX_PHY_PLL_LOCKED 4
#define TEST_ILKN_WRAP_TX_PHY_RX_IS_LOCKEDTOREF_W 0
#define TEST_ILKN_WRAP_TX_PHY_RX_IS_LOCKEDTODATA_W 1
#define TEST_ILKN_WRAP_TX_SYS_TX_ERR_PACKET_PROTOCOL 0
#define TEST_ILKN_WRAP_TX_SYS_TX_ERR_FIFO_OVERFLOW 1
#define TEST_ILKN_WRAP_TX_SYS_RX_ERR_PACKET_PROTOCOL 2
#define TEST_ILKN_WRAP_TX_SYS_RX_ERR_FIFO_OVERFLOW 3
#define TEST_ILKN_WRAP_TX_SYS_RX_ERR_BURST_CNT 4
#define TEST_ILKN_WRAP_TX_SYS_TX_ERR_SEGMENT_PROTOCOL 5
#define TEST_ILKN_WRAP_TX_SYS_TX_ERR_FIFO_UNDERRUN 6
#define TEST_ILKN_WRAP_TX_SYS_TX_CB_ERR_BURST 7
#define TEST_ILKN_WRAP_TX_SYS_TX_CB_ERR_PKT 8
#define TEST_ILKN_WRAP_TX_SYS_TX_ERR_BURST_PROTOCOL 9


#define TEST_EXT_GBF_BACKPRE_LVL 0
#define TEST_B66ENCD_EN 1
#define TEST_B66ENCD_BKFTEN 2
#define TEST_B66ENCD_RFCFG 3
#define TEST_B66ENCD_LFCFG 4
#define TEST_B66ENCD_MANRF 5
#define TEST_B66ENCD_MANLF 6
#define TEST_B66ENCD_MANIDL 7
#define TEST_B66DECODE_SEL 8
#define TEST_ENCODE_ERR_CNT 0
#define TEST_DECODE_ERR_CNT 1
#define TEST_B66_INS_BYTES_CNT 2
#define TEST_B66_DECODE_PKT_CNT 0
#define TEST_EXT_REQ_PKT_CNT 1
#define TEST_INS_PKT_CRC_ERR_CNT 0
#define TEST_INS_SHORT_PKT_CNT 1
#define TEST_EXT_PKT_SOP_CNT 0
#define TEST_EXT_OAM_REQ_CNT 1
#define TEST_EXT_GBF_FULL_ALM 0
#define TEST_EXT_GBF_EMPTY_ALM 1
#define TEST_B66_ENCODE_ERR_ALM 2
#define TEST_INS_GBF_FULL_ALM 3
#define TEST_INS_PREF_FULL_ALM 4
#define TEST_FLEXE_SOAM_REQF_FULL_ALM 5
#define TEST_MAC_SOAM_REQF_FULL_ALM 6
#define TEST_B66_DECODE_ERR_ALM 7
#define TEST_B66_DECODE_EOP_ABNOR_ALM 8
#define TEST_DE2EN_RF_STATUS 9
#define TEST_DE2EN_LF_STATUS 10
#define TEST_FLEXE_MODE 0
#define TEST_FLEXE_ENV_MODE 1
#define TEST_FLEXE_GROUP_CFG 0
#define TEST_FLEXE_SCH_CFG 0
#define TEST_FLEXE_MSI_CFG_0 0
#define TEST_FLEXE_MSI_CFG_1 1
#define TEST_FLEXE_MSI_CFG_2 2
#define TEST_FLEXE_MSI_CFG_3 3
#define TEST_TSNUM_CFG_0 0
#define TEST_TSNUM_CFG_1 1
#define TEST_TSNUM_CFG_2 2
#define TEST_TSNUM_CFG_3 3
#define TEST_CYCLE_CFG_0 0
#define TEST_CYCLE_CFG_1 1
#define TEST_CYCLE_CFG_2 2
#define TEST_CYCLE_CFG_3 3
#define TEST_BLOCK_CFG_0 0
#define TEST_BLOCK_CFG_1 1
#define TEST_BLOCK_CFG_2 2
#define TEST_BLOCK_CFG_3 3
#define TEST_BLOCK_CFG_4 4
#define TEST_BLOCK_CFG_5 5
#define TEST_BLOCK_CFG_6 6
#define TEST_BLOCK_CFG_7 7
#define TEST_BLOCK_CFG_8 8
#define TEST_BLOCK_CFG_9 9
#define TEST_CH_BELONG_FLEXE_0 0
#define TEST_CH_BELONG_FLEXE_1 1
#define TEST_CH_BELONG_FLEXE_2 2
#define TEST_CH_BELONG_FLEXE_3 3
#define TEST_CH_BELONG_FLEXE_4 4
#define TEST_CH_BELONG_FLEXE_5 5
#define TEST_CH_BELONG_FLEXE_6 6
#define TEST_CH_BELONG_FLEXE_7 7
#define TEST_CH_BELONG_FLEXE_8 8
#define TEST_CH_BELONG_FLEXE_9 9
#define TEST_FLEXE_ENABLE 0
#define TEST_PCS_ENABLE 1
#define TEST_PCS_NUM 2
#define TEST_TS_ENABLE_0 0
#define TEST_TS_ENABLE_1 1
#define TEST_TS_ENABLE_2 2
#define TEST_PCS_SCH_CFG 0
#define TEST_PCS_CHID_CFG_0 0
#define TEST_PCS_CHID_CFG_1 1
#define TEST_PCS_CHID_CFG_2 2
#define TEST_PCS_CHID_CFG_3 3
#define TEST_REQCNT_SLVL_CFG 0
#define TEST_PCSREQCNT_SLVL_CFG 1
#define TEST_C_CFG 0
#define TEST_FLEXE_MSI_CFG_B0 0
#define TEST_FLEXE_MSI_CFG_B1 1
#define TEST_FLEXE_MSI_CFG_B2 2
#define TEST_FLEXE_MSI_CFG_B3 3
#define TEST_TSNUM_CFG_B0 0
#define TEST_TSNUM_CFG_B1 1
#define TEST_TSNUM_CFG_B2 2
#define TEST_TSNUM_CFG_B3 3
#define TEST_CYCLE_CFG_B0 0
#define TEST_CYCLE_CFG_B1 1
#define TEST_CYCLE_CFG_B2 2
#define TEST_CYCLE_CFG_B3 3
#define TEST_BLOCK_CFG_B_0 0
#define TEST_BLOCK_CFG_B_1 1
#define TEST_BLOCK_CFG_B_2 2
#define TEST_BLOCK_CFG_B_3 3
#define TEST_BLOCK_CFG_B_4 4
#define TEST_BLOCK_CFG_B_5 5
#define TEST_BLOCK_CFG_B_6 6
#define TEST_BLOCK_CFG_B_7 7
#define TEST_BLOCK_CFG_B_8 8
#define TEST_BLOCK_CFG_B_9 9
#define TEST_TS_ENABLE_B_0 0
#define TEST_TS_ENABLE_B_1 1
#define TEST_TS_ENABLE_B_2 2
#define TEST_CPHY2_CFG_0 0
#define TEST_CPHY2_CFG_1 1
#define TEST_CPHY2_CFG_2 2
#define TEST_CPHY2_CFG_3 3
#define TEST_CPHY2_CFG_4 4
#define TEST_CPHY2_CFG_5 5
#define TEST_CPHY2_CFG_6 6
#define TEST_CPHY2_CFG_7 7
#define TEST_CNT8_SCH_CFG_0 0
#define TEST_CNT8_SCH_CFG_1 1
#define TEST_CNT8_SCH_CFG_2 2
#define TEST_CNT8_SCH_CFG_3 3
#define TEST_CNT8_SCH_CFG_4 4
#define TEST_CNT8_SCH_CFG_5 5
#define TEST_CNT8_SCH_CFG_6 6
#define TEST_CNT8_SCH_CFG_7 7
#define TEST_M_CFG_MUX 0
#define TEST_BASE_M_CFG_MUX 0
#define TEST_EN_SEL_CFG_0 0
#define TEST_EN_SEL_CFG_1 1
#define TEST_EN_SEL_CFG_2 2
#define TEST_EN_SEL_CFG_3 3
#define TEST_EN_SEL_CFG_4 4
#define TEST_EN_SEL_CFG_5 5
#define TEST_EN_SEL_CFG_6 6
#define TEST_EN_SEL_CFG_7 7
#define TEST_INST_SEL_CFG_0 0
#define TEST_INST_SEL_CFG_1 1
#define TEST_INST_SEL_CFG_2 2
#define TEST_INST_SEL_CFG_3 3
#define TEST_INST_SEL_CFG_4 4
#define TEST_INST_SEL_CFG_5 5
#define TEST_INST_SEL_CFG_6 6
#define TEST_INST_SEL_CFG_7 7
#define TEST_CFG_PLS 0
#define TEST_RAM_CONFLICT_ALM_0 0
#define TEST_RAM_CONFLICT_ALM_1 1
#define TEST_RAM_CONFLICT_ALM_2 2
#define TEST_RAM_CONFLICT_ALM_3 3
#define TEST_SYS_SGL_FIFO_EMPTY 0
#define TEST_SYS_SGL_FIFO_FULL 1
#define TEST_ERROR_DROP_EN 0
#define TEST_RX_COMP_FRAC 0
#define TEST_RX_COMP_NS 1
#define TEST_RX_COMP_SIGN 2
#define TEST_RX_FRM_CNT 0
#define TEST_BK_FRM_ALL_CNT 0
#define TEST_BK_FRM_ERR_CNT 0
#define TEST_BK_DROP_FRM_CNT 0
#define TEST_CTC_PORT_BUFF_FULL 0
#define TEST_CTC_PORT_BUFF_EMPTY 1
#define TEST_RX_BBUFF_BANK_ST 2
#define TEST_PORTRX_CAP_TIMESTAMP_0 0
#define TEST_PORTRX_CAP_TIMESTAMP_1 1
#define TEST_RX_PB_BUFF_FULL_ALM 0
#define TEST_PTP_RX_OH_ERR 1
#define TEST_RX_66B_CODE_ALM 2
#define TEST_RX_CAP_TS_READY 3
#define TEST_PRD_LENGTH_ALM 4
#define TEST_RX_PB_BUFF_FULL_ALM_INT 0
#define TEST_PTP_RX_OH_ERR_INT 1
#define TEST_RX_66B_CODE_ALM_INT 2
#define TEST_RX_CAP_TS_READY_INT 3
#define TEST_PRD_LENGTH_ALM_INT 4
#define TEST_RX_PB_BUFF_FULL_ALM_INT_MASK 0
#define TEST_PTP_RX_OH_ERR_INT_MASK 1
#define TEST_RX_66B_CODE_ALM_INT_MASK 2
#define TEST_RX_CAP_TS_READY_INT_MASK 3
#define TEST_PRD_LENGTH_ALM_INT_MASK 4
#define TEST_GRP_SORT_CFG0 0
#define TEST_GRP_SORT_CFG1 1
#define TEST_GRP_SORT_CFG2 2
#define TEST_GRP_SORT_CFG3 3
#define TEST_GRP_SORT_CFG4 0
#define TEST_GRP_SORT_CFG5 1
#define TEST_GRP_SORT_CFG6 2
#define TEST_GRP_SORT_CFG7 3
#define TEST_DSW_MARGIN_CFG0 0
#define TEST_DSW_MARGIN_CFG1 1
#define TEST_DSW_MARGIN_CFG2 0
#define TEST_DSW_MARGIN_CFG3 1
#define TEST_DSW_MARGIN_CFG4 0
#define TEST_DSW_MARGIN_CFG5 1
#define TEST_DSW_MARGIN_CFG6 0
#define TEST_DSW_MARGIN_CFG7 1
#define TEST_GRP_SSF_EN 0
#define TEST_PHY_SSF_EN 1
#define TEST_GRP_INI_SEL 0
#define TEST_GRP_INI_CFG 1
#define TEST_FIFO_ADDR_OFFSET 2
#define TEST_GRP_MODE 0
#define TEST_BYPASS_50G 1
#define TEST_BYPASS_100G 2
#define TEST_DESKEW_RATE_M_50G 0
#define TEST_DESKEW_RATE_BASE_M_50G 0
#define TEST_DESKEW_RATE_M_100G 0
#define TEST_DESKEW_RATE_BASE_M_100G 0
#define TEST_DESKEW_ALM_EN0 0
#define TEST_DESKEW_ALM_EN1 1
#define TEST_DESKEW_ALM_EN2 2
#define TEST_DSW_MEASURE_GRP0 0
#define TEST_DSW_MEASURE_GRP1 1
#define TEST_DSW_MEASURE_GRP2 0
#define TEST_DSW_MEASURE_GRP3 1
#define TEST_DSW_MEASURE_GRP4 0
#define TEST_DSW_MEASURE_GRP5 1
#define TEST_DSW_MEASURE_GRP6 0
#define TEST_DSW_MEASURE_GRP7 1
#define TEST_GRP_DSW_FIFO_EMPTY 0
#define TEST_GRP_DSW_FIFO_FULL 1
#define TEST_GRP_DSW_OVERMARGIN 2
#define TEST_GRP_DSW_ALM 3
#define TEST_GRP_SSF_ALM 0
#define TEST_PHY200G_INST_NUM_ALM 1
#define TEST_PHY400G_INST_NUM_ALM 2
#define TEST_FEC_ENC_EN 0
#define TEST_FEC_ERR_INSERT_TYPE_0 0
#define TEST_FEC_ERR_INSERT_TYPE_1 1
#define TEST_FEC_ERR_INSERT_TYPE_2 2
#define TEST_FEC_ERR_INSERT_TYPE_3 3
#define TEST_BURST_ERR_LEN 0
#define TEST_BURST_STRAT_POSITION 0
#define TEST_BURST_TYPE 0
#define TEST_ADV_ERR_BIT_EN 0
#define TEST_ADV_ERR_POSITON1 0
#define TEST_ADV_ERR_POSITON2 0
#define TEST_ADV_ERR_POSITON3 0
#define TEST_ADV_ERR_POSITON4 0
#define TEST_ADV_ERR_POSITON5 0
#define TEST_ADV_ERR_POSITON6 0
#define TEST_ADV_ERR_POSITON7 0
#define TEST_ADV_ERR_POSITON8 0
#define TEST_ADV_ERR_POSITON9 0
#define TEST_ADV_ERR_POSITON10 0
#define TEST_ADV_ERR_POSITON11 0
#define TEST_ADV_ERR_POSITON12 0
#define TEST_ADV_ERR_POSITON13 0
#define TEST_ADV_ERR_POSITON14 0
#define TEST_ADV_ERR_POSITON15 0
#define TEST_ADV_ERR_POSITON16 0
#define TEST_ERR_RANDOM_COM_VAL 0
#define TEST_FEC_ENC_DELAY_VALUE0 0
#define TEST_FEC_ENC_DELAY_VALUE1 1
#define TEST_FEC_ENC_DELAY_VALUE2 0
#define TEST_FEC_ENC_DELAY_VALUE3 1
#define TEST_RS528_EN_0 0
#define TEST_RS528_EN_1 1
#define TEST_RS528_EN_2 2
#define TEST_RS528_EN_3 3
#define TEST_FEC_ERR_INSERT_EN_0 0
#define TEST_FEC_ERR_INSERT_EN_1 1
#define TEST_FEC_ERR_INSERT_EN_2 2
#define TEST_FEC_ERR_INSERT_EN_3 3
#define TEST_MEASURE_MAX_0 0
#define TEST_MEASURE_MAX_1 0
#define TEST_MEASURE_MAX_2 0
#define TEST_MEASURE_MAX_3 0
#define TEST_FEC_ENC_OUTPUT_FIFO_WR_FULL_0 0
#define TEST_FEC_ENC_OUTPUT_FIFO_WR_FULL_1 1
#define TEST_FEC_ENC_OUTPUT_FIFO_WR_FULL_2 2
#define TEST_FEC_ENC_OUTPUT_FIFO_WR_FULL_3 3
#define TEST_FEC_ENC_OUTPUT_FIFO_RD_EMPTY_0 0
#define TEST_FEC_ENC_OUTPUT_FIFO_RD_EMPTY_1 1
#define TEST_FEC_ENC_OUTPUT_FIFO_RD_EMPTY_2 2
#define TEST_FEC_ENC_OUTPUT_FIFO_RD_EMPTY_3 3
#define TEST_ENC_ABNORMAL0 0
#define TEST_ENC_ABNORMAL1 1
#define TEST_ENC_ABNORMAL2 2
#define TEST_ENC_ABNORMAL3 3
#define TEST_PROTECT_EN 0
#define TEST_CHID_CFG 0
#define TEST_PROTECT_INFO_0 0
#define TEST_PROTECT_INFO_1 1
#define TEST_PROTECT_INFO_2 2
#define TEST_PROTECT_INFO_3 3
#define TEST_PROTECT_INFO_4 4
#define TEST_PROTECT_INFO_5 5
#define TEST_PROTECT_INFO_6 6
#define TEST_PROTECT_INFO_7 7
#define TEST_PROTECT_INFO_8 8
#define TEST_PROTECT_INFO_9 9
#define TEST_PROTECT_INFO_10 10
#define TEST_PROTECT_INFO_11 11
#define TEST_PROTECT_INFO_12 12
#define TEST_PROTECT_INFO_13 13
#define TEST_PROTECT_INFO_14 14
#define TEST_PROTECT_INFO_15 15
#define TEST_SOH_INS_DRAM_INIT_EN 0
#define TEST_SOH_INST_MODE 1
#define TEST_SOH_INS_CHKSH_MFI 2
#define TEST_SOH_INS_DBUFF_LVL_CLR 3
#define TEST_SOH_INS_DBUFF_LVL_RPT_SEL 4
#define TEST_SOAM_NO_OVERTIME_PRO 5
#define TEST_SOAM_OVERTIME 6
#define TEST_SOAM_FLEXE_LOOPBACK 0
#define TEST_SOAM_MAC_LOOPBACK 1
#define TEST_MAC_INTE_RAM_INIT_EN 2
#define TEST_FLEXE_INTE_RAM_INIT_EN 3
#define TEST_SOAM_FLEXE_CFG_DONE 4
#define TEST_SOAM_MAC_CFG_DONE 5
#define TEST_ASIC_SOAM_FLEXE_ALM_EXT_EN 6
#define TEST_ASIC_SOAM_MAC_ALM_EXT_EN 7
#define TEST_SOH_LOOPBACK 8
#define TEST_SOAM_FLEXE_BAS_EXT_EN 9
#define TEST_SOAM_MAC_BAS_EXT_EN 10
#define TEST_SOAM_FLEXE_FLVL_CLR 11
#define TEST_SOAM_MAC_FLVL_CLR 12
#define TEST_SOAM_FLEXE_ALM_PRD 0
#define TEST_SOAM_MAC_ALM_PRD 1
#define TEST_SOAM_TIMER_STEP_CFG 2
#define TEST_ASIC_OHIF_LOCAL_ADDR_0 0
#define TEST_ASIC_OHIF_LOCAL_ADDR_1 1
#define TEST_ASIC_OHIF_DEST_ADDR_0 2
#define TEST_ASIC_OHIF_DEST_ADDR_1 3
#define TEST_SOAM_FLEXE_DSCFLVL_STAT 0
#define TEST_SOAM_MAC_DSCFLVL_STAT 1
#define TEST_SOH_INS_DBUFF_MAX_LVL 2
#define TEST_SOH_INS_PIDERR_ALARM 0
#define TEST_SOH_INS_REQ_FIFO_FULL_ALAM 1
#define TEST_SOH_INS_DA_ERR 2
#define TEST_SOHSH_ERR 3
#define TEST_INS_MFI_CON_ERR 4
#define TEST_INS_CBAS_PLN_ERR 5
#define TEST_INS_ETHID_ERR 6
#define TEST_SOH_EXT_CFFULL_ALARM 0
#define TEST_SOH_INS_DBUFF_EMPTY 1
#define TEST_SOH_INS_DBUFF_FULL 2
#define TEST_FLEXE_EXT_CHID_ERR_ALAM 0
#define TEST_FLEXE_EXT_SEQ_ILGL_ALAM 1
#define TEST_FLEXE_EXT_SOP_ONLY_ALAM 2
#define TEST_FLEXE_EXT_EOP_ONLY_ALAM 3
#define TEST_FLEXE_EXT_DSC_FIFO_FULL 4
#define TEST_FLEXE_SOAM_OVERTIME_ALM 5
#define TEST_MAC_EXT_CHID_ERR_ALAM 0
#define TEST_MAC_EXT_SEQ_ILGL_ALAM 1
#define TEST_MAC_EXT_SOP_ONLY_ALAM 2
#define TEST_MAC_EXT_EOP_ONLY_ALAM 3
#define TEST_MAC_EXT_DSC_FIFO_FULL 4
#define TEST_MAC_SOAM_OVERTIME_ALM 5
#define TEST_FLEXE_TX_MODE 0
#define TEST_CRC_TX_MODE 1
#define TEST_UNEQUIPPED_CFG 2
#define TEST_B66_ERR_RPL 3
#define TEST_MF16T32_TX_CFG 4
#define TEST_PHY_INST_TX_RI_SW_CFG 5
#define TEST_SMC_REQ_CFG 6
#define TEST_FAS_SRC_CFG 0
#define TEST_CC_SRC_CFG 1
#define TEST_OMF_SRC_CFG 2
#define TEST_RPF_SRC_CFG 3
#define TEST_GID_SRC_CFG 4
#define TEST_PYHMAP_SRC_CFG 5
#define TEST_PID_SRC_CFG 6
#define TEST_CCA_SRC_CFG 7
#define TEST_CCB_SRC_CFG 8
#define TEST_CR_SRC_CFG 9
#define TEST_CA_SRC_CFG 10
#define TEST_CRC16_SRC_CFG 11
#define TEST_SECTION_SRC_CFG 12
#define TEST_SHIM2SHIM_SRC_CFG 13
#define TEST_SMC_SRC_CFG 14
#define TEST_SC_SRC_CFG 15
#define TEST_RESERVED1_SRC_CFG 0
#define TEST_RESERVED2_SRC_CFG 1
#define TEST_CCC_INS 0
#define TEST_CR_INS 1
#define TEST_CA_INS 2
#define TEST_RPF_INS 3
#define TEST_PID_INS 4
#define TEST_GID_INS 5
#define TEST_MC_SECTION_INS_0 0
#define TEST_MC_SECTION_INS_1 1
#define TEST_MC_SECTION_INS_2 2
#define TEST_MC_SECTION_INS_3 3
#define TEST_SMC_INS_0 0
#define TEST_SMC_INS_1 1
#define TEST_MC_S2S_INS_0 2
#define TEST_MC_S2S_INS_1 3
#define TEST_MC_S2S_INS_2 4
#define TEST_MC_S2S_INS_3 5
#define TEST_OH_SH 0
#define TEST_RESERVED1_INS_0 0
#define TEST_RESERVED1_INS_1 1
#define TEST_RESERVED2_INS 2
#define TEST_SC_INS 3
#define TEST_B66CODE_ERR 0

/*CPB_INGRESS*/
#define TEST_CPB_INGRESS_MON_EN_0 0
#define TEST_CPB_INGRESS_MON_EN_1 1
#define TEST_CPB_INGRESS_CALENDAR_INIT_DONE 0
#define TEST_CPB_INGRESS_CALENDAR_SEL 1
#define TEST_CPB_INGRESS_CALENDAR_SW_EN 2
#define TEST_CPB_INGRESS_CNT_CLEAR 3
#define TEST_CPB_INGRESS_FULL_DEPTH 0
#define TEST_CPB_INGRESS_FC_HIGH 1
#define TEST_CPB_INGRESS_FC_LOW 2
#define TEST_CPB_INGRESS_ALM_CFG 3
#define TEST_CPB_INGRESS_FC_EN 4
#define TEST_CPB_INGRESS_CNT_CLR_CHAN 0
#define TEST_CPB_INGRESS_WATER_LINE 0
#define TEST_CPB_INGRESS_CHAN_EN_0 0
#define TEST_CPB_INGRESS_CHAN_EN_1 1
#define TEST_CPB_INGRESS_LOOP_EN_ING 0
#define TEST_CPB_INGRESS_CALENDAR_SW_PLUSE 0
#define TEST_CPB_INGRESS_CPB_INIT_RST 1
#define TEST_CPB_INGRESS_ADP_INIT_RST 2
#define TEST_CPB_INGRESS_CNT_CLR 3
#define TEST_CPB_INGRESS_SCH_CALENDAR_STATE 0
#define TEST_CPB_INGRESS_ILK_STALL 1
#define TEST_CPB_INGRESS_ADP_STALL 2
#define TEST_CPB_INGRESS_ADP_FULL 3
#define TEST_CPB_INGRESS_MAX_CNT 0
#define TEST_CPB_INGRESS_FULL_0 0
#define TEST_CPB_INGRESS_FULL_1 1
#define TEST_CPB_INGRESS_EMPTY_0 0
#define TEST_CPB_INGRESS_EMPTY_1 1
#define TEST_CPB_INGRESS_FIFO_FC_0 0
#define TEST_CPB_INGRESS_FIFO_FC_1 1


#define TEST_OAM_SEQ_ERR_CHID 0
#define TEST_OAM_SEQ_ERR_EN 1
#define TEST_OAM_INS_MODE 2
#define TEST_SELF_MAX_CHID 3
#define TEST_SET_CRC_ERR 4
#define TEST_SOAM_MAC_SELF_MAN 5
#define TEST_SOAM_FLEXE_SELF_MAN 6
#define TEST_SOAM_FLEXE_INS_SELF_EN 7
#define TEST_SOAM_MAC_INS_SELF_EN 8
#define TEST_SW66_BAS_SEL 9
#define TEST_SW66_BAS_START 10
#define TEST_SW66_BAS_DONE 11
#define TEST_INS_ETHIDERR_CFG 12
#define TEST_SOEXT_TYPE_VALUE_SEL 13
#define TEST_SOAM_FLEXE_EXT_CNT_CFG 0
#define TEST_SOAM_MAC_EXT_CNT_CFG 1
#define TEST_SOAM_FLEXE_INS_CNT 0
#define TEST_SOAM_FLEXE_EXT_CNT 1
#define TEST_SOAM_MAC_INS_CNT 0
#define TEST_SOAM_MAC_EXT_CNT 1
#define TEST_TEST_OH_EXT_ERR_0 0
#define TEST_TEST_OH_EXT_ERR_1 1
#define TEST_TEST_TOLIUF_FULL_ALM 0
#define TEST_EXT_ETH_DNT_SQT 1
#define TEST_EXT_OAMREQ_DNT_SQT 2
#define TEST_REQ_MFI_CON_ERR 3
#define TEST_EXT_MFI_CON_ERR 4
#define TEST_EXT_SSF_ALM 5

/*FLEXE_OH_RX*/
#define TEST_FLEXE_OH_RX_EN 0
#define TEST_FLEXE_OH_RX_OHRX_DIN_SRC_CFG 1
#define TEST_FLEXE_OH_RX_MUX2OHTX_CP_CFG 2
#define TEST_FLEXE_OH_RX_FLEXE_RX_MODE 0
#define TEST_FLEXE_OH_RX_MF16T32_RX_CFG 1
#define TEST_FLEXE_OH_RX_OMF_CHK_CTRL 2
#define TEST_FLEXE_OH_RX_OMF_CRC_CTRL 3
#define TEST_FLEXE_OH_RX_ALM_EN 0
#define TEST_FLEXE_OH_RX_CRC_RX_MODE 1
#define TEST_FLEXE_OH_RX_EXCCC 0
#define TEST_FLEXE_OH_RX_EXSC 1
#define TEST_FLEXE_OH_RX_EXGID 0
#define TEST_FLEXE_OH_RX_EXPID 1
#define TEST_FLEXE_OH_RX_OOF_SET_CFG 0
#define TEST_FLEXE_OH_RX_OOF_CLR_CFG 1
#define TEST_FLEXE_OH_RX_LOF_SET_CFG 2
#define TEST_FLEXE_OH_RX_LOF_CLR_CFG 3
#define TEST_FLEXE_OH_RX_FP_PATTERN_CFG 4
#define TEST_FLEXE_OH_RX_OOM_SET_CFG 0
#define TEST_FLEXE_OH_RX_OOM_CLR_CFG 1
#define TEST_FLEXE_OH_RX_LOM_SET_CFG 2
#define TEST_FLEXE_OH_RX_LOM_CLR_CFG 3
#define TEST_FLEXE_OH_RX_OOP_SET_CFG 0
#define TEST_FLEXE_OH_RX_OOP_CLR_CFG 1
#define TEST_FLEXE_OH_RX_LOP_SET_CFG 2
#define TEST_FLEXE_OH_RX_LOP_CLR_CFG 3
#define TEST_FLEXE_OH_RX_PAD_ALM_EN 0
#define TEST_FLEXE_OH_RX_PCS_LF_EN 1
#define TEST_FLEXE_OH_RX_CRC_ALM_EN 2
#define TEST_FLEXE_OH_RX_ACCCC 0
#define TEST_FLEXE_OH_RX_ACCR 1
#define TEST_FLEXE_OH_RX_ACCA 2
#define TEST_FLEXE_OH_RX_ACSC 3
#define TEST_FLEXE_OH_RX_ACGID 0
#define TEST_FLEXE_OH_RX_ACPID 1
#define TEST_FLEXE_OH_RX_ACMC_SETION_0 0
#define TEST_FLEXE_OH_RX_ACMC_SETION_1 1
#define TEST_FLEXE_OH_RX_ACMC_SETION_2 2
#define TEST_FLEXE_OH_RX_ACMC_SETION_3 3
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_0 0
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_1 1
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_2 2
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_3 3
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_4 4
#define TEST_FLEXE_OH_RX_AC_SHIM2SHIM_5 5
#define TEST_FLEXE_OH_RX_AC_RESERVED1_0 0
#define TEST_FLEXE_OH_RX_AC_RESERVED1_1 1
#define TEST_FLEXE_OH_RX_AC_RESERVED2 2
#define TEST_FLEXE_OH_RX_OOF_ALM 0
#define TEST_FLEXE_OH_RX_LOF_ALM 1
#define TEST_FLEXE_OH_RX_OOM_ALM 2
#define TEST_FLEXE_OH_RX_LOM_ALM 3
#define TEST_FLEXE_OH_RX_CRC_ALM 4
#define TEST_FLEXE_OH_RX_GIDM_ALM 5
#define TEST_FLEXE_OH_RX_PIDM_ALM 6
#define TEST_FLEXE_OH_RX_PMM_ALM 7
#define TEST_FLEXE_OH_RX_RPF_ALM 8
#define TEST_FLEXE_OH_RX_SCM_ALM 9
#define TEST_FLEXE_OH_RX_OOP_ALM 10
#define TEST_FLEXE_OH_RX_LOP_ALM 11
#define TEST_FLEXE_OH_RX_OH1_BLOCK_ALM 12
#define TEST_FLEXE_OH_RX_C_BIT_ALM 13
#define TEST_FLEXE_OH_RX_GID_UNEQ_ALM 14
#define TEST_FLEXE_OH_RX_CCM 0
#define TEST_FLEXE_OH_RX_LOF_ALM_INT 0
#define TEST_FLEXE_OH_RX_LOM_ALM_INT 1
#define TEST_FLEXE_OH_RX_GIDM_ALM_INT 2
#define TEST_FLEXE_OH_RX_PIDM_ALM_INT 3
#define TEST_FLEXE_OH_RX_PMM_ALM_INT 4
#define TEST_FLEXE_OH_RX_RPF_ALM_INT 5
#define TEST_FLEXE_OH_RX_DESKEW_ALM_INT 6
#define TEST_FLEXE_OH_RX_CCM_ALM0_INT 7
#define TEST_FLEXE_OH_RX_CCM_ALM1_INT 8
#define TEST_FLEXE_OH_RX_CCM_ALM2_INT 9
#define TEST_FLEXE_OH_RX_CCM_ALM3_INT 10
#define TEST_FLEXE_OH_RX_CCM_ALM4_INT 11
#define TEST_FLEXE_OH_RX_CCM_ALM5_INT 12
#define TEST_FLEXE_OH_RX_CCM_ALM6_INT 13
#define TEST_FLEXE_OH_RX_CCM_ALM7_INT 14
#define TEST_FLEXE_OH_RX_CCM_ALM8_INT 15
#define TEST_FLEXE_OH_RX_CCM_ALM9_INT 16
#define TEST_FLEXE_OH_RX_CCM_ALM10_INT 17
#define TEST_FLEXE_OH_RX_CCM_ALM11_INT 18
#define TEST_FLEXE_OH_RX_CCM_ALM12_INT 19
#define TEST_FLEXE_OH_RX_CCM_ALM13_INT 20
#define TEST_FLEXE_OH_RX_CCM_ALM14_INT 21
#define TEST_FLEXE_OH_RX_CCM_ALM15_INT 22
#define TEST_FLEXE_OH_RX_CCM_ALM16_INT 23
#define TEST_FLEXE_OH_RX_CCM_ALM17_INT 24
#define TEST_FLEXE_OH_RX_CCM_ALM18_INT 25
#define TEST_FLEXE_OH_RX_CCM_ALM19_INT 26
#define TEST_FLEXE_OH_RX_CR_STA_INT 27
#define TEST_FLEXE_OH_RX_CA_STA_INT 28
#define TEST_FLEXE_OH_RX_LOF_ALM_INT_MASK 0
#define TEST_FLEXE_OH_RX_LOM_ALM_INT_MASK 1
#define TEST_FLEXE_OH_RX_GIDM_ALM_INT_MASK 2
#define TEST_FLEXE_OH_RX_PIDM_ALM_INT_MASK 3
#define TEST_FLEXE_OH_RX_PMM_ALM_INT_MASK 4
#define TEST_FLEXE_OH_RX_RPF_ALM_INT_MASK 5
#define TEST_FLEXE_OH_RX_DESKEW_ALM_INT_MASK 6
#define TEST_FLEXE_OH_RX_CCM_ALM0_INT_MASK 7
#define TEST_FLEXE_OH_RX_CCM_ALM1_INT_MASK 8
#define TEST_FLEXE_OH_RX_CCM_ALM2_INT_MASK 9
#define TEST_FLEXE_OH_RX_CCM_ALM3_INT_MASK 10
#define TEST_FLEXE_OH_RX_CCM_ALM4_INT_MASK 11
#define TEST_FLEXE_OH_RX_CCM_ALM5_INT_MASK 12
#define TEST_FLEXE_OH_RX_CCM_ALM6_INT_MASK 13
#define TEST_FLEXE_OH_RX_CCM_ALM7_INT_MASK 14
#define TEST_FLEXE_OH_RX_CCM_ALM8_INT_MASK 15
#define TEST_FLEXE_OH_RX_CCM_ALM9_INT_MASK 16
#define TEST_FLEXE_OH_RX_CCM_ALM10_INT_MASK 17
#define TEST_FLEXE_OH_RX_CCM_ALM11_INT_MASK 18
#define TEST_FLEXE_OH_RX_CCM_ALM12_INT_MASK 19
#define TEST_FLEXE_OH_RX_CCM_ALM13_INT_MASK 20
#define TEST_FLEXE_OH_RX_CCM_ALM14_INT_MASK 21
#define TEST_FLEXE_OH_RX_CCM_ALM15_INT_MASK 22
#define TEST_FLEXE_OH_RX_CCM_ALM16_INT_MASK 23
#define TEST_FLEXE_OH_RX_CCM_ALM17_INT_MASK 24
#define TEST_FLEXE_OH_RX_CCM_ALM18_INT_MASK 25
#define TEST_FLEXE_OH_RX_CCM_ALM19_INT_MASK 26
#define TEST_FLEXE_OH_RX_CR_STA_INT_MASK 27
#define TEST_FLEXE_OH_RX_CA_STA_INT_MASK 28


/*MAC_ADJ*/
#define TEST_MAC_ADJ_I_NOMINAL_VAL 0
#define TEST_MAC_ADJ_I_ADJ_P_I 1
#define TEST_MAC_ADJ_I_ADJ_P_N 2
#define TEST_MAC_ADJ_I_ADJ_P_D 3
#define TEST_MAC_ADJ_I_ADJ_ONLY 4
#define TEST_MAC_ADJ_I_FIFO_RESTART_EN 5
#define TEST_MAC_ADJ_I_ADJ_ALM_RESTART_EN 6
#define TEST_MAC_ADJ_I_PLL_COEFF 7
#define TEST_MAC_ADJ_I_ADJ_P_D_EN 8
#define TEST_MAC_ADJ_I_CFG_FINISH 9
#define TEST_MAC_ADJ_CHID_DEL_CNT 0
#define TEST_MAC_ADJ_CLR_DEL_CNT 1
#define TEST_MAC_ADJ_I_ADJ_N 0
#define TEST_MAC_ADJ_DEL_CNT_MAX 0
#define TEST_MAC_ADJ_O_ADJ_CNT_ALM_0 0
#define TEST_MAC_ADJ_O_ADJ_CNT_ALM_1 1
#define TEST_MAC_ADJ_O_ADJ_CNT_ALM_2 2
#define TEST_MAC_ADJ_O_ADJ_CORE_ALM_0 0
#define TEST_MAC_ADJ_O_ADJ_CORE_ALM_1 1
#define TEST_MAC_ADJ_O_ADJ_CORE_ALM_2 2


#define TEST_FLEXE_MACRX_STAT_EN_0 0
#define TEST_FLEXE_MACRX_STAT_EN_1 1
#define TEST_FLEXE_MACRX_STAT_EN_2 2
#define TEST_FLEXE_MACRX_STA_CLR_CHAN 0
#define TEST_FLEXE_MACRX_DECODE_SEL 0
#define TEST_FLEXE_MACRX_STA_CLR_PLS 0
#define TEST_FLEXE_MACRX_STA_ALL_CLR 0
#define TEST_FLEXE_MACRX_STA_RAM_INIT_DONE 0
#define TEST_FLEXE_MACRX_SOP_WARNING 0
#define TEST_FLEXE_MACRX_EOP_WARNING 1
#define TEST_FLEXE_MACRX_ARM_DECODE_ERR_0 0
#define TEST_FLEXE_MACRX_ARM_DECODE_ERR_1 1
#define TEST_FLEXE_MACRX_ARM_DECODE_ERR_2 2
#define TEST_FLEXE_MACRX_ARM_RF_0 3
#define TEST_FLEXE_MACRX_ARM_RF_1 4
#define TEST_FLEXE_MACRX_ARM_RF_2 5
#define TEST_FLEXE_MACRX_ARM_LF_0 6
#define TEST_FLEXE_MACRX_ARM_LF_1 7
#define TEST_FLEXE_MACRX_ARM_LF_2 8
#define TEST_FLEXE_MACRX_ENCODE_ERR_CODE_ECC_ERR_CORRECT1 0
#define TEST_FLEXE_MACRX_DECODE_ERR_CODE_ECC_ERR_CORRECT 1
#define TEST_FLEXE_MACRX_TOTAL_FRAME_ECC_ERR_CORRECT 2
#define TEST_FLEXE_MACRX_GOOD_FRAME_ECC_ERR_CORRECT 3
#define TEST_FLEXE_MACRX_BAD_FRAME_ECC_ERR_CORRECT 4
#define TEST_FLEXE_MACRX_FRAGMENT_FRAME_ECC_ERR_CORRECT 5
#define TEST_FLEXE_MACRX_JABBER_FRAME_ECC_ERR_CORRECT 6
#define TEST_FLEXE_MACRX_OVERSIZE_FRAME_ECC_ERR_CORRECT 7
#define TEST_FLEXE_MACRX_UNICAST_FRAME_ECC_ERR_CORRECT 8
#define TEST_FLEXE_MACRX_MULTICAST_FRAME_ECC_ERR_CORRECT 9
#define TEST_FLEXE_MACRX_BROADCAST_FRAME_ECC_ERR_CORRECT 10
#define TEST_FLEXE_MACRX_B64_FRAME_ECC_ERR_CORRECT 11
#define TEST_FLEXE_MACRX_B65_MPL_FRAME_ECC_ERR_CORRECT 12
#define TEST_FLEXE_MACRX_TOTAL_BYTES_ECC_ERR_CORRECT 13
#define TEST_FLEXE_MACRX_GOOD_BYTES_ECC_ERR_CORRECT 14
#define TEST_FLEXE_MACRX_BAD_BYTES_ECC_ERR_CORRECT 15
#define TEST_FLEXE_MACRX_FRAGMENT_BYTES_ECC_ERR_CORRECT 16
#define TEST_FLEXE_MACRX_JABBER_BYTES_ECC_ERR_CORRECT 17
#define TEST_FLEXE_MACRX_OVERSIZE_BYTES_ECC_ERR_CORRECT 18
#define TEST_FLEXE_MACRX_UNICAST_BYTES_ECC_ERR_CORRECT 19
#define TEST_FLEXE_MACRX_MULTICAST_BYTES_ECC_ERR_CORRECT 20
#define TEST_FLEXE_MACRX_BROADCAST_BYTES_ECC_ERR_CORRECT 21
#define TEST_FLEXE_MACRX_B64_BYTES_ECC_ERR_CORRECT 22
#define TEST_FLEXE_MACRX_B65_MPL_BYTES_ECC_ERR_CORRECT 23
#define TEST_FLEXE_MACRX_B64_BYTES_ECC_ERR_UNCORRECT 0
#define TEST_FLEXE_MACRX_B65_MPL_BYTES_ECC_ERR_UNCORRECT 1
#define TEST_FLEXE_MACRX_ENCODE_ERR_CODE_ECC_ERR_UNCORRECT1 2
#define TEST_FLEXE_MACRX_DECODE_ERR_CODE_ECC_ERR_UNCORRECT 3
#define TEST_FLEXE_MACRX_TOTAL_FRAME_ECC_ERR_UNCORRECT 4
#define TEST_FLEXE_MACRX_GOOD_FRAME_ECC_ERR_UNCORRECT 5
#define TEST_FLEXE_MACRX_BAD_FRAME_ECC_ERR_UNCORRECT 6
#define TEST_FLEXE_MACRX_FRAGMENT_FRAME_ECC_ERR_UNCORRECT 7
#define TEST_FLEXE_MACRX_JABBER_FRAME_ECC_ERR_UNCORRECT 8
#define TEST_FLEXE_MACRX_OVERSIZE_FRAME_ECC_ERR_UNCORRECT 9
#define TEST_FLEXE_MACRX_UNICAST_FRAME_ECC_ERR_UNCORRECT 10
#define TEST_FLEXE_MACRX_MULTICAST_FRAME_ECC_ERR_UNCORRECT 11
#define TEST_FLEXE_MACRX_BROADCAST_FRAME_ECC_ERR_UNCORRECT 12
#define TEST_FLEXE_MACRX_B64_FRAME_ECC_ERR_UNCORRECT 13
#define TEST_FLEXE_MACRX_B65_MPL_FRAME_ECC_ERR_UNCORRECT 14
#define TEST_FLEXE_MACRX_TOTAL_BYTES_ECC_ERR_UNCORRECT 15
#define TEST_FLEXE_MACRX_GOOD_BYTES_ECC_ERR_UNCORRECT 16
#define TEST_FLEXE_MACRX_BAD_BYTES_ECC_ERR_UNCORRECT 17
#define TEST_FLEXE_MACRX_FRAGMENT_BYTES_ECC_ERR_UNCORRECT 18
#define TEST_FLEXE_MACRX_JABBER_BYTES_ECC_ERR_UNCORRECT 19
#define TEST_FLEXE_MACRX_OVERSIZE_BYTES_ECC_ERR_UNCORRECT 20
#define TEST_FLEXE_MACRX_UNICAST_BYTES_ECC_ERR_UNCORRECT 21
#define TEST_FLEXE_MACRX_MULTICAST_BYTES_ECC_ERR_UNCORRECT 22
#define TEST_FLEXE_MACRX_BROADCAST_BYTES_ECC_ERR_UNCORRECT 23
#define TEST_FLEXE_MACRX_EOP_ABNOR_ALM_0 0
#define TEST_FLEXE_MACRX_EOP_ABNOR_ALM_1 1
#define TEST_FLEXE_MACRX_EOP_ABNOR_ALM_2 2

/*PCS_TX*/
#define TEST_PCS_TX_ENABLE_TX_CLK_FAULT_100G 0
#define TEST_PCS_TX_ENABLE_TX_SYNC_FAULT_100G 1
#define TEST_PCS_TX_ENABLE_TX_HI_BER_100G 2
#define TEST_PCS_TX_ENABLE_TX_DESKEW_FAULT_100G 3
#define TEST_PCS_TX_ENABLE_TX_AM_FAULT_100G 4
#define TEST_PCS_TX_ENABLE_RX_FAULT_100G 5
#define TEST_PCS_TX_MANUAL_RF_INSERT_100G 0
#define TEST_PCS_TX_MANUAL_LF_INSERT_100G 1
#define TEST_PCS_TX_MANUAL_IDLE_INSERT_100G 2
#define TEST_PCS_TX_MANUAL_LPI_INSERT_100G 3
#define TEST_PCS_TX_REMOTE_FAULT_CONFIG_100G 0
#define TEST_PCS_TX_LOCAL_FAULT_CONFIG_100G 1
#define TEST_PCS_TX_TX_TEST_EN_100G 0
#define TEST_PCS_TX_IS_FLEXE_100G 1
#define TEST_PCS_TX_CHID_CFG_PCS0_100G 0
#define TEST_PCS_TX_CHID_CFG_PCS1_100G 0
#define TEST_PCS_TX_ENABLE_TX_CLK_FAULT_50G 0
#define TEST_PCS_TX_ENABLE_TX_SYNC_FAULT_50G 1
#define TEST_PCS_TX_ENABLE_TX_HI_BER_50G 2
#define TEST_PCS_TX_ENABLE_TX_DESKEW_FAULT_50G 3
#define TEST_PCS_TX_ENABLE_TX_AM_FAULT_50G 4
#define TEST_PCS_TX_ENABLE_RX_FAULT_50G 5
#define TEST_PCS_TX_MANUAL_RF_INSERT_50G 0
#define TEST_PCS_TX_MANUAL_LF_INSERT_50G 1
#define TEST_PCS_TX_MANUAL_IDLE_INSERT_50G 2
#define TEST_PCS_TX_MANUAL_LPI_INSERT_50G 3
#define TEST_PCS_TX_REMOTE_FAULT_CONFIG_50G 0
#define TEST_PCS_TX_LOCAL_FAULT_CONFIG_50G 1
#define TEST_PCS_TX_TX_TEST_EN_50G 0
#define TEST_PCS_TX_IS_FLEXE_50G 1
#define TEST_PCS_TX_CHID_CFG_PCS0_50G 0
#define TEST_PCS_TX_CHID_CFG_PCS1_50G 0
#define TEST_PCS_TX_CHID_CFG_PCS2_50G 0
#define TEST_PCS_TX_CHID_CFG_PCS3_50G 0
#define TEST_PCS_TX_LOOP 0
#define TEST_PCS_TX_LF_TRUNCATE 0
#define TEST_PCS_TX_BYPASS_SCRAM 0
#define TEST_PCS_TX_HIG_LVL_PCS 0
#define TEST_PCS_TX_STA_LVL_PCS 1
#define TEST_PCS_TX_LOW_LVL_PCS 2
#define TEST_PCS_TX_REQ_SEL_100G0 0
#define TEST_PCS_TX_REQ_SEL_100G1 1
#define TEST_PCS_TX_REQ_SEL_50G0 0
#define TEST_PCS_TX_REQ_SEL_50G1 1
#define TEST_PCS_TX_REQ_SEL_50G2 2
#define TEST_PCS_TX_REQ_SEL_50G3 3
#define TEST_PCS_TX_RST_N_PRO 0
#define TEST_PCS_TX_CNT_CUR_PHY0 0
#define TEST_PCS_TX_CNT_CUR_PHY1 1
#define TEST_PCS_TX_CNT_CUR_PHY2 2
#define TEST_PCS_TX_CNT_CUR_PHY3 3
#define TEST_PCS_TX_FULL_GB_660_330_100G 0
#define TEST_PCS_TX_FULL_GB_640_320_100G 1
#define TEST_PCS_TX_FULL_AM_PLACE_CAL_100G 2
#define TEST_PCS_TX_EMPTY_AM_PLACE_CAL_100G 3
#define TEST_PCS_TX_T_ERR_100G 4
#define TEST_PCS_TX_FULL_GB_66_16_PCS0_100G 0
#define TEST_PCS_TX_FULL_GB_66_16_PCS1_100G 0
#define TEST_PCS_TX_FULL_GB_660_264_50G 0
#define TEST_PCS_TX_FULL_GB_320_160_50G 1
#define TEST_PCS_TX_FULL_AM_PLACE_CAL_50G 2
#define TEST_PCS_TX_EMPTY_AM_PLACE_CAL_50G 3
#define TEST_PCS_TX_T_ERR_50G 4
#define TEST_PCS_TX_FULL_GB_66_44_50G 0
#define TEST_PCS_TX_FULL_GB_44_40_50G 0
#define TEST_PCS_TX_HIG_ALM_100G 0
#define TEST_PCS_TX_LOW_ALM_100G 1
#define TEST_PCS_TX_HIG_ALM_50G 0
#define TEST_PCS_TX_LOW_ALM_50G 1


#define TEST_CPB2SAR_M_1ST 0
#define TEST_CPB2SAR_BASE_M_1ST 0
#define TEST_CPB2SAR_MULTIPLIER 0
#define TEST_CPB2SAR_BYPASS_M_N_2ND 1
#define TEST_CPB2SAR_M_2ND 0
#define TEST_CPB2SAR_BASE_M_2ND 0

/*FLEXE_OAM_TX*/
#define TEST_FLEXE_OAM_TX_BAS_BRK_CFG 0
#define TEST_FLEXE_OAM_TX_LPI_INSERT_EN 1
#define TEST_FLEXE_OAM_TX_LF_INSERT_EN 2
#define TEST_FLEXE_OAM_TX_RF_INSERT_EN 3
#define TEST_FLEXE_OAM_TX_BAS_BRK_CH_CFG 4
#define TEST_FLEXE_OAM_TX_TS_1DM_INSERT_EN 5
#define TEST_FLEXE_OAM_TX_TS_2DMM_INSERT_EN 6
#define TEST_FLEXE_OAM_TX_TS_2DMR_INSERT_EN 7
#define TEST_FLEXE_OAM_TX_TS_DM_SEL 8
#define TEST_FLEXE_OAM_TX_FAULT_RPL_EN 9
#define TEST_FLEXE_OAM_TX_BAS_IDTY_CFG 0
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG_0 0
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG_1 1
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG_2 2
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG_3 3
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG_4 4
#define TEST_FLEXE_OAM_TX_SEQ_TYPE_CFG_0 0
#define TEST_FLEXE_OAM_TX_SEQ_TYPE_CFG_1 1
#define TEST_FLEXE_OAM_TX_SEQ_TYPE_CFG_2 2
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_0 0
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_1 1
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_2 2
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_3 3
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_4 4
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_5 5
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_6 6
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_7 7
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_8 8
#define TEST_FLEXE_OAM_TX_SEQ_NUM_CFG_9 9
#define TEST_FLEXE_OAM_TX_CRC_REV_CFG 0
#define TEST_FLEXE_OAM_TX_OTH_CRC_REV_CFG 1
#define TEST_FLEXE_OAM_TX_TX_IDLE_RPL_EN_0 0
#define TEST_FLEXE_OAM_TX_TX_IDLE_RPL_EN_1 1
#define TEST_FLEXE_OAM_TX_TX_IDLE_RPL_EN_2 2
#define TEST_FLEXE_OAM_TX_OAM_TX_BYPASS 0
#define TEST_FLEXE_OAM_TX_BIP_ERR_MASK 0
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LPI_0 0
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LPI_1 1
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LPI_2 2
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LF_0 0
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LF_1 1
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_LF_2 2
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_RF_0 0
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_RF_1 1
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_CSF_RF_2 2
#define TEST_FLEXE_OAM_TX_BIP_ERR_LEVEL_0 0
#define TEST_FLEXE_OAM_TX_BIP_ERR_LEVEL_1 1
#define TEST_FLEXE_OAM_TX_BIP_ERR_LEVEL_2 2
#define TEST_FLEXE_OAM_TX_OAM_TX_BYPASS_CLIENT_0 0
#define TEST_FLEXE_OAM_TX_OAM_TX_BYPASS_CLIENT_1 1
#define TEST_FLEXE_OAM_TX_OAM_TX_BYPASS_CLIENT_2 2
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_RDI_0 0
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_RDI_1 1
#define TEST_FLEXE_OAM_TX_MANUAL_INSERT_RDI_2 2
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG0 0
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG1 1
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG2 0
#define TEST_FLEXE_OAM_TX_BAS_PERIOD_CFG3 1
#define TEST_FLEXE_OAM_TX_BAS_EN_CFG_ASIC_0 0
#define TEST_FLEXE_OAM_TX_BAS_EN_CFG_ASIC_1 1
#define TEST_FLEXE_OAM_TX_BAS_EN_CFG_ASIC_2 2
#define TEST_FLEXE_OAM_TX_OAM_PRI_ENCODE 0
#define TEST_FLEXE_OAM_TX_BAS_SOURCE_SEL 1
#define TEST_FLEXE_OAM_TX_TX_OHIF_FIFO_SEL_0 0
#define TEST_FLEXE_OAM_TX_TX_OHIF_FIFO_SEL_1 1
#define TEST_FLEXE_OAM_TX_TX_OHIF_FIFO_SEL_2 2
#define TEST_FLEXE_OAM_TX_TX_OHIF_FIFO_SEL_3 3
#define TEST_FLEXE_OAM_TX_OAM_CNT_CH_CFG 0
#define TEST_FLEXE_OAM_TX_OAM_CNT_CLR 1
#define TEST_FLEXE_OAM_TX_TX_LPI_IDLE_RPL_EN_0 0
#define TEST_FLEXE_OAM_TX_TX_LPI_IDLE_RPL_EN_1 1
#define TEST_FLEXE_OAM_TX_TX_LPI_IDLE_RPL_EN_2 2
#define TEST_FLEXE_OAM_TX_TX_INSERT_66BCODE_EN_0 0
#define TEST_FLEXE_OAM_TX_TX_INSERT_66BCODE_EN_1 1
#define TEST_FLEXE_OAM_TX_TX_INSERT_66BCODE_EN_2 2
#define TEST_FLEXE_OAM_TX_NEW_PERIOD_CFG 0
#define TEST_FLEXE_OAM_TX_APS_PERIOD_CFG 1
#define TEST_FLEXE_OAM_TX_TX_BAS_FIFO_NUM 0
#define TEST_FLEXE_OAM_TX_LPI_PRE_CNT 0
#define TEST_FLEXE_OAM_TX_LPI_POS_CNT 1
#define TEST_FLEXE_OAM_TX_FLEXE_INSERT_66BCODE_CFG_0 0
#define TEST_FLEXE_OAM_TX_FLEXE_INSERT_66BCODE_CFG_1 1
#define TEST_FLEXE_OAM_TX_FLEXE_INSERT_66BCODE_CFG_2 2
#define TEST_FLEXE_OAM_TX_OAM_JOIT_BIP_CFG_0 0
#define TEST_FLEXE_OAM_TX_OAM_JOIT_BIP_CFG_1 1
#define TEST_FLEXE_OAM_TX_TX_LPI_BAS_INS_EN_0 0
#define TEST_FLEXE_OAM_TX_TX_LPI_BAS_INS_EN_1 1
#define TEST_FLEXE_OAM_TX_TX_LPI_BAS_INS_EN_2 2
#define TEST_FLEXE_OAM_TX_TX_BAS_CRC_ERR_EN_0 0
#define TEST_FLEXE_OAM_TX_TX_BAS_CRC_ERR_EN_1 1
#define TEST_FLEXE_OAM_TX_TX_BAS_CRC_ERR_EN_2 2
#define TEST_FLEXE_OAM_TX_TX_BAS_CRC_ERR_MASK 3
#define TEST_FLEXE_OAM_TX_BIP_ERR_PULSE_0 0
#define TEST_FLEXE_OAM_TX_BIP_ERR_PULSE_1 1
#define TEST_FLEXE_OAM_TX_BIP_ERR_PULSE_2 2
#define TEST_FLEXE_OAM_TX_DATA_ERR_PULSE_0 0
#define TEST_FLEXE_OAM_TX_DATA_ERR_PULSE_1 1
#define TEST_FLEXE_OAM_TX_DATA_ERR_PULSE_2 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_0 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_1 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_2 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_3 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_4 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_5 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_6 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_7 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_8 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_9 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_10 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_11 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_12 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_13 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_14 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_15 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_16 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_17 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_18 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_19 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_20 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_21 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_22 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_23 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_24 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_25 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_26 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_27 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_30 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_31 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_28 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_29 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_32 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_33 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_34 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_35 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_36 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_37 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_38 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_39 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_40 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_41 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_42 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_43 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_44 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_45 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_46 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_47 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_48 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_49 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_50 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_51 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_52 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_53 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_54 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_55 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_56 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_57 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_58 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_59 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_60 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_61 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_62 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_63 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_64 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_65 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_66 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_67 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_68 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_69 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_70 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_71 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_72 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_73 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_74 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_75 3
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_76 0
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_77 1
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_78 2
#define TEST_FLEXE_OAM_TX_BAS_INSERT_CNT_79 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_0 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_1 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_2 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_3 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_4 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_5 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_6 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_7 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_8 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_9 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_10 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_11 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_12 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_13 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_14 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_15 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_18 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_19 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_16 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_17 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_20 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_21 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_22 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_23 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_24 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_25 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_26 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_27 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_28 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_29 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_30 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_31 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_32 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_33 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_34 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_35 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_36 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_37 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_38 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_39 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_40 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_41 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_42 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_43 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_44 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_45 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_46 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_47 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_48 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_49 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_50 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_51 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_52 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_53 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_54 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_55 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_56 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_57 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_58 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_59 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_60 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_61 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_62 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_63 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_64 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_65 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_66 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_67 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_68 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_69 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_70 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_71 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_72 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_73 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_74 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_75 3
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_76 0
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_77 1
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_78 2
#define TEST_FLEXE_OAM_TX_OTH_INSERT_CNT_79 3
#define TEST_FLEXE_OAM_TX_BAS_BRK_CNT 0
#define TEST_FLEXE_OAM_TX_BAS_CNT 0
#define TEST_FLEXE_OAM_TX_APS_CNT 0
#define TEST_FLEXE_OAM_TX_LOW_CNT 0
#define TEST_FLEXE_OAM_TX_NEW_CNT 0
#define TEST_FLEXE_OAM_TX_TIMESTAMP_LOCK_0 0
#define TEST_FLEXE_OAM_TX_TIMESTAMP_LOCK_1 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_0 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_1 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_2 2
#define TEST_FLEXE_OAM_TX_CSF_LF_0 0
#define TEST_FLEXE_OAM_TX_CSF_LF_1 1
#define TEST_FLEXE_OAM_TX_CSF_LF_2 2
#define TEST_FLEXE_OAM_TX_CSF_RF_0 0
#define TEST_FLEXE_OAM_TX_CSF_RF_1 1
#define TEST_FLEXE_OAM_TX_CSF_RF_2 2
#define TEST_FLEXE_OAM_TX_FIFO_FULL_REI_0 0
#define TEST_FLEXE_OAM_TX_FIFO_FULL_REI_1 1
#define TEST_FLEXE_OAM_TX_FIFO_FULL_REI_2 2
#define TEST_FLEXE_OAM_TX_FIFO_FULL_APS_0 0
#define TEST_FLEXE_OAM_TX_FIFO_FULL_APS_1 1
#define TEST_FLEXE_OAM_TX_FIFO_FULL_APS_2 2
#define TEST_FLEXE_OAM_TX_FIFO_FULL_LOW_0 0
#define TEST_FLEXE_OAM_TX_FIFO_FULL_LOW_1 1
#define TEST_FLEXE_OAM_TX_FIFO_FULL_LOW_2 2
#define TEST_FLEXE_OAM_TX_FIFO_FULL_BAS_0 0
#define TEST_FLEXE_OAM_TX_FIFO_FULL_BAS_1 1
#define TEST_FLEXE_OAM_TX_FIFO_FULL_BAS_2 2
#define TEST_FLEXE_OAM_TX_FIFO_FULL_NEW_0 0
#define TEST_FLEXE_OAM_TX_FIFO_FULL_NEW_1 1
#define TEST_FLEXE_OAM_TX_FIFO_FULL_NEW_2 2
#define TEST_FLEXE_OAM_TX_FIFO_EMPTY_BAS_0 0
#define TEST_FLEXE_OAM_TX_FIFO_EMPTY_BAS_1 1
#define TEST_FLEXE_OAM_TX_FIFO_EMPTY_BAS_2 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_0_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_1_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_2_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_3_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_4_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_5_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_6_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_7_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_8_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_9_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_0_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_1_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_2_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_3_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_4_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_5_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_6_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_7_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_8_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_9_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_10_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_11_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_12_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_13_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_14_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_15_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_16_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_17_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_18_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_19_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_10_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_11_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_12_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_13_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_14_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_15_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_16_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_17_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_18_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_19_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_20_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_21_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_22_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_23_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_24_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_25_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_26_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_27_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_28_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_29_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_20_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_21_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_22_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_23_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_24_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_25_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_26_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_27_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_28_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_29_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_36_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_37_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_38_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_39_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_30_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_31_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_32_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_33_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_34_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_35_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_35_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_36_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_37_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_38_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_39_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_30_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_31_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_32_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_33_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_34_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_40_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_41_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_42_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_43_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_44_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_45_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_46_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_47_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_48_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_49_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_40_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_41_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_42_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_43_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_44_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_45_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_46_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_47_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_48_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_49_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_57_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_58_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_59_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_50_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_51_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_52_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_53_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_54_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_55_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_56_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_57_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_58_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_59_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_50_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_51_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_52_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_53_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_54_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_55_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_56_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_60_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_61_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_62_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_63_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_64_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_65_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_66_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_67_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_68_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_69_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_60_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_61_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_62_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_63_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_64_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_65_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_66_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_67_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_68_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_69_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_70_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_71_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_72_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_73_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_74_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_75_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_76_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_77_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_78_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_79_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LPI_70_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LPI_71_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LPI_72_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LPI_73_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LPI_74_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LPI_75_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LPI_76_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LPI_77_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LPI_78_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LPI_79_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_0_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_1_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_2_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_3_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_4_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_5_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_6_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_7_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_8_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_9_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_0_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_1_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_2_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_3_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_4_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_5_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_6_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_7_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_8_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_9_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_10_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_11_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_12_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_13_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_14_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_15_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_16_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_17_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_18_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_19_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_10_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_11_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_12_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_13_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_14_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_15_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_16_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_17_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_18_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_19_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_20_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_21_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_22_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_23_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_24_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_25_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_26_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_27_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_28_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_29_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_20_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_21_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_22_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_23_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_24_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_25_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_26_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_27_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_28_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_29_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_30_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_31_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_32_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_33_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_34_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_35_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_36_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_37_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_38_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_39_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_30_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_31_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_32_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_33_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_34_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_35_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_36_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_37_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_38_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_39_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_40_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_41_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_42_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_43_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_44_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_45_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_46_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_47_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_48_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_49_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_40_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_41_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_42_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_43_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_44_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_45_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_46_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_47_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_48_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_49_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_50_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_51_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_52_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_53_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_54_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_55_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_56_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_57_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_58_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_59_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_50_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_51_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_52_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_53_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_54_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_55_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_56_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_57_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_58_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_59_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_60_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_61_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_62_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_63_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_64_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_65_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_66_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_67_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_68_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_69_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_60_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_61_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_62_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_63_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_64_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_65_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_66_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_67_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_68_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_69_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_LF_70_INT 0
#define TEST_FLEXE_OAM_TX_CSF_LF_71_INT 1
#define TEST_FLEXE_OAM_TX_CSF_LF_72_INT 2
#define TEST_FLEXE_OAM_TX_CSF_LF_73_INT 3
#define TEST_FLEXE_OAM_TX_CSF_LF_74_INT 4
#define TEST_FLEXE_OAM_TX_CSF_LF_75_INT 5
#define TEST_FLEXE_OAM_TX_CSF_LF_76_INT 6
#define TEST_FLEXE_OAM_TX_CSF_LF_77_INT 7
#define TEST_FLEXE_OAM_TX_CSF_LF_78_INT 8
#define TEST_FLEXE_OAM_TX_CSF_LF_79_INT 9
#define TEST_FLEXE_OAM_TX_CSF_LF_70_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_LF_71_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_LF_72_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_LF_73_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_LF_74_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_LF_75_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_LF_76_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_LF_77_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_LF_78_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_LF_79_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_4_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_5_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_6_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_7_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_8_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_9_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_0_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_1_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_2_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_3_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_3_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_4_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_5_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_6_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_7_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_8_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_9_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_0_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_1_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_2_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_10_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_11_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_12_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_13_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_14_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_15_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_16_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_17_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_18_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_19_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_10_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_11_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_12_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_13_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_14_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_15_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_16_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_17_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_18_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_19_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_25_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_26_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_27_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_28_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_29_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_20_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_21_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_22_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_23_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_24_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_25_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_26_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_27_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_28_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_29_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_20_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_21_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_22_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_23_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_24_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_30_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_31_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_32_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_33_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_34_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_35_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_36_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_37_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_38_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_39_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_30_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_31_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_32_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_33_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_34_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_35_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_36_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_37_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_38_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_39_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_40_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_41_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_42_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_43_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_44_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_45_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_46_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_47_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_48_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_49_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_40_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_41_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_42_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_43_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_44_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_45_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_46_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_47_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_48_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_49_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_50_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_51_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_52_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_53_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_54_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_55_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_56_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_57_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_58_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_59_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_50_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_51_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_52_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_53_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_54_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_55_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_56_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_57_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_58_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_59_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_60_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_61_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_62_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_63_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_64_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_65_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_66_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_67_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_68_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_69_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_60_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_61_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_62_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_63_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_64_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_65_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_66_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_67_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_68_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_69_INT_MASK 9
#define TEST_FLEXE_OAM_TX_CSF_RF_70_INT 0
#define TEST_FLEXE_OAM_TX_CSF_RF_71_INT 1
#define TEST_FLEXE_OAM_TX_CSF_RF_72_INT 2
#define TEST_FLEXE_OAM_TX_CSF_RF_73_INT 3
#define TEST_FLEXE_OAM_TX_CSF_RF_74_INT 4
#define TEST_FLEXE_OAM_TX_CSF_RF_75_INT 5
#define TEST_FLEXE_OAM_TX_CSF_RF_76_INT 6
#define TEST_FLEXE_OAM_TX_CSF_RF_77_INT 7
#define TEST_FLEXE_OAM_TX_CSF_RF_78_INT 8
#define TEST_FLEXE_OAM_TX_CSF_RF_79_INT 9
#define TEST_FLEXE_OAM_TX_CSF_RF_70_INT_MASK 0
#define TEST_FLEXE_OAM_TX_CSF_RF_71_INT_MASK 1
#define TEST_FLEXE_OAM_TX_CSF_RF_72_INT_MASK 2
#define TEST_FLEXE_OAM_TX_CSF_RF_73_INT_MASK 3
#define TEST_FLEXE_OAM_TX_CSF_RF_74_INT_MASK 4
#define TEST_FLEXE_OAM_TX_CSF_RF_75_INT_MASK 5
#define TEST_FLEXE_OAM_TX_CSF_RF_76_INT_MASK 6
#define TEST_FLEXE_OAM_TX_CSF_RF_77_INT_MASK 7
#define TEST_FLEXE_OAM_TX_CSF_RF_78_INT_MASK 8
#define TEST_FLEXE_OAM_TX_CSF_RF_79_INT_MASK 9


#define TEST_SERDES_BRG_RDATA 0
#define TEST_SERDES_LINE100GE_1_LOCK2DATA 0
#define TEST_SERDES_LINE100GE_1_LOCK2REF 1
#define TEST_SERDES_LINE100GE_2_LOCK2DATA 2
#define TEST_SERDES_LINE100GE_2_LOCK2REF 3
#define TEST_SERDES_LINE50GE_1_LOCK2DATA 4
#define TEST_SERDES_LINE50GE_1_LOCK2REF 5
#define TEST_SERDES_LINE50GE_2_LOCK2DATA 6
#define TEST_SERDES_LINE50GE_2_LOCK2REF 7
#define TEST_SERDES_LINE50GE_3_LOCK2DATA 8
#define TEST_SERDES_LINE50GE_3_LOCK2REF 9
#define TEST_SERDES_LINE50GE_4_LOCK2DATA 10
#define TEST_SERDES_LINE50GE_4_LOCK2REF 11
#define TEST_SERDES_BP_ILK_300G_LOCK2DATA 12
#define TEST_SERDES_BP_ILK_300G_LOCK2REF 13
#define TEST_SERDES_BP_ILK_150G_LOCK2DATA 14
#define TEST_SERDES_BP_ILK_150G_LOCK2REF 15
#define TEST_SERDES_GE_1_LOCK2DATA 16
#define TEST_SERDES_GE_1_LOCK2REF 17
#define TEST_SERDES_GE_2_LOCK2DATA 18
#define TEST_SERDES_GE_2_LOCK2REF 19
#define TEST_SERDES_GE_3_LOCK2DATA 20
#define TEST_SERDES_GE_3_LOCK2REF 21
#define TEST_SERDES_FPGA_INFO 0
#define TEST_SERDES_FPGA_FUNCTION_INFO 0
#define TEST_SERDES_BRG_WDATA 0
#define TEST_SERDES_BRG_ADDR 0
#define TEST_SERDES_BRG_WR 1
#define TEST_SERDES_BRG_RD_ACK 2


#define TEST_CCU_RX_TAG_MATCH_EN 0
#define TEST_CCU_RX_PARSE_EN 1
#define TEST_CCU_RX_PTP_L2_UNI_EN 2
#define TEST_CCU_RX_CCU_PARSE_EN 3
#define TEST_CCU_RX_TC_TYPE_MODE 4
#define TEST_CCU_RX_CF_UPDATE_MODE 5
#define TEST_CCU_RX_ID_MATCH_EN 6
#define TEST_CCU_RX_DROP_ERR_CTRL 7
#define TEST_CCU_RX_FRM_FW 0
#define TEST_CCU_RX_LAYER_FW 1
#define TEST_CCU_RX_VLAN_FW 2
#define TEST_CCU_RX_MAC_FW 3
#define TEST_CCU_RX_PORT_FILTER 4
#define TEST_CCU_RX_ETH_VLAN_TAG0 0
#define TEST_CCU_RX_ETH_CVLAN_TAG0 1
#define TEST_CCU_RX_L2_ETH_TYPE0 0
#define TEST_CCU_RX_PTP_VERSION 1
#define TEST_CCU_RX_IPV4_VERSION 2
#define TEST_CCU_RX_IPV6_VERSION 3
#define TEST_CCU_RX_L3_IPV4_TYPE0 0
#define TEST_CCU_RX_L3_IPV6_TYPE0 1
#define TEST_CCU_RX_ETH_MUL_NORM_0 0
#define TEST_CCU_RX_ETH_MUL_NORM_1 1
#define TEST_CCU_RX_ETH_MUL_PEER_0 0
#define TEST_CCU_RX_ETH_MUL_PEER_1 1
#define TEST_CCU_RX_IPV4_MUL_NORM 0
#define TEST_CCU_RX_IPV4_MUL_PEER 0
#define TEST_CCU_RX_IPV6_MUL_NORM_0 0
#define TEST_CCU_RX_IPV6_MUL_NORM_1 1
#define TEST_CCU_RX_IPV6_MUL_NORM_2 2
#define TEST_CCU_RX_IPV6_MUL_NORM_3 3
#define TEST_CCU_RX_IPV6_MUL_PEER_0 0
#define TEST_CCU_RX_IPV6_MUL_PEER_1 1
#define TEST_CCU_RX_IPV6_MUL_PEER_2 2
#define TEST_CCU_RX_IPV6_MUL_PEER_3 3
#define TEST_CCU_RX_L2_SSM_TYPE 0
#define TEST_CCU_RX_L2_SSM_SUBTYPE 1
#define TEST_CCU_RX_SSM_DA_0 0
#define TEST_CCU_RX_SSM_DA_1 1
#define TEST_CCU_RX_L2_ETH_TYPE1 0
#define TEST_CCU_TX_L2_ETH_TYPE1 1
#define TEST_CCU_RX_L2_ETH_TYPE2 0
#define TEST_CCU_TX_L2_ETH_TYPE2 1
#define TEST_CCU_RX_L2_ETH_TYPE3 0
#define TEST_CCU_TX_L2_ETH_TYPE3 1
#define TEST_CCU_RX_ETH_UNI_NORM_0 0
#define TEST_CCU_RX_ETH_UNI_NORM_1 1
#define TEST_CCU_RX_IPV4_UNI_NORM 0
#define TEST_CCU_RX_IPV6_UNI_NORM_0 0
#define TEST_CCU_RX_IPV6_UNI_NORM_1 1
#define TEST_CCU_RX_IPV6_UNI_NORM_2 2
#define TEST_CCU_RX_IPV6_UNI_NORM_3 3
#define TEST_CCU_RX_UDP_PORT_UNI_NORM 0
#define TEST_CCU_RX_UDP_PORT_MUL_NORM 1
#define TEST_CCU_RX_UDP_PORT_UNI_OAM 0
#define TEST_CCU_RX_UDP_PORT_EVENT 1
#define TEST_CCU_RX_DA_0 0
#define TEST_CCU_RX_DA_1 1
#define TEST_CCU_RX_SA_0 0
#define TEST_CCU_RX_SA_1 1
#define TEST_CCU_RX_VLAN_TAG 0
#define TEST_CCU_RX_LETH_TYPE 0
#define TEST_CCU_RX_LETH_TYPE2 1
#define TEST_CCU_RX_VLAN_VID0 0
#define TEST_CCU_RX_VLAN_VID1 1
#define TEST_CCU_RX_VLAN_VID2 0
#define TEST_CCU_RX_VLAN_VID3 1
#define TEST_CCU_RX_VLAN_VID4 0
#define TEST_CCU_RX_VLAN_VID5 1
#define TEST_CCU_RX_VLAN_VID6 0
#define TEST_CCU_RX_VLAN_VID7 1
#define TEST_CCU_RX_L2_ETH_TYPE4 0
#define TEST_CCU_TX_L2_ETH_TYPE4 1
#define TEST_CCU_RX_L2_ETH_TYPE5 0
#define TEST_CCU_TX_L2_ETH_TYPE5 1
#define TEST_CCU_RX_L2_ETH_TYPE6 0
#define TEST_CCU_TX_L2_ETH_TYPE6 1
#define TEST_CCU_TX_DA_0 0
#define TEST_CCU_TX_DA_1 1
#define TEST_CCU_TX_SA_0 0
#define TEST_CCU_TX_SA_1 1
#define TEST_CCU_TX_VLAN_TAG 0
#define TEST_CCU_TX_ETH_TYPE 1
#define TEST_CCU_TX_CFG_PTP_VERSION 0
#define TEST_CCU_TX_CFG_MESSAGE 1
#define TEST_CCU_TX_CFG_TS_CTR 2
#define TEST_CCU_TX_VLAN_VID0 0
#define TEST_CCU_TX_VLAN_VID1 1
#define TEST_CCU_TX_VLAN_VID2 0
#define TEST_CCU_TX_VLAN_VID3 1
#define TEST_CCU_TX_VLAN_VID4 0
#define TEST_CCU_TX_VLAN_VID5 1
#define TEST_CCU_TX_VLAN_VID6 0
#define TEST_CCU_TX_VLAN_VID7 1
#define TEST_CCU_TX_PTP_L2_UNI_EN 0
#define TEST_CCU_TX_CFG_EN 1
#define TEST_CCU_TX_CRC_RECAL_EN 2
#define TEST_CCU_TX_CFG_DIRECTION 3
#define TEST_CCU_TX_CFG_PORT_ID 4
#define TEST_CCU_TX_TC_TYPE_MODE 5
#define TEST_CCU_TX_CF_UPDATE_MODE 6
#define TEST_CCU_TX_ETH_VLAN_TAG0 0
#define TEST_CCU_TX_ETH_CVLAN_TAG0 1
#define TEST_CCU_TX_L2_ETH_TYPE0 0
#define TEST_CCU_TX_PTP_VERSION 1
#define TEST_CCU_TX_IPV4_VERSION 2
#define TEST_CCU_TX_IPV6_VERSION 3
#define TEST_CCU_TX_L3_IPV4_TYPE0 0
#define TEST_CCU_TX_L3_IPV6_TYPE0 1
#define TEST_CCU_TX_ETH_MUL_NORM_0 0
#define TEST_CCU_TX_ETH_MUL_NORM_1 1
#define TEST_CCU_TX_ETH_MUL_PEER_0 0
#define TEST_CCU_TX_ETH_MUL_PEER_1 1
#define TEST_CCU_TX_IPV4_MUL_NORM 0
#define TEST_CCU_TX_IPV4_MUL_PEER 0
#define TEST_CCU_TX_IPV6_MUL_NORM_0 0
#define TEST_CCU_TX_IPV6_MUL_NORM_1 1
#define TEST_CCU_TX_IPV6_MUL_NORM_2 2
#define TEST_CCU_TX_IPV6_MUL_NORM_3 3
#define TEST_CCU_TX_IPV6_MUL_PEER_0 0
#define TEST_CCU_TX_IPV6_MUL_PEER_1 1
#define TEST_CCU_TX_IPV6_MUL_PEER_2 2
#define TEST_CCU_TX_IPV6_MUL_PEER_3 3
#define TEST_CCU_TX_L2_SSM_TYPE 0
#define TEST_CCU_TX_L2_SSM_SUBTYPE 1
#define TEST_CCU_TX_SSM_DA_0 0
#define TEST_CCU_TX_SSM_DA_1 1
#define TEST_CCU_TX_FRM_FW 0
#define TEST_CCU_TX_LAYER_FW 1
#define TEST_CCU_TX_VLAN_FW 2
#define TEST_CCU_TX_MAC_FW 3
#define TEST_CCU_TX_PORT_FILTER 4
#define TEST_CCU_TX_ETH_UNI_NORM_0 0
#define TEST_CCU_TX_ETH_UNI_NORM_1 1
#define TEST_CCU_TX_IPV4_UNI_NORM 0
#define TEST_CCU_TX_IPV6_UNI_NORM_0 0
#define TEST_CCU_TX_IPV6_UNI_NORM_1 1
#define TEST_CCU_TX_IPV6_UNI_NORM_2 2
#define TEST_CCU_TX_IPV6_UNI_NORM_3 3
#define TEST_CCU_TX_UDP_PORT_UNI_NORM 0
#define TEST_CCU_TX_UDP_PORT_MUL_NORM 1
#define TEST_CCU_TX_UDP_PORT_UNI_OAM 0
#define TEST_CCU_TX_UDP_PORT_EVENT 1
#define TEST_CCU_RX_ETH_VLAN_TAG1 0
#define TEST_CCU_RX_ETH_CVLAN_TAG1 1
#define TEST_CCU_RX_ETH_VLAN_TAG2 0
#define TEST_CCU_RX_ETH_CVLAN_TAG2 1
#define TEST_CCU_RX_ETH_VLAN_TAG3 0
#define TEST_CCU_RX_ETH_CVLAN_TAG3 1
#define TEST_CCU_RX_ETH_VLAN_TAG4 0
#define TEST_CCU_RX_ETH_CVLAN_TAG4 1
#define TEST_CCU_RX_ETH_VLAN_TAG5 0
#define TEST_CCU_RX_ETH_CVLAN_TAG5 1
#define TEST_CCU_RX_ETH_VLAN_TAG6 0
#define TEST_CCU_RX_ETH_CVLAN_TAG6 1
#define TEST_CCU_RX_ETH_VLAN_TAG7 0
#define TEST_CCU_RX_ETH_CVLAN_TAG7 1
#define TEST_CCU_TX_ETH_VLAN_TAG1 0
#define TEST_CCU_TX_ETH_CVLAN_TAG1 1
#define TEST_CCU_TX_ETH_VLAN_TAG2 0
#define TEST_CCU_TX_ETH_CVLAN_TAG2 1
#define TEST_CCU_TX_ETH_VLAN_TAG3 0
#define TEST_CCU_TX_ETH_CVLAN_TAG3 1
#define TEST_CCU_TX_ETH_VLAN_TAG4 0
#define TEST_CCU_TX_ETH_CVLAN_TAG4 1
#define TEST_CCU_TX_ETH_VLAN_TAG5 0
#define TEST_CCU_TX_ETH_CVLAN_TAG5 1
#define TEST_CCU_TX_ETH_VLAN_TAG6 0
#define TEST_CCU_TX_ETH_CVLAN_TAG6 1
#define TEST_CCU_TX_ETH_VLAN_TAG7 0
#define TEST_CCU_TX_ETH_CVLAN_TAG7 1
#define TEST_CCU_RX_L2_ETH_TYPE7 0
#define TEST_CCU_TX_L2_ETH_TYPE7 1
#define TEST_CCU_RX_L3_IPV4_TYPE1 0
#define TEST_CCU_RX_L3_IPV6_TYPE1 1
#define TEST_CCU_RX_L3_IPV4_TYPE2 0
#define TEST_CCU_RX_L3_IPV6_TYPE2 1
#define TEST_CCU_RX_L3_IPV4_TYPE3 0
#define TEST_CCU_RX_L3_IPV6_TYPE3 1
#define TEST_CCU_RX_L3_IPV4_TYPE4 0
#define TEST_CCU_RX_L3_IPV6_TYPE4 1
#define TEST_CCU_RX_L3_IPV4_TYPE5 0
#define TEST_CCU_RX_L3_IPV6_TYPE5 1
#define TEST_CCU_RX_L3_IPV4_TYPE6 0
#define TEST_CCU_RX_L3_IPV6_TYPE6 1
#define TEST_CCU_RX_L3_IPV4_TYPE7 0
#define TEST_CCU_RX_L3_IPV6_TYPE7 1
#define TEST_CCU_TX_L3_IPV4_TYPE1 0
#define TEST_CCU_TX_L3_IPV6_TYPE1 1
#define TEST_CCU_TX_L3_IPV4_TYPE2 0
#define TEST_CCU_TX_L3_IPV6_TYPE2 1
#define TEST_CCU_TX_L3_IPV4_TYPE3 0
#define TEST_CCU_TX_L3_IPV6_TYPE3 1
#define TEST_CCU_TX_L3_IPV4_TYPE4 0
#define TEST_CCU_TX_L3_IPV6_TYPE4 1
#define TEST_CCU_TX_L3_IPV4_TYPE5 0
#define TEST_CCU_TX_L3_IPV6_TYPE5 1
#define TEST_CCU_TX_L3_IPV4_TYPE6 0
#define TEST_CCU_TX_L3_IPV6_TYPE6 1
#define TEST_CCU_TX_L3_IPV4_TYPE7 0
#define TEST_CCU_TX_L3_IPV6_TYPE7 1


#define TEST_INF_START_LEVEL 0
#define TEST_INF_HIGH_LEVEL 1
#define TEST_INF_LOW_LEVEL 2
#define TEST_INF_MAX_MIN_CLR 0
#define TEST_INF_PROTECT_EN_0 0
#define TEST_INF_PROTECT_EN_1 1
#define TEST_INF_PORT_RESTART 0
#define TEST_INF_MAP_TABLE 0
#define TEST_INF_MAP_EN 0
#define TEST_INF_RA_IS_400G 0
#define TEST_INF_RA_400G_CH 1
#define TEST_INF_IS_400G 0
#define TEST_INF_IS_200G 1
#define TEST_INF_IS_BYPASS 2
#define TEST_INF_IS_PORT6 3
#define TEST_INF_IS_ASYM 4
#define TEST_INF_ASYM_INST_SEL 5
#define TEST_INF_PROTECT_UP_LEVEL 0
#define TEST_INF_PROTECT_DOWN_LEVEL 1
#define TEST_INF_MAX_LEVEL 0
#define TEST_INF_MIN_LEVEL 1
#define TEST_INF_FULL_GB_400G 0
#define TEST_INF_EMPTY_GB_400G 1
#define TEST_INF_FULL_GB_200G 2
#define TEST_INF_EMPTY_GB_200G 3
#define TEST_INF_FULL_GB_RA 4
#define TEST_INF_EMPTY_GB_RA 5
#define TEST_INF_HIGH_ALM 0
#define TEST_INF_LOW_ALM 1
#define TEST_INF_PROTECT_UP_ALM 2
#define TEST_INF_PROTECT_DOWN_ALM 3
#define TEST_INF_PORT_FIFO_FULL 4
#define TEST_INF_PORT_FIFO_EMPTY 5
#define TEST_INF_PORT_FIFO_FULL0_INT 0
#define TEST_INF_PORT_FIFO_EMPTY0_INT 1
#define TEST_INF_PROTECT_UP_ALM0_INT 2
#define TEST_INF_PROTECT_DOWN_ALM0_INT 3
#define TEST_INF_PORT_FIFO_FULL0_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY0_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM0_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM0_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL1_INT 0
#define TEST_INF_PORT_FIFO_EMPTY1_INT 1
#define TEST_INF_PROTECT_UP_ALM1_INT 2
#define TEST_INF_PROTECT_DOWN_ALM1_INT 3
#define TEST_INF_PORT_FIFO_FULL1_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY1_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM1_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM1_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL2_INT 0
#define TEST_INF_PORT_FIFO_EMPTY2_INT 1
#define TEST_INF_PROTECT_UP_ALM2_INT 2
#define TEST_INF_PROTECT_DOWN_ALM2_INT 3
#define TEST_INF_PORT_FIFO_FULL2_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY2_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM2_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM2_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL3_INT 0
#define TEST_INF_PORT_FIFO_EMPTY3_INT 1
#define TEST_INF_PROTECT_UP_ALM3_INT 2
#define TEST_INF_PROTECT_DOWN_ALM3_INT 3
#define TEST_INF_PORT_FIFO_FULL3_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY3_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM3_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM3_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL4_INT 0
#define TEST_INF_PORT_FIFO_EMPTY4_INT 1
#define TEST_INF_PROTECT_UP_ALM4_INT 2
#define TEST_INF_PROTECT_DOWN_ALM4_INT 3
#define TEST_INF_PORT_FIFO_FULL4_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY4_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM4_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM4_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL5_INT 0
#define TEST_INF_PORT_FIFO_EMPTY5_INT 1
#define TEST_INF_PROTECT_UP_ALM5_INT 2
#define TEST_INF_PROTECT_DOWN_ALM5_INT 3
#define TEST_INF_PORT_FIFO_FULL5_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY5_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM5_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM5_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL6_INT 0
#define TEST_INF_PORT_FIFO_EMPTY6_INT 1
#define TEST_INF_PROTECT_UP_ALM6_INT 2
#define TEST_INF_PROTECT_DOWN_ALM6_INT 3
#define TEST_INF_PORT_FIFO_FULL6_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY6_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM6_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM6_INT_MASK 3
#define TEST_INF_PORT_FIFO_FULL7_INT 0
#define TEST_INF_PORT_FIFO_EMPTY7_INT 1
#define TEST_INF_PROTECT_UP_ALM7_INT 2
#define TEST_INF_PROTECT_DOWN_ALM7_INT 3
#define TEST_INF_PORT_FIFO_FULL7_INT_MASK 0
#define TEST_INF_PORT_FIFO_EMPTY7_INT_MASK 1
#define TEST_INF_PROTECT_UP_ALM7_INT_MASK 2
#define TEST_INF_PROTECT_DOWN_ALM7_INT_MASK 3

/*ADJ*/
#define TEST_ADJ_I_NOMINAL_VAL 0
#define TEST_ADJ_I_ADJ_P_I 1
#define TEST_ADJ_I_ADJ_P_N 2
#define TEST_ADJ_I_ADJ_P_D 3
#define TEST_ADJ_I_ADJ_ONLY 4
#define TEST_ADJ_I_FIFO_RESTART_EN 5
#define TEST_ADJ_I_ADJ_ALM_RESTART_EN 6
#define TEST_ADJ_I_PLL_COEFF 7
#define TEST_ADJ_I_ADJ_P_D_EN 8
#define TEST_ADJ_I_CFG_FINISH 9
#define TEST_ADJ_CHID_DEL_CNT 0
#define TEST_ADJ_CLR_DEL_CNT 1
#define TEST_ADJ_I_ADJ_N 0
#define TEST_ADJ_DEL_CNT_MAX 0
#define TEST_ADJ_O_ADJ_CNT_ALM_0 0
#define TEST_ADJ_O_ADJ_CNT_ALM_1 1
#define TEST_ADJ_O_ADJ_CNT_ALM_2 2
#define TEST_ADJ_O_ADJ_CORE_ALM_0 0
#define TEST_ADJ_O_ADJ_CORE_ALM_1 1
#define TEST_ADJ_O_ADJ_CORE_ALM_2 2

/*FLEXE_DEMUX*/
#define TEST_FLEXE_DEMUX_READY_TS_0 0
#define TEST_FLEXE_DEMUX_READY_TS_1 1
#define TEST_FLEXE_DEMUX_READY_TS_2 2
#define TEST_FLEXE_DEMUX_FLEXEGROUP_INFO 0
#define TEST_FLEXE_DEMUX_GROUP_CFG_0 0
#define TEST_FLEXE_DEMUX_GROUP_CFG_1 1
#define TEST_FLEXE_DEMUX_REORDER_ASIC_0 0
#define TEST_FLEXE_DEMUX_REORDER_ASIC_1 1
#define TEST_FLEXE_DEMUX_AUTOSET_EN 0
#define TEST_FLEXE_DEMUX_MODE_INFO 0
#define TEST_FLEXE_DEMUX_REORDER_INFO 0
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_0 0
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_1 1
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_2 2
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_3 3
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_4 4
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_5 5
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_6 6
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_7 7
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_8 8
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_9 9
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_10 10
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_11 11
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_12 12
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_13 13
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_14 14
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_15 15
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_16 16
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_17 17
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_18 18
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_19 19
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_0 0
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_1 1
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_2 2
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_3 3
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_4 4
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_5 5
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_6 6
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_7 7
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_8 8
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_9 9
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_10 10
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_11 11
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_12 12
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_13 13
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_14 14
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_15 15
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_16 16
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_17 17
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_18 18
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_19 19
#define TEST_FLEXE_DEMUX_INTERLEAVE_RST 0
#define TEST_FLEXE_DEMUX_MAXLEVEL_CLR 0
#define TEST_FLEXE_DEMUX_READY_TS_B_0 0
#define TEST_FLEXE_DEMUX_READY_TS_B_1 1
#define TEST_FLEXE_DEMUX_READY_TS_B_2 2
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_0 0
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_1 1
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_2 2
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_3 3
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_4 4
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_5 5
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_6 6
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_7 7
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_8 8
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_9 9
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_10 10
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_11 11
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_12 12
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_13 13
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_14 14
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_15 15
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_16 16
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_17 17
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_18 18
#define TEST_FLEXE_DEMUX_CALENDAR_CFG_B_19 19
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_0 0
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_1 1
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_2 2
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_3 3
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_4 4
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_5 5
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_6 6
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_7 7
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_8 8
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_9 9
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_10 10
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_11 11
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_12 12
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_13 13
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_14 14
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_15 15
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_16 16
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_17 17
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_18 18
#define TEST_FLEXE_DEMUX_CHANNEL_OWN_TSGROUP_B_19 19
#define TEST_FLEXE_DEMUX_ENABLE_AB 0
#define TEST_FLEXE_DEMUX_VERIFY_CFG 0
#define TEST_FLEXE_DEMUX_THRESHOLD 0
#define TEST_FLEXE_DEMUX_THRESHOLD_FULL_0 0
#define TEST_FLEXE_DEMUX_THRESHOLD_FULL_1 1
#define TEST_FLEXE_DEMUX_THRESHOLD_EMPTY_0 0
#define TEST_FLEXE_DEMUX_THRESHOLD_EMPTY_1 1
#define TEST_FLEXE_DEMUX_MAXLEVEL_INTERLEAVE_0 0
#define TEST_FLEXE_DEMUX_MAXLEVEL_INTERLEAVE_1 1
#define TEST_FLEXE_DEMUX_RAM_FULL_0 0
#define TEST_FLEXE_DEMUX_RAM_FULL_1 1
#define TEST_FLEXE_DEMUX_RAM_FULL_2 2
#define TEST_FLEXE_DEMUX_RAM_FULL_3 3
#define TEST_FLEXE_DEMUX_FIFO_FULL 0
#define TEST_FLEXE_DEMUX_FIFO_EMPTY 0
#define TEST_FLEXE_DEMUX_FP_CHECK_ALM 0
#define TEST_FLEXE_DEMUX_HEAD_CHECK_PHY_ALM 0
#define TEST_FLEXE_DEMUX_HEAD_CHECK_CHANNEL_ALM_0 0
#define TEST_FLEXE_DEMUX_HEAD_CHECK_CHANNEL_ALM_1 1
#define TEST_FLEXE_DEMUX_HEAD_CHECK_CHANNEL_ALM_2 2



#define TEST_EXT_COL_GEN_M 0
#define TEST_EXT_COL_GEN_BASE_M 0
#define TEST_SOAM_FLEXE_SELF_PLS 0
#define TEST_SOAM_MAC_SELF_PLS 1
#define TEST_FLEXE_1DM_CNT 0
#define TEST_FLEXE_2DMM_CNT 1
#define TEST_FLEXE_2DMR_CNT 2
#define TEST_MAC_1DM_CNT 0
#define TEST_MAC_2DMM_CNT 1
#define TEST_MAC_2DMR_CNT 2
#define TEST_FLEXE_OAM_CMP_ALM_0 0
#define TEST_FLEXE_OAM_CMP_ALM_1 1
#define TEST_FLEXE_OAM_CMP_ALM_2 2
#define TEST_MAC_OAM_CMP_ALM_0 0
#define TEST_MAC_OAM_CMP_ALM_1 1
#define TEST_MAC_OAM_CMP_ALM_2 2

/*OAM_RX*/
#define TEST_OAM_RX_GLB_BIPERR_BIT_CFG 0
#define TEST_OAM_RX_GLB_BEIERR_BIT_CFG 1
#define TEST_OAM_RX_CRC_INVERT 2
#define TEST_OAM_RX_BYPASS_OAM_RX 3
#define TEST_OAM_RX_OAM_RX_RDI_BLK 4
#define TEST_OAM_RX_OAM_IDFY_37_34_CFG 5
#define TEST_OAM_RX_BAS_POS_CNT 6
#define TEST_OAM_RX_CRC_BASE_CNT_EN 7
#define TEST_OAM_RX_CRC_OAM_CAL_EN 8
#define TEST_OAM_RX_BYPASS_OAM_ALM_ALL 9
#define TEST_OAM_RX_OAM_RX_BASE_LOS_SEL 10
#define TEST_OAM_RX_OAM_CNT_CLR_NUM 11
#define TEST_OAM_RX_BASE_OAM_CNT_CLR_NUM 12
#define TEST_OAM_RX_IDLE_RPL_EN_0 0
#define TEST_OAM_RX_IDLE_RPL_EN_1 1
#define TEST_OAM_RX_IDLE_RPL_EN_2 2
#define TEST_OAM_RX_BYPASS_CHNL_0 0
#define TEST_OAM_RX_BYPASS_CHNL_1 1
#define TEST_OAM_RX_BYPASS_CHNL_2 2
#define TEST_OAM_RX_PERIOD_CFG_0 0
#define TEST_OAM_RX_PERIOD_CFG_1 1
#define TEST_OAM_RX_PERIOD_CFG_2 2
#define TEST_OAM_RX_PERIOD_CFG_3 3
#define TEST_OAM_RX_PERIOD_CFG_4 4
#define TEST_OAM_RX_PERIOD_SEL_0 0
#define TEST_OAM_RX_PERIOD_SEL_1 1
#define TEST_OAM_RX_PERIOD_SEL_2 2
#define TEST_OAM_RX_PERIOD_SEL_3 3
#define TEST_OAM_RX_PERIOD_SEL_4 4
#define TEST_OAM_RX_BASE_LOS_ALM_EN 0
#define TEST_OAM_RX_BAS_CS_LF_ALM_EN 1
#define TEST_OAM_RX_BAS_CS_RF_ALM_EN 2
#define TEST_OAM_RX_BAS_CSF_LPI_ALM_EN 3
#define TEST_OAM_RX_SDBIP_ALM_EN 4
#define TEST_OAM_RX_SDBEI_ALM_EN 5
#define TEST_OAM_RX_CLIENT_LF_ALM_EN 6
#define TEST_OAM_RX_CLIENT_RF_ALM_EN 7
#define TEST_OAM_RX_CLIENT_LPI_ALM_EN 8
#define TEST_OAM_RX_BAS_RDI_ALM_EN 9
#define TEST_OAM_RX_CLIENT_FAIL_ALM_EN 10
#define TEST_OAM_RX_TX_SDBIP_ALM_EN 11
#define TEST_OAM_RX_TX_SDBEI_ALM_EN 12
#define TEST_OAM_RX_TX_BASE_LOS_ALM_EN 13
#define TEST_OAM_RX_TX_BAS_PERIOD_ALM_EN 14
#define TEST_OAM_RX_TX_CLIENT_LF_ALM_EN 15
#define TEST_OAM_RX_TX_CLIENT_RF_ALM_EN 16
#define TEST_OAM_RX_TX_CLIENT_LPI_ALM_EN 17
#define TEST_OAM_RX_LPI_ALM_EN 18
#define TEST_OAM_RX_TX_SFBIP_ALM_EN 19
#define TEST_OAM_RX_TX_SFBEI_ALM_EN 20
#define TEST_OAM_RX_SFBIP_ALM_EN 21
#define TEST_OAM_RX_SFBEI_ALM_EN 22
#define TEST_OAM_RX_BAS_PERIOD_ALM_EN 23
#define TEST_OAM_RX_BYPASS_XGMII_0 0
#define TEST_OAM_RX_BYPASS_XGMII_1 1
#define TEST_OAM_RX_BYPASS_XGMII_2 2
#define TEST_OAM_RX_LPI_RPL_EN_0 0
#define TEST_OAM_RX_LPI_RPL_EN_1 1
#define TEST_OAM_RX_LPI_RPL_EN_2 2
#define TEST_OAM_RX_BAS_PERIOD_0 0
#define TEST_OAM_RX_BAS_PERIOD_1 1
#define TEST_OAM_RX_BAS_PERIOD_2 0
#define TEST_OAM_RX_BAS_PERIOD_3 1
#define TEST_OAM_RX_BYPASS_OAM_ALM_CH_0 0
#define TEST_OAM_RX_BYPASS_OAM_ALM_CH_1 1
#define TEST_OAM_RX_BYPASS_OAM_ALM_CH_2 2
#define TEST_OAM_RX_BAS_RAM_CLR_CH 0
#define TEST_OAM_RX_TIMESTAMP_SEL 1
#define TEST_OAM_RX_LPI_PRE_CNT 2
#define TEST_OAM_RX_LPI_POS_CNT 3
#define TEST_OAM_RX_BASE_LOS_RPL_EN 4
#define TEST_OAM_RX_BIP_RECAL_EN 5
#define TEST_OAM_RX_BASE_BIP_CRC_EN 6
#define TEST_OAM_RX_OAM_TYPE_BIP_CAL_EN_0 0
#define TEST_OAM_RX_LF_MANUAL_INSERT_0 0
#define TEST_OAM_RX_LF_MANUAL_INSERT_1 1
#define TEST_OAM_RX_LF_MANUAL_INSERT_2 2
#define TEST_OAM_RX_OAM_TYPE_BIP_CAL_EN_1 3
#define TEST_OAM_RX_RF_MANUAL_INSERT_0 0
#define TEST_OAM_RX_RF_MANUAL_INSERT_1 1
#define TEST_OAM_RX_RF_MANUAL_INSERT_2 2
#define TEST_OAM_RX_OAM_TYPE_BIP_CAL_EN_2 3
#define TEST_OAM_RX_LPI_MANUAL_INSERT_0 0
#define TEST_OAM_RX_LPI_MANUAL_INSERT_1 1
#define TEST_OAM_RX_LPI_MANUAL_INSERT_2 2
#define TEST_OAM_RX_BIPERR_CNT_CLR_0 0
#define TEST_OAM_RX_BIPERR_CNT_CLR_1 1
#define TEST_OAM_RX_BIPERR_CNT_CLR_2 2
#define TEST_OAM_RX_BEIERR_CNT_CLR_0 0
#define TEST_OAM_RX_BEIERR_CNT_CLR_1 1
#define TEST_OAM_RX_BEIERR_CNT_CLR_2 2
#define TEST_OAM_RX_OAM_CNT_CLR 0
#define TEST_OAM_RX_OAM_CNT_ALL_CLR 1
#define TEST_OAM_RX_TS_RAM_INIT 2
#define TEST_OAM_RX_BASE_OAM_CNT_CLR 3
#define TEST_OAM_RX_BASE_OAM_CNT_ALL_CLR 4
#define TEST_OAM_RX_BASE_OAM_RAM_CLR 5
#define TEST_OAM_RX_FIFO_CNT_CLR 6
#define TEST_OAM_RX_OAM_CNT_CLR_DONE 0
#define TEST_OAM_RX_TS_RAM_INIT_DONE 1
#define TEST_OAM_RX_BASE_OAM_CNT_CLR_DONE 2
#define TEST_OAM_RX_FIFO_CNT_MAX 3
#define TEST_OAM_RX_BASE_PERIOD_0 0
#define TEST_OAM_RX_BASE_PERIOD_1 1
#define TEST_OAM_RX_BASE_PERIOD_2 2
#define TEST_OAM_RX_BASE_PERIOD_3 3
#define TEST_OAM_RX_BASE_PERIOD_4 4
#define TEST_OAM_RX_SDBIP_0 0
#define TEST_OAM_RX_SDBIP_1 1
#define TEST_OAM_RX_SDBIP_2 2
#define TEST_OAM_RX_SFBIP_0 0
#define TEST_OAM_RX_SFBIP_1 1
#define TEST_OAM_RX_SFBIP_2 2
#define TEST_OAM_RX_OAM_RX_RDI 0
#define TEST_OAM_RX_FULL_1 1
#define TEST_OAM_RX_ECC_ERR_CORRECT 2
#define TEST_OAM_RX_ECC_ERR_UNCORRECT 3
#define TEST_OAM_RX_SFBEI_0 0
#define TEST_OAM_RX_SFBEI_1 1
#define TEST_OAM_RX_SFBEI_2 2
#define TEST_OAM_RX_DEMUX_CLIENT_ALM_0 0
#define TEST_OAM_RX_DEMUX_CLIENT_ALM_1 1
#define TEST_OAM_RX_DEMUX_CLIENT_ALM_2 2
#define TEST_OAM_RX_CRC_ALM_OUT_0 0
#define TEST_OAM_RX_CRC_ALM_OUT_1 1
#define TEST_OAM_RX_CRC_ALM_OUT_2 2
#define TEST_OAM_RX_BAS_RDI_0 0
#define TEST_OAM_RX_BAS_RDI_1 1
#define TEST_OAM_RX_BAS_RDI_2 2
#define TEST_OAM_RX_BAS_CSF_LPI_0 0
#define TEST_OAM_RX_BAS_CSF_LPI_1 1
#define TEST_OAM_RX_BAS_CSF_LPI_2 2
#define TEST_OAM_RX_BAS_CS_LF_0 0
#define TEST_OAM_RX_BAS_CS_LF_1 1
#define TEST_OAM_RX_BAS_CS_LF_2 2
#define TEST_OAM_RX_BAS_CS_RF_0 0
#define TEST_OAM_RX_BAS_CS_RF_1 1
#define TEST_OAM_RX_BAS_CS_RF_2 2
#define TEST_OAM_RX_BAS_CRC_ERR_0 0
#define TEST_OAM_RX_BAS_CRC_ERR_1 1
#define TEST_OAM_RX_BAS_CRC_ERR_2 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_0 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_1 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_2 2
#define TEST_OAM_RX_RDI_LF_0 0
#define TEST_OAM_RX_RDI_LF_1 1
#define TEST_OAM_RX_RDI_LF_2 2
#define TEST_OAM_RX_SDBEI_0 0
#define TEST_OAM_RX_SDBEI_1 1
#define TEST_OAM_RX_SDBEI_2 2
#define TEST_OAM_RX_RF_ALM_0 0
#define TEST_OAM_RX_RF_ALM_1 1
#define TEST_OAM_RX_RF_ALM_2 2
#define TEST_OAM_RX_LPI_ALM_0 0
#define TEST_OAM_RX_LPI_ALM_1 1
#define TEST_OAM_RX_LPI_ALM_2 2
#define TEST_OAM_RX_BAS_PERIOD_ALM_0 0
#define TEST_OAM_RX_BAS_PERIOD_ALM_1 1
#define TEST_OAM_RX_BAS_PERIOD_ALM_2 2
#define TEST_OAM_RX_SFBEI_0_INT 0
#define TEST_OAM_RX_SFBEI_1_INT 1
#define TEST_OAM_RX_SFBEI_2_INT 2
#define TEST_OAM_RX_SFBEI_3_INT 3
#define TEST_OAM_RX_SFBEI_4_INT 4
#define TEST_OAM_RX_SFBEI_5_INT 5
#define TEST_OAM_RX_SFBEI_6_INT 6
#define TEST_OAM_RX_SFBEI_7_INT 7
#define TEST_OAM_RX_SFBEI_8_INT 8
#define TEST_OAM_RX_SFBEI_9_INT 9
#define TEST_OAM_RX_SFBEI_10_INT 10
#define TEST_OAM_RX_SFBEI_11_INT 11
#define TEST_OAM_RX_SFBEI_12_INT 12
#define TEST_OAM_RX_SFBEI_13_INT 13
#define TEST_OAM_RX_SFBEI_14_INT 14
#define TEST_OAM_RX_SFBEI_15_INT 15
#define TEST_OAM_RX_SFBEI_0_INT_MASK 0
#define TEST_OAM_RX_SFBEI_1_INT_MASK 1
#define TEST_OAM_RX_SFBEI_2_INT_MASK 2
#define TEST_OAM_RX_SFBEI_3_INT_MASK 3
#define TEST_OAM_RX_SFBEI_4_INT_MASK 4
#define TEST_OAM_RX_SFBEI_5_INT_MASK 5
#define TEST_OAM_RX_SFBEI_6_INT_MASK 6
#define TEST_OAM_RX_SFBEI_7_INT_MASK 7
#define TEST_OAM_RX_SFBEI_8_INT_MASK 8
#define TEST_OAM_RX_SFBEI_9_INT_MASK 9
#define TEST_OAM_RX_SFBEI_10_INT_MASK 10
#define TEST_OAM_RX_SFBEI_11_INT_MASK 11
#define TEST_OAM_RX_SFBEI_12_INT_MASK 12
#define TEST_OAM_RX_SFBEI_13_INT_MASK 13
#define TEST_OAM_RX_SFBEI_14_INT_MASK 14
#define TEST_OAM_RX_SFBEI_15_INT_MASK 15
#define TEST_OAM_RX_SFBIP_0_INT 0
#define TEST_OAM_RX_SFBIP_1_INT 1
#define TEST_OAM_RX_SFBIP_2_INT 2
#define TEST_OAM_RX_SFBIP_3_INT 3
#define TEST_OAM_RX_SFBIP_4_INT 4
#define TEST_OAM_RX_SFBIP_5_INT 5
#define TEST_OAM_RX_SFBIP_6_INT 6
#define TEST_OAM_RX_SFBIP_7_INT 7
#define TEST_OAM_RX_SFBIP_8_INT 8
#define TEST_OAM_RX_SFBIP_9_INT 9
#define TEST_OAM_RX_SFBIP_10_INT 10
#define TEST_OAM_RX_SFBIP_11_INT 11
#define TEST_OAM_RX_SFBIP_12_INT 12
#define TEST_OAM_RX_SFBIP_13_INT 13
#define TEST_OAM_RX_SFBIP_14_INT 14
#define TEST_OAM_RX_SFBIP_15_INT 15
#define TEST_OAM_RX_SFBIP_0_INT_MASK 0
#define TEST_OAM_RX_SFBIP_1_INT_MASK 1
#define TEST_OAM_RX_SFBIP_2_INT_MASK 2
#define TEST_OAM_RX_SFBIP_3_INT_MASK 3
#define TEST_OAM_RX_SFBIP_4_INT_MASK 4
#define TEST_OAM_RX_SFBIP_5_INT_MASK 5
#define TEST_OAM_RX_SFBIP_6_INT_MASK 6
#define TEST_OAM_RX_SFBIP_7_INT_MASK 7
#define TEST_OAM_RX_SFBIP_8_INT_MASK 8
#define TEST_OAM_RX_SFBIP_9_INT_MASK 9
#define TEST_OAM_RX_SFBIP_10_INT_MASK 10
#define TEST_OAM_RX_SFBIP_11_INT_MASK 11
#define TEST_OAM_RX_SFBIP_12_INT_MASK 12
#define TEST_OAM_RX_SFBIP_13_INT_MASK 13
#define TEST_OAM_RX_SFBIP_14_INT_MASK 14
#define TEST_OAM_RX_SFBIP_15_INT_MASK 15
#define TEST_OAM_RX_SFBIP_30_INT 0
#define TEST_OAM_RX_SFBIP_31_INT 1
#define TEST_OAM_RX_SFBIP_16_INT 2
#define TEST_OAM_RX_SFBIP_17_INT 3
#define TEST_OAM_RX_SFBIP_18_INT 4
#define TEST_OAM_RX_SFBIP_19_INT 5
#define TEST_OAM_RX_SFBIP_20_INT 6
#define TEST_OAM_RX_SFBIP_21_INT 7
#define TEST_OAM_RX_SFBIP_22_INT 8
#define TEST_OAM_RX_SFBIP_23_INT 9
#define TEST_OAM_RX_SFBIP_24_INT 10
#define TEST_OAM_RX_SFBIP_25_INT 11
#define TEST_OAM_RX_SFBIP_26_INT 12
#define TEST_OAM_RX_SFBIP_27_INT 13
#define TEST_OAM_RX_SFBIP_28_INT 14
#define TEST_OAM_RX_SFBIP_29_INT 15
#define TEST_OAM_RX_SFBIP_30_INT_MASK 0
#define TEST_OAM_RX_SFBIP_31_INT_MASK 1
#define TEST_OAM_RX_SFBIP_16_INT_MASK 2
#define TEST_OAM_RX_SFBIP_17_INT_MASK 3
#define TEST_OAM_RX_SFBIP_18_INT_MASK 4
#define TEST_OAM_RX_SFBIP_19_INT_MASK 5
#define TEST_OAM_RX_SFBIP_20_INT_MASK 6
#define TEST_OAM_RX_SFBIP_21_INT_MASK 7
#define TEST_OAM_RX_SFBIP_22_INT_MASK 8
#define TEST_OAM_RX_SFBIP_23_INT_MASK 9
#define TEST_OAM_RX_SFBIP_24_INT_MASK 10
#define TEST_OAM_RX_SFBIP_25_INT_MASK 11
#define TEST_OAM_RX_SFBIP_26_INT_MASK 12
#define TEST_OAM_RX_SFBIP_27_INT_MASK 13
#define TEST_OAM_RX_SFBIP_28_INT_MASK 14
#define TEST_OAM_RX_SFBIP_29_INT_MASK 15
#define TEST_OAM_RX_SFBIP_32_INT 0
#define TEST_OAM_RX_SFBIP_33_INT 1
#define TEST_OAM_RX_SFBIP_34_INT 2
#define TEST_OAM_RX_SFBIP_35_INT 3
#define TEST_OAM_RX_SFBIP_36_INT 4
#define TEST_OAM_RX_SFBIP_37_INT 5
#define TEST_OAM_RX_SFBIP_38_INT 6
#define TEST_OAM_RX_SFBIP_39_INT 7
#define TEST_OAM_RX_SFBIP_40_INT 8
#define TEST_OAM_RX_SFBIP_41_INT 9
#define TEST_OAM_RX_SFBIP_42_INT 10
#define TEST_OAM_RX_SFBIP_43_INT 11
#define TEST_OAM_RX_SFBIP_44_INT 12
#define TEST_OAM_RX_SFBIP_45_INT 13
#define TEST_OAM_RX_SFBIP_46_INT 14
#define TEST_OAM_RX_SFBIP_47_INT 15
#define TEST_OAM_RX_SFBIP_32_INT_MASK 0
#define TEST_OAM_RX_SFBIP_33_INT_MASK 1
#define TEST_OAM_RX_SFBIP_34_INT_MASK 2
#define TEST_OAM_RX_SFBIP_35_INT_MASK 3
#define TEST_OAM_RX_SFBIP_36_INT_MASK 4
#define TEST_OAM_RX_SFBIP_37_INT_MASK 5
#define TEST_OAM_RX_SFBIP_38_INT_MASK 6
#define TEST_OAM_RX_SFBIP_39_INT_MASK 7
#define TEST_OAM_RX_SFBIP_40_INT_MASK 8
#define TEST_OAM_RX_SFBIP_41_INT_MASK 9
#define TEST_OAM_RX_SFBIP_42_INT_MASK 10
#define TEST_OAM_RX_SFBIP_43_INT_MASK 11
#define TEST_OAM_RX_SFBIP_44_INT_MASK 12
#define TEST_OAM_RX_SFBIP_45_INT_MASK 13
#define TEST_OAM_RX_SFBIP_46_INT_MASK 14
#define TEST_OAM_RX_SFBIP_47_INT_MASK 15
#define TEST_OAM_RX_SFBIP_59_INT 0
#define TEST_OAM_RX_SFBIP_60_INT 1
#define TEST_OAM_RX_SFBIP_61_INT 2
#define TEST_OAM_RX_SFBIP_62_INT 3
#define TEST_OAM_RX_SFBIP_63_INT 4
#define TEST_OAM_RX_SFBIP_48_INT 5
#define TEST_OAM_RX_SFBIP_49_INT 6
#define TEST_OAM_RX_SFBIP_50_INT 7
#define TEST_OAM_RX_SFBIP_51_INT 8
#define TEST_OAM_RX_SFBIP_52_INT 9
#define TEST_OAM_RX_SFBIP_53_INT 10
#define TEST_OAM_RX_SFBIP_54_INT 11
#define TEST_OAM_RX_SFBIP_55_INT 12
#define TEST_OAM_RX_SFBIP_56_INT 13
#define TEST_OAM_RX_SFBIP_57_INT 14
#define TEST_OAM_RX_SFBIP_58_INT 15
#define TEST_OAM_RX_SFBIP_59_INT_MASK 0
#define TEST_OAM_RX_SFBIP_60_INT_MASK 1
#define TEST_OAM_RX_SFBIP_61_INT_MASK 2
#define TEST_OAM_RX_SFBIP_62_INT_MASK 3
#define TEST_OAM_RX_SFBIP_63_INT_MASK 4
#define TEST_OAM_RX_SFBIP_48_INT_MASK 5
#define TEST_OAM_RX_SFBIP_49_INT_MASK 6
#define TEST_OAM_RX_SFBIP_50_INT_MASK 7
#define TEST_OAM_RX_SFBIP_51_INT_MASK 8
#define TEST_OAM_RX_SFBIP_52_INT_MASK 9
#define TEST_OAM_RX_SFBIP_53_INT_MASK 10
#define TEST_OAM_RX_SFBIP_54_INT_MASK 11
#define TEST_OAM_RX_SFBIP_55_INT_MASK 12
#define TEST_OAM_RX_SFBIP_56_INT_MASK 13
#define TEST_OAM_RX_SFBIP_57_INT_MASK 14
#define TEST_OAM_RX_SFBIP_58_INT_MASK 15
#define TEST_OAM_RX_SFBIP_64_INT 0
#define TEST_OAM_RX_SFBIP_65_INT 1
#define TEST_OAM_RX_SFBIP_66_INT 2
#define TEST_OAM_RX_SFBIP_67_INT 3
#define TEST_OAM_RX_SFBIP_68_INT 4
#define TEST_OAM_RX_SFBIP_69_INT 5
#define TEST_OAM_RX_SFBIP_70_INT 6
#define TEST_OAM_RX_SFBIP_71_INT 7
#define TEST_OAM_RX_SFBIP_72_INT 8
#define TEST_OAM_RX_SFBIP_73_INT 9
#define TEST_OAM_RX_SFBIP_74_INT 10
#define TEST_OAM_RX_SFBIP_75_INT 11
#define TEST_OAM_RX_SFBIP_76_INT 12
#define TEST_OAM_RX_SFBIP_77_INT 13
#define TEST_OAM_RX_SFBIP_78_INT 14
#define TEST_OAM_RX_SFBIP_79_INT 15
#define TEST_OAM_RX_SFBIP_64_INT_MASK 0
#define TEST_OAM_RX_SFBIP_65_INT_MASK 1
#define TEST_OAM_RX_SFBIP_66_INT_MASK 2
#define TEST_OAM_RX_SFBIP_67_INT_MASK 3
#define TEST_OAM_RX_SFBIP_68_INT_MASK 4
#define TEST_OAM_RX_SFBIP_69_INT_MASK 5
#define TEST_OAM_RX_SFBIP_70_INT_MASK 6
#define TEST_OAM_RX_SFBIP_71_INT_MASK 7
#define TEST_OAM_RX_SFBIP_72_INT_MASK 8
#define TEST_OAM_RX_SFBIP_73_INT_MASK 9
#define TEST_OAM_RX_SFBIP_74_INT_MASK 10
#define TEST_OAM_RX_SFBIP_75_INT_MASK 11
#define TEST_OAM_RX_SFBIP_76_INT_MASK 12
#define TEST_OAM_RX_SFBIP_77_INT_MASK 13
#define TEST_OAM_RX_SFBIP_78_INT_MASK 14
#define TEST_OAM_RX_SFBIP_79_INT_MASK 15
#define TEST_OAM_RX_SFBEI_16_INT 0
#define TEST_OAM_RX_SFBEI_17_INT 1
#define TEST_OAM_RX_SFBEI_18_INT 2
#define TEST_OAM_RX_SFBEI_19_INT 3
#define TEST_OAM_RX_SFBEI_20_INT 4
#define TEST_OAM_RX_SFBEI_21_INT 5
#define TEST_OAM_RX_SFBEI_22_INT 6
#define TEST_OAM_RX_SFBEI_23_INT 7
#define TEST_OAM_RX_SFBEI_24_INT 8
#define TEST_OAM_RX_SFBEI_25_INT 9
#define TEST_OAM_RX_SFBEI_26_INT 10
#define TEST_OAM_RX_SFBEI_27_INT 11
#define TEST_OAM_RX_SFBEI_28_INT 12
#define TEST_OAM_RX_SFBEI_29_INT 13
#define TEST_OAM_RX_SFBEI_30_INT 14
#define TEST_OAM_RX_SFBEI_31_INT 15
#define TEST_OAM_RX_SFBEI_16_INT_MASK 0
#define TEST_OAM_RX_SFBEI_17_INT_MASK 1
#define TEST_OAM_RX_SFBEI_18_INT_MASK 2
#define TEST_OAM_RX_SFBEI_19_INT_MASK 3
#define TEST_OAM_RX_SFBEI_20_INT_MASK 4
#define TEST_OAM_RX_SFBEI_21_INT_MASK 5
#define TEST_OAM_RX_SFBEI_22_INT_MASK 6
#define TEST_OAM_RX_SFBEI_23_INT_MASK 7
#define TEST_OAM_RX_SFBEI_24_INT_MASK 8
#define TEST_OAM_RX_SFBEI_25_INT_MASK 9
#define TEST_OAM_RX_SFBEI_26_INT_MASK 10
#define TEST_OAM_RX_SFBEI_27_INT_MASK 11
#define TEST_OAM_RX_SFBEI_28_INT_MASK 12
#define TEST_OAM_RX_SFBEI_29_INT_MASK 13
#define TEST_OAM_RX_SFBEI_30_INT_MASK 14
#define TEST_OAM_RX_SFBEI_31_INT_MASK 15
#define TEST_OAM_RX_SFBEI_32_INT 0
#define TEST_OAM_RX_SFBEI_33_INT 1
#define TEST_OAM_RX_SFBEI_34_INT 2
#define TEST_OAM_RX_SFBEI_35_INT 3
#define TEST_OAM_RX_SFBEI_36_INT 4
#define TEST_OAM_RX_SFBEI_37_INT 5
#define TEST_OAM_RX_SFBEI_38_INT 6
#define TEST_OAM_RX_SFBEI_39_INT 7
#define TEST_OAM_RX_SFBEI_40_INT 8
#define TEST_OAM_RX_SFBEI_41_INT 9
#define TEST_OAM_RX_SFBEI_42_INT 10
#define TEST_OAM_RX_SFBEI_43_INT 11
#define TEST_OAM_RX_SFBEI_44_INT 12
#define TEST_OAM_RX_SFBEI_45_INT 13
#define TEST_OAM_RX_SFBEI_46_INT 14
#define TEST_OAM_RX_SFBEI_47_INT 15
#define TEST_OAM_RX_SFBEI_32_INT_MASK 0
#define TEST_OAM_RX_SFBEI_33_INT_MASK 1
#define TEST_OAM_RX_SFBEI_34_INT_MASK 2
#define TEST_OAM_RX_SFBEI_35_INT_MASK 3
#define TEST_OAM_RX_SFBEI_36_INT_MASK 4
#define TEST_OAM_RX_SFBEI_37_INT_MASK 5
#define TEST_OAM_RX_SFBEI_38_INT_MASK 6
#define TEST_OAM_RX_SFBEI_39_INT_MASK 7
#define TEST_OAM_RX_SFBEI_40_INT_MASK 8
#define TEST_OAM_RX_SFBEI_41_INT_MASK 9
#define TEST_OAM_RX_SFBEI_42_INT_MASK 10
#define TEST_OAM_RX_SFBEI_43_INT_MASK 11
#define TEST_OAM_RX_SFBEI_44_INT_MASK 12
#define TEST_OAM_RX_SFBEI_45_INT_MASK 13
#define TEST_OAM_RX_SFBEI_46_INT_MASK 14
#define TEST_OAM_RX_SFBEI_47_INT_MASK 15
#define TEST_OAM_RX_SFBEI_48_INT 0
#define TEST_OAM_RX_SFBEI_49_INT 1
#define TEST_OAM_RX_SFBEI_50_INT 2
#define TEST_OAM_RX_SFBEI_51_INT 3
#define TEST_OAM_RX_SFBEI_52_INT 4
#define TEST_OAM_RX_SFBEI_53_INT 5
#define TEST_OAM_RX_SFBEI_54_INT 6
#define TEST_OAM_RX_SFBEI_55_INT 7
#define TEST_OAM_RX_SFBEI_56_INT 8
#define TEST_OAM_RX_SFBEI_57_INT 9
#define TEST_OAM_RX_SFBEI_58_INT 10
#define TEST_OAM_RX_SFBEI_59_INT 11
#define TEST_OAM_RX_SFBEI_60_INT 12
#define TEST_OAM_RX_SFBEI_61_INT 13
#define TEST_OAM_RX_SFBEI_62_INT 14
#define TEST_OAM_RX_SFBEI_63_INT 15
#define TEST_OAM_RX_SFBEI_48_INT_MASK 0
#define TEST_OAM_RX_SFBEI_49_INT_MASK 1
#define TEST_OAM_RX_SFBEI_50_INT_MASK 2
#define TEST_OAM_RX_SFBEI_51_INT_MASK 3
#define TEST_OAM_RX_SFBEI_52_INT_MASK 4
#define TEST_OAM_RX_SFBEI_53_INT_MASK 5
#define TEST_OAM_RX_SFBEI_54_INT_MASK 6
#define TEST_OAM_RX_SFBEI_55_INT_MASK 7
#define TEST_OAM_RX_SFBEI_56_INT_MASK 8
#define TEST_OAM_RX_SFBEI_57_INT_MASK 9
#define TEST_OAM_RX_SFBEI_58_INT_MASK 10
#define TEST_OAM_RX_SFBEI_59_INT_MASK 11
#define TEST_OAM_RX_SFBEI_60_INT_MASK 12
#define TEST_OAM_RX_SFBEI_61_INT_MASK 13
#define TEST_OAM_RX_SFBEI_62_INT_MASK 14
#define TEST_OAM_RX_SFBEI_63_INT_MASK 15
#define TEST_OAM_RX_SFBEI_64_INT 0
#define TEST_OAM_RX_SFBEI_65_INT 1
#define TEST_OAM_RX_SFBEI_66_INT 2
#define TEST_OAM_RX_SFBEI_67_INT 3
#define TEST_OAM_RX_SFBEI_68_INT 4
#define TEST_OAM_RX_SFBEI_69_INT 5
#define TEST_OAM_RX_SFBEI_70_INT 6
#define TEST_OAM_RX_SFBEI_71_INT 7
#define TEST_OAM_RX_SFBEI_72_INT 8
#define TEST_OAM_RX_SFBEI_73_INT 9
#define TEST_OAM_RX_SFBEI_74_INT 10
#define TEST_OAM_RX_SFBEI_75_INT 11
#define TEST_OAM_RX_SFBEI_76_INT 12
#define TEST_OAM_RX_SFBEI_77_INT 13
#define TEST_OAM_RX_SFBEI_78_INT 14
#define TEST_OAM_RX_SFBEI_79_INT 15
#define TEST_OAM_RX_SFBEI_64_INT_MASK 0
#define TEST_OAM_RX_SFBEI_65_INT_MASK 1
#define TEST_OAM_RX_SFBEI_66_INT_MASK 2
#define TEST_OAM_RX_SFBEI_67_INT_MASK 3
#define TEST_OAM_RX_SFBEI_68_INT_MASK 4
#define TEST_OAM_RX_SFBEI_69_INT_MASK 5
#define TEST_OAM_RX_SFBEI_70_INT_MASK 6
#define TEST_OAM_RX_SFBEI_71_INT_MASK 7
#define TEST_OAM_RX_SFBEI_72_INT_MASK 8
#define TEST_OAM_RX_SFBEI_73_INT_MASK 9
#define TEST_OAM_RX_SFBEI_74_INT_MASK 10
#define TEST_OAM_RX_SFBEI_75_INT_MASK 11
#define TEST_OAM_RX_SFBEI_76_INT_MASK 12
#define TEST_OAM_RX_SFBEI_77_INT_MASK 13
#define TEST_OAM_RX_SFBEI_78_INT_MASK 14
#define TEST_OAM_RX_SFBEI_79_INT_MASK 15
#define TEST_OAM_RX_BAS_PERIOD_ALM48_INT 0
#define TEST_OAM_RX_BAS_PERIOD_ALM49_INT 1
#define TEST_OAM_RX_BAS_PERIOD_ALM50_INT 2
#define TEST_OAM_RX_BAS_PERIOD_ALM51_INT 3
#define TEST_OAM_RX_BAS_PERIOD_ALM52_INT 4
#define TEST_OAM_RX_BAS_PERIOD_ALM53_INT 5
#define TEST_OAM_RX_BAS_PERIOD_ALM54_INT 6
#define TEST_OAM_RX_BAS_PERIOD_ALM55_INT 7
#define TEST_OAM_RX_BAS_PERIOD_ALM56_INT 8
#define TEST_OAM_RX_BAS_PERIOD_ALM57_INT 9
#define TEST_OAM_RX_BAS_PERIOD_ALM58_INT 10
#define TEST_OAM_RX_BAS_PERIOD_ALM59_INT 11
#define TEST_OAM_RX_BAS_PERIOD_ALM60_INT 12
#define TEST_OAM_RX_BAS_PERIOD_ALM61_INT 13
#define TEST_OAM_RX_BAS_PERIOD_ALM62_INT 14
#define TEST_OAM_RX_BAS_PERIOD_ALM63_INT 15
#define TEST_OAM_RX_BAS_PERIOD_ALM48_INT_MASK 0
#define TEST_OAM_RX_BAS_PERIOD_ALM49_INT_MASK 1
#define TEST_OAM_RX_BAS_PERIOD_ALM50_INT_MASK 2
#define TEST_OAM_RX_BAS_PERIOD_ALM51_INT_MASK 3
#define TEST_OAM_RX_BAS_PERIOD_ALM52_INT_MASK 4
#define TEST_OAM_RX_BAS_PERIOD_ALM53_INT_MASK 5
#define TEST_OAM_RX_BAS_PERIOD_ALM54_INT_MASK 6
#define TEST_OAM_RX_BAS_PERIOD_ALM55_INT_MASK 7
#define TEST_OAM_RX_BAS_PERIOD_ALM56_INT_MASK 8
#define TEST_OAM_RX_BAS_PERIOD_ALM57_INT_MASK 9
#define TEST_OAM_RX_BAS_PERIOD_ALM58_INT_MASK 10
#define TEST_OAM_RX_BAS_PERIOD_ALM59_INT_MASK 11
#define TEST_OAM_RX_BAS_PERIOD_ALM60_INT_MASK 12
#define TEST_OAM_RX_BAS_PERIOD_ALM61_INT_MASK 13
#define TEST_OAM_RX_BAS_PERIOD_ALM62_INT_MASK 14
#define TEST_OAM_RX_BAS_PERIOD_ALM63_INT_MASK 15
#define TEST_OAM_RX_BAS_PERIOD_ALM75_INT 0
#define TEST_OAM_RX_BAS_PERIOD_ALM76_INT 1
#define TEST_OAM_RX_BAS_PERIOD_ALM77_INT 2
#define TEST_OAM_RX_BAS_PERIOD_ALM78_INT 3
#define TEST_OAM_RX_BAS_PERIOD_ALM79_INT 4
#define TEST_OAM_RX_BAS_PERIOD_ALM64_INT 5
#define TEST_OAM_RX_BAS_PERIOD_ALM65_INT 6
#define TEST_OAM_RX_BAS_PERIOD_ALM66_INT 7
#define TEST_OAM_RX_BAS_PERIOD_ALM67_INT 8
#define TEST_OAM_RX_BAS_PERIOD_ALM68_INT 9
#define TEST_OAM_RX_BAS_PERIOD_ALM69_INT 10
#define TEST_OAM_RX_BAS_PERIOD_ALM70_INT 11
#define TEST_OAM_RX_BAS_PERIOD_ALM71_INT 12
#define TEST_OAM_RX_BAS_PERIOD_ALM72_INT 13
#define TEST_OAM_RX_BAS_PERIOD_ALM73_INT 14
#define TEST_OAM_RX_BAS_PERIOD_ALM74_INT 15
#define TEST_OAM_RX_BAS_PERIOD_ALM75_INT_MASK 0
#define TEST_OAM_RX_BAS_PERIOD_ALM76_INT_MASK 1
#define TEST_OAM_RX_BAS_PERIOD_ALM77_INT_MASK 2
#define TEST_OAM_RX_BAS_PERIOD_ALM78_INT_MASK 3
#define TEST_OAM_RX_BAS_PERIOD_ALM79_INT_MASK 4
#define TEST_OAM_RX_BAS_PERIOD_ALM64_INT_MASK 5
#define TEST_OAM_RX_BAS_PERIOD_ALM65_INT_MASK 6
#define TEST_OAM_RX_BAS_PERIOD_ALM66_INT_MASK 7
#define TEST_OAM_RX_BAS_PERIOD_ALM67_INT_MASK 8
#define TEST_OAM_RX_BAS_PERIOD_ALM68_INT_MASK 9
#define TEST_OAM_RX_BAS_PERIOD_ALM69_INT_MASK 10
#define TEST_OAM_RX_BAS_PERIOD_ALM70_INT_MASK 11
#define TEST_OAM_RX_BAS_PERIOD_ALM71_INT_MASK 12
#define TEST_OAM_RX_BAS_PERIOD_ALM72_INT_MASK 13
#define TEST_OAM_RX_BAS_PERIOD_ALM73_INT_MASK 14
#define TEST_OAM_RX_BAS_PERIOD_ALM74_INT_MASK 15
#define TEST_OAM_RX_SDBIP_0_INT 0
#define TEST_OAM_RX_SDBIP_1_INT 1
#define TEST_OAM_RX_SDBIP_2_INT 2
#define TEST_OAM_RX_SDBIP_3_INT 3
#define TEST_OAM_RX_SDBIP_4_INT 4
#define TEST_OAM_RX_SDBIP_5_INT 5
#define TEST_OAM_RX_SDBIP_6_INT 6
#define TEST_OAM_RX_SDBIP_7_INT 7
#define TEST_OAM_RX_SDBIP_8_INT 8
#define TEST_OAM_RX_SDBIP_9_INT 9
#define TEST_OAM_RX_SDBIP_10_INT 10
#define TEST_OAM_RX_SDBIP_11_INT 11
#define TEST_OAM_RX_SDBIP_12_INT 12
#define TEST_OAM_RX_SDBIP_13_INT 13
#define TEST_OAM_RX_SDBIP_14_INT 14
#define TEST_OAM_RX_SDBIP_15_INT 15
#define TEST_OAM_RX_SDBIP_0_INT_MASK 0
#define TEST_OAM_RX_SDBIP_1_INT_MASK 1
#define TEST_OAM_RX_SDBIP_2_INT_MASK 2
#define TEST_OAM_RX_SDBIP_3_INT_MASK 3
#define TEST_OAM_RX_SDBIP_4_INT_MASK 4
#define TEST_OAM_RX_SDBIP_5_INT_MASK 5
#define TEST_OAM_RX_SDBIP_6_INT_MASK 6
#define TEST_OAM_RX_SDBIP_7_INT_MASK 7
#define TEST_OAM_RX_SDBIP_8_INT_MASK 8
#define TEST_OAM_RX_SDBIP_9_INT_MASK 9
#define TEST_OAM_RX_SDBIP_10_INT_MASK 10
#define TEST_OAM_RX_SDBIP_11_INT_MASK 11
#define TEST_OAM_RX_SDBIP_12_INT_MASK 12
#define TEST_OAM_RX_SDBIP_13_INT_MASK 13
#define TEST_OAM_RX_SDBIP_14_INT_MASK 14
#define TEST_OAM_RX_SDBIP_15_INT_MASK 15
#define TEST_OAM_RX_SDBIP_16_INT 0
#define TEST_OAM_RX_SDBIP_17_INT 1
#define TEST_OAM_RX_SDBIP_18_INT 2
#define TEST_OAM_RX_SDBIP_19_INT 3
#define TEST_OAM_RX_SDBIP_20_INT 4
#define TEST_OAM_RX_SDBIP_21_INT 5
#define TEST_OAM_RX_SDBIP_22_INT 6
#define TEST_OAM_RX_SDBIP_23_INT 7
#define TEST_OAM_RX_SDBIP_24_INT 8
#define TEST_OAM_RX_SDBIP_25_INT 9
#define TEST_OAM_RX_SDBIP_26_INT 10
#define TEST_OAM_RX_SDBIP_27_INT 11
#define TEST_OAM_RX_SDBIP_28_INT 12
#define TEST_OAM_RX_SDBIP_29_INT 13
#define TEST_OAM_RX_SDBIP_30_INT 14
#define TEST_OAM_RX_SDBIP_31_INT 15
#define TEST_OAM_RX_SDBIP_16_INT_MASK 0
#define TEST_OAM_RX_SDBIP_17_INT_MASK 1
#define TEST_OAM_RX_SDBIP_18_INT_MASK 2
#define TEST_OAM_RX_SDBIP_19_INT_MASK 3
#define TEST_OAM_RX_SDBIP_20_INT_MASK 4
#define TEST_OAM_RX_SDBIP_21_INT_MASK 5
#define TEST_OAM_RX_SDBIP_22_INT_MASK 6
#define TEST_OAM_RX_SDBIP_23_INT_MASK 7
#define TEST_OAM_RX_SDBIP_24_INT_MASK 8
#define TEST_OAM_RX_SDBIP_25_INT_MASK 9
#define TEST_OAM_RX_SDBIP_26_INT_MASK 10
#define TEST_OAM_RX_SDBIP_27_INT_MASK 11
#define TEST_OAM_RX_SDBIP_28_INT_MASK 12
#define TEST_OAM_RX_SDBIP_29_INT_MASK 13
#define TEST_OAM_RX_SDBIP_30_INT_MASK 14
#define TEST_OAM_RX_SDBIP_31_INT_MASK 15
#define TEST_OAM_RX_SDBIP_32_INT 0
#define TEST_OAM_RX_SDBIP_33_INT 1
#define TEST_OAM_RX_SDBIP_34_INT 2
#define TEST_OAM_RX_SDBIP_35_INT 3
#define TEST_OAM_RX_SDBIP_36_INT 4
#define TEST_OAM_RX_SDBIP_37_INT 5
#define TEST_OAM_RX_SDBIP_38_INT 6
#define TEST_OAM_RX_SDBIP_39_INT 7
#define TEST_OAM_RX_SDBIP_40_INT 8
#define TEST_OAM_RX_SDBIP_41_INT 9
#define TEST_OAM_RX_SDBIP_42_INT 10
#define TEST_OAM_RX_SDBIP_43_INT 11
#define TEST_OAM_RX_SDBIP_44_INT 12
#define TEST_OAM_RX_SDBIP_45_INT 13
#define TEST_OAM_RX_SDBIP_46_INT 14
#define TEST_OAM_RX_SDBIP_47_INT 15
#define TEST_OAM_RX_SDBIP_32_INT_MASK 0
#define TEST_OAM_RX_SDBIP_33_INT_MASK 1
#define TEST_OAM_RX_SDBIP_34_INT_MASK 2
#define TEST_OAM_RX_SDBIP_35_INT_MASK 3
#define TEST_OAM_RX_SDBIP_36_INT_MASK 4
#define TEST_OAM_RX_SDBIP_37_INT_MASK 5
#define TEST_OAM_RX_SDBIP_38_INT_MASK 6
#define TEST_OAM_RX_SDBIP_39_INT_MASK 7
#define TEST_OAM_RX_SDBIP_40_INT_MASK 8
#define TEST_OAM_RX_SDBIP_41_INT_MASK 9
#define TEST_OAM_RX_SDBIP_42_INT_MASK 10
#define TEST_OAM_RX_SDBIP_43_INT_MASK 11
#define TEST_OAM_RX_SDBIP_44_INT_MASK 12
#define TEST_OAM_RX_SDBIP_45_INT_MASK 13
#define TEST_OAM_RX_SDBIP_46_INT_MASK 14
#define TEST_OAM_RX_SDBIP_47_INT_MASK 15
#define TEST_OAM_RX_SDBIP_59_INT 0
#define TEST_OAM_RX_SDBIP_60_INT 1
#define TEST_OAM_RX_SDBIP_61_INT 2
#define TEST_OAM_RX_SDBIP_62_INT 3
#define TEST_OAM_RX_SDBIP_63_INT 4
#define TEST_OAM_RX_SDBIP_48_INT 5
#define TEST_OAM_RX_SDBIP_49_INT 6
#define TEST_OAM_RX_SDBIP_50_INT 7
#define TEST_OAM_RX_SDBIP_51_INT 8
#define TEST_OAM_RX_SDBIP_52_INT 9
#define TEST_OAM_RX_SDBIP_53_INT 10
#define TEST_OAM_RX_SDBIP_54_INT 11
#define TEST_OAM_RX_SDBIP_55_INT 12
#define TEST_OAM_RX_SDBIP_56_INT 13
#define TEST_OAM_RX_SDBIP_57_INT 14
#define TEST_OAM_RX_SDBIP_58_INT 15
#define TEST_OAM_RX_SDBIP_58_INT_MASK 0
#define TEST_OAM_RX_SDBIP_59_INT_MASK 1
#define TEST_OAM_RX_SDBIP_60_INT_MASK 2
#define TEST_OAM_RX_SDBIP_61_INT_MASK 3
#define TEST_OAM_RX_SDBIP_62_INT_MASK 4
#define TEST_OAM_RX_SDBIP_63_INT_MASK 5
#define TEST_OAM_RX_SDBIP_48_INT_MASK 6
#define TEST_OAM_RX_SDBIP_49_INT_MASK 7
#define TEST_OAM_RX_SDBIP_50_INT_MASK 8
#define TEST_OAM_RX_SDBIP_51_INT_MASK 9
#define TEST_OAM_RX_SDBIP_52_INT_MASK 10
#define TEST_OAM_RX_SDBIP_53_INT_MASK 11
#define TEST_OAM_RX_SDBIP_54_INT_MASK 12
#define TEST_OAM_RX_SDBIP_55_INT_MASK 13
#define TEST_OAM_RX_SDBIP_56_INT_MASK 14
#define TEST_OAM_RX_SDBIP_57_INT_MASK 15
#define TEST_OAM_RX_SDBIP_64_INT 0
#define TEST_OAM_RX_SDBIP_65_INT 1
#define TEST_OAM_RX_SDBIP_66_INT 2
#define TEST_OAM_RX_SDBIP_67_INT 3
#define TEST_OAM_RX_SDBIP_68_INT 4
#define TEST_OAM_RX_SDBIP_69_INT 5
#define TEST_OAM_RX_SDBIP_70_INT 6
#define TEST_OAM_RX_SDBIP_71_INT 7
#define TEST_OAM_RX_SDBIP_72_INT 8
#define TEST_OAM_RX_SDBIP_73_INT 9
#define TEST_OAM_RX_SDBIP_74_INT 10
#define TEST_OAM_RX_SDBIP_75_INT 11
#define TEST_OAM_RX_SDBIP_76_INT 12
#define TEST_OAM_RX_SDBIP_77_INT 13
#define TEST_OAM_RX_SDBIP_78_INT 14
#define TEST_OAM_RX_SDBIP_79_INT 15
#define TEST_OAM_RX_SDBIP_64_INT_MASK 0
#define TEST_OAM_RX_SDBIP_65_INT_MASK 1
#define TEST_OAM_RX_SDBIP_66_INT_MASK 2
#define TEST_OAM_RX_SDBIP_67_INT_MASK 3
#define TEST_OAM_RX_SDBIP_68_INT_MASK 4
#define TEST_OAM_RX_SDBIP_69_INT_MASK 5
#define TEST_OAM_RX_SDBIP_70_INT_MASK 6
#define TEST_OAM_RX_SDBIP_71_INT_MASK 7
#define TEST_OAM_RX_SDBIP_72_INT_MASK 8
#define TEST_OAM_RX_SDBIP_73_INT_MASK 9
#define TEST_OAM_RX_SDBIP_74_INT_MASK 10
#define TEST_OAM_RX_SDBIP_75_INT_MASK 11
#define TEST_OAM_RX_SDBIP_76_INT_MASK 12
#define TEST_OAM_RX_SDBIP_77_INT_MASK 13
#define TEST_OAM_RX_SDBIP_78_INT_MASK 14
#define TEST_OAM_RX_SDBIP_79_INT_MASK 15
#define TEST_OAM_RX_BAS_RDI_0_INT 0
#define TEST_OAM_RX_BAS_RDI_1_INT 1
#define TEST_OAM_RX_BAS_RDI_2_INT 2
#define TEST_OAM_RX_BAS_RDI_3_INT 3
#define TEST_OAM_RX_BAS_RDI_4_INT 4
#define TEST_OAM_RX_BAS_RDI_5_INT 5
#define TEST_OAM_RX_BAS_RDI_6_INT 6
#define TEST_OAM_RX_BAS_RDI_7_INT 7
#define TEST_OAM_RX_BAS_RDI_8_INT 8
#define TEST_OAM_RX_BAS_RDI_9_INT 9
#define TEST_OAM_RX_BAS_RDI_10_INT 10
#define TEST_OAM_RX_BAS_RDI_11_INT 11
#define TEST_OAM_RX_BAS_RDI_12_INT 12
#define TEST_OAM_RX_BAS_RDI_13_INT 13
#define TEST_OAM_RX_BAS_RDI_14_INT 14
#define TEST_OAM_RX_BAS_RDI_15_INT 15
#define TEST_OAM_RX_BAS_RDI_0_INT_MASK 0
#define TEST_OAM_RX_BAS_RDI_1_INT_MASK 1
#define TEST_OAM_RX_BAS_RDI_2_INT_MASK 2
#define TEST_OAM_RX_BAS_RDI_3_INT_MASK 3
#define TEST_OAM_RX_BAS_RDI_4_INT_MASK 4
#define TEST_OAM_RX_BAS_RDI_5_INT_MASK 5
#define TEST_OAM_RX_BAS_RDI_6_INT_MASK 6
#define TEST_OAM_RX_BAS_RDI_7_INT_MASK 7
#define TEST_OAM_RX_BAS_RDI_8_INT_MASK 8
#define TEST_OAM_RX_BAS_RDI_9_INT_MASK 9
#define TEST_OAM_RX_BAS_RDI_10_INT_MASK 10
#define TEST_OAM_RX_BAS_RDI_11_INT_MASK 11
#define TEST_OAM_RX_BAS_RDI_12_INT_MASK 12
#define TEST_OAM_RX_BAS_RDI_13_INT_MASK 13
#define TEST_OAM_RX_BAS_RDI_14_INT_MASK 14
#define TEST_OAM_RX_BAS_RDI_15_INT_MASK 15
#define TEST_OAM_RX_BAS_RDI_27_INT 0
#define TEST_OAM_RX_BAS_RDI_28_INT 1
#define TEST_OAM_RX_BAS_RDI_29_INT 2
#define TEST_OAM_RX_BAS_RDI_30_INT 3
#define TEST_OAM_RX_BAS_RDI_31_INT 4
#define TEST_OAM_RX_BAS_RDI_16_INT 5
#define TEST_OAM_RX_BAS_RDI_17_INT 6
#define TEST_OAM_RX_BAS_RDI_18_INT 7
#define TEST_OAM_RX_BAS_RDI_19_INT 8
#define TEST_OAM_RX_BAS_RDI_20_INT 9
#define TEST_OAM_RX_BAS_RDI_21_INT 10
#define TEST_OAM_RX_BAS_RDI_22_INT 11
#define TEST_OAM_RX_BAS_RDI_23_INT 12
#define TEST_OAM_RX_BAS_RDI_24_INT 13
#define TEST_OAM_RX_BAS_RDI_25_INT 14
#define TEST_OAM_RX_BAS_RDI_26_INT 15
#define TEST_OAM_RX_BAS_RDI_26_INT_MASK 0
#define TEST_OAM_RX_BAS_RDI_27_INT_MASK 1
#define TEST_OAM_RX_BAS_RDI_28_INT_MASK 2
#define TEST_OAM_RX_BAS_RDI_29_INT_MASK 3
#define TEST_OAM_RX_BAS_RDI_30_INT_MASK 4
#define TEST_OAM_RX_BAS_RDI_31_INT_MASK 5
#define TEST_OAM_RX_BAS_RDI_16_INT_MASK 6
#define TEST_OAM_RX_BAS_RDI_17_INT_MASK 7
#define TEST_OAM_RX_BAS_RDI_18_INT_MASK 8
#define TEST_OAM_RX_BAS_RDI_19_INT_MASK 9
#define TEST_OAM_RX_BAS_RDI_20_INT_MASK 10
#define TEST_OAM_RX_BAS_RDI_21_INT_MASK 11
#define TEST_OAM_RX_BAS_RDI_22_INT_MASK 12
#define TEST_OAM_RX_BAS_RDI_23_INT_MASK 13
#define TEST_OAM_RX_BAS_RDI_24_INT_MASK 14
#define TEST_OAM_RX_BAS_RDI_25_INT_MASK 15
#define TEST_OAM_RX_BAS_RDI_32_INT 0
#define TEST_OAM_RX_BAS_RDI_33_INT 1
#define TEST_OAM_RX_BAS_RDI_34_INT 2
#define TEST_OAM_RX_BAS_RDI_35_INT 3
#define TEST_OAM_RX_BAS_RDI_36_INT 4
#define TEST_OAM_RX_BAS_RDI_37_INT 5
#define TEST_OAM_RX_BAS_RDI_38_INT 6
#define TEST_OAM_RX_BAS_RDI_39_INT 7
#define TEST_OAM_RX_BAS_RDI_40_INT 8
#define TEST_OAM_RX_BAS_RDI_41_INT 9
#define TEST_OAM_RX_BAS_RDI_42_INT 10
#define TEST_OAM_RX_BAS_RDI_43_INT 11
#define TEST_OAM_RX_BAS_RDI_44_INT 12
#define TEST_OAM_RX_BAS_RDI_45_INT 13
#define TEST_OAM_RX_BAS_RDI_46_INT 14
#define TEST_OAM_RX_BAS_RDI_47_INT 15
#define TEST_OAM_RX_BAS_RDI_32_INT_MASK 0
#define TEST_OAM_RX_BAS_RDI_33_INT_MASK 1
#define TEST_OAM_RX_BAS_RDI_34_INT_MASK 2
#define TEST_OAM_RX_BAS_RDI_35_INT_MASK 3
#define TEST_OAM_RX_BAS_RDI_36_INT_MASK 4
#define TEST_OAM_RX_BAS_RDI_37_INT_MASK 5
#define TEST_OAM_RX_BAS_RDI_38_INT_MASK 6
#define TEST_OAM_RX_BAS_RDI_39_INT_MASK 7
#define TEST_OAM_RX_BAS_RDI_40_INT_MASK 8
#define TEST_OAM_RX_BAS_RDI_41_INT_MASK 9
#define TEST_OAM_RX_BAS_RDI_42_INT_MASK 10
#define TEST_OAM_RX_BAS_RDI_43_INT_MASK 11
#define TEST_OAM_RX_BAS_RDI_44_INT_MASK 12
#define TEST_OAM_RX_BAS_RDI_45_INT_MASK 13
#define TEST_OAM_RX_BAS_RDI_46_INT_MASK 14
#define TEST_OAM_RX_BAS_RDI_47_INT_MASK 15
#define TEST_OAM_RX_BAS_RDI_48_INT 0
#define TEST_OAM_RX_BAS_RDI_49_INT 1
#define TEST_OAM_RX_BAS_RDI_50_INT 2
#define TEST_OAM_RX_BAS_RDI_51_INT 3
#define TEST_OAM_RX_BAS_RDI_52_INT 4
#define TEST_OAM_RX_BAS_RDI_53_INT 5
#define TEST_OAM_RX_BAS_RDI_54_INT 6
#define TEST_OAM_RX_BAS_RDI_55_INT 7
#define TEST_OAM_RX_BAS_RDI_56_INT 8
#define TEST_OAM_RX_BAS_RDI_57_INT 9
#define TEST_OAM_RX_BAS_RDI_58_INT 10
#define TEST_OAM_RX_BAS_RDI_59_INT 11
#define TEST_OAM_RX_BAS_RDI_60_INT 12
#define TEST_OAM_RX_BAS_RDI_61_INT 13
#define TEST_OAM_RX_BAS_RDI_62_INT 14
#define TEST_OAM_RX_BAS_RDI_63_INT 15
#define TEST_OAM_RX_BAS_RDI_48_INT_MASK 0
#define TEST_OAM_RX_BAS_RDI_49_INT_MASK 1
#define TEST_OAM_RX_BAS_RDI_50_INT_MASK 2
#define TEST_OAM_RX_BAS_RDI_51_INT_MASK 3
#define TEST_OAM_RX_BAS_RDI_52_INT_MASK 4
#define TEST_OAM_RX_BAS_RDI_53_INT_MASK 5
#define TEST_OAM_RX_BAS_RDI_54_INT_MASK 6
#define TEST_OAM_RX_BAS_RDI_55_INT_MASK 7
#define TEST_OAM_RX_BAS_RDI_56_INT_MASK 8
#define TEST_OAM_RX_BAS_RDI_57_INT_MASK 9
#define TEST_OAM_RX_BAS_RDI_58_INT_MASK 10
#define TEST_OAM_RX_BAS_RDI_59_INT_MASK 11
#define TEST_OAM_RX_BAS_RDI_60_INT_MASK 12
#define TEST_OAM_RX_BAS_RDI_61_INT_MASK 13
#define TEST_OAM_RX_BAS_RDI_62_INT_MASK 14
#define TEST_OAM_RX_BAS_RDI_63_INT_MASK 15
#define TEST_OAM_RX_BAS_RDI_64_INT 0
#define TEST_OAM_RX_BAS_RDI_65_INT 1
#define TEST_OAM_RX_BAS_RDI_66_INT 2
#define TEST_OAM_RX_BAS_RDI_67_INT 3
#define TEST_OAM_RX_BAS_RDI_68_INT 4
#define TEST_OAM_RX_BAS_RDI_69_INT 5
#define TEST_OAM_RX_BAS_RDI_70_INT 6
#define TEST_OAM_RX_BAS_RDI_71_INT 7
#define TEST_OAM_RX_BAS_RDI_72_INT 8
#define TEST_OAM_RX_BAS_RDI_73_INT 9
#define TEST_OAM_RX_BAS_RDI_74_INT 10
#define TEST_OAM_RX_BAS_RDI_75_INT 11
#define TEST_OAM_RX_BAS_RDI_76_INT 12
#define TEST_OAM_RX_BAS_RDI_77_INT 13
#define TEST_OAM_RX_BAS_RDI_78_INT 14
#define TEST_OAM_RX_BAS_RDI_79_INT 15
#define TEST_OAM_RX_BAS_RDI_64_INT_MASK 0
#define TEST_OAM_RX_BAS_RDI_65_INT_MASK 1
#define TEST_OAM_RX_BAS_RDI_66_INT_MASK 2
#define TEST_OAM_RX_BAS_RDI_67_INT_MASK 3
#define TEST_OAM_RX_BAS_RDI_68_INT_MASK 4
#define TEST_OAM_RX_BAS_RDI_69_INT_MASK 5
#define TEST_OAM_RX_BAS_RDI_70_INT_MASK 6
#define TEST_OAM_RX_BAS_RDI_71_INT_MASK 7
#define TEST_OAM_RX_BAS_RDI_72_INT_MASK 8
#define TEST_OAM_RX_BAS_RDI_73_INT_MASK 9
#define TEST_OAM_RX_BAS_RDI_74_INT_MASK 10
#define TEST_OAM_RX_BAS_RDI_75_INT_MASK 11
#define TEST_OAM_RX_BAS_RDI_76_INT_MASK 12
#define TEST_OAM_RX_BAS_RDI_77_INT_MASK 13
#define TEST_OAM_RX_BAS_RDI_78_INT_MASK 14
#define TEST_OAM_RX_BAS_RDI_79_INT_MASK 15
#define TEST_OAM_RX_BAS_CSF_LPI_0_INT 0
#define TEST_OAM_RX_BAS_CSF_LPI_1_INT 1
#define TEST_OAM_RX_BAS_CSF_LPI_2_INT 2
#define TEST_OAM_RX_BAS_CSF_LPI_3_INT 3
#define TEST_OAM_RX_BAS_CSF_LPI_4_INT 4
#define TEST_OAM_RX_BAS_CSF_LPI_5_INT 5
#define TEST_OAM_RX_BAS_CSF_LPI_6_INT 6
#define TEST_OAM_RX_BAS_CSF_LPI_7_INT 7
#define TEST_OAM_RX_BAS_CSF_LPI_8_INT 8
#define TEST_OAM_RX_BAS_CSF_LPI_9_INT 9
#define TEST_OAM_RX_BAS_CSF_LPI_10_INT 10
#define TEST_OAM_RX_BAS_CSF_LPI_11_INT 11
#define TEST_OAM_RX_BAS_CSF_LPI_12_INT 12
#define TEST_OAM_RX_BAS_CSF_LPI_13_INT 13
#define TEST_OAM_RX_BAS_CSF_LPI_14_INT 14
#define TEST_OAM_RX_BAS_CSF_LPI_15_INT 15
#define TEST_OAM_RX_BAS_CSF_LPI_0_INT_MASK 0
#define TEST_OAM_RX_BAS_CSF_LPI_1_INT_MASK 1
#define TEST_OAM_RX_BAS_CSF_LPI_2_INT_MASK 2
#define TEST_OAM_RX_BAS_CSF_LPI_3_INT_MASK 3
#define TEST_OAM_RX_BAS_CSF_LPI_4_INT_MASK 4
#define TEST_OAM_RX_BAS_CSF_LPI_5_INT_MASK 5
#define TEST_OAM_RX_BAS_CSF_LPI_6_INT_MASK 6
#define TEST_OAM_RX_BAS_CSF_LPI_7_INT_MASK 7
#define TEST_OAM_RX_BAS_CSF_LPI_8_INT_MASK 8
#define TEST_OAM_RX_BAS_CSF_LPI_9_INT_MASK 9
#define TEST_OAM_RX_BAS_CSF_LPI_10_INT_MASK 10
#define TEST_OAM_RX_BAS_CSF_LPI_11_INT_MASK 11
#define TEST_OAM_RX_BAS_CSF_LPI_12_INT_MASK 12
#define TEST_OAM_RX_BAS_CSF_LPI_13_INT_MASK 13
#define TEST_OAM_RX_BAS_CSF_LPI_14_INT_MASK 14
#define TEST_OAM_RX_BAS_CSF_LPI_15_INT_MASK 15
#define TEST_OAM_RX_BAS_CSF_LPI_16_INT 0
#define TEST_OAM_RX_BAS_CSF_LPI_17_INT 1
#define TEST_OAM_RX_BAS_CSF_LPI_18_INT 2
#define TEST_OAM_RX_BAS_CSF_LPI_19_INT 3
#define TEST_OAM_RX_BAS_CSF_LPI_20_INT 4
#define TEST_OAM_RX_BAS_CSF_LPI_21_INT 5
#define TEST_OAM_RX_BAS_CSF_LPI_22_INT 6
#define TEST_OAM_RX_BAS_CSF_LPI_23_INT 7
#define TEST_OAM_RX_BAS_CSF_LPI_24_INT 8
#define TEST_OAM_RX_BAS_CSF_LPI_25_INT 9
#define TEST_OAM_RX_BAS_CSF_LPI_26_INT 10
#define TEST_OAM_RX_BAS_CSF_LPI_27_INT 11
#define TEST_OAM_RX_BAS_CSF_LPI_28_INT 12
#define TEST_OAM_RX_BAS_CSF_LPI_29_INT 13
#define TEST_OAM_RX_BAS_CSF_LPI_30_INT 14
#define TEST_OAM_RX_BAS_CSF_LPI_31_INT 15
#define TEST_OAM_RX_BAS_CSF_LPI_16_INT_MASK 0
#define TEST_OAM_RX_BAS_CSF_LPI_17_INT_MASK 1
#define TEST_OAM_RX_BAS_CSF_LPI_18_INT_MASK 2
#define TEST_OAM_RX_BAS_CSF_LPI_19_INT_MASK 3
#define TEST_OAM_RX_BAS_CSF_LPI_20_INT_MASK 4
#define TEST_OAM_RX_BAS_CSF_LPI_21_INT_MASK 5
#define TEST_OAM_RX_BAS_CSF_LPI_22_INT_MASK 6
#define TEST_OAM_RX_BAS_CSF_LPI_23_INT_MASK 7
#define TEST_OAM_RX_BAS_CSF_LPI_24_INT_MASK 8
#define TEST_OAM_RX_BAS_CSF_LPI_25_INT_MASK 9
#define TEST_OAM_RX_BAS_CSF_LPI_26_INT_MASK 10
#define TEST_OAM_RX_BAS_CSF_LPI_27_INT_MASK 11
#define TEST_OAM_RX_BAS_CSF_LPI_28_INT_MASK 12
#define TEST_OAM_RX_BAS_CSF_LPI_29_INT_MASK 13
#define TEST_OAM_RX_BAS_CSF_LPI_30_INT_MASK 14
#define TEST_OAM_RX_BAS_CSF_LPI_31_INT_MASK 15
#define TEST_OAM_RX_BAS_CSF_LPI_32_INT 0
#define TEST_OAM_RX_BAS_CSF_LPI_33_INT 1
#define TEST_OAM_RX_BAS_CSF_LPI_34_INT 2
#define TEST_OAM_RX_BAS_CSF_LPI_35_INT 3
#define TEST_OAM_RX_BAS_CSF_LPI_36_INT 4
#define TEST_OAM_RX_BAS_CSF_LPI_37_INT 5
#define TEST_OAM_RX_BAS_CSF_LPI_38_INT 6
#define TEST_OAM_RX_BAS_CSF_LPI_39_INT 7
#define TEST_OAM_RX_BAS_CSF_LPI_40_INT 8
#define TEST_OAM_RX_BAS_CSF_LPI_41_INT 9
#define TEST_OAM_RX_BAS_CSF_LPI_42_INT 10
#define TEST_OAM_RX_BAS_CSF_LPI_43_INT 11
#define TEST_OAM_RX_BAS_CSF_LPI_44_INT 12
#define TEST_OAM_RX_BAS_CSF_LPI_45_INT 13
#define TEST_OAM_RX_BAS_CSF_LPI_46_INT 14
#define TEST_OAM_RX_BAS_CSF_LPI_47_INT 15
#define TEST_OAM_RX_BAS_CSF_LPI_32_INT_MASK 0
#define TEST_OAM_RX_BAS_CSF_LPI_33_INT_MASK 1
#define TEST_OAM_RX_BAS_CSF_LPI_34_INT_MASK 2
#define TEST_OAM_RX_BAS_CSF_LPI_35_INT_MASK 3
#define TEST_OAM_RX_BAS_CSF_LPI_36_INT_MASK 4
#define TEST_OAM_RX_BAS_CSF_LPI_37_INT_MASK 5
#define TEST_OAM_RX_BAS_CSF_LPI_38_INT_MASK 6
#define TEST_OAM_RX_BAS_CSF_LPI_39_INT_MASK 7
#define TEST_OAM_RX_BAS_CSF_LPI_40_INT_MASK 8
#define TEST_OAM_RX_BAS_CSF_LPI_41_INT_MASK 9
#define TEST_OAM_RX_BAS_CSF_LPI_42_INT_MASK 10
#define TEST_OAM_RX_BAS_CSF_LPI_43_INT_MASK 11
#define TEST_OAM_RX_BAS_CSF_LPI_44_INT_MASK 12
#define TEST_OAM_RX_BAS_CSF_LPI_45_INT_MASK 13
#define TEST_OAM_RX_BAS_CSF_LPI_46_INT_MASK 14
#define TEST_OAM_RX_BAS_CSF_LPI_47_INT_MASK 15
#define TEST_OAM_RX_BAS_CSF_LPI_48_INT 0
#define TEST_OAM_RX_BAS_CSF_LPI_49_INT 1
#define TEST_OAM_RX_BAS_CSF_LPI_50_INT 2
#define TEST_OAM_RX_BAS_CSF_LPI_51_INT 3
#define TEST_OAM_RX_BAS_CSF_LPI_52_INT 4
#define TEST_OAM_RX_BAS_CSF_LPI_53_INT 5
#define TEST_OAM_RX_BAS_CSF_LPI_54_INT 6
#define TEST_OAM_RX_BAS_CSF_LPI_55_INT 7
#define TEST_OAM_RX_BAS_CSF_LPI_56_INT 8
#define TEST_OAM_RX_BAS_CSF_LPI_57_INT 9
#define TEST_OAM_RX_BAS_CSF_LPI_58_INT 10
#define TEST_OAM_RX_BAS_CSF_LPI_59_INT 11
#define TEST_OAM_RX_BAS_CSF_LPI_60_INT 12
#define TEST_OAM_RX_BAS_CSF_LPI_61_INT 13
#define TEST_OAM_RX_BAS_CSF_LPI_62_INT 14
#define TEST_OAM_RX_BAS_CSF_LPI_63_INT 15
#define TEST_OAM_RX_BAS_CSF_LPI_48_INT_MASK 0
#define TEST_OAM_RX_BAS_CSF_LPI_49_INT_MASK 1
#define TEST_OAM_RX_BAS_CSF_LPI_50_INT_MASK 2
#define TEST_OAM_RX_BAS_CSF_LPI_51_INT_MASK 3
#define TEST_OAM_RX_BAS_CSF_LPI_52_INT_MASK 4
#define TEST_OAM_RX_BAS_CSF_LPI_53_INT_MASK 5
#define TEST_OAM_RX_BAS_CSF_LPI_54_INT_MASK 6
#define TEST_OAM_RX_BAS_CSF_LPI_55_INT_MASK 7
#define TEST_OAM_RX_BAS_CSF_LPI_56_INT_MASK 8
#define TEST_OAM_RX_BAS_CSF_LPI_57_INT_MASK 9
#define TEST_OAM_RX_BAS_CSF_LPI_58_INT_MASK 10
#define TEST_OAM_RX_BAS_CSF_LPI_59_INT_MASK 11
#define TEST_OAM_RX_BAS_CSF_LPI_60_INT_MASK 12
#define TEST_OAM_RX_BAS_CSF_LPI_61_INT_MASK 13
#define TEST_OAM_RX_BAS_CSF_LPI_62_INT_MASK 14
#define TEST_OAM_RX_BAS_CSF_LPI_63_INT_MASK 15
#define TEST_OAM_RX_BAS_CSF_LPI_75_INT 0
#define TEST_OAM_RX_BAS_CSF_LPI_76_INT 1
#define TEST_OAM_RX_BAS_CSF_LPI_77_INT 2
#define TEST_OAM_RX_BAS_CSF_LPI_78_INT 3
#define TEST_OAM_RX_BAS_CSF_LPI_79_INT 4
#define TEST_OAM_RX_BAS_CSF_LPI_64_INT 5
#define TEST_OAM_RX_BAS_CSF_LPI_65_INT 6
#define TEST_OAM_RX_BAS_CSF_LPI_66_INT 7
#define TEST_OAM_RX_BAS_CSF_LPI_67_INT 8
#define TEST_OAM_RX_BAS_CSF_LPI_68_INT 9
#define TEST_OAM_RX_BAS_CSF_LPI_69_INT 10
#define TEST_OAM_RX_BAS_CSF_LPI_70_INT 11
#define TEST_OAM_RX_BAS_CSF_LPI_71_INT 12
#define TEST_OAM_RX_BAS_CSF_LPI_72_INT 13
#define TEST_OAM_RX_BAS_CSF_LPI_73_INT 14
#define TEST_OAM_RX_BAS_CSF_LPI_74_INT 15
#define TEST_OAM_RX_BAS_CSF_LPI_74_INT_MASK 0
#define TEST_OAM_RX_BAS_CSF_LPI_75_INT_MASK 1
#define TEST_OAM_RX_BAS_CSF_LPI_76_INT_MASK 2
#define TEST_OAM_RX_BAS_CSF_LPI_77_INT_MASK 3
#define TEST_OAM_RX_BAS_CSF_LPI_78_INT_MASK 4
#define TEST_OAM_RX_BAS_CSF_LPI_79_INT_MASK 5
#define TEST_OAM_RX_BAS_CSF_LPI_64_INT_MASK 6
#define TEST_OAM_RX_BAS_CSF_LPI_65_INT_MASK 7
#define TEST_OAM_RX_BAS_CSF_LPI_66_INT_MASK 8
#define TEST_OAM_RX_BAS_CSF_LPI_67_INT_MASK 9
#define TEST_OAM_RX_BAS_CSF_LPI_68_INT_MASK 10
#define TEST_OAM_RX_BAS_CSF_LPI_69_INT_MASK 11
#define TEST_OAM_RX_BAS_CSF_LPI_70_INT_MASK 12
#define TEST_OAM_RX_BAS_CSF_LPI_71_INT_MASK 13
#define TEST_OAM_RX_BAS_CSF_LPI_72_INT_MASK 14
#define TEST_OAM_RX_BAS_CSF_LPI_73_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_LF_0_INT 0
#define TEST_OAM_RX_BAS_CS_LF_1_INT 1
#define TEST_OAM_RX_BAS_CS_LF_2_INT 2
#define TEST_OAM_RX_BAS_CS_LF_3_INT 3
#define TEST_OAM_RX_BAS_CS_LF_4_INT 4
#define TEST_OAM_RX_BAS_CS_LF_5_INT 5
#define TEST_OAM_RX_BAS_CS_LF_6_INT 6
#define TEST_OAM_RX_BAS_CS_LF_7_INT 7
#define TEST_OAM_RX_BAS_CS_LF_8_INT 8
#define TEST_OAM_RX_BAS_CS_LF_9_INT 9
#define TEST_OAM_RX_BAS_CS_LF_10_INT 10
#define TEST_OAM_RX_BAS_CS_LF_11_INT 11
#define TEST_OAM_RX_BAS_CS_LF_12_INT 12
#define TEST_OAM_RX_BAS_CS_LF_13_INT 13
#define TEST_OAM_RX_BAS_CS_LF_14_INT 14
#define TEST_OAM_RX_BAS_CS_LF_15_INT 15
#define TEST_OAM_RX_BAS_CS_LF_0_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_LF_1_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_LF_2_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_LF_3_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_LF_4_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_LF_5_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_LF_6_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_LF_7_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_LF_8_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_LF_9_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_LF_10_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_LF_11_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_LF_12_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_LF_13_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_LF_14_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_LF_15_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_LF_16_INT 0
#define TEST_OAM_RX_BAS_CS_LF_17_INT 1
#define TEST_OAM_RX_BAS_CS_LF_18_INT 2
#define TEST_OAM_RX_BAS_CS_LF_19_INT 3
#define TEST_OAM_RX_BAS_CS_LF_20_INT 4
#define TEST_OAM_RX_BAS_CS_LF_21_INT 5
#define TEST_OAM_RX_BAS_CS_LF_22_INT 6
#define TEST_OAM_RX_BAS_CS_LF_23_INT 7
#define TEST_OAM_RX_BAS_CS_LF_24_INT 8
#define TEST_OAM_RX_BAS_CS_LF_25_INT 9
#define TEST_OAM_RX_BAS_CS_LF_26_INT 10
#define TEST_OAM_RX_BAS_CS_LF_27_INT 11
#define TEST_OAM_RX_BAS_CS_LF_28_INT 12
#define TEST_OAM_RX_BAS_CS_LF_29_INT 13
#define TEST_OAM_RX_BAS_CS_LF_30_INT 14
#define TEST_OAM_RX_BAS_CS_LF_31_INT 15
#define TEST_OAM_RX_BAS_CS_LF_16_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_LF_17_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_LF_18_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_LF_19_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_LF_20_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_LF_21_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_LF_22_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_LF_23_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_LF_24_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_LF_25_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_LF_26_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_LF_27_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_LF_28_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_LF_29_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_LF_30_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_LF_31_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_LF_32_INT 0
#define TEST_OAM_RX_BAS_CS_LF_33_INT 1
#define TEST_OAM_RX_BAS_CS_LF_34_INT 2
#define TEST_OAM_RX_BAS_CS_LF_35_INT 3
#define TEST_OAM_RX_BAS_CS_LF_36_INT 4
#define TEST_OAM_RX_BAS_CS_LF_37_INT 5
#define TEST_OAM_RX_BAS_CS_LF_38_INT 6
#define TEST_OAM_RX_BAS_CS_LF_39_INT 7
#define TEST_OAM_RX_BAS_CS_LF_40_INT 8
#define TEST_OAM_RX_BAS_CS_LF_41_INT 9
#define TEST_OAM_RX_BAS_CS_LF_42_INT 10
#define TEST_OAM_RX_BAS_CS_LF_43_INT 11
#define TEST_OAM_RX_BAS_CS_LF_44_INT 12
#define TEST_OAM_RX_BAS_CS_LF_45_INT 13
#define TEST_OAM_RX_BAS_CS_LF_46_INT 14
#define TEST_OAM_RX_BAS_CS_LF_47_INT 15
#define TEST_OAM_RX_BAS_CS_LF_32_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_LF_33_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_LF_34_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_LF_35_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_LF_36_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_LF_37_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_LF_38_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_LF_39_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_LF_40_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_LF_41_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_LF_42_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_LF_43_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_LF_44_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_LF_45_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_LF_46_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_LF_47_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_LF_48_INT 0
#define TEST_OAM_RX_BAS_CS_LF_49_INT 1
#define TEST_OAM_RX_BAS_CS_LF_50_INT 2
#define TEST_OAM_RX_BAS_CS_LF_51_INT 3
#define TEST_OAM_RX_BAS_CS_LF_52_INT 4
#define TEST_OAM_RX_BAS_CS_LF_53_INT 5
#define TEST_OAM_RX_BAS_CS_LF_54_INT 6
#define TEST_OAM_RX_BAS_CS_LF_55_INT 7
#define TEST_OAM_RX_BAS_CS_LF_56_INT 8
#define TEST_OAM_RX_BAS_CS_LF_57_INT 9
#define TEST_OAM_RX_BAS_CS_LF_58_INT 10
#define TEST_OAM_RX_BAS_CS_LF_59_INT 11
#define TEST_OAM_RX_BAS_CS_LF_60_INT 12
#define TEST_OAM_RX_BAS_CS_LF_61_INT 13
#define TEST_OAM_RX_BAS_CS_LF_62_INT 14
#define TEST_OAM_RX_BAS_CS_LF_63_INT 15
#define TEST_OAM_RX_BAS_CS_LF_48_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_LF_49_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_LF_50_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_LF_51_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_LF_52_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_LF_53_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_LF_54_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_LF_55_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_LF_56_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_LF_57_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_LF_58_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_LF_59_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_LF_60_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_LF_61_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_LF_62_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_LF_63_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_LF_64_INT 0
#define TEST_OAM_RX_BAS_CS_LF_65_INT 1
#define TEST_OAM_RX_BAS_CS_LF_66_INT 2
#define TEST_OAM_RX_BAS_CS_LF_67_INT 3
#define TEST_OAM_RX_BAS_CS_LF_68_INT 4
#define TEST_OAM_RX_BAS_CS_LF_69_INT 5
#define TEST_OAM_RX_BAS_CS_LF_70_INT 6
#define TEST_OAM_RX_BAS_CS_LF_71_INT 7
#define TEST_OAM_RX_BAS_CS_LF_72_INT 8
#define TEST_OAM_RX_BAS_CS_LF_73_INT 9
#define TEST_OAM_RX_BAS_CS_LF_74_INT 10
#define TEST_OAM_RX_BAS_CS_LF_75_INT 11
#define TEST_OAM_RX_BAS_CS_LF_76_INT 12
#define TEST_OAM_RX_BAS_CS_LF_77_INT 13
#define TEST_OAM_RX_BAS_CS_LF_78_INT 14
#define TEST_OAM_RX_BAS_CS_LF_79_INT 15
#define TEST_OAM_RX_BAS_CS_LF_64_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_LF_65_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_LF_66_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_LF_67_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_LF_68_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_LF_69_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_LF_70_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_LF_71_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_LF_72_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_LF_73_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_LF_74_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_LF_75_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_LF_76_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_LF_77_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_LF_78_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_LF_79_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_RF_0_INT 0
#define TEST_OAM_RX_BAS_CS_RF_1_INT 1
#define TEST_OAM_RX_BAS_CS_RF_2_INT 2
#define TEST_OAM_RX_BAS_CS_RF_3_INT 3
#define TEST_OAM_RX_BAS_CS_RF_4_INT 4
#define TEST_OAM_RX_BAS_CS_RF_5_INT 5
#define TEST_OAM_RX_BAS_CS_RF_6_INT 6
#define TEST_OAM_RX_BAS_CS_RF_7_INT 7
#define TEST_OAM_RX_BAS_CS_RF_8_INT 8
#define TEST_OAM_RX_BAS_CS_RF_9_INT 9
#define TEST_OAM_RX_BAS_CS_RF_10_INT 10
#define TEST_OAM_RX_BAS_CS_RF_11_INT 11
#define TEST_OAM_RX_BAS_CS_RF_12_INT 12
#define TEST_OAM_RX_BAS_CS_RF_13_INT 13
#define TEST_OAM_RX_BAS_CS_RF_14_INT 14
#define TEST_OAM_RX_BAS_CS_RF_15_INT 15
#define TEST_OAM_RX_BAS_CS_RF_0_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_RF_1_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_RF_2_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_RF_3_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_RF_4_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_RF_5_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_RF_6_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_RF_7_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_RF_8_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_RF_9_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_RF_10_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_RF_11_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_RF_12_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_RF_13_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_RF_14_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_RF_15_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_RF_16_INT 0
#define TEST_OAM_RX_BAS_CS_RF_17_INT 1
#define TEST_OAM_RX_BAS_CS_RF_18_INT 2
#define TEST_OAM_RX_BAS_CS_RF_19_INT 3
#define TEST_OAM_RX_BAS_CS_RF_20_INT 4
#define TEST_OAM_RX_BAS_CS_RF_21_INT 5
#define TEST_OAM_RX_BAS_CS_RF_22_INT 6
#define TEST_OAM_RX_BAS_CS_RF_23_INT 7
#define TEST_OAM_RX_BAS_CS_RF_24_INT 8
#define TEST_OAM_RX_BAS_CS_RF_25_INT 9
#define TEST_OAM_RX_BAS_CS_RF_26_INT 10
#define TEST_OAM_RX_BAS_CS_RF_27_INT 11
#define TEST_OAM_RX_BAS_CS_RF_28_INT 12
#define TEST_OAM_RX_BAS_CS_RF_29_INT 13
#define TEST_OAM_RX_BAS_CS_RF_30_INT 14
#define TEST_OAM_RX_BAS_CS_RF_31_INT 15
#define TEST_OAM_RX_BAS_CS_RF_16_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_RF_17_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_RF_18_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_RF_19_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_RF_20_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_RF_21_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_RF_22_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_RF_23_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_RF_24_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_RF_25_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_RF_26_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_RF_27_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_RF_28_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_RF_29_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_RF_30_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_RF_31_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_RF_43_INT 0
#define TEST_OAM_RX_BAS_CS_RF_44_INT 1
#define TEST_OAM_RX_BAS_CS_RF_45_INT 2
#define TEST_OAM_RX_BAS_CS_RF_46_INT 3
#define TEST_OAM_RX_BAS_CS_RF_47_INT 4
#define TEST_OAM_RX_BAS_CS_RF_32_INT 5
#define TEST_OAM_RX_BAS_CS_RF_33_INT 6
#define TEST_OAM_RX_BAS_CS_RF_34_INT 7
#define TEST_OAM_RX_BAS_CS_RF_35_INT 8
#define TEST_OAM_RX_BAS_CS_RF_36_INT 9
#define TEST_OAM_RX_BAS_CS_RF_37_INT 10
#define TEST_OAM_RX_BAS_CS_RF_38_INT 11
#define TEST_OAM_RX_BAS_CS_RF_39_INT 12
#define TEST_OAM_RX_BAS_CS_RF_40_INT 13
#define TEST_OAM_RX_BAS_CS_RF_41_INT 14
#define TEST_OAM_RX_BAS_CS_RF_42_INT 15
#define TEST_OAM_RX_BAS_CS_RF_42_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_RF_43_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_RF_44_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_RF_45_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_RF_46_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_RF_47_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_RF_32_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_RF_33_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_RF_34_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_RF_35_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_RF_36_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_RF_37_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_RF_38_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_RF_39_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_RF_40_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_RF_41_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_RF_48_INT 0
#define TEST_OAM_RX_BAS_CS_RF_49_INT 1
#define TEST_OAM_RX_BAS_CS_RF_50_INT 2
#define TEST_OAM_RX_BAS_CS_RF_51_INT 3
#define TEST_OAM_RX_BAS_CS_RF_52_INT 4
#define TEST_OAM_RX_BAS_CS_RF_53_INT 5
#define TEST_OAM_RX_BAS_CS_RF_54_INT 6
#define TEST_OAM_RX_BAS_CS_RF_55_INT 7
#define TEST_OAM_RX_BAS_CS_RF_56_INT 8
#define TEST_OAM_RX_BAS_CS_RF_57_INT 9
#define TEST_OAM_RX_BAS_CS_RF_58_INT 10
#define TEST_OAM_RX_BAS_CS_RF_59_INT 11
#define TEST_OAM_RX_BAS_CS_RF_60_INT 12
#define TEST_OAM_RX_BAS_CS_RF_61_INT 13
#define TEST_OAM_RX_BAS_CS_RF_62_INT 14
#define TEST_OAM_RX_BAS_CS_RF_63_INT 15
#define TEST_OAM_RX_BAS_CS_RF_48_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_RF_49_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_RF_50_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_RF_51_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_RF_52_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_RF_53_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_RF_54_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_RF_55_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_RF_56_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_RF_57_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_RF_58_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_RF_59_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_RF_60_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_RF_61_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_RF_62_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_RF_63_INT_MASK 15
#define TEST_OAM_RX_BAS_CS_RF_64_INT 0
#define TEST_OAM_RX_BAS_CS_RF_65_INT 1
#define TEST_OAM_RX_BAS_CS_RF_66_INT 2
#define TEST_OAM_RX_BAS_CS_RF_67_INT 3
#define TEST_OAM_RX_BAS_CS_RF_68_INT 4
#define TEST_OAM_RX_BAS_CS_RF_69_INT 5
#define TEST_OAM_RX_BAS_CS_RF_70_INT 6
#define TEST_OAM_RX_BAS_CS_RF_71_INT 7
#define TEST_OAM_RX_BAS_CS_RF_72_INT 8
#define TEST_OAM_RX_BAS_CS_RF_73_INT 9
#define TEST_OAM_RX_BAS_CS_RF_74_INT 10
#define TEST_OAM_RX_BAS_CS_RF_75_INT 11
#define TEST_OAM_RX_BAS_CS_RF_76_INT 12
#define TEST_OAM_RX_BAS_CS_RF_77_INT 13
#define TEST_OAM_RX_BAS_CS_RF_78_INT 14
#define TEST_OAM_RX_BAS_CS_RF_79_INT 15
#define TEST_OAM_RX_BAS_CS_RF_64_INT_MASK 0
#define TEST_OAM_RX_BAS_CS_RF_65_INT_MASK 1
#define TEST_OAM_RX_BAS_CS_RF_66_INT_MASK 2
#define TEST_OAM_RX_BAS_CS_RF_67_INT_MASK 3
#define TEST_OAM_RX_BAS_CS_RF_68_INT_MASK 4
#define TEST_OAM_RX_BAS_CS_RF_69_INT_MASK 5
#define TEST_OAM_RX_BAS_CS_RF_70_INT_MASK 6
#define TEST_OAM_RX_BAS_CS_RF_71_INT_MASK 7
#define TEST_OAM_RX_BAS_CS_RF_72_INT_MASK 8
#define TEST_OAM_RX_BAS_CS_RF_73_INT_MASK 9
#define TEST_OAM_RX_BAS_CS_RF_74_INT_MASK 10
#define TEST_OAM_RX_BAS_CS_RF_75_INT_MASK 11
#define TEST_OAM_RX_BAS_CS_RF_76_INT_MASK 12
#define TEST_OAM_RX_BAS_CS_RF_77_INT_MASK 13
#define TEST_OAM_RX_BAS_CS_RF_78_INT_MASK 14
#define TEST_OAM_RX_BAS_CS_RF_79_INT_MASK 15
#define TEST_OAM_RX_BAS_CRC_ERR_0_INT 0
#define TEST_OAM_RX_BAS_CRC_ERR_1_INT 1
#define TEST_OAM_RX_BAS_CRC_ERR_2_INT 2
#define TEST_OAM_RX_BAS_CRC_ERR_3_INT 3
#define TEST_OAM_RX_BAS_CRC_ERR_4_INT 4
#define TEST_OAM_RX_BAS_CRC_ERR_5_INT 5
#define TEST_OAM_RX_BAS_CRC_ERR_6_INT 6
#define TEST_OAM_RX_BAS_CRC_ERR_7_INT 7
#define TEST_OAM_RX_BAS_CRC_ERR_8_INT 8
#define TEST_OAM_RX_BAS_CRC_ERR_9_INT 9
#define TEST_OAM_RX_BAS_CRC_ERR_10_INT 10
#define TEST_OAM_RX_BAS_CRC_ERR_11_INT 11
#define TEST_OAM_RX_BAS_CRC_ERR_12_INT 12
#define TEST_OAM_RX_BAS_CRC_ERR_13_INT 13
#define TEST_OAM_RX_BAS_CRC_ERR_14_INT 14
#define TEST_OAM_RX_BAS_CRC_ERR_15_INT 15
#define TEST_OAM_RX_BAS_CRC_ERR_0_INT_MASK 0
#define TEST_OAM_RX_BAS_CRC_ERR_1_INT_MASK 1
#define TEST_OAM_RX_BAS_CRC_ERR_2_INT_MASK 2
#define TEST_OAM_RX_BAS_CRC_ERR_3_INT_MASK 3
#define TEST_OAM_RX_BAS_CRC_ERR_4_INT_MASK 4
#define TEST_OAM_RX_BAS_CRC_ERR_5_INT_MASK 5
#define TEST_OAM_RX_BAS_CRC_ERR_6_INT_MASK 6
#define TEST_OAM_RX_BAS_CRC_ERR_7_INT_MASK 7
#define TEST_OAM_RX_BAS_CRC_ERR_8_INT_MASK 8
#define TEST_OAM_RX_BAS_CRC_ERR_9_INT_MASK 9
#define TEST_OAM_RX_BAS_CRC_ERR_10_INT_MASK 10
#define TEST_OAM_RX_BAS_CRC_ERR_11_INT_MASK 11
#define TEST_OAM_RX_BAS_CRC_ERR_12_INT_MASK 12
#define TEST_OAM_RX_BAS_CRC_ERR_13_INT_MASK 13
#define TEST_OAM_RX_BAS_CRC_ERR_14_INT_MASK 14
#define TEST_OAM_RX_BAS_CRC_ERR_15_INT_MASK 15
#define TEST_OAM_RX_BAS_CRC_ERR_16_INT 0
#define TEST_OAM_RX_BAS_CRC_ERR_17_INT 1
#define TEST_OAM_RX_BAS_CRC_ERR_18_INT 2
#define TEST_OAM_RX_BAS_CRC_ERR_19_INT 3
#define TEST_OAM_RX_BAS_CRC_ERR_20_INT 4
#define TEST_OAM_RX_BAS_CRC_ERR_21_INT 5
#define TEST_OAM_RX_BAS_CRC_ERR_22_INT 6
#define TEST_OAM_RX_BAS_CRC_ERR_23_INT 7
#define TEST_OAM_RX_BAS_CRC_ERR_24_INT 8
#define TEST_OAM_RX_BAS_CRC_ERR_25_INT 9
#define TEST_OAM_RX_BAS_CRC_ERR_26_INT 10
#define TEST_OAM_RX_BAS_CRC_ERR_27_INT 11
#define TEST_OAM_RX_BAS_CRC_ERR_28_INT 12
#define TEST_OAM_RX_BAS_CRC_ERR_29_INT 13
#define TEST_OAM_RX_BAS_CRC_ERR_30_INT 14
#define TEST_OAM_RX_BAS_CRC_ERR_31_INT 15
#define TEST_OAM_RX_BAS_CRC_ERR_16_INT_MASK 0
#define TEST_OAM_RX_BAS_CRC_ERR_17_INT_MASK 1
#define TEST_OAM_RX_BAS_CRC_ERR_18_INT_MASK 2
#define TEST_OAM_RX_BAS_CRC_ERR_19_INT_MASK 3
#define TEST_OAM_RX_BAS_CRC_ERR_20_INT_MASK 4
#define TEST_OAM_RX_BAS_CRC_ERR_21_INT_MASK 5
#define TEST_OAM_RX_BAS_CRC_ERR_22_INT_MASK 6
#define TEST_OAM_RX_BAS_CRC_ERR_23_INT_MASK 7
#define TEST_OAM_RX_BAS_CRC_ERR_24_INT_MASK 8
#define TEST_OAM_RX_BAS_CRC_ERR_25_INT_MASK 9
#define TEST_OAM_RX_BAS_CRC_ERR_26_INT_MASK 10
#define TEST_OAM_RX_BAS_CRC_ERR_27_INT_MASK 11
#define TEST_OAM_RX_BAS_CRC_ERR_28_INT_MASK 12
#define TEST_OAM_RX_BAS_CRC_ERR_29_INT_MASK 13
#define TEST_OAM_RX_BAS_CRC_ERR_30_INT_MASK 14
#define TEST_OAM_RX_BAS_CRC_ERR_31_INT_MASK 15
#define TEST_OAM_RX_BAS_CRC_ERR_32_INT 0
#define TEST_OAM_RX_BAS_CRC_ERR_33_INT 1
#define TEST_OAM_RX_BAS_CRC_ERR_34_INT 2
#define TEST_OAM_RX_BAS_CRC_ERR_35_INT 3
#define TEST_OAM_RX_BAS_CRC_ERR_36_INT 4
#define TEST_OAM_RX_BAS_CRC_ERR_37_INT 5
#define TEST_OAM_RX_BAS_CRC_ERR_38_INT 6
#define TEST_OAM_RX_BAS_CRC_ERR_39_INT 7
#define TEST_OAM_RX_BAS_CRC_ERR_40_INT 8
#define TEST_OAM_RX_BAS_CRC_ERR_41_INT 9
#define TEST_OAM_RX_BAS_CRC_ERR_42_INT 10
#define TEST_OAM_RX_BAS_CRC_ERR_43_INT 11
#define TEST_OAM_RX_BAS_CRC_ERR_44_INT 12
#define TEST_OAM_RX_BAS_CRC_ERR_45_INT 13
#define TEST_OAM_RX_BAS_CRC_ERR_46_INT 14
#define TEST_OAM_RX_BAS_CRC_ERR_47_INT 15
#define TEST_OAM_RX_BAS_CRC_ERR_32_INT_MASK 0
#define TEST_OAM_RX_BAS_CRC_ERR_33_INT_MASK 1
#define TEST_OAM_RX_BAS_CRC_ERR_34_INT_MASK 2
#define TEST_OAM_RX_BAS_CRC_ERR_35_INT_MASK 3
#define TEST_OAM_RX_BAS_CRC_ERR_36_INT_MASK 4
#define TEST_OAM_RX_BAS_CRC_ERR_37_INT_MASK 5
#define TEST_OAM_RX_BAS_CRC_ERR_38_INT_MASK 6
#define TEST_OAM_RX_BAS_CRC_ERR_39_INT_MASK 7
#define TEST_OAM_RX_BAS_CRC_ERR_40_INT_MASK 8
#define TEST_OAM_RX_BAS_CRC_ERR_41_INT_MASK 9
#define TEST_OAM_RX_BAS_CRC_ERR_42_INT_MASK 10
#define TEST_OAM_RX_BAS_CRC_ERR_43_INT_MASK 11
#define TEST_OAM_RX_BAS_CRC_ERR_44_INT_MASK 12
#define TEST_OAM_RX_BAS_CRC_ERR_45_INT_MASK 13
#define TEST_OAM_RX_BAS_CRC_ERR_46_INT_MASK 14
#define TEST_OAM_RX_BAS_CRC_ERR_47_INT_MASK 15
#define TEST_OAM_RX_BAS_CRC_ERR_48_INT 0
#define TEST_OAM_RX_BAS_CRC_ERR_49_INT 1
#define TEST_OAM_RX_BAS_CRC_ERR_50_INT 2
#define TEST_OAM_RX_BAS_CRC_ERR_51_INT 3
#define TEST_OAM_RX_BAS_CRC_ERR_52_INT 4
#define TEST_OAM_RX_BAS_CRC_ERR_53_INT 5
#define TEST_OAM_RX_BAS_CRC_ERR_54_INT 6
#define TEST_OAM_RX_BAS_CRC_ERR_55_INT 7
#define TEST_OAM_RX_BAS_CRC_ERR_56_INT 8
#define TEST_OAM_RX_BAS_CRC_ERR_57_INT 9
#define TEST_OAM_RX_BAS_CRC_ERR_58_INT 10
#define TEST_OAM_RX_BAS_CRC_ERR_59_INT 11
#define TEST_OAM_RX_BAS_CRC_ERR_60_INT 12
#define TEST_OAM_RX_BAS_CRC_ERR_61_INT 13
#define TEST_OAM_RX_BAS_CRC_ERR_62_INT 14
#define TEST_OAM_RX_BAS_CRC_ERR_63_INT 15
#define TEST_OAM_RX_BAS_CRC_ERR_48_INT_MASK 0
#define TEST_OAM_RX_BAS_CRC_ERR_49_INT_MASK 1
#define TEST_OAM_RX_BAS_CRC_ERR_50_INT_MASK 2
#define TEST_OAM_RX_BAS_CRC_ERR_51_INT_MASK 3
#define TEST_OAM_RX_BAS_CRC_ERR_52_INT_MASK 4
#define TEST_OAM_RX_BAS_CRC_ERR_53_INT_MASK 5
#define TEST_OAM_RX_BAS_CRC_ERR_54_INT_MASK 6
#define TEST_OAM_RX_BAS_CRC_ERR_55_INT_MASK 7
#define TEST_OAM_RX_BAS_CRC_ERR_56_INT_MASK 8
#define TEST_OAM_RX_BAS_CRC_ERR_57_INT_MASK 9
#define TEST_OAM_RX_BAS_CRC_ERR_58_INT_MASK 10
#define TEST_OAM_RX_BAS_CRC_ERR_59_INT_MASK 11
#define TEST_OAM_RX_BAS_CRC_ERR_60_INT_MASK 12
#define TEST_OAM_RX_BAS_CRC_ERR_61_INT_MASK 13
#define TEST_OAM_RX_BAS_CRC_ERR_62_INT_MASK 14
#define TEST_OAM_RX_BAS_CRC_ERR_63_INT_MASK 15
#define TEST_OAM_RX_BAS_CRC_ERR_64_INT 0
#define TEST_OAM_RX_BAS_CRC_ERR_65_INT 1
#define TEST_OAM_RX_BAS_CRC_ERR_66_INT 2
#define TEST_OAM_RX_BAS_CRC_ERR_67_INT 3
#define TEST_OAM_RX_BAS_CRC_ERR_68_INT 4
#define TEST_OAM_RX_BAS_CRC_ERR_69_INT 5
#define TEST_OAM_RX_BAS_CRC_ERR_70_INT 6
#define TEST_OAM_RX_BAS_CRC_ERR_71_INT 7
#define TEST_OAM_RX_BAS_CRC_ERR_72_INT 8
#define TEST_OAM_RX_BAS_CRC_ERR_73_INT 9
#define TEST_OAM_RX_BAS_CRC_ERR_74_INT 10
#define TEST_OAM_RX_BAS_CRC_ERR_75_INT 11
#define TEST_OAM_RX_BAS_CRC_ERR_76_INT 12
#define TEST_OAM_RX_BAS_CRC_ERR_77_INT 13
#define TEST_OAM_RX_BAS_CRC_ERR_78_INT 14
#define TEST_OAM_RX_BAS_CRC_ERR_79_INT 15
#define TEST_OAM_RX_BAS_CRC_ERR_64_INT_MASK 0
#define TEST_OAM_RX_BAS_CRC_ERR_65_INT_MASK 1
#define TEST_OAM_RX_BAS_CRC_ERR_66_INT_MASK 2
#define TEST_OAM_RX_BAS_CRC_ERR_67_INT_MASK 3
#define TEST_OAM_RX_BAS_CRC_ERR_68_INT_MASK 4
#define TEST_OAM_RX_BAS_CRC_ERR_69_INT_MASK 5
#define TEST_OAM_RX_BAS_CRC_ERR_70_INT_MASK 6
#define TEST_OAM_RX_BAS_CRC_ERR_71_INT_MASK 7
#define TEST_OAM_RX_BAS_CRC_ERR_72_INT_MASK 8
#define TEST_OAM_RX_BAS_CRC_ERR_73_INT_MASK 9
#define TEST_OAM_RX_BAS_CRC_ERR_74_INT_MASK 10
#define TEST_OAM_RX_BAS_CRC_ERR_75_INT_MASK 11
#define TEST_OAM_RX_BAS_CRC_ERR_76_INT_MASK 12
#define TEST_OAM_RX_BAS_CRC_ERR_77_INT_MASK 13
#define TEST_OAM_RX_BAS_CRC_ERR_78_INT_MASK 14
#define TEST_OAM_RX_BAS_CRC_ERR_79_INT_MASK 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_11_INT 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_12_INT 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_13_INT 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_14_INT 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_15_INT 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_0_INT 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_1_INT 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_2_INT 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_3_INT 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_4_INT 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_5_INT 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_6_INT 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_7_INT 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_8_INT 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_9_INT 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_10_INT 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_10_INT_MASK 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_11_INT_MASK 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_12_INT_MASK 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_13_INT_MASK 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_14_INT_MASK 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_15_INT_MASK 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_0_INT_MASK 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_1_INT_MASK 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_2_INT_MASK 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_3_INT_MASK 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_4_INT_MASK 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_5_INT_MASK 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_6_INT_MASK 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_7_INT_MASK 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_8_INT_MASK 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_9_INT_MASK 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_16_INT 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_17_INT 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_18_INT 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_19_INT 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_20_INT 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_21_INT 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_22_INT 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_23_INT 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_24_INT 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_25_INT 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_26_INT 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_27_INT 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_28_INT 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_29_INT 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_30_INT 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_31_INT 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_16_INT_MASK 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_17_INT_MASK 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_18_INT_MASK 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_19_INT_MASK 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_20_INT_MASK 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_21_INT_MASK 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_22_INT_MASK 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_23_INT_MASK 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_24_INT_MASK 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_25_INT_MASK 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_26_INT_MASK 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_27_INT_MASK 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_28_INT_MASK 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_29_INT_MASK 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_30_INT_MASK 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_31_INT_MASK 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_32_INT 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_33_INT 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_34_INT 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_35_INT 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_36_INT 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_37_INT 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_38_INT 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_39_INT 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_40_INT 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_41_INT 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_42_INT 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_43_INT 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_44_INT 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_45_INT 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_46_INT 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_47_INT 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_32_INT_MASK 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_33_INT_MASK 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_34_INT_MASK 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_35_INT_MASK 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_36_INT_MASK 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_37_INT_MASK 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_38_INT_MASK 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_39_INT_MASK 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_40_INT_MASK 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_41_INT_MASK 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_42_INT_MASK 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_43_INT_MASK 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_44_INT_MASK 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_45_INT_MASK 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_46_INT_MASK 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_47_INT_MASK 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_48_INT 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_49_INT 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_50_INT 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_51_INT 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_52_INT 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_53_INT 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_54_INT 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_55_INT 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_56_INT 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_57_INT 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_58_INT 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_59_INT 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_60_INT 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_61_INT 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_62_INT 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_63_INT 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_48_INT_MASK 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_49_INT_MASK 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_50_INT_MASK 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_51_INT_MASK 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_52_INT_MASK 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_53_INT_MASK 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_54_INT_MASK 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_55_INT_MASK 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_56_INT_MASK 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_57_INT_MASK 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_58_INT_MASK 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_59_INT_MASK 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_60_INT_MASK 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_61_INT_MASK 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_62_INT_MASK 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_63_INT_MASK 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_64_INT 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_65_INT 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_66_INT 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_67_INT 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_68_INT 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_69_INT 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_70_INT 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_71_INT 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_72_INT 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_73_INT 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_74_INT 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_75_INT 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_76_INT 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_77_INT 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_78_INT 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_79_INT 15
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_64_INT_MASK 0
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_65_INT_MASK 1
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_66_INT_MASK 2
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_67_INT_MASK 3
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_68_INT_MASK 4
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_69_INT_MASK 5
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_70_INT_MASK 6
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_71_INT_MASK 7
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_72_INT_MASK 8
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_73_INT_MASK 9
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_74_INT_MASK 10
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_75_INT_MASK 11
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_76_INT_MASK 12
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_77_INT_MASK 13
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_78_INT_MASK 14
#define TEST_OAM_RX_BAS_NO_RECEIVE_ALM_79_INT_MASK 15
#define TEST_OAM_RX_RDI_LF_0_INT 0
#define TEST_OAM_RX_RDI_LF_1_INT 1
#define TEST_OAM_RX_RDI_LF_2_INT 2
#define TEST_OAM_RX_RDI_LF_3_INT 3
#define TEST_OAM_RX_RDI_LF_4_INT 4
#define TEST_OAM_RX_RDI_LF_5_INT 5
#define TEST_OAM_RX_RDI_LF_6_INT 6
#define TEST_OAM_RX_RDI_LF_7_INT 7
#define TEST_OAM_RX_RDI_LF_8_INT 8
#define TEST_OAM_RX_RDI_LF_9_INT 9
#define TEST_OAM_RX_RDI_LF_10_INT 10
#define TEST_OAM_RX_RDI_LF_11_INT 11
#define TEST_OAM_RX_RDI_LF_12_INT 12
#define TEST_OAM_RX_RDI_LF_13_INT 13
#define TEST_OAM_RX_RDI_LF_14_INT 14
#define TEST_OAM_RX_RDI_LF_15_INT 15
#define TEST_OAM_RX_RDI_LF_0_INT_MASK 0
#define TEST_OAM_RX_RDI_LF_1_INT_MASK 1
#define TEST_OAM_RX_RDI_LF_2_INT_MASK 2
#define TEST_OAM_RX_RDI_LF_3_INT_MASK 3
#define TEST_OAM_RX_RDI_LF_4_INT_MASK 4
#define TEST_OAM_RX_RDI_LF_5_INT_MASK 5
#define TEST_OAM_RX_RDI_LF_6_INT_MASK 6
#define TEST_OAM_RX_RDI_LF_7_INT_MASK 7
#define TEST_OAM_RX_RDI_LF_8_INT_MASK 8
#define TEST_OAM_RX_RDI_LF_9_INT_MASK 9
#define TEST_OAM_RX_RDI_LF_10_INT_MASK 10
#define TEST_OAM_RX_RDI_LF_11_INT_MASK 11
#define TEST_OAM_RX_RDI_LF_12_INT_MASK 12
#define TEST_OAM_RX_RDI_LF_13_INT_MASK 13
#define TEST_OAM_RX_RDI_LF_14_INT_MASK 14
#define TEST_OAM_RX_RDI_LF_15_INT_MASK 15
#define TEST_OAM_RX_RDI_LF_16_INT 0
#define TEST_OAM_RX_RDI_LF_17_INT 1
#define TEST_OAM_RX_RDI_LF_18_INT 2
#define TEST_OAM_RX_RDI_LF_19_INT 3
#define TEST_OAM_RX_RDI_LF_20_INT 4
#define TEST_OAM_RX_RDI_LF_21_INT 5
#define TEST_OAM_RX_RDI_LF_22_INT 6
#define TEST_OAM_RX_RDI_LF_23_INT 7
#define TEST_OAM_RX_RDI_LF_24_INT 8
#define TEST_OAM_RX_RDI_LF_25_INT 9
#define TEST_OAM_RX_RDI_LF_26_INT 10
#define TEST_OAM_RX_RDI_LF_27_INT 11
#define TEST_OAM_RX_RDI_LF_28_INT 12
#define TEST_OAM_RX_RDI_LF_29_INT 13
#define TEST_OAM_RX_RDI_LF_30_INT 14
#define TEST_OAM_RX_RDI_LF_31_INT 15
#define TEST_OAM_RX_RDI_LF_16_INT_MASK 0
#define TEST_OAM_RX_RDI_LF_17_INT_MASK 1
#define TEST_OAM_RX_RDI_LF_18_INT_MASK 2
#define TEST_OAM_RX_RDI_LF_19_INT_MASK 3
#define TEST_OAM_RX_RDI_LF_20_INT_MASK 4
#define TEST_OAM_RX_RDI_LF_21_INT_MASK 5
#define TEST_OAM_RX_RDI_LF_22_INT_MASK 6
#define TEST_OAM_RX_RDI_LF_23_INT_MASK 7
#define TEST_OAM_RX_RDI_LF_24_INT_MASK 8
#define TEST_OAM_RX_RDI_LF_25_INT_MASK 9
#define TEST_OAM_RX_RDI_LF_26_INT_MASK 10
#define TEST_OAM_RX_RDI_LF_27_INT_MASK 11
#define TEST_OAM_RX_RDI_LF_28_INT_MASK 12
#define TEST_OAM_RX_RDI_LF_29_INT_MASK 13
#define TEST_OAM_RX_RDI_LF_30_INT_MASK 14
#define TEST_OAM_RX_RDI_LF_31_INT_MASK 15
#define TEST_OAM_RX_RDI_LF_32_INT 0
#define TEST_OAM_RX_RDI_LF_33_INT 1
#define TEST_OAM_RX_RDI_LF_34_INT 2
#define TEST_OAM_RX_RDI_LF_35_INT 3
#define TEST_OAM_RX_RDI_LF_36_INT 4
#define TEST_OAM_RX_RDI_LF_37_INT 5
#define TEST_OAM_RX_RDI_LF_38_INT 6
#define TEST_OAM_RX_RDI_LF_39_INT 7
#define TEST_OAM_RX_RDI_LF_40_INT 8
#define TEST_OAM_RX_RDI_LF_41_INT 9
#define TEST_OAM_RX_RDI_LF_42_INT 10
#define TEST_OAM_RX_RDI_LF_43_INT 11
#define TEST_OAM_RX_RDI_LF_44_INT 12
#define TEST_OAM_RX_RDI_LF_45_INT 13
#define TEST_OAM_RX_RDI_LF_46_INT 14
#define TEST_OAM_RX_RDI_LF_47_INT 15
#define TEST_OAM_RX_RDI_LF_32_INT_MASK 0
#define TEST_OAM_RX_RDI_LF_33_INT_MASK 1
#define TEST_OAM_RX_RDI_LF_34_INT_MASK 2
#define TEST_OAM_RX_RDI_LF_35_INT_MASK 3
#define TEST_OAM_RX_RDI_LF_36_INT_MASK 4
#define TEST_OAM_RX_RDI_LF_37_INT_MASK 5
#define TEST_OAM_RX_RDI_LF_38_INT_MASK 6
#define TEST_OAM_RX_RDI_LF_39_INT_MASK 7
#define TEST_OAM_RX_RDI_LF_40_INT_MASK 8
#define TEST_OAM_RX_RDI_LF_41_INT_MASK 9
#define TEST_OAM_RX_RDI_LF_42_INT_MASK 10
#define TEST_OAM_RX_RDI_LF_43_INT_MASK 11
#define TEST_OAM_RX_RDI_LF_44_INT_MASK 12
#define TEST_OAM_RX_RDI_LF_45_INT_MASK 13
#define TEST_OAM_RX_RDI_LF_46_INT_MASK 14
#define TEST_OAM_RX_RDI_LF_47_INT_MASK 15
#define TEST_OAM_RX_RDI_LF_59_INT 0
#define TEST_OAM_RX_RDI_LF_60_INT 1
#define TEST_OAM_RX_RDI_LF_61_INT 2
#define TEST_OAM_RX_RDI_LF_62_INT 3
#define TEST_OAM_RX_RDI_LF_63_INT 4
#define TEST_OAM_RX_RDI_LF_48_INT 5
#define TEST_OAM_RX_RDI_LF_49_INT 6
#define TEST_OAM_RX_RDI_LF_50_INT 7
#define TEST_OAM_RX_RDI_LF_51_INT 8
#define TEST_OAM_RX_RDI_LF_52_INT 9
#define TEST_OAM_RX_RDI_LF_53_INT 10
#define TEST_OAM_RX_RDI_LF_54_INT 11
#define TEST_OAM_RX_RDI_LF_55_INT 12
#define TEST_OAM_RX_RDI_LF_56_INT 13
#define TEST_OAM_RX_RDI_LF_57_INT 14
#define TEST_OAM_RX_RDI_LF_58_INT 15
#define TEST_OAM_RX_RDI_LF_58_INT_MASK 0
#define TEST_OAM_RX_RDI_LF_59_INT_MASK 1
#define TEST_OAM_RX_RDI_LF_60_INT_MASK 2
#define TEST_OAM_RX_RDI_LF_61_INT_MASK 3
#define TEST_OAM_RX_RDI_LF_62_INT_MASK 4
#define TEST_OAM_RX_RDI_LF_63_INT_MASK 5
#define TEST_OAM_RX_RDI_LF_48_INT_MASK 6
#define TEST_OAM_RX_RDI_LF_49_INT_MASK 7
#define TEST_OAM_RX_RDI_LF_50_INT_MASK 8
#define TEST_OAM_RX_RDI_LF_51_INT_MASK 9
#define TEST_OAM_RX_RDI_LF_52_INT_MASK 10
#define TEST_OAM_RX_RDI_LF_53_INT_MASK 11
#define TEST_OAM_RX_RDI_LF_54_INT_MASK 12
#define TEST_OAM_RX_RDI_LF_55_INT_MASK 13
#define TEST_OAM_RX_RDI_LF_56_INT_MASK 14
#define TEST_OAM_RX_RDI_LF_57_INT_MASK 15
#define TEST_OAM_RX_RDI_LF_64_INT 0
#define TEST_OAM_RX_RDI_LF_65_INT 1
#define TEST_OAM_RX_RDI_LF_66_INT 2
#define TEST_OAM_RX_RDI_LF_67_INT 3
#define TEST_OAM_RX_RDI_LF_68_INT 4
#define TEST_OAM_RX_RDI_LF_69_INT 5
#define TEST_OAM_RX_RDI_LF_70_INT 6
#define TEST_OAM_RX_RDI_LF_71_INT 7
#define TEST_OAM_RX_RDI_LF_72_INT 8
#define TEST_OAM_RX_RDI_LF_73_INT 9
#define TEST_OAM_RX_RDI_LF_74_INT 10
#define TEST_OAM_RX_RDI_LF_75_INT 11
#define TEST_OAM_RX_RDI_LF_76_INT 12
#define TEST_OAM_RX_RDI_LF_77_INT 13
#define TEST_OAM_RX_RDI_LF_78_INT 14
#define TEST_OAM_RX_RDI_LF_79_INT 15
#define TEST_OAM_RX_RDI_LF_64_INT_MASK 0
#define TEST_OAM_RX_RDI_LF_65_INT_MASK 1
#define TEST_OAM_RX_RDI_LF_66_INT_MASK 2
#define TEST_OAM_RX_RDI_LF_67_INT_MASK 3
#define TEST_OAM_RX_RDI_LF_68_INT_MASK 4
#define TEST_OAM_RX_RDI_LF_69_INT_MASK 5
#define TEST_OAM_RX_RDI_LF_70_INT_MASK 6
#define TEST_OAM_RX_RDI_LF_71_INT_MASK 7
#define TEST_OAM_RX_RDI_LF_72_INT_MASK 8
#define TEST_OAM_RX_RDI_LF_73_INT_MASK 9
#define TEST_OAM_RX_RDI_LF_74_INT_MASK 10
#define TEST_OAM_RX_RDI_LF_75_INT_MASK 11
#define TEST_OAM_RX_RDI_LF_76_INT_MASK 12
#define TEST_OAM_RX_RDI_LF_77_INT_MASK 13
#define TEST_OAM_RX_RDI_LF_78_INT_MASK 14
#define TEST_OAM_RX_RDI_LF_79_INT_MASK 15
#define TEST_OAM_RX_SDBEI_0_INT 0
#define TEST_OAM_RX_SDBEI_1_INT 1
#define TEST_OAM_RX_SDBEI_2_INT 2
#define TEST_OAM_RX_SDBEI_3_INT 3
#define TEST_OAM_RX_SDBEI_4_INT 4
#define TEST_OAM_RX_SDBEI_5_INT 5
#define TEST_OAM_RX_SDBEI_6_INT 6
#define TEST_OAM_RX_SDBEI_7_INT 7
#define TEST_OAM_RX_SDBEI_8_INT 8
#define TEST_OAM_RX_SDBEI_9_INT 9
#define TEST_OAM_RX_SDBEI_10_INT 10
#define TEST_OAM_RX_SDBEI_11_INT 11
#define TEST_OAM_RX_SDBEI_12_INT 12
#define TEST_OAM_RX_SDBEI_13_INT 13
#define TEST_OAM_RX_SDBEI_14_INT 14
#define TEST_OAM_RX_SDBEI_15_INT 15
#define TEST_OAM_RX_SDBEI_0_INT_MASK 0
#define TEST_OAM_RX_SDBEI_1_INT_MASK 1
#define TEST_OAM_RX_SDBEI_2_INT_MASK 2
#define TEST_OAM_RX_SDBEI_3_INT_MASK 3
#define TEST_OAM_RX_SDBEI_4_INT_MASK 4
#define TEST_OAM_RX_SDBEI_5_INT_MASK 5
#define TEST_OAM_RX_SDBEI_6_INT_MASK 6
#define TEST_OAM_RX_SDBEI_7_INT_MASK 7
#define TEST_OAM_RX_SDBEI_8_INT_MASK 8
#define TEST_OAM_RX_SDBEI_9_INT_MASK 9
#define TEST_OAM_RX_SDBEI_10_INT_MASK 10
#define TEST_OAM_RX_SDBEI_11_INT_MASK 11
#define TEST_OAM_RX_SDBEI_12_INT_MASK 12
#define TEST_OAM_RX_SDBEI_13_INT_MASK 13
#define TEST_OAM_RX_SDBEI_14_INT_MASK 14
#define TEST_OAM_RX_SDBEI_15_INT_MASK 15
#define TEST_OAM_RX_SDBEI_16_INT 0
#define TEST_OAM_RX_SDBEI_17_INT 1
#define TEST_OAM_RX_SDBEI_18_INT 2
#define TEST_OAM_RX_SDBEI_19_INT 3
#define TEST_OAM_RX_SDBEI_20_INT 4
#define TEST_OAM_RX_SDBEI_21_INT 5
#define TEST_OAM_RX_SDBEI_22_INT 6
#define TEST_OAM_RX_SDBEI_23_INT 7
#define TEST_OAM_RX_SDBEI_24_INT 8
#define TEST_OAM_RX_SDBEI_25_INT 9
#define TEST_OAM_RX_SDBEI_26_INT 10
#define TEST_OAM_RX_SDBEI_27_INT 11
#define TEST_OAM_RX_SDBEI_28_INT 12
#define TEST_OAM_RX_SDBEI_29_INT 13
#define TEST_OAM_RX_SDBEI_30_INT 14
#define TEST_OAM_RX_SDBEI_31_INT 15
#define TEST_OAM_RX_SDBEI_16_INT_MASK 0
#define TEST_OAM_RX_SDBEI_17_INT_MASK 1
#define TEST_OAM_RX_SDBEI_18_INT_MASK 2
#define TEST_OAM_RX_SDBEI_19_INT_MASK 3
#define TEST_OAM_RX_SDBEI_20_INT_MASK 4
#define TEST_OAM_RX_SDBEI_21_INT_MASK 5
#define TEST_OAM_RX_SDBEI_22_INT_MASK 6
#define TEST_OAM_RX_SDBEI_23_INT_MASK 7
#define TEST_OAM_RX_SDBEI_24_INT_MASK 8
#define TEST_OAM_RX_SDBEI_25_INT_MASK 9
#define TEST_OAM_RX_SDBEI_26_INT_MASK 10
#define TEST_OAM_RX_SDBEI_27_INT_MASK 11
#define TEST_OAM_RX_SDBEI_28_INT_MASK 12
#define TEST_OAM_RX_SDBEI_29_INT_MASK 13
#define TEST_OAM_RX_SDBEI_30_INT_MASK 14
#define TEST_OAM_RX_SDBEI_31_INT_MASK 15
#define TEST_OAM_RX_SDBEI_32_INT 0
#define TEST_OAM_RX_SDBEI_33_INT 1
#define TEST_OAM_RX_SDBEI_34_INT 2
#define TEST_OAM_RX_SDBEI_35_INT 3
#define TEST_OAM_RX_SDBEI_36_INT 4
#define TEST_OAM_RX_SDBEI_37_INT 5
#define TEST_OAM_RX_SDBEI_38_INT 6
#define TEST_OAM_RX_SDBEI_39_INT 7
#define TEST_OAM_RX_SDBEI_40_INT 8
#define TEST_OAM_RX_SDBEI_41_INT 9
#define TEST_OAM_RX_SDBEI_42_INT 10
#define TEST_OAM_RX_SDBEI_43_INT 11
#define TEST_OAM_RX_SDBEI_44_INT 12
#define TEST_OAM_RX_SDBEI_45_INT 13
#define TEST_OAM_RX_SDBEI_46_INT 14
#define TEST_OAM_RX_SDBEI_47_INT 15
#define TEST_OAM_RX_SDBEI_32_INT_MASK 0
#define TEST_OAM_RX_SDBEI_33_INT_MASK 1
#define TEST_OAM_RX_SDBEI_34_INT_MASK 2
#define TEST_OAM_RX_SDBEI_35_INT_MASK 3
#define TEST_OAM_RX_SDBEI_36_INT_MASK 4
#define TEST_OAM_RX_SDBEI_37_INT_MASK 5
#define TEST_OAM_RX_SDBEI_38_INT_MASK 6
#define TEST_OAM_RX_SDBEI_39_INT_MASK 7
#define TEST_OAM_RX_SDBEI_40_INT_MASK 8
#define TEST_OAM_RX_SDBEI_41_INT_MASK 9
#define TEST_OAM_RX_SDBEI_42_INT_MASK 10
#define TEST_OAM_RX_SDBEI_43_INT_MASK 11
#define TEST_OAM_RX_SDBEI_44_INT_MASK 12
#define TEST_OAM_RX_SDBEI_45_INT_MASK 13
#define TEST_OAM_RX_SDBEI_46_INT_MASK 14
#define TEST_OAM_RX_SDBEI_47_INT_MASK 15
#define TEST_OAM_RX_SDBEI_48_INT 0
#define TEST_OAM_RX_SDBEI_49_INT 1
#define TEST_OAM_RX_SDBEI_50_INT 2
#define TEST_OAM_RX_SDBEI_51_INT 3
#define TEST_OAM_RX_SDBEI_52_INT 4
#define TEST_OAM_RX_SDBEI_53_INT 5
#define TEST_OAM_RX_SDBEI_54_INT 6
#define TEST_OAM_RX_SDBEI_55_INT 7
#define TEST_OAM_RX_SDBEI_56_INT 8
#define TEST_OAM_RX_SDBEI_57_INT 9
#define TEST_OAM_RX_SDBEI_58_INT 10
#define TEST_OAM_RX_SDBEI_59_INT 11
#define TEST_OAM_RX_SDBEI_60_INT 12
#define TEST_OAM_RX_SDBEI_61_INT 13
#define TEST_OAM_RX_SDBEI_62_INT 14
#define TEST_OAM_RX_SDBEI_63_INT 15
#define TEST_OAM_RX_SDBEI_48_INT_MASK 0
#define TEST_OAM_RX_SDBEI_49_INT_MASK 1
#define TEST_OAM_RX_SDBEI_50_INT_MASK 2
#define TEST_OAM_RX_SDBEI_51_INT_MASK 3
#define TEST_OAM_RX_SDBEI_52_INT_MASK 4
#define TEST_OAM_RX_SDBEI_53_INT_MASK 5
#define TEST_OAM_RX_SDBEI_54_INT_MASK 6
#define TEST_OAM_RX_SDBEI_55_INT_MASK 7
#define TEST_OAM_RX_SDBEI_56_INT_MASK 8
#define TEST_OAM_RX_SDBEI_57_INT_MASK 9
#define TEST_OAM_RX_SDBEI_58_INT_MASK 10
#define TEST_OAM_RX_SDBEI_59_INT_MASK 11
#define TEST_OAM_RX_SDBEI_60_INT_MASK 12
#define TEST_OAM_RX_SDBEI_61_INT_MASK 13
#define TEST_OAM_RX_SDBEI_62_INT_MASK 14
#define TEST_OAM_RX_SDBEI_63_INT_MASK 15
#define TEST_OAM_RX_SDBEI_64_INT 0
#define TEST_OAM_RX_SDBEI_65_INT 1
#define TEST_OAM_RX_SDBEI_66_INT 2
#define TEST_OAM_RX_SDBEI_67_INT 3
#define TEST_OAM_RX_SDBEI_68_INT 4
#define TEST_OAM_RX_SDBEI_69_INT 5
#define TEST_OAM_RX_SDBEI_70_INT 6
#define TEST_OAM_RX_SDBEI_71_INT 7
#define TEST_OAM_RX_SDBEI_72_INT 8
#define TEST_OAM_RX_SDBEI_73_INT 9
#define TEST_OAM_RX_SDBEI_74_INT 10
#define TEST_OAM_RX_SDBEI_75_INT 11
#define TEST_OAM_RX_SDBEI_76_INT 12
#define TEST_OAM_RX_SDBEI_77_INT 13
#define TEST_OAM_RX_SDBEI_78_INT 14
#define TEST_OAM_RX_SDBEI_79_INT 15
#define TEST_OAM_RX_SDBEI_64_INT_MASK 0
#define TEST_OAM_RX_SDBEI_65_INT_MASK 1
#define TEST_OAM_RX_SDBEI_66_INT_MASK 2
#define TEST_OAM_RX_SDBEI_67_INT_MASK 3
#define TEST_OAM_RX_SDBEI_68_INT_MASK 4
#define TEST_OAM_RX_SDBEI_69_INT_MASK 5
#define TEST_OAM_RX_SDBEI_70_INT_MASK 6
#define TEST_OAM_RX_SDBEI_71_INT_MASK 7
#define TEST_OAM_RX_SDBEI_72_INT_MASK 8
#define TEST_OAM_RX_SDBEI_73_INT_MASK 9
#define TEST_OAM_RX_SDBEI_74_INT_MASK 10
#define TEST_OAM_RX_SDBEI_75_INT_MASK 11
#define TEST_OAM_RX_SDBEI_76_INT_MASK 12
#define TEST_OAM_RX_SDBEI_77_INT_MASK 13
#define TEST_OAM_RX_SDBEI_78_INT_MASK 14
#define TEST_OAM_RX_SDBEI_79_INT_MASK 15
#define TEST_OAM_RX_RF_ALM_0_INT 0
#define TEST_OAM_RX_RF_ALM_1_INT 1
#define TEST_OAM_RX_RF_ALM_2_INT 2
#define TEST_OAM_RX_RF_ALM_3_INT 3
#define TEST_OAM_RX_RF_ALM_4_INT 4
#define TEST_OAM_RX_RF_ALM_5_INT 5
#define TEST_OAM_RX_RF_ALM_6_INT 6
#define TEST_OAM_RX_RF_ALM_7_INT 7
#define TEST_OAM_RX_RF_ALM_8_INT 8
#define TEST_OAM_RX_RF_ALM_9_INT 9
#define TEST_OAM_RX_RF_ALM_10_INT 10
#define TEST_OAM_RX_RF_ALM_11_INT 11
#define TEST_OAM_RX_RF_ALM_12_INT 12
#define TEST_OAM_RX_RF_ALM_13_INT 13
#define TEST_OAM_RX_RF_ALM_14_INT 14
#define TEST_OAM_RX_RF_ALM_15_INT 15
#define TEST_OAM_RX_RF_ALM_0_INT_MASK 0
#define TEST_OAM_RX_RF_ALM_1_INT_MASK 1
#define TEST_OAM_RX_RF_ALM_2_INT_MASK 2
#define TEST_OAM_RX_RF_ALM_3_INT_MASK 3
#define TEST_OAM_RX_RF_ALM_4_INT_MASK 4
#define TEST_OAM_RX_RF_ALM_5_INT_MASK 5
#define TEST_OAM_RX_RF_ALM_6_INT_MASK 6
#define TEST_OAM_RX_RF_ALM_7_INT_MASK 7
#define TEST_OAM_RX_RF_ALM_8_INT_MASK 8
#define TEST_OAM_RX_RF_ALM_9_INT_MASK 9
#define TEST_OAM_RX_RF_ALM_10_INT_MASK 10
#define TEST_OAM_RX_RF_ALM_11_INT_MASK 11
#define TEST_OAM_RX_RF_ALM_12_INT_MASK 12
#define TEST_OAM_RX_RF_ALM_13_INT_MASK 13
#define TEST_OAM_RX_RF_ALM_14_INT_MASK 14
#define TEST_OAM_RX_RF_ALM_15_INT_MASK 15
#define TEST_OAM_RX_RF_ALM_27_INT 0
#define TEST_OAM_RX_RF_ALM_28_INT 1
#define TEST_OAM_RX_RF_ALM_29_INT 2
#define TEST_OAM_RX_RF_ALM_30_INT 3
#define TEST_OAM_RX_RF_ALM_31_INT 4
#define TEST_OAM_RX_RF_ALM_16_INT 5
#define TEST_OAM_RX_RF_ALM_17_INT 6
#define TEST_OAM_RX_RF_ALM_18_INT 7
#define TEST_OAM_RX_RF_ALM_19_INT 8
#define TEST_OAM_RX_RF_ALM_20_INT 9
#define TEST_OAM_RX_RF_ALM_21_INT 10
#define TEST_OAM_RX_RF_ALM_22_INT 11
#define TEST_OAM_RX_RF_ALM_23_INT 12
#define TEST_OAM_RX_RF_ALM_24_INT 13
#define TEST_OAM_RX_RF_ALM_25_INT 14
#define TEST_OAM_RX_RF_ALM_26_INT 15
#define TEST_OAM_RX_RF_ALM_26_INT_MASK 0
#define TEST_OAM_RX_RF_ALM_27_INT_MASK 1
#define TEST_OAM_RX_RF_ALM_28_INT_MASK 2
#define TEST_OAM_RX_RF_ALM_29_INT_MASK 3
#define TEST_OAM_RX_RF_ALM_30_INT_MASK 4
#define TEST_OAM_RX_RF_ALM_31_INT_MASK 5
#define TEST_OAM_RX_RF_ALM_16_INT_MASK 6
#define TEST_OAM_RX_RF_ALM_17_INT_MASK 7
#define TEST_OAM_RX_RF_ALM_18_INT_MASK 8
#define TEST_OAM_RX_RF_ALM_19_INT_MASK 9
#define TEST_OAM_RX_RF_ALM_20_INT_MASK 10
#define TEST_OAM_RX_RF_ALM_21_INT_MASK 11
#define TEST_OAM_RX_RF_ALM_22_INT_MASK 12
#define TEST_OAM_RX_RF_ALM_23_INT_MASK 13
#define TEST_OAM_RX_RF_ALM_24_INT_MASK 14
#define TEST_OAM_RX_RF_ALM_25_INT_MASK 15
#define TEST_OAM_RX_RF_ALM_32_INT 0
#define TEST_OAM_RX_RF_ALM_33_INT 1
#define TEST_OAM_RX_RF_ALM_34_INT 2
#define TEST_OAM_RX_RF_ALM_35_INT 3
#define TEST_OAM_RX_RF_ALM_36_INT 4
#define TEST_OAM_RX_RF_ALM_37_INT 5
#define TEST_OAM_RX_RF_ALM_38_INT 6
#define TEST_OAM_RX_RF_ALM_39_INT 7
#define TEST_OAM_RX_RF_ALM_40_INT 8
#define TEST_OAM_RX_RF_ALM_41_INT 9
#define TEST_OAM_RX_RF_ALM_42_INT 10
#define TEST_OAM_RX_RF_ALM_43_INT 11
#define TEST_OAM_RX_RF_ALM_44_INT 12
#define TEST_OAM_RX_RF_ALM_45_INT 13
#define TEST_OAM_RX_RF_ALM_46_INT 14
#define TEST_OAM_RX_RF_ALM_47_INT 15
#define TEST_OAM_RX_RF_ALM_32_INT_MASK 0
#define TEST_OAM_RX_RF_ALM_33_INT_MASK 1
#define TEST_OAM_RX_RF_ALM_34_INT_MASK 2
#define TEST_OAM_RX_RF_ALM_35_INT_MASK 3
#define TEST_OAM_RX_RF_ALM_36_INT_MASK 4
#define TEST_OAM_RX_RF_ALM_37_INT_MASK 5
#define TEST_OAM_RX_RF_ALM_38_INT_MASK 6
#define TEST_OAM_RX_RF_ALM_39_INT_MASK 7
#define TEST_OAM_RX_RF_ALM_40_INT_MASK 8
#define TEST_OAM_RX_RF_ALM_41_INT_MASK 9
#define TEST_OAM_RX_RF_ALM_42_INT_MASK 10
#define TEST_OAM_RX_RF_ALM_43_INT_MASK 11
#define TEST_OAM_RX_RF_ALM_44_INT_MASK 12
#define TEST_OAM_RX_RF_ALM_45_INT_MASK 13
#define TEST_OAM_RX_RF_ALM_46_INT_MASK 14
#define TEST_OAM_RX_RF_ALM_47_INT_MASK 15
#define TEST_OAM_RX_RF_ALM_48_INT 0
#define TEST_OAM_RX_RF_ALM_49_INT 1
#define TEST_OAM_RX_RF_ALM_50_INT 2
#define TEST_OAM_RX_RF_ALM_51_INT 3
#define TEST_OAM_RX_RF_ALM_52_INT 4
#define TEST_OAM_RX_RF_ALM_53_INT 5
#define TEST_OAM_RX_RF_ALM_54_INT 6
#define TEST_OAM_RX_RF_ALM_55_INT 7
#define TEST_OAM_RX_RF_ALM_56_INT 8
#define TEST_OAM_RX_RF_ALM_57_INT 9
#define TEST_OAM_RX_RF_ALM_58_INT 10
#define TEST_OAM_RX_RF_ALM_59_INT 11
#define TEST_OAM_RX_RF_ALM_60_INT 12
#define TEST_OAM_RX_RF_ALM_61_INT 13
#define TEST_OAM_RX_RF_ALM_62_INT 14
#define TEST_OAM_RX_RF_ALM_63_INT 15
#define TEST_OAM_RX_RF_ALM_48_INT_MASK 0
#define TEST_OAM_RX_RF_ALM_49_INT_MASK 1
#define TEST_OAM_RX_RF_ALM_50_INT_MASK 2
#define TEST_OAM_RX_RF_ALM_51_INT_MASK 3
#define TEST_OAM_RX_RF_ALM_52_INT_MASK 4
#define TEST_OAM_RX_RF_ALM_53_INT_MASK 5
#define TEST_OAM_RX_RF_ALM_54_INT_MASK 6
#define TEST_OAM_RX_RF_ALM_55_INT_MASK 7
#define TEST_OAM_RX_RF_ALM_56_INT_MASK 8
#define TEST_OAM_RX_RF_ALM_57_INT_MASK 9
#define TEST_OAM_RX_RF_ALM_58_INT_MASK 10
#define TEST_OAM_RX_RF_ALM_59_INT_MASK 11
#define TEST_OAM_RX_RF_ALM_60_INT_MASK 12
#define TEST_OAM_RX_RF_ALM_61_INT_MASK 13
#define TEST_OAM_RX_RF_ALM_62_INT_MASK 14
#define TEST_OAM_RX_RF_ALM_63_INT_MASK 15
#define TEST_OAM_RX_RF_ALM_64_INT 0
#define TEST_OAM_RX_RF_ALM_65_INT 1
#define TEST_OAM_RX_RF_ALM_66_INT 2
#define TEST_OAM_RX_RF_ALM_67_INT 3
#define TEST_OAM_RX_RF_ALM_68_INT 4
#define TEST_OAM_RX_RF_ALM_69_INT 5
#define TEST_OAM_RX_RF_ALM_70_INT 6
#define TEST_OAM_RX_RF_ALM_71_INT 7
#define TEST_OAM_RX_RF_ALM_72_INT 8
#define TEST_OAM_RX_RF_ALM_73_INT 9
#define TEST_OAM_RX_RF_ALM_74_INT 10
#define TEST_OAM_RX_RF_ALM_75_INT 11
#define TEST_OAM_RX_RF_ALM_76_INT 12
#define TEST_OAM_RX_RF_ALM_77_INT 13
#define TEST_OAM_RX_RF_ALM_78_INT 14
#define TEST_OAM_RX_RF_ALM_79_INT 15
#define TEST_OAM_RX_RF_ALM_64_INT_MASK 0
#define TEST_OAM_RX_RF_ALM_65_INT_MASK 1
#define TEST_OAM_RX_RF_ALM_66_INT_MASK 2
#define TEST_OAM_RX_RF_ALM_67_INT_MASK 3
#define TEST_OAM_RX_RF_ALM_68_INT_MASK 4
#define TEST_OAM_RX_RF_ALM_69_INT_MASK 5
#define TEST_OAM_RX_RF_ALM_70_INT_MASK 6
#define TEST_OAM_RX_RF_ALM_71_INT_MASK 7
#define TEST_OAM_RX_RF_ALM_72_INT_MASK 8
#define TEST_OAM_RX_RF_ALM_73_INT_MASK 9
#define TEST_OAM_RX_RF_ALM_74_INT_MASK 10
#define TEST_OAM_RX_RF_ALM_75_INT_MASK 11
#define TEST_OAM_RX_RF_ALM_76_INT_MASK 12
#define TEST_OAM_RX_RF_ALM_77_INT_MASK 13
#define TEST_OAM_RX_RF_ALM_78_INT_MASK 14
#define TEST_OAM_RX_RF_ALM_79_INT_MASK 15
#define TEST_OAM_RX_LPI_ALM_0_INT 0
#define TEST_OAM_RX_LPI_ALM_1_INT 1
#define TEST_OAM_RX_LPI_ALM_2_INT 2
#define TEST_OAM_RX_LPI_ALM_3_INT 3
#define TEST_OAM_RX_LPI_ALM_4_INT 4
#define TEST_OAM_RX_LPI_ALM_5_INT 5
#define TEST_OAM_RX_LPI_ALM_6_INT 6
#define TEST_OAM_RX_LPI_ALM_7_INT 7
#define TEST_OAM_RX_LPI_ALM_8_INT 8
#define TEST_OAM_RX_LPI_ALM_9_INT 9
#define TEST_OAM_RX_LPI_ALM_10_INT 10
#define TEST_OAM_RX_LPI_ALM_11_INT 11
#define TEST_OAM_RX_LPI_ALM_12_INT 12
#define TEST_OAM_RX_LPI_ALM_13_INT 13
#define TEST_OAM_RX_LPI_ALM_14_INT 14
#define TEST_OAM_RX_LPI_ALM_15_INT 15
#define TEST_OAM_RX_LPI_ALM_0_INT_MASK 0
#define TEST_OAM_RX_LPI_ALM_1_INT_MASK 1
#define TEST_OAM_RX_LPI_ALM_2_INT_MASK 2
#define TEST_OAM_RX_LPI_ALM_3_INT_MASK 3
#define TEST_OAM_RX_LPI_ALM_4_INT_MASK 4
#define TEST_OAM_RX_LPI_ALM_5_INT_MASK 5
#define TEST_OAM_RX_LPI_ALM_6_INT_MASK 6
#define TEST_OAM_RX_LPI_ALM_7_INT_MASK 7
#define TEST_OAM_RX_LPI_ALM_8_INT_MASK 8
#define TEST_OAM_RX_LPI_ALM_9_INT_MASK 9
#define TEST_OAM_RX_LPI_ALM_10_INT_MASK 10
#define TEST_OAM_RX_LPI_ALM_11_INT_MASK 11
#define TEST_OAM_RX_LPI_ALM_12_INT_MASK 12
#define TEST_OAM_RX_LPI_ALM_13_INT_MASK 13
#define TEST_OAM_RX_LPI_ALM_14_INT_MASK 14
#define TEST_OAM_RX_LPI_ALM_15_INT_MASK 15
#define TEST_OAM_RX_LPI_ALM_16_INT 0
#define TEST_OAM_RX_LPI_ALM_17_INT 1
#define TEST_OAM_RX_LPI_ALM_18_INT 2
#define TEST_OAM_RX_LPI_ALM_19_INT 3
#define TEST_OAM_RX_LPI_ALM_20_INT 4
#define TEST_OAM_RX_LPI_ALM_21_INT 5
#define TEST_OAM_RX_LPI_ALM_22_INT 6
#define TEST_OAM_RX_LPI_ALM_23_INT 7
#define TEST_OAM_RX_LPI_ALM_24_INT 8
#define TEST_OAM_RX_LPI_ALM_25_INT 9
#define TEST_OAM_RX_LPI_ALM_26_INT 10
#define TEST_OAM_RX_LPI_ALM_27_INT 11
#define TEST_OAM_RX_LPI_ALM_28_INT 12
#define TEST_OAM_RX_LPI_ALM_29_INT 13
#define TEST_OAM_RX_LPI_ALM_30_INT 14
#define TEST_OAM_RX_LPI_ALM_31_INT 15
#define TEST_OAM_RX_LPI_ALM_16_INT_MASK 0
#define TEST_OAM_RX_LPI_ALM_17_INT_MASK 1
#define TEST_OAM_RX_LPI_ALM_18_INT_MASK 2
#define TEST_OAM_RX_LPI_ALM_19_INT_MASK 3
#define TEST_OAM_RX_LPI_ALM_20_INT_MASK 4
#define TEST_OAM_RX_LPI_ALM_21_INT_MASK 5
#define TEST_OAM_RX_LPI_ALM_22_INT_MASK 6
#define TEST_OAM_RX_LPI_ALM_23_INT_MASK 7
#define TEST_OAM_RX_LPI_ALM_24_INT_MASK 8
#define TEST_OAM_RX_LPI_ALM_25_INT_MASK 9
#define TEST_OAM_RX_LPI_ALM_26_INT_MASK 10
#define TEST_OAM_RX_LPI_ALM_27_INT_MASK 11
#define TEST_OAM_RX_LPI_ALM_28_INT_MASK 12
#define TEST_OAM_RX_LPI_ALM_29_INT_MASK 13
#define TEST_OAM_RX_LPI_ALM_30_INT_MASK 14
#define TEST_OAM_RX_LPI_ALM_31_INT_MASK 15
#define TEST_OAM_RX_LPI_ALM_32_INT 0
#define TEST_OAM_RX_LPI_ALM_33_INT 1
#define TEST_OAM_RX_LPI_ALM_34_INT 2
#define TEST_OAM_RX_LPI_ALM_35_INT 3
#define TEST_OAM_RX_LPI_ALM_36_INT 4
#define TEST_OAM_RX_LPI_ALM_37_INT 5
#define TEST_OAM_RX_LPI_ALM_38_INT 6
#define TEST_OAM_RX_LPI_ALM_39_INT 7
#define TEST_OAM_RX_LPI_ALM_40_INT 8
#define TEST_OAM_RX_LPI_ALM_41_INT 9
#define TEST_OAM_RX_LPI_ALM_42_INT 10
#define TEST_OAM_RX_LPI_ALM_43_INT 11
#define TEST_OAM_RX_LPI_ALM_44_INT 12
#define TEST_OAM_RX_LPI_ALM_45_INT 13
#define TEST_OAM_RX_LPI_ALM_46_INT 14
#define TEST_OAM_RX_LPI_ALM_47_INT 15
#define TEST_OAM_RX_LPI_ALM_32_INT_MASK 0
#define TEST_OAM_RX_LPI_ALM_33_INT_MASK 1
#define TEST_OAM_RX_LPI_ALM_34_INT_MASK 2
#define TEST_OAM_RX_LPI_ALM_35_INT_MASK 3
#define TEST_OAM_RX_LPI_ALM_36_INT_MASK 4
#define TEST_OAM_RX_LPI_ALM_37_INT_MASK 5
#define TEST_OAM_RX_LPI_ALM_38_INT_MASK 6
#define TEST_OAM_RX_LPI_ALM_39_INT_MASK 7
#define TEST_OAM_RX_LPI_ALM_40_INT_MASK 8
#define TEST_OAM_RX_LPI_ALM_41_INT_MASK 9
#define TEST_OAM_RX_LPI_ALM_42_INT_MASK 10
#define TEST_OAM_RX_LPI_ALM_43_INT_MASK 11
#define TEST_OAM_RX_LPI_ALM_44_INT_MASK 12
#define TEST_OAM_RX_LPI_ALM_45_INT_MASK 13
#define TEST_OAM_RX_LPI_ALM_46_INT_MASK 14
#define TEST_OAM_RX_LPI_ALM_47_INT_MASK 15
#define TEST_OAM_RX_LPI_ALM_48_INT 0
#define TEST_OAM_RX_LPI_ALM_49_INT 1
#define TEST_OAM_RX_LPI_ALM_50_INT 2
#define TEST_OAM_RX_LPI_ALM_51_INT 3
#define TEST_OAM_RX_LPI_ALM_52_INT 4
#define TEST_OAM_RX_LPI_ALM_53_INT 5
#define TEST_OAM_RX_LPI_ALM_54_INT 6
#define TEST_OAM_RX_LPI_ALM_55_INT 7
#define TEST_OAM_RX_LPI_ALM_56_INT 8
#define TEST_OAM_RX_LPI_ALM_57_INT 9
#define TEST_OAM_RX_LPI_ALM_58_INT 10
#define TEST_OAM_RX_LPI_ALM_59_INT 11
#define TEST_OAM_RX_LPI_ALM_60_INT 12
#define TEST_OAM_RX_LPI_ALM_61_INT 13
#define TEST_OAM_RX_LPI_ALM_62_INT 14
#define TEST_OAM_RX_LPI_ALM_63_INT 15
#define TEST_OAM_RX_LPI_ALM_48_INT_MASK 0
#define TEST_OAM_RX_LPI_ALM_49_INT_MASK 1
#define TEST_OAM_RX_LPI_ALM_50_INT_MASK 2
#define TEST_OAM_RX_LPI_ALM_51_INT_MASK 3
#define TEST_OAM_RX_LPI_ALM_52_INT_MASK 4
#define TEST_OAM_RX_LPI_ALM_53_INT_MASK 5
#define TEST_OAM_RX_LPI_ALM_54_INT_MASK 6
#define TEST_OAM_RX_LPI_ALM_55_INT_MASK 7
#define TEST_OAM_RX_LPI_ALM_56_INT_MASK 8
#define TEST_OAM_RX_LPI_ALM_57_INT_MASK 9
#define TEST_OAM_RX_LPI_ALM_58_INT_MASK 10
#define TEST_OAM_RX_LPI_ALM_59_INT_MASK 11
#define TEST_OAM_RX_LPI_ALM_60_INT_MASK 12
#define TEST_OAM_RX_LPI_ALM_61_INT_MASK 13
#define TEST_OAM_RX_LPI_ALM_62_INT_MASK 14
#define TEST_OAM_RX_LPI_ALM_63_INT_MASK 15
#define TEST_OAM_RX_LPI_ALM_75_INT 0
#define TEST_OAM_RX_LPI_ALM_76_INT 1
#define TEST_OAM_RX_LPI_ALM_77_INT 2
#define TEST_OAM_RX_LPI_ALM_78_INT 3
#define TEST_OAM_RX_LPI_ALM_79_INT 4
#define TEST_OAM_RX_LPI_ALM_64_INT 5
#define TEST_OAM_RX_LPI_ALM_65_INT 6
#define TEST_OAM_RX_LPI_ALM_66_INT 7
#define TEST_OAM_RX_LPI_ALM_67_INT 8
#define TEST_OAM_RX_LPI_ALM_68_INT 9
#define TEST_OAM_RX_LPI_ALM_69_INT 10
#define TEST_OAM_RX_LPI_ALM_70_INT 11
#define TEST_OAM_RX_LPI_ALM_71_INT 12
#define TEST_OAM_RX_LPI_ALM_72_INT 13
#define TEST_OAM_RX_LPI_ALM_73_INT 14
#define TEST_OAM_RX_LPI_ALM_74_INT 15
#define TEST_OAM_RX_LPI_ALM_74_INT_MASK 0
#define TEST_OAM_RX_LPI_ALM_75_INT_MASK 1
#define TEST_OAM_RX_LPI_ALM_76_INT_MASK 2
#define TEST_OAM_RX_LPI_ALM_77_INT_MASK 3
#define TEST_OAM_RX_LPI_ALM_78_INT_MASK 4
#define TEST_OAM_RX_LPI_ALM_79_INT_MASK 5
#define TEST_OAM_RX_LPI_ALM_64_INT_MASK 6
#define TEST_OAM_RX_LPI_ALM_65_INT_MASK 7
#define TEST_OAM_RX_LPI_ALM_66_INT_MASK 8
#define TEST_OAM_RX_LPI_ALM_67_INT_MASK 9
#define TEST_OAM_RX_LPI_ALM_68_INT_MASK 10
#define TEST_OAM_RX_LPI_ALM_69_INT_MASK 11
#define TEST_OAM_RX_LPI_ALM_70_INT_MASK 12
#define TEST_OAM_RX_LPI_ALM_71_INT_MASK 13
#define TEST_OAM_RX_LPI_ALM_72_INT_MASK 14
#define TEST_OAM_RX_LPI_ALM_73_INT_MASK 15
#define TEST_OAM_RX_BAS_PERIOD_ALM0_INT 0
#define TEST_OAM_RX_BAS_PERIOD_ALM1_INT 1
#define TEST_OAM_RX_BAS_PERIOD_ALM2_INT 2
#define TEST_OAM_RX_BAS_PERIOD_ALM3_INT 3
#define TEST_OAM_RX_BAS_PERIOD_ALM4_INT 4
#define TEST_OAM_RX_BAS_PERIOD_ALM5_INT 5
#define TEST_OAM_RX_BAS_PERIOD_ALM6_INT 6
#define TEST_OAM_RX_BAS_PERIOD_ALM7_INT 7
#define TEST_OAM_RX_BAS_PERIOD_ALM8_INT 8
#define TEST_OAM_RX_BAS_PERIOD_ALM9_INT 9
#define TEST_OAM_RX_BAS_PERIOD_ALM10_INT 10
#define TEST_OAM_RX_BAS_PERIOD_ALM11_INT 11
#define TEST_OAM_RX_BAS_PERIOD_ALM12_INT 12
#define TEST_OAM_RX_BAS_PERIOD_ALM13_INT 13
#define TEST_OAM_RX_BAS_PERIOD_ALM14_INT 14
#define TEST_OAM_RX_BAS_PERIOD_ALM15_INT 15
#define TEST_OAM_RX_BAS_PERIOD_ALM0_INT_MASK 0
#define TEST_OAM_RX_BAS_PERIOD_ALM1_INT_MASK 1
#define TEST_OAM_RX_BAS_PERIOD_ALM2_INT_MASK 2
#define TEST_OAM_RX_BAS_PERIOD_ALM3_INT_MASK 3
#define TEST_OAM_RX_BAS_PERIOD_ALM4_INT_MASK 4
#define TEST_OAM_RX_BAS_PERIOD_ALM5_INT_MASK 5
#define TEST_OAM_RX_BAS_PERIOD_ALM6_INT_MASK 6
#define TEST_OAM_RX_BAS_PERIOD_ALM7_INT_MASK 7
#define TEST_OAM_RX_BAS_PERIOD_ALM8_INT_MASK 8
#define TEST_OAM_RX_BAS_PERIOD_ALM9_INT_MASK 9
#define TEST_OAM_RX_BAS_PERIOD_ALM10_INT_MASK 10
#define TEST_OAM_RX_BAS_PERIOD_ALM11_INT_MASK 11
#define TEST_OAM_RX_BAS_PERIOD_ALM12_INT_MASK 12
#define TEST_OAM_RX_BAS_PERIOD_ALM13_INT_MASK 13
#define TEST_OAM_RX_BAS_PERIOD_ALM14_INT_MASK 14
#define TEST_OAM_RX_BAS_PERIOD_ALM15_INT_MASK 15
#define TEST_OAM_RX_BAS_PERIOD_ALM16_INT 0
#define TEST_OAM_RX_BAS_PERIOD_ALM17_INT 1
#define TEST_OAM_RX_BAS_PERIOD_ALM18_INT 2
#define TEST_OAM_RX_BAS_PERIOD_ALM19_INT 3
#define TEST_OAM_RX_BAS_PERIOD_ALM20_INT 4
#define TEST_OAM_RX_BAS_PERIOD_ALM21_INT 5
#define TEST_OAM_RX_BAS_PERIOD_ALM22_INT 6
#define TEST_OAM_RX_BAS_PERIOD_ALM23_INT 7
#define TEST_OAM_RX_BAS_PERIOD_ALM24_INT 8
#define TEST_OAM_RX_BAS_PERIOD_ALM25_INT 9
#define TEST_OAM_RX_BAS_PERIOD_ALM26_INT 10
#define TEST_OAM_RX_BAS_PERIOD_ALM27_INT 11
#define TEST_OAM_RX_BAS_PERIOD_ALM28_INT 12
#define TEST_OAM_RX_BAS_PERIOD_ALM29_INT 13
#define TEST_OAM_RX_BAS_PERIOD_ALM30_INT 14
#define TEST_OAM_RX_BAS_PERIOD_ALM31_INT 15
#define TEST_OAM_RX_BAS_PERIOD_ALM16_INT_MASK 0
#define TEST_OAM_RX_BAS_PERIOD_ALM17_INT_MASK 1
#define TEST_OAM_RX_BAS_PERIOD_ALM18_INT_MASK 2
#define TEST_OAM_RX_BAS_PERIOD_ALM19_INT_MASK 3
#define TEST_OAM_RX_BAS_PERIOD_ALM20_INT_MASK 4
#define TEST_OAM_RX_BAS_PERIOD_ALM21_INT_MASK 5
#define TEST_OAM_RX_BAS_PERIOD_ALM22_INT_MASK 6
#define TEST_OAM_RX_BAS_PERIOD_ALM23_INT_MASK 7
#define TEST_OAM_RX_BAS_PERIOD_ALM24_INT_MASK 8
#define TEST_OAM_RX_BAS_PERIOD_ALM25_INT_MASK 9
#define TEST_OAM_RX_BAS_PERIOD_ALM26_INT_MASK 10
#define TEST_OAM_RX_BAS_PERIOD_ALM27_INT_MASK 11
#define TEST_OAM_RX_BAS_PERIOD_ALM28_INT_MASK 12
#define TEST_OAM_RX_BAS_PERIOD_ALM29_INT_MASK 13
#define TEST_OAM_RX_BAS_PERIOD_ALM30_INT_MASK 14
#define TEST_OAM_RX_BAS_PERIOD_ALM31_INT_MASK 15
#define TEST_OAM_RX_BAS_PERIOD_ALM32_INT 0
#define TEST_OAM_RX_BAS_PERIOD_ALM33_INT 1
#define TEST_OAM_RX_BAS_PERIOD_ALM34_INT 2
#define TEST_OAM_RX_BAS_PERIOD_ALM35_INT 3
#define TEST_OAM_RX_BAS_PERIOD_ALM36_INT 4
#define TEST_OAM_RX_BAS_PERIOD_ALM37_INT 5
#define TEST_OAM_RX_BAS_PERIOD_ALM38_INT 6
#define TEST_OAM_RX_BAS_PERIOD_ALM39_INT 7
#define TEST_OAM_RX_BAS_PERIOD_ALM40_INT 8
#define TEST_OAM_RX_BAS_PERIOD_ALM41_INT 9
#define TEST_OAM_RX_BAS_PERIOD_ALM42_INT 10
#define TEST_OAM_RX_BAS_PERIOD_ALM43_INT 11
#define TEST_OAM_RX_BAS_PERIOD_ALM44_INT 12
#define TEST_OAM_RX_BAS_PERIOD_ALM45_INT 13
#define TEST_OAM_RX_BAS_PERIOD_ALM46_INT 14
#define TEST_OAM_RX_BAS_PERIOD_ALM47_INT 15
#define TEST_OAM_RX_BAS_PERIOD_ALM32_INT_MASK 0
#define TEST_OAM_RX_BAS_PERIOD_ALM33_INT_MASK 1
#define TEST_OAM_RX_BAS_PERIOD_ALM34_INT_MASK 2
#define TEST_OAM_RX_BAS_PERIOD_ALM35_INT_MASK 3
#define TEST_OAM_RX_BAS_PERIOD_ALM36_INT_MASK 4
#define TEST_OAM_RX_BAS_PERIOD_ALM37_INT_MASK 5
#define TEST_OAM_RX_BAS_PERIOD_ALM38_INT_MASK 6
#define TEST_OAM_RX_BAS_PERIOD_ALM39_INT_MASK 7
#define TEST_OAM_RX_BAS_PERIOD_ALM40_INT_MASK 8
#define TEST_OAM_RX_BAS_PERIOD_ALM41_INT_MASK 9
#define TEST_OAM_RX_BAS_PERIOD_ALM42_INT_MASK 10
#define TEST_OAM_RX_BAS_PERIOD_ALM43_INT_MASK 11
#define TEST_OAM_RX_BAS_PERIOD_ALM44_INT_MASK 12
#define TEST_OAM_RX_BAS_PERIOD_ALM45_INT_MASK 13
#define TEST_OAM_RX_BAS_PERIOD_ALM46_INT_MASK 14
#define TEST_OAM_RX_BAS_PERIOD_ALM47_INT_MASK 15


/*PCS_RX*/
#define TEST_PCS_RX_TEST_EN 0
#define TEST_PCS_RX_DISABLE_DESCRAMBLE 1
#define TEST_PCS_RX_LF_IDLE_SEL 2
#define TEST_PCS_RX_ENABLE_RX_SYNC_FAULT 3
#define TEST_PCS_RX_ENABLE_RX_AM_FAULT 4
#define TEST_PCS_RX_ENABLE_RX_DESKEW_FAULT 5
#define TEST_PCS_RX_ENABLE_RX_HI_BER_FAULT 6
#define TEST_PCS_RX_ENABLE_CLK_RX_READY_FAULT 7
#define TEST_PCS_RX_ENABLE_RX_SYNC_FAULT_ALM 0
#define TEST_PCS_RX_ENABLE_RX_AM_FAULT_ALM 1
#define TEST_PCS_RX_ENABLE_RX_DESKEW_FAULT_ALM 2
#define TEST_PCS_RX_ENABLE_RX_HI_BER_FAULT_ALM 3
#define TEST_PCS_RX_ENABLE_CLK_RX_READY_ALM 4
#define TEST_PCS_RX_BER_EN 5
#define TEST_PCS_RX_FEC_ON 6
#define TEST_PCS_RX_FEC_UNCORR_RESTART_EN 7
#define TEST_PCS_RX_MANUAL_LF_INSERT 0
#define TEST_PCS_RX_MANUAL_RF_INSERT 1
#define TEST_PCS_RX_MANUAL_IDLE_INSERT 2
#define TEST_PCS_RX_BYPASS 3
#define TEST_PCS_RX_SERDES_DATA_TYPE 4
#define TEST_PCS_RX_TIME_FIFO_LEVEL 0
#define TEST_PCS_RX_DATA_TYPE 0
#define TEST_PCS_RX_RATE_TYPE 1
#define TEST_PCS_RX_FEC_TYPE 2
#define TEST_PCS_RX_RS_DEC_EN 3
#define TEST_PCS_RX_RS_CORR_EN 4
#define TEST_PCS_RX_RATE_AM_TYPE 0
#define TEST_PCS_RX_BER_CYCLE_CNT_50G 0
#define TEST_PCS_RX_BER_CYCLE_CNT_100G 0
#define TEST_PCS_RX_PRENUM_IN 0
#define TEST_PCS_RX_POSTNUM_IN 1
#define TEST_PCS_RX_BLOCK_THRESHOLD 0

#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_0_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_0_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_1_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_1_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_2_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_2_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_0_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_0_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_1_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_1_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_2_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_2_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_3_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_3_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_3_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_THREHOLD_3_0_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_0_0_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_0_0_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_1_0_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_1_0_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_2_0_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_2_0_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_3_0_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_3_0_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_0_1_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_0_1_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_1_1_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_1_1_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_2_1_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_2_1_1 1
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_3_1_0 0
#define TEST_PCS_RX_FEC_SER_P_CLEAR_CFG_3_1_1 1
#define TEST_PCS_RX_DELAY_VALUE0 0
#define TEST_PCS_RX_DELAY_VALUE1 1
#define TEST_PCS_RX_DELAY_VALUE2 0
#define TEST_PCS_RX_DELAY_VALUE3 1
#define TEST_PCS_RX_DELAY_VALUE4 0
#define TEST_PCS_RX_DELAY_VALUE5 1
#define TEST_PCS_RX_DELAY_VALUE6 0
#define TEST_PCS_RX_DELAY_VALUE7 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_0_0_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_0_0_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_1_0_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_1_0_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_3_0_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_3_0_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_2_0_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_2_0_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_0_1_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_0_1_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_1_1_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_1_1_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_2_1_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_2_1_1 1
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_3_1_0 0
#define TEST_PCS_RX_FEC_SER_P_SET_CFG_3_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_0_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_0_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_1_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_1_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_2_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_2_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_3_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_3_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_0_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_0_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_1_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_1_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_2_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_2_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_3_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_WINDOW_3_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_0_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_0_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_1_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_1_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_2_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_2_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_3_0_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_3_0_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_0_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_0_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_1_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_1_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_2_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_2_1_1 1
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_3_1_0 0
#define TEST_PCS_RX_FEC_SER_SET_THREHOLD_3_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_0_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_0_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_1_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_1_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_2_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_2_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_3_0_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_3_0_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_0_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_0_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_1_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_1_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_2_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_2_1_1 1
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_3_1_0 0
#define TEST_PCS_RX_FEC_SER_CLEAR_WINDOW_3_1_1 1
#define TEST_PCS_RX_FEC_SER_BASE_TIME 0
#define TEST_PCS_RX_ENV_FIFO_HIGH_MAX 0
#define TEST_PCS_RX_ENV_FIFO_HIGH_MIN 0
#define TEST_PCS_RX_ENV_FIFO_LOW_MAX 0
#define TEST_PCS_RX_ENV_FIFO_LOW_MIN 0
#define TEST_PCS_RX_RD_THRESHOLD 0
#define TEST_PCS_RX_RD_THRESHOLD_FEC 1
#define TEST_PCS_RX_LPI_ALM_EN 0
#define TEST_PCS_RX_LPI_STA_EN 1
#define TEST_PCS_RX_ALM_CLR_EN 0
#define TEST_PCS_RX_WORD_ERR_CNT_100G_0 0
#define TEST_PCS_RX_WORD_ERR_CNT_100G_1 0
#define TEST_PCS_RX_WORD_ERR_CNT_50G_0 0
#define TEST_PCS_RX_WORD_ERR_CNT_50G_1 0
#define TEST_PCS_RX_WORD_ERR_CNT_50G_2 0
#define TEST_PCS_RX_WORD_ERR_CNT_50G_3 0
#define TEST_PCS_RX_BIP_ERR_CNT_100G_0 0
#define TEST_PCS_RX_BIP_ERR_CNT_100G_1 0
#define TEST_PCS_RX_BIP_ERR_CNT_50G_0 0
#define TEST_PCS_RX_BIP_ERR_CNT_50G_1 0
#define TEST_PCS_RX_BIP_ERR_CNT_50G_2 0
#define TEST_PCS_RX_BIP_ERR_CNT_50G_3 0
#define TEST_PCS_RX_AM_INVLD_CNT_100G_0 0
#define TEST_PCS_RX_AM_INVLD_CNT_100G_1 0
#define TEST_PCS_RX_AM_INVLD_CNT_50G_0 0
#define TEST_PCS_RX_AM_INVLD_CNT_50G_1 0
#define TEST_PCS_RX_AM_INVLD_CNT_50G_2 0
#define TEST_PCS_RX_AM_INVLD_CNT_50G_3 0
#define TEST_PCS_RX_TEST_ERR_CNT_0 0
#define TEST_PCS_RX_TEST_ERR_CNT_1 0
#define TEST_PCS_RX_TEST_ERR_CNT_2 0
#define TEST_PCS_RX_TEST_ERR_CNT_3 0
#define TEST_PCS_RX_FEC_ONE2ZERO_CNT_0 0
#define TEST_PCS_RX_FEC_ONE2ZERO_CNT_1 0
#define TEST_PCS_RX_FEC_ONE2ZERO_CNT_2 0
#define TEST_PCS_RX_FEC_ONE2ZERO_CNT_3 0
#define TEST_PCS_RX_FEC_ZERO2ONE_CNT_0 0
#define TEST_PCS_RX_FEC_ZERO2ONE_CNT_1 0
#define TEST_PCS_RX_FEC_ZERO2ONE_CNT_2 0
#define TEST_PCS_RX_FEC_ZERO2ONE_CNT_3 0
#define TEST_PCS_RX_FEC_ERR_SYMBOL_CNT_0 0
#define TEST_PCS_RX_FEC_ERR_SYMBOL_CNT_1 0
#define TEST_PCS_RX_FEC_ERR_SYMBOL_CNT_2 0
#define TEST_PCS_RX_FEC_ERR_SYMBOL_CNT_3 0
#define TEST_PCS_RX_FEC_CW_UNCORR_FLG_0 0
#define TEST_PCS_RX_FEC_CW_UNCORR_FLG_1 0
#define TEST_PCS_RX_FEC_CW_UNCORR_FLG_2 0
#define TEST_PCS_RX_FEC_CW_UNCORR_FLG_3 0
#define TEST_PCS_RX_VLANE_TAGS_100G0 0
#define TEST_PCS_RX_VLANE_TAGS_100G1 0
#define TEST_PCS_RX_VLANE_TAGS_100G2 0
#define TEST_PCS_RX_VLANE_TAGS_100G3 0
#define TEST_PCS_RX_VLANE_TAGS_100G4 0
#define TEST_PCS_RX_VLANE_TAGS_100G5 0
#define TEST_PCS_RX_VLANE_TAGS_100G6 0
#define TEST_PCS_RX_VLANE_TAGS_100G7 0
#define TEST_PCS_RX_VLANE_TAGS_100G8 0
#define TEST_PCS_RX_VLANE_TAGS_100G9 0
#define TEST_PCS_RX_VLANE_TAGS_50G0 0
#define TEST_PCS_RX_VLANE_TAGS_50G1 0
#define TEST_PCS_RX_VLANE_TAGS_50G2 0
#define TEST_PCS_RX_VLANE_TAGS_50G3 0
#define TEST_PCS_RX_WORD_LOCK_0 0
#define TEST_PCS_RX_WORD_LOCK_1 0
#define TEST_PCS_RX_AM_LOCK_0 0
#define TEST_PCS_RX_LANES_DESKEW 1
#define TEST_PCS_RX_AM_LOCK_1 0
#define TEST_PCS_RX_MEASURE_MAX_0_0 0
#define TEST_PCS_RX_MEASURE_MAX_0_1 1
#define TEST_PCS_RX_MEASURE_MAX_1_0 0
#define TEST_PCS_RX_MEASURE_MAX_1_1 1
#define TEST_PCS_RX_MEASURE_MAX_2_0 0
#define TEST_PCS_RX_MEASURE_MAX_2_1 1
#define TEST_PCS_RX_MEASURE_MAX_3_0 0
#define TEST_PCS_RX_MEASURE_MAX_3_1 1
#define TEST_PCS_RX_WORD_LOCK_ALM_0 0
#define TEST_PCS_RX_WORD_LOCK_ALM_1 0
#define TEST_PCS_RX_WORD_ERROR_ALM_0 0
#define TEST_PCS_RX_WORD_ERROR_ALM_1 0
#define TEST_PCS_RX_AM_LOCK_ALM_0 0
#define TEST_PCS_RX_AM_LOCK_ALM_1 0
#define TEST_PCS_RX_AM_INVALID_ALM_0 0
#define TEST_PCS_RX_AM_INVALID_ALM_1 0
#define TEST_PCS_RX_BIP_ERROR_0 0
#define TEST_PCS_RX_BIP_ERROR_1 0
#define TEST_PCS_RX_LINK_DOWN_ALM 0
#define TEST_PCS_RX_DROP_ADJUSTMENTS 1
#define TEST_PCS_RX_HI_BER 2
#define TEST_PCS_RX_LANES_DESKEW_ALM 3
#define TEST_PCS_RX_CLK_READY_ALM 4
#define TEST_PCS_RX_257DEC_ALM 5
#define TEST_PCS_RX_BLK_TF_ALM 6
#define TEST_PCS_RX_OVERFLOW 0
#define TEST_PCS_RX_UNDERFLOW 1
#define TEST_PCS_RX_RS_DEC_FULL_528TO330 2
#define TEST_PCS_RX_RS_DEC_FULL_320TO257 3
#define TEST_PCS_RX_RS_DEC_IN_FIFO_FULL 4
#define TEST_PCS_RX_RS_DEC_OUT_FIFO_FULL 5
#define TEST_PCS_RX_RS_DEC_OUT_FIFO_EMPTY 6
#define TEST_PCS_RX_TIME_FIFO_EMPTY 0
#define TEST_PCS_RX_TIME_FIFO_FULL 1
#define TEST_PCS_RX_FEC_CW_UNCORR_ALM 0
#define TEST_PCS_RX_LOCAL_FAULT_STATUS 0
#define TEST_PCS_RX_REMOTE_FAULT_STATUS 1
#define TEST_PCS_RX_DEC_ABNORMAL0_0 0
#define TEST_PCS_RX_DEC_ABNORMAL1_0 1
#define TEST_PCS_RX_DEC_ABNORMAL2_0 2
#define TEST_PCS_RX_DEC_ABNORMAL3_0 3
#define TEST_PCS_RX_DEC_ABNORMAL0_1 4
#define TEST_PCS_RX_DEC_ABNORMAL1_1 5
#define TEST_PCS_RX_DEC_ABNORMAL2_1 6
#define TEST_PCS_RX_DEC_ABNORMAL3_1 7
#define TEST_PCS_RX_FEC_SER_ALM_SF_0_0 0
#define TEST_PCS_RX_FEC_SER_ALM_SF_1_0 1
#define TEST_PCS_RX_FEC_SER_ALM_SF_2_0 2
#define TEST_PCS_RX_FEC_SER_ALM_SF_3_0 3
#define TEST_PCS_RX_FEC_SER_ALM_SF_0_1 4
#define TEST_PCS_RX_FEC_SER_ALM_SF_1_1 5
#define TEST_PCS_RX_FEC_SER_ALM_SF_2_1 6
#define TEST_PCS_RX_FEC_SER_ALM_SF_3_1 7
#define TEST_PCS_RX_FEC_SER_ALM_SD_0_0 0
#define TEST_PCS_RX_FEC_SER_ALM_SD_1_0 1
#define TEST_PCS_RX_FEC_SER_ALM_SD_2_0 2
#define TEST_PCS_RX_FEC_SER_ALM_SD_3_0 3
#define TEST_PCS_RX_FEC_SER_ALM_SD_0_1 4
#define TEST_PCS_RX_FEC_SER_ALM_SD_1_1 5
#define TEST_PCS_RX_FEC_SER_ALM_SD_2_1 6
#define TEST_PCS_RX_FEC_SER_ALM_SD_3_1 7
#define TEST_PCS_RX_LPI_ALM 0


#define TEST_C2P_WDATA 0
#define TEST_C2P_FINISH 0
#define TEST_P2C_FINISH 0
#define TEST_C2P_FRM_CNT 0
#define TEST_P2C_FRM_CNT 0
#define TEST_C2P_CSTATE 0
#define TEST_C2P_BANK_FULL 0
#define TEST_P2C_RDATA 0
#define TEST_P2C_CSTATE 0
#define TEST_P2C_BANK_EMPTY 0
#define TEST_C2P_DSCP_ERR 0
#define TEST_C2P_LEN_ERR 1
#define TEST_C2P_RAM_READ_PKT_ERR 2
#define TEST_P2C_PTP_ERR 0
#define TEST_P2C_LEN_ERR 1

#define TEST_GLOBAL_PTP_1588_MODE 0
#define TEST_GLOBAL_RX_TIMESTAMP_MODE 1
#define TEST_GLOBAL_RX_TS_SRC_MODE 2
#define TEST_GLOBAL_RX_TS_SAMPLE_MODE 3
#define TEST_GLOBAL_TX_TS_SRC_MODE 4
#define TEST_GLOBAL_TX_TS_SAMPLE_MODE 5
#define TEST_GLOBAL_CF_THRESHOLD_EN 6
#define TEST_GLOBAL_TX_TEST_EN 7
#define TEST_GLOBAL_ENABLE_RX_FAULT 8
#define TEST_GLOBAL_REMOTE_FAULT_CONFIG 9
#define TEST_GLOBAL_LOCAL_FAULT_CONFIG 10
#define TEST_GLOBAL_MANUAL_RF_INSERT 11
#define TEST_GLOBAL_MANUAL_LF_INSERT 12
#define TEST_GLOBAL_MANUAL_IDLE_INSERT 13
#define TEST_GLOBAL_DECODE_SEL 14
#define TEST_GLOBAL_RX_PORT_EN 0
#define TEST_GLOBAL_TX_PORT_EN 1
#define TEST_GLOBAL_TX2RX_PORT_EN 2
#define TEST_GLOBAL_PTP_RX0_OH_INT 0
#define TEST_GLOBAL_PTP_RX1_OH_INT 1
#define TEST_GLOBAL_PTP_RX2_OH_INT 2
#define TEST_GLOBAL_PTP_RX3_OH_INT 3
#define TEST_GLOBAL_PTP_RX4_OH_INT 4
#define TEST_GLOBAL_PTP_RX5_OH_INT 5
#define TEST_GLOBAL_PTP_RX6_OH_INT 6
#define TEST_GLOBAL_PTP_RX7_OH_INT 7
#define TEST_GLOBAL_PTP_RX8_OH_INT 8
#define TEST_GLOBAL_PTP_RX9_OH_INT 9
#define TEST_GLOBAL_PTP_RX10_OH_INT 10
#define TEST_GLOBAL_PTP_RX11_OH_INT 11
#define TEST_GLOBAL_PTP_RX12_OH_INT 12
#define TEST_GLOBAL_PTP_RX13_OH_INT 13
#define TEST_GLOBAL_PTP_RX14_OH_INT 14
#define TEST_GLOBAL_PTP_RX15_OH_INT 15
#define TEST_GLOBAL_PTP_TX0_OH_INT 16
#define TEST_GLOBAL_PTP_TX1_OH_INT 17
#define TEST_GLOBAL_PTP_TX2_OH_INT 18
#define TEST_GLOBAL_PTP_TX3_OH_INT 19
#define TEST_GLOBAL_PTP_TX4_OH_INT 20
#define TEST_GLOBAL_PTP_TX5_OH_INT 21
#define TEST_GLOBAL_PTP_TX6_OH_INT 22
#define TEST_GLOBAL_PTP_TX7_OH_INT 23
#define TEST_GLOBAL_CCU_RX_INT 24
#define TEST_GLOBAL_CCU_TX_INT 25
#define TEST_GLOBAL_PTP_RX0_OH_INT_MASK 0
#define TEST_GLOBAL_PTP_RX1_OH_INT_MASK 1
#define TEST_GLOBAL_PTP_RX2_OH_INT_MASK 2
#define TEST_GLOBAL_PTP_RX3_OH_INT_MASK 3
#define TEST_GLOBAL_PTP_RX4_OH_INT_MASK 4
#define TEST_GLOBAL_PTP_RX5_OH_INT_MASK 5
#define TEST_GLOBAL_PTP_RX6_OH_INT_MASK 6
#define TEST_GLOBAL_PTP_RX7_OH_INT_MASK 7
#define TEST_GLOBAL_PTP_RX8_OH_INT_MASK 8
#define TEST_GLOBAL_PTP_RX9_OH_INT_MASK 9
#define TEST_GLOBAL_PTP_RX10_OH_INT_MASK 10
#define TEST_GLOBAL_PTP_RX11_OH_INT_MASK 11
#define TEST_GLOBAL_PTP_RX12_OH_INT_MASK 12
#define TEST_GLOBAL_PTP_RX13_OH_INT_MASK 13
#define TEST_GLOBAL_PTP_RX14_OH_INT_MASK 14
#define TEST_GLOBAL_PTP_RX15_OH_INT_MASK 15
#define TEST_GLOBAL_PTP_TX0_OH_INT_MASK 16
#define TEST_GLOBAL_PTP_TX1_OH_INT_MASK 17
#define TEST_GLOBAL_PTP_TX2_OH_INT_MASK 18
#define TEST_GLOBAL_PTP_TX3_OH_INT_MASK 19
#define TEST_GLOBAL_PTP_TX4_OH_INT_MASK 20
#define TEST_GLOBAL_PTP_TX5_OH_INT_MASK 21
#define TEST_GLOBAL_PTP_TX6_OH_INT_MASK 22
#define TEST_GLOBAL_PTP_TX7_OH_INT_MASK 23
#define TEST_GLOBAL_CCU_RX_INT_MASK 24
#define TEST_GLOBAL_CCU_TX_INT_MASK 25


#define TEST_CCU_RX_SSM_REQ 0
#define TEST_CCU_RX_FRAME_CNT 0
#define TEST_CCU_RX_DROP_CNT 0
#define TEST_CCU_RX_FILTER_CNT 0
#define TEST_CCU_RX_FRM_ERR_CNT 0
#define TEST_CCU_RX_LEN_ERR_CNT 0
#define TEST_CCU_RX_PKT_IN_NUM 0
#define TEST_CCU_RX_SYNC_CNT 0
#define TEST_CCU_RX_DELAY_REQ_CNT 0
#define TEST_CCU_RX_PDELAY_REQ_CNT 0
#define TEST_CCU_RX_PDELAY_RESP_CNT 0
#define TEST_CCU_RX_FOLLOW_UP_CNT 0
#define TEST_CCU_RX_DELAY_RESP_CNT 0
#define TEST_CCU_RX_PDELAY_FOLLOW_CNT 0
#define TEST_CCU_RX_ANNOUNCE_CNT 0
#define TEST_CCU_RX_SIGNALING_CNT 0
#define TEST_CCU_RX_MANAGEMENT_CNT 0
#define TEST_CCU_RX_SSM_CNT 0
#define TEST_CCU_RX_RESV_CNT 0
#define TEST_CCU_RX_DECODE_ERR_CNT 0
#define TEST_CCU_RX_DECODE_SPKT_BYTE_CNT 0
#define TEST_CCU_RX_DECODE_SPKT_NUM_CNT 0
#define TEST_CCU_RX_SSM_MESSAGE0 0
#define TEST_CCU_RX_SSM_MESSAGE1 0
#define TEST_CCU_RX_INPORT_FIFO_FULL 0
#define TEST_CCU_RX_OVER_LENGTH 1
#define TEST_CCU_RX_DECODE_ERR 2
#define TEST_CCU_RX_OH_BUFF_FULL 3
#define TEST_CCU_RX_DECODE_EOP_ABNOR 4
#define TEST_CCU_RX_DECODE_REMOTE_FAULT 5
#define TEST_CCU_RX_DECODE_LOCAL_FAULT 6
#define TEST_CCU_RX_LEN_MISMATCH 7
#define TEST_CCU_RX_INPUT_NO_EOP 8
#define TEST_CCU_RX_INPORT_FIFO_FULL_INT 0
#define TEST_CCU_RX_OVER_LENGTH_INT 1
#define TEST_CCU_RX_DECODE_ERR_INT 2
#define TEST_CCU_RX_OH_BUFF_FULL_INT 3
#define TEST_CCU_RX_DECODE_EOP_ABNOR_INT 4
#define TEST_CCU_RX_INPUT_NO_EOP_INT 5
#define TEST_CCU_RX_INPORT_FIFO_FULL_INT_MASK 0
#define TEST_CCU_RX_OVER_LENGTH_INT_MASK 1
#define TEST_CCU_RX_DECODE_ERR_INT_MASK 2
#define TEST_CCU_RX_OH_BUFF_FULL_INT_MASK 3
#define TEST_CCU_RX_DECODE_EOP_ABNOR_INT_MASK 4
#define TEST_CCU_RX_INPUT_NO_EOP_INT_MASK 5


#define TEST_RATEADP_LOW_LVL 0
#define TEST_RATEADP_STA_LVL 1
#define TEST_RATEADP_HIG_LVL 2
#define TEST_RATEADP_RSK_LVL 3
#define TEST_RATEADP_BLOCK_TYPE 0
#define TEST_RATEADP_CHID_LVL_HIST 0
#define TEST_RATEADP_CLR_HIST 1
#define TEST_RATEADP_IND_SEL 0
#define TEST_RATEADP_INS_GAP 0
#define TEST_RATEADP_DEL_GAP 1
#define TEST_RATEADP_BLK_NUM 0
#define TEST_RATEADP_CHAN_EN 1
#define TEST_RATEADP_MAP_SEQ 0
#define TEST_RATEADP_MAP_CHID 1
#define TEST_RATEADP_MAP_EN 2
#define TEST_RATEADP_CLR_PERIOD 0
#define TEST_RATEADP_CNT_TO_LOW 1
#define TEST_RATEADP_DRAG_EN 2
#define TEST_RATEADP_LOW_HIST 0
#define TEST_RATEADP_HIG_HIST 1
#define TEST_RATEADP_RATEADP_FULL_0 0
#define TEST_RATEADP_RATEADP_FULL_1 1
#define TEST_RATEADP_RATEADP_FULL_2 2
#define TEST_RATEADP_RATEADP_EMPTY_0 0
#define TEST_RATEADP_RATEADP_EMPTY_1 1
#define TEST_RATEADP_RATEADP_EMPTY_2 2
#define TEST_RATEADP_OVERFLOW_0 0
#define TEST_RATEADP_OVERFLOW_1 1
#define TEST_RATEADP_OVERFLOW_2 2


#define TEST_CPB_EGRESS_SEL_TB_EN 0
#define TEST_CPB_EGRESS_MON_EN_EG_0 0
#define TEST_CPB_EGRESS_MON_EN_EG_1 1
#define TEST_CPB_EGRESS_MON_EN_EG_2 2
#define TEST_CPB_EGRESS_STA_CLR_CH_EG 0
#define TEST_CPB_EGRESS_DEBUG_CHAN 0
#define TEST_CPB_EGRESS_CLR_EG 0
#define TEST_CPB_EGRESS_STA_CLR_EG 0
#define TEST_CPB_EGRESS_DEBUG_CLR 1
#define TEST_CPB_EGRESS_CNT_MAX_EG 0
#define TEST_CPB_EGRESS_CNT_MIN_EG 0
#define TEST_CPB_EGRESS_CNT_DEPTH_EG 1
#define TEST_CPB_EGRESS_MIN_PATHDELAY 0
#define TEST_CPB_EGRESS_MAX_PATHDELAY 1
#define TEST_CPB_EGRESS_REAL_PATHDELAY 0
#define TEST_CPB_EGRESS_STA_CLR_DONE 1
#define TEST_CPB_EGRESS_SQ_ERR_EG_0 0
#define TEST_CPB_EGRESS_SQ_ERR_EG_1 1
#define TEST_CPB_EGRESS_SQ_ERR_EG_2 2
#define TEST_CPB_EGRESS_CPB_ILK_BP_0 0
#define TEST_CPB_EGRESS_CPB_ILK_BP_1 1
#define TEST_CPB_EGRESS_CPB_ILK_BP_2 2
#define TEST_CPB_EGRESS_DLY_FIFO_STATE 0
#define TEST_CPB_EGRESS_DATA_RAM_ADDR_ALM 1
#define TEST_CPB_EGRESS_LINK_FULL_EG_0 0
#define TEST_CPB_EGRESS_LINK_FULL_EG_1 1
#define TEST_CPB_EGRESS_LINK_FULL_EG_2 2
#define TEST_CPB_EGRESS_LINK_EMPTY_EG_0 0
#define TEST_CPB_EGRESS_LINK_EMPTY_EG_1 1
#define TEST_CPB_EGRESS_LINK_EMPTY_EG_2 2
#define TEST_CPB_EGRESS_CH0_FULL_INT 0
#define TEST_CPB_EGRESS_CH1_FULL_INT 1
#define TEST_CPB_EGRESS_CH2_FULL_INT 2
#define TEST_CPB_EGRESS_CH3_FULL_INT 3
#define TEST_CPB_EGRESS_CH4_FULL_INT 4
#define TEST_CPB_EGRESS_CH5_FULL_INT 5
#define TEST_CPB_EGRESS_CH6_FULL_INT 6
#define TEST_CPB_EGRESS_CH7_FULL_INT 7
#define TEST_CPB_EGRESS_CH8_FULL_INT 8
#define TEST_CPB_EGRESS_CH9_FULL_INT 9
#define TEST_CPB_EGRESS_CH10_FULL_INT 10
#define TEST_CPB_EGRESS_CH11_FULL_INT 11
#define TEST_CPB_EGRESS_CH12_FULL_INT 12
#define TEST_CPB_EGRESS_CH13_FULL_INT 13
#define TEST_CPB_EGRESS_CH14_FULL_INT 14
#define TEST_CPB_EGRESS_CH15_FULL_INT 15
#define TEST_CPB_EGRESS_CH0_FULL_INT_MASK 0
#define TEST_CPB_EGRESS_CH1_FULL_INT_MASK 1
#define TEST_CPB_EGRESS_CH2_FULL_INT_MASK 2
#define TEST_CPB_EGRESS_CH3_FULL_INT_MASK 3
#define TEST_CPB_EGRESS_CH4_FULL_INT_MASK 4
#define TEST_CPB_EGRESS_CH5_FULL_INT_MASK 5
#define TEST_CPB_EGRESS_CH6_FULL_INT_MASK 6
#define TEST_CPB_EGRESS_CH7_FULL_INT_MASK 7
#define TEST_CPB_EGRESS_CH8_FULL_INT_MASK 8
#define TEST_CPB_EGRESS_CH9_FULL_INT_MASK 9
#define TEST_CPB_EGRESS_CH10_FULL_INT_MASK 10
#define TEST_CPB_EGRESS_CH11_FULL_INT_MASK 11
#define TEST_CPB_EGRESS_CH12_FULL_INT_MASK 12
#define TEST_CPB_EGRESS_CH13_FULL_INT_MASK 13
#define TEST_CPB_EGRESS_CH14_FULL_INT_MASK 14
#define TEST_CPB_EGRESS_CH15_FULL_INT_MASK 15
#define TEST_CPB_EGRESS_CH16_FULL_INT 0
#define TEST_CPB_EGRESS_CH17_FULL_INT 1
#define TEST_CPB_EGRESS_CH18_FULL_INT 2
#define TEST_CPB_EGRESS_CH19_FULL_INT 3
#define TEST_CPB_EGRESS_CH20_FULL_INT 4
#define TEST_CPB_EGRESS_CH21_FULL_INT 5
#define TEST_CPB_EGRESS_CH22_FULL_INT 6
#define TEST_CPB_EGRESS_CH23_FULL_INT 7
#define TEST_CPB_EGRESS_CH24_FULL_INT 8
#define TEST_CPB_EGRESS_CH25_FULL_INT 9
#define TEST_CPB_EGRESS_CH26_FULL_INT 10
#define TEST_CPB_EGRESS_CH27_FULL_INT 11
#define TEST_CPB_EGRESS_CH28_FULL_INT 12
#define TEST_CPB_EGRESS_CH29_FULL_INT 13
#define TEST_CPB_EGRESS_CH30_FULL_INT 14
#define TEST_CPB_EGRESS_CH31_FULL_INT 15
#define TEST_CPB_EGRESS_CH16_FULL_INT_MASK 0
#define TEST_CPB_EGRESS_CH17_FULL_INT_MASK 1
#define TEST_CPB_EGRESS_CH18_FULL_INT_MASK 2
#define TEST_CPB_EGRESS_CH19_FULL_INT_MASK 3
#define TEST_CPB_EGRESS_CH20_FULL_INT_MASK 4
#define TEST_CPB_EGRESS_CH21_FULL_INT_MASK 5
#define TEST_CPB_EGRESS_CH22_FULL_INT_MASK 6
#define TEST_CPB_EGRESS_CH23_FULL_INT_MASK 7
#define TEST_CPB_EGRESS_CH24_FULL_INT_MASK 8
#define TEST_CPB_EGRESS_CH25_FULL_INT_MASK 9
#define TEST_CPB_EGRESS_CH26_FULL_INT_MASK 10
#define TEST_CPB_EGRESS_CH27_FULL_INT_MASK 11
#define TEST_CPB_EGRESS_CH28_FULL_INT_MASK 12
#define TEST_CPB_EGRESS_CH29_FULL_INT_MASK 13
#define TEST_CPB_EGRESS_CH30_FULL_INT_MASK 14
#define TEST_CPB_EGRESS_CH31_FULL_INT_MASK 15
#define TEST_CPB_EGRESS_CH32_FULL_INT 0
#define TEST_CPB_EGRESS_CH33_FULL_INT 1
#define TEST_CPB_EGRESS_CH34_FULL_INT 2
#define TEST_CPB_EGRESS_CH35_FULL_INT 3
#define TEST_CPB_EGRESS_CH36_FULL_INT 4
#define TEST_CPB_EGRESS_CH37_FULL_INT 5
#define TEST_CPB_EGRESS_CH38_FULL_INT 6
#define TEST_CPB_EGRESS_CH39_FULL_INT 7
#define TEST_CPB_EGRESS_CH40_FULL_INT 8
#define TEST_CPB_EGRESS_CH41_FULL_INT 9
#define TEST_CPB_EGRESS_CH42_FULL_INT 10
#define TEST_CPB_EGRESS_CH43_FULL_INT 11
#define TEST_CPB_EGRESS_CH44_FULL_INT 12
#define TEST_CPB_EGRESS_CH45_FULL_INT 13
#define TEST_CPB_EGRESS_CH46_FULL_INT 14
#define TEST_CPB_EGRESS_CH47_FULL_INT 15
#define TEST_CPB_EGRESS_CH32_FULL_INT_MASK 0
#define TEST_CPB_EGRESS_CH33_FULL_INT_MASK 1
#define TEST_CPB_EGRESS_CH34_FULL_INT_MASK 2
#define TEST_CPB_EGRESS_CH35_FULL_INT_MASK 3
#define TEST_CPB_EGRESS_CH36_FULL_INT_MASK 4
#define TEST_CPB_EGRESS_CH37_FULL_INT_MASK 5
#define TEST_CPB_EGRESS_CH38_FULL_INT_MASK 6
#define TEST_CPB_EGRESS_CH39_FULL_INT_MASK 7
#define TEST_CPB_EGRESS_CH40_FULL_INT_MASK 8
#define TEST_CPB_EGRESS_CH41_FULL_INT_MASK 9
#define TEST_CPB_EGRESS_CH42_FULL_INT_MASK 10
#define TEST_CPB_EGRESS_CH43_FULL_INT_MASK 11
#define TEST_CPB_EGRESS_CH44_FULL_INT_MASK 12
#define TEST_CPB_EGRESS_CH45_FULL_INT_MASK 13
#define TEST_CPB_EGRESS_CH46_FULL_INT_MASK 14
#define TEST_CPB_EGRESS_CH47_FULL_INT_MASK 15
#define TEST_CPB_EGRESS_CH48_FULL_INT 0
#define TEST_CPB_EGRESS_CH49_FULL_INT 1
#define TEST_CPB_EGRESS_CH50_FULL_INT 2
#define TEST_CPB_EGRESS_CH51_FULL_INT 3
#define TEST_CPB_EGRESS_CH52_FULL_INT 4
#define TEST_CPB_EGRESS_CH53_FULL_INT 5
#define TEST_CPB_EGRESS_CH54_FULL_INT 6
#define TEST_CPB_EGRESS_CH55_FULL_INT 7
#define TEST_CPB_EGRESS_CH56_FULL_INT 8
#define TEST_CPB_EGRESS_CH57_FULL_INT 9
#define TEST_CPB_EGRESS_CH58_FULL_INT 10
#define TEST_CPB_EGRESS_CH59_FULL_INT 11
#define TEST_CPB_EGRESS_CH60_FULL_INT 12
#define TEST_CPB_EGRESS_CH61_FULL_INT 13
#define TEST_CPB_EGRESS_CH62_FULL_INT 14
#define TEST_CPB_EGRESS_CH63_FULL_INT 15
#define TEST_CPB_EGRESS_CH48_FULL_INT_MASK 0
#define TEST_CPB_EGRESS_CH49_FULL_INT_MASK 1
#define TEST_CPB_EGRESS_CH50_FULL_INT_MASK 2
#define TEST_CPB_EGRESS_CH51_FULL_INT_MASK 3
#define TEST_CPB_EGRESS_CH52_FULL_INT_MASK 4
#define TEST_CPB_EGRESS_CH53_FULL_INT_MASK 5
#define TEST_CPB_EGRESS_CH54_FULL_INT_MASK 6
#define TEST_CPB_EGRESS_CH55_FULL_INT_MASK 7
#define TEST_CPB_EGRESS_CH56_FULL_INT_MASK 8
#define TEST_CPB_EGRESS_CH57_FULL_INT_MASK 9
#define TEST_CPB_EGRESS_CH58_FULL_INT_MASK 10
#define TEST_CPB_EGRESS_CH59_FULL_INT_MASK 11
#define TEST_CPB_EGRESS_CH60_FULL_INT_MASK 12
#define TEST_CPB_EGRESS_CH61_FULL_INT_MASK 13
#define TEST_CPB_EGRESS_CH62_FULL_INT_MASK 14
#define TEST_CPB_EGRESS_CH63_FULL_INT_MASK 15
#define TEST_CPB_EGRESS_CH64_FULL_INT 0
#define TEST_CPB_EGRESS_CH65_FULL_INT 1
#define TEST_CPB_EGRESS_CH66_FULL_INT 2
#define TEST_CPB_EGRESS_CH67_FULL_INT 3
#define TEST_CPB_EGRESS_CH68_FULL_INT 4
#define TEST_CPB_EGRESS_CH69_FULL_INT 5
#define TEST_CPB_EGRESS_CH70_FULL_INT 6
#define TEST_CPB_EGRESS_CH71_FULL_INT 7
#define TEST_CPB_EGRESS_CH72_FULL_INT 8
#define TEST_CPB_EGRESS_CH73_FULL_INT 9
#define TEST_CPB_EGRESS_CH74_FULL_INT 10
#define TEST_CPB_EGRESS_CH75_FULL_INT 11
#define TEST_CPB_EGRESS_CH76_FULL_INT 12
#define TEST_CPB_EGRESS_CH77_FULL_INT 13
#define TEST_CPB_EGRESS_CH78_FULL_INT 14
#define TEST_CPB_EGRESS_CH79_FULL_INT 15
#define TEST_CPB_EGRESS_CH64_FULL_INT_MASK 0
#define TEST_CPB_EGRESS_CH65_FULL_INT_MASK 1
#define TEST_CPB_EGRESS_CH66_FULL_INT_MASK 2
#define TEST_CPB_EGRESS_CH67_FULL_INT_MASK 3
#define TEST_CPB_EGRESS_CH68_FULL_INT_MASK 4
#define TEST_CPB_EGRESS_CH69_FULL_INT_MASK 5
#define TEST_CPB_EGRESS_CH70_FULL_INT_MASK 6
#define TEST_CPB_EGRESS_CH71_FULL_INT_MASK 7
#define TEST_CPB_EGRESS_CH72_FULL_INT_MASK 8
#define TEST_CPB_EGRESS_CH73_FULL_INT_MASK 9
#define TEST_CPB_EGRESS_CH74_FULL_INT_MASK 10
#define TEST_CPB_EGRESS_CH75_FULL_INT_MASK 11
#define TEST_CPB_EGRESS_CH76_FULL_INT_MASK 12
#define TEST_CPB_EGRESS_CH77_FULL_INT_MASK 13
#define TEST_CPB_EGRESS_CH78_FULL_INT_MASK 14
#define TEST_CPB_EGRESS_CH79_FULL_INT_MASK 15


/*MAC_ADAPT*/
#define TEST_MAC_ADAPT_LOW_LVL 0
#define TEST_MAC_ADAPT_STA_LVL 1
#define TEST_MAC_ADAPT_HIG_LVL 2
#define TEST_MAC_ADAPT_RSK_LVL 3
#define TEST_MAC_ADAPT_BLOCK_TYPE 0
#define TEST_MAC_ADAPT_CHID_LVL_HIST 0
#define TEST_MAC_ADAPT_CLR_HIST 1
#define TEST_MAC_ADAPT_IND_SEL 0
#define TEST_MAC_ADAPT_INS_GAP 0
#define TEST_MAC_ADAPT_DEL_GAP 1
#define TEST_MAC_ADAPT_BLK_NUM 0
#define TEST_MAC_ADAPT_CHAN_EN 1
#define TEST_MAC_ADAPT_MAP_SEQ 0
#define TEST_MAC_ADAPT_MAP_CHID 1
#define TEST_MAC_ADAPT_MAP_EN 2
#define TEST_MAC_ADAPT_CLR_PERIOD 0
#define TEST_MAC_ADAPT_CNT_TO_LOW 1
#define TEST_MAC_ADAPT_DRAG_EN 2
#define TEST_MAC_ADAPT_LOW_HIST 0
#define TEST_MAC_ADAPT_HIG_HIST 1
#define TEST_MAC_ADAPT_RATEADP_FULL_0 0
#define TEST_MAC_ADAPT_RATEADP_FULL_1 1
#define TEST_MAC_ADAPT_RATEADP_FULL_2 2
#define TEST_MAC_ADAPT_RATEADP_EMPTY_0 0
#define TEST_MAC_ADAPT_RATEADP_EMPTY_1 1
#define TEST_MAC_ADAPT_RATEADP_EMPTY_2 2
#define TEST_MAC_ADAPT_OVERFLOW_0 0
#define TEST_MAC_ADAPT_OVERFLOW_1 1
#define TEST_MAC_ADAPT_OVERFLOW_2 2

/*TOP*/
#define TEST_TOP_PPS_TIME_CFG 0
#define TEST_TOP_PHY_SEL_CFG 0
#define TEST_TOP_MEASURE_TIME 0
#define TEST_TOP_MEASURE_CLR 1
#define TEST_TOP_CDR_SEL 0
#define TEST_TOP_RST_GLB_FUCI_SOFT_N 0
#define TEST_TOP_RST_GLB_LOGIC_N 0
#define TEST_TOP_RST_FLEXE_MUX_N 0
#define TEST_TOP_RST_OAM_RX_N 1
#define TEST_TOP_RST_DEMUX_SYS_N 2
#define TEST_TOP_RST_CHANNELIZE_SYS_N 3
#define TEST_TOP_RST_B66SWITCH_SYS_N 4
#define TEST_TOP_RST_SOH_EXT_SCH_N 5
#define TEST_TOP_RST_SOH_INS_SCH_N 6
#define TEST_TOP_RST_SOAM_EXT_330M_0_N 7
#define TEST_TOP_RST_SOAM_EXT_330M_1_N 8
#define TEST_TOP_RST_SOAM_EXT_SCH_N 9
#define TEST_TOP_RST_SOAM_INS_DISTR_N 10
#define TEST_TOP_RST_SYS_DW_N 11
#define TEST_TOP_RST_SYS_UP_N 12
#define TEST_TOP_RST_SYS_TS_N 13
#define TEST_TOP_RST_FEC_ENC_N 14
#define TEST_TOP_RST_DEC_ENC_N 15
#define TEST_TOP_RST_SYS_CPBEGRESS_N 16
#define TEST_TOP_RST_CPB_INGRESS_N 17
#define TEST_TOP_RST_ENCODE_N 18
#define TEST_TOP_RST_DECODE_N 19
#define TEST_TOP_RST_RATEADP_N 20
#define TEST_TOP_RST_OAM_TX_N 21
#define TEST_TOP_RST_SYS_MCMACTX_N 22
#define TEST_TOP_RST_SYS_MCMACRX_N 23
#define TEST_TOP_RST_PPSTOD_N 24
#define TEST_TOP_RST_PCS_TX_ENV_N 25
#define TEST_TOP_RST_PCS_RX_SMOOTH_N 26
#define TEST_TOP_RST_FLEXE_MAC_N 27
#define TEST_TOP_RST_ILK_N 28
#define TEST_TOP_RST_SERDES_100GE1_N 0
#define TEST_TOP_RST_SERDES_100GE2_N 1
#define TEST_TOP_RST_SERDES_50GE1_N 2
#define TEST_TOP_RST_SERDES_50GE2_N 3
#define TEST_TOP_RST_SERDES_50GE3_N 4
#define TEST_TOP_RST_SERDES_50GE4_N 5
#define TEST_TOP_RST_SERDES_GE_N 6
#define TEST_TOP_RST_SERDES_GE1_N 7
#define TEST_TOP_RST_SERDES_GE2_N 8
#define TEST_TOP_RST_SERDES_ILK_N 9
#define TEST_TOP_RST_SERDES_CFG_UPI_N 10
#define TEST_TOP_RST_OH_RX_0_N 0
#define TEST_TOP_RST_OH_RX_1_N 1
#define TEST_TOP_RST_OH_RX_2_N 2
#define TEST_TOP_RST_OH_RX_3_N 3
#define TEST_TOP_RST_OH_RX_4_N 4
#define TEST_TOP_RST_OH_RX_5_N 5
#define TEST_TOP_RST_OH_RX_6_N 6
#define TEST_TOP_RST_OH_RX_7_N 7
#define TEST_TOP_RST_OH_TX_0_N 8
#define TEST_TOP_RST_OH_TX_1_N 9
#define TEST_TOP_RST_OH_TX_2_N 10
#define TEST_TOP_RST_OH_TX_3_N 11
#define TEST_TOP_RST_OH_TX_4_N 12
#define TEST_TOP_RST_OH_TX_5_N 13
#define TEST_TOP_RST_OH_TX_6_N 14
#define TEST_TOP_RST_OH_TX_7_N 15
#define TEST_TOP_RST_DESKEW_0_N 16
#define TEST_TOP_RST_DESKEW_1_N 17
#define TEST_TOP_RST_DESKEW_2_N 18
#define TEST_TOP_RST_DESKEW_3_N 19
#define TEST_TOP_RST_DESKEW_4_N 20
#define TEST_TOP_RST_DESKEW_5_N 21
#define TEST_TOP_RST_DESKEW_6_N 22
#define TEST_TOP_RST_DESKEW_7_N 23
#define TEST_TOP_RST_SYS_HANDLING_N 24
#define TEST_TOP_RST_SYS_B66SARRX_N 25
#define TEST_TOP_RST_SYS_OAM_RX_N 26
#define TEST_TOP_RST_SYS_PORTSCH_DW_N 27
#define TEST_TOP_RST_SYS_OAM_TX_N 28
#define TEST_TOP_RST_SYS_RATEADP_N 29
#define TEST_TOP_RST_SYS_B66SARTX_N 30
#define TEST_TOP_RST_125M_PPS_N 0
#define TEST_TOP_RST_UPI_FLEXE_MUX_N 0
#define TEST_TOP_RST_OAM_RX_UPI_N 1
#define TEST_TOP_RST_MR_PCS_RX_UPI_N 2
#define TEST_TOP_RST_DEMUX_UPI_SYS_N 3
#define TEST_TOP_RST_CHANNELIZE_UPI_SYS_N 4
#define TEST_TOP_RST_B66SWITCH_UPI_SYS_N 5
#define TEST_TOP_RST_SYS_DW_UPI_N 6
#define TEST_TOP_RST_SYS_UP_UPI_N 7
#define TEST_TOP_RST_FEC_ENC_UPI_N 8
#define TEST_TOP_RST_FEC_DEC_UPI_N 9
#define TEST_TOP_RST_CPB_EGRESS_UPI_N 10
#define TEST_TOP_RST_CPB_INGRESS_UPI_N 11
#define TEST_TOP_RST_MR_PCS_TX_UPI_N 12
#define TEST_TOP_RST_RATEADP_UPI_N 13
#define TEST_TOP_RST_OAM_TX_UPI_N 14
#define TEST_TOP_RST_MACTX_UPI_N 15
#define TEST_TOP_RST_MACRX_UPI_N 16
#define TEST_TOP_RST_DESKEW_FUCI_0_N 17
#define TEST_TOP_RST_DESKEW_FUCI_1_N 18
#define TEST_TOP_RST_DESKEW_FUCI_2_N 19
#define TEST_TOP_RST_DESKEW_FUCI_3_N 20
#define TEST_TOP_RST_DESKEW_FUCI_4_N 21
#define TEST_TOP_RST_DESKEW_FUCI_5_N 22
#define TEST_TOP_RST_DESKEW_FUCI_6_N 23
#define TEST_TOP_RST_DESKEW_FUCI_7_N 24
#define TEST_TOP_RST_TX_ENV_GEARBOX_UPI_N 25
#define TEST_TOP_RST_RX_ENV_GEARBOX_UPI_N 26
#define TEST_TOP_RST_FLEXE_MAC_UPI_N 27
#define TEST_TOP_RST_SOH_UPI_DCI_N 28
#define TEST_TOP_RST_FUCI_ILKN_N 29
#define TEST_TOP_RST_OH_RX_FUCI_0_N 0
#define TEST_TOP_RST_OH_RX_FUCI_1_N 1
#define TEST_TOP_RST_OH_RX_FUCI_2_N 2
#define TEST_TOP_RST_OH_RX_FUCI_3_N 3
#define TEST_TOP_RST_OH_RX_FUCI_4_N 4
#define TEST_TOP_RST_OH_RX_FUCI_5_N 5
#define TEST_TOP_RST_OH_RX_FUCI_6_N 6
#define TEST_TOP_RST_OH_RX_FUCI_7_N 7
#define TEST_TOP_RST_OH_TX_FUCI_0_N 8
#define TEST_TOP_RST_OH_TX_FUCI_1_N 9
#define TEST_TOP_RST_OH_TX_FUCI_2_N 10
#define TEST_TOP_RST_OH_TX_FUCI_3_N 11
#define TEST_TOP_RST_OH_TX_FUCI_4_N 12
#define TEST_TOP_RST_OH_TX_FUCI_5_N 13
#define TEST_TOP_RST_OH_TX_FUCI_6_N 14
#define TEST_TOP_RST_OH_TX_FUCI_7_N 15
#define TEST_TOP_RST_SYS_UPI_HANDLING_N 16
#define TEST_TOP_RST_SYS_UPI_CPBEGRESS_N 17
#define TEST_TOP_RST_SYS_UPI_MCMACTX_N 18
#define TEST_TOP_RST_SYS_UPI_B66SARRX_N 19
#define TEST_TOP_RST_SYS_UPI_OAM_RX_N 20
#define TEST_TOP_RST_SYS_UPI_OAM_TX_N 21
#define TEST_TOP_RST_SYS_UPI_RATEADP_N 22
#define TEST_TOP_RST_SYS_UPI_B66SARTX_N 23
#define TEST_TOP_RST_SYS_UPI_MCMACRX_N 24
#define TEST_TOP_RST_INF_CH_ADP_RX_UPI_N 25
#define TEST_TOP_RST_INF_CH_ADP_TX_UPI_N 26
#define TEST_TOP_RST_FLEXE_ENV_UPI_N 27
#define TEST_TOP_RST_REQ_GEN_UPI_N 28
#define TEST_TOP_RST_SOH_EXT_125M_N 0
#define TEST_TOP_RST_SOH_INS_125M_N 0
#define TEST_TOP_RST_SOAM_EXT_125M_N 0
#define TEST_TOP_RST_SOAM_INS_125M_N 0
#define TEST_TOP_RST_GEARBOX_RX_N 0
#define TEST_TOP_RST_GEARBOX_TX_N 1
#define TEST_TOP_RST_CLK_MEASURE_N 2
#define TEST_TOP_RST_GEARBOX_RX_REQ_N 3
#define TEST_TOP_RST_GEARBOX_TX_REQ_N 4
#define TEST_TOP_RST_311M_B66SARRX_N 0
#define TEST_TOP_RST_311M_B66SARTX_N 1
#define TEST_TOP_RST_311M_TS_N 2
#define TEST_TOP_RST_311M_UPI_B66SARTX_N 0
#define TEST_TOP_RST_311M_UPI_B66SARRX_N 1
#define TEST_TOP_RST_SOH_UPI_125EXT_N 0
#define TEST_TOP_RST_SOH_UPI_125INS_N 0
#define TEST_TOP_RST_SOAM_UPI_125EXT_N 0
#define TEST_TOP_RST_SOAM_UPI_125INS_N 0
#define TEST_TOP_RST_SOH_UPI_FUCI_N 0
#define TEST_TOP_RST_SUBSYS_MAC_FUCI_N 1
#define TEST_TOP_RST_SYS_PORTSCH_UP_N 0
#define TEST_TOP_RST_INF_CH_ADP_RX_N 1
#define TEST_TOP_RST_INF_CH_ADP_TX_N 2
#define TEST_TOP_RST_FLEXE_ENV_N 3
#define TEST_TOP_RST_REQ_GEN_N 4
#define TEST_TOP_RST_MR_PCS_RX_0_N 5
#define TEST_TOP_RST_MR_PCS_RX_1_N 6
#define TEST_TOP_RST_MR_PCS_RX_2_N 7
#define TEST_TOP_RST_MR_PCS_RX_3_N 8
#define TEST_TOP_RST_MR_PCS_TX_0_N 9
#define TEST_TOP_RST_MR_PCS_TX_1_N 10
#define TEST_TOP_RST_MR_PCS_TX_2_N 11
#define TEST_TOP_RST_MR_PCS_TX_3_N 12
#define TEST_TOP_RST_FEC_DEC_0_N 13
#define TEST_TOP_RST_FEC_DEC_1_N 14
#define TEST_TOP_RST_FEC_ENC_0_N 15
#define TEST_TOP_RST_FEC_ENC_1_N 16
#define TEST_TOP_RST_OH_N 17
#define TEST_TOP_RST_OHIF_1588_RATE_LIMIT_N 18
#define TEST_TOP_RST_FLEXE_PTP_RX_0_N 0
#define TEST_TOP_RST_FLEXE_PTP_RX_1_N 1
#define TEST_TOP_RST_FLEXE_PTP_RX_2_N 2
#define TEST_TOP_RST_FLEXE_PTP_RX_3_N 3
#define TEST_TOP_RST_FLEXE_PTP_RX_4_N 4
#define TEST_TOP_RST_FLEXE_PTP_RX_5_N 5
#define TEST_TOP_RST_FLEXE_PTP_RX_6_N 6
#define TEST_TOP_RST_FLEXE_PTP_RX_7_N 7
#define TEST_TOP_RST_FLEXE_PTP_RX_8_N 8
#define TEST_TOP_RST_FLEXE_PTP_RX_9_N 9
#define TEST_TOP_RST_FLEXE_PTP_RX_10_N 10
#define TEST_TOP_RST_FLEXE_PTP_RX_11_N 11
#define TEST_TOP_RST_FLEXE_PTP_RX_12_N 12
#define TEST_TOP_RST_FLEXE_PTP_RX_13_N 13
#define TEST_TOP_RST_FLEXE_PTP_RX_14_N 14
#define TEST_TOP_RST_FLEXE_PTP_RX_15_N 15
#define TEST_TOP_RST_FLEXE_PTP_TX_0_N 16
#define TEST_TOP_RST_FLEXE_PTP_TX_1_N 17
#define TEST_TOP_RST_FLEXE_PTP_TX_2_N 18
#define TEST_TOP_RST_FLEXE_PTP_TX_3_N 19
#define TEST_TOP_RST_FLEXE_PTP_TX_4_N 20
#define TEST_TOP_RST_FLEXE_PTP_TX_5_N 21
#define TEST_TOP_RST_FLEXE_PTP_TX_6_N 22
#define TEST_TOP_RST_FLEXE_PTP_TX_7_N 23
#define TEST_TOP_RST_XGMII_RX_N 24
#define TEST_TOP_RST_XGMII_TX_N 25
#define TEST_TOP_RST_CPU_RX_N 26
#define TEST_TOP_RST_CPU_TX_N 27
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_0_N 0
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_1_N 1
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_2_N 2
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_3_N 3
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_4_N 4
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_5_N 5
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_6_N 6
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_7_N 7
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_8_N 8
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_9_N 9
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_10_N 10
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_11_N 11
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_12_N 12
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_13_N 13
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_14_N 14
#define TEST_TOP_RST_UPI_FLEXE_PTP_RX_15_N 15
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_0_N 16
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_1_N 17
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_2_N 18
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_3_N 19
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_4_N 20
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_5_N 21
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_6_N 22
#define TEST_TOP_RST_UPI_FLEXE_PTP_TX_7_N 23
#define TEST_TOP_RST_UPI_GLOBAL_IEEE1588_N 24
#define TEST_TOP_RST_UPI_XGMII_RX_N 25
#define TEST_TOP_RST_UPI_XGMII_TX_N 26
#define TEST_TOP_RST_UPI_CCU_GE_N 27
#define TEST_TOP_RST_UPI_CPU_N 28
#define TEST_TOP_GLB_CNT_CLR 0
#define TEST_TOP_GLB_ALM_CLR 1
#define TEST_TOP_GLB_INT_CLR 2
#define TEST_TOP_PPS_TOD_RX_NUM 0
#define TEST_TOP_PPS_TOD_RX_TYPE 0
#define TEST_TOP_PPS_TOD_RX_LEN 0
#define TEST_TOP_PPS_TOD_RX_TOD_BYTE0 0
#define TEST_TOP_PPS_TOD_RX_TOD_SEC_0 0
#define TEST_TOP_PPS_TOD_RX_TOD_SEC_1 1
#define TEST_TOP_PPS_TOD_RX_TOD_NSEC 0
#define TEST_TOP_PPS_TOD_RX_TOD_RES 0
#define TEST_TOP_PPS_TOD_RX_CRC 0
#define TEST_TOP_PPS_TOD_RX_REAL_TIME_0 0
#define TEST_TOP_PPS_TOD_RX_REAL_TIME_1 1
#define TEST_TOP_PPS_TOD_RX_REAL_TIME_2 2
#define TEST_TOP_PPS_TOD_RX_CNT_TOD_LOST 0
#define TEST_TOP_PPS_TOD_RX_CNT_PPS_ADJUST 0
#define TEST_TOP_PPS_TOD_RX_CNT_CRC_EOR 0
#define TEST_TOP_PPS_TOD_RX_CNT_WAVE_BROKEN 0
#define TEST_TOP_PPS_TOD_RX_REG_CNT_25M 0
#define TEST_TOP_MEASURE_CNT_MAX 0
#define TEST_TOP_MEASURE_CNT_MIN 0
#define TEST_TOP_OH_RX0_INT 0
#define TEST_TOP_OH_RX1_INT 1
#define TEST_TOP_OH_RX2_INT 2
#define TEST_TOP_OH_RX3_INT 3
#define TEST_TOP_OH_RX4_INT 4
#define TEST_TOP_OH_RX5_INT 5
#define TEST_TOP_OH_RX6_INT 6
#define TEST_TOP_OH_RX7_INT 7
#define TEST_TOP_FLEXE_OAM_RX0_INT 8
#define TEST_TOP_FLEXE_OAM_RX2_INT 9
#define TEST_TOP_FLEXE_OAM_RX3_INT 10
#define TEST_TOP_FLEXE_OAM_RX4_INT 11
#define TEST_TOP_FLEXE_OAM_RX5_INT 12
#define TEST_TOP_FLEXE_OAM_RX6_INT 13
#define TEST_TOP_FLEXE_OAM_RX7_INT 14
#define TEST_TOP_FLEXE_OAM_RX8_INT 15
#define TEST_TOP_FLEXE_OAM_RX9_INT 16
#define TEST_TOP_FLEXE_OAM_RX10_INT 17
#define TEST_TOP_FLEXE_OAM_RX11_INT 18
#define TEST_TOP_FLEXE_OAM_TX0_INT 19
#define TEST_TOP_FLEXE_OAM_TX1_INT 20
#define TEST_TOP_FLEXE_OAM_TX2_INT 21
#define TEST_TOP_SAR_RX_INT 22
#define TEST_TOP_SAR_TX_INT 23
#define TEST_TOP_SAR_OAM_RX0_INT 24
#define TEST_TOP_SAR_OAM_RX2_INT 25
#define TEST_TOP_SAR_OAM_RX3_INT 26
#define TEST_TOP_SAR_OAM_RX4_INT 27
#define TEST_TOP_SAR_OAM_RX5_INT 28
#define TEST_TOP_SAR_OAM_RX6_INT 29
#define TEST_TOP_OH_RX0_INT_MASK 0
#define TEST_TOP_OH_RX1_INT_MASK 1
#define TEST_TOP_OH_RX2_INT_MASK 2
#define TEST_TOP_OH_RX3_INT_MASK 3
#define TEST_TOP_OH_RX4_INT_MASK 4
#define TEST_TOP_OH_RX5_INT_MASK 5
#define TEST_TOP_OH_RX6_INT_MASK 6
#define TEST_TOP_OH_RX7_INT_MASK 7
#define TEST_TOP_FLEXE_OAM_RX0_INT_MASK 8
#define TEST_TOP_FLEXE_OAM_RX2_INT_MASK 9
#define TEST_TOP_FLEXE_OAM_RX3_INT_MASK 10
#define TEST_TOP_FLEXE_OAM_RX4_INT_MASK 11
#define TEST_TOP_FLEXE_OAM_RX5_INT_MASK 12
#define TEST_TOP_FLEXE_OAM_RX6_INT_MASK 13
#define TEST_TOP_FLEXE_OAM_RX7_INT_MASK 14
#define TEST_TOP_FLEXE_OAM_RX8_INT_MASK 15
#define TEST_TOP_FLEXE_OAM_RX9_INT_MASK 16
#define TEST_TOP_FLEXE_OAM_RX10_INT_MASK 17
#define TEST_TOP_FLEXE_OAM_RX11_INT_MASK 18
#define TEST_TOP_FLEXE_OAM_TX0_INT_MASK 19
#define TEST_TOP_FLEXE_OAM_TX1_INT_MASK 20
#define TEST_TOP_FLEXE_OAM_TX2_INT_MASK 21
#define TEST_TOP_SAR_RX_INT_MASK 22
#define TEST_TOP_SAR_TX_INT_MASK 23
#define TEST_TOP_SAR_OAM_RX0_INT_MASK 24
#define TEST_TOP_SAR_OAM_RX2_INT_MASK 25
#define TEST_TOP_SAR_OAM_RX3_INT_MASK 26
#define TEST_TOP_SAR_OAM_RX4_INT_MASK 27
#define TEST_TOP_SAR_OAM_RX5_INT_MASK 28
#define TEST_TOP_SAR_OAM_RX6_INT_MASK 29
#define TEST_TOP_SAR_OAM_RX7_INT 0
#define TEST_TOP_SAR_OAM_RX8_INT 1
#define TEST_TOP_SAR_OAM_RX9_INT 2
#define TEST_TOP_SAR_OAM_RX10_INT 3
#define TEST_TOP_SAR_OAM_RX11_INT 4
#define TEST_TOP_SAR_OAM_TX0_INT 5
#define TEST_TOP_SAR_OAM_TX1_INT 6
#define TEST_TOP_SAR_OAM_TX2_INT 7
#define TEST_TOP_IEEE_1588_INT 8
#define TEST_TOP_SAR_OAM_RX13_INT 9
#define TEST_TOP_FLEXE_OAM_RX13_INT 10
#define TEST_TOP_SAR_OAM_RX14_INT 11
#define TEST_TOP_FLEXE_OAM_RX14_INT 12
#define TEST_TOP_SAR_OAM_RX15_INT 13
#define TEST_TOP_FLEXE_OAM_RX15_INT 14
#define TEST_TOP_PORT_BUFFER0_INT 15
#define TEST_TOP_PORT_BUFFER1_INT 16
#define TEST_TOP_PORT_BUFFER2_INT 17
#define TEST_TOP_PORT_BUFFER3_INT 18
#define TEST_TOP_PORT_BUFFER4_INT 19
#define TEST_TOP_PORT_BUFFER5_INT 20
#define TEST_TOP_PORT_BUFFER6_INT 21
#define TEST_TOP_PORT_BUFFER7_INT 22
#define TEST_TOP_SAR_OAM_RX7_INT_MASK 0
#define TEST_TOP_SAR_OAM_RX8_INT_MASK 1
#define TEST_TOP_SAR_OAM_RX9_INT_MASK 2
#define TEST_TOP_SAR_OAM_RX10_INT_MASK 3
#define TEST_TOP_SAR_OAM_RX11_INT_MASK 4
#define TEST_TOP_SAR_OAM_TX0_INT_MASK 5
#define TEST_TOP_SAR_OAM_TX1_INT_MASK 6
#define TEST_TOP_SAR_OAM_TX2_INT_MASK 7
#define TEST_TOP_IEEE_1588_INT_MASK 8
#define TEST_TOP_SAR_OAM_RX13_INT_MASK 9
#define TEST_TOP_FLEXE_OAM_RX13_INT_MASK 10
#define TEST_TOP_SAR_OAM_RX14_INT_MASK 11
#define TEST_TOP_FLEXE_OAM_RX14_INT_MASK 12
#define TEST_TOP_SAR_OAM_RX15_INT_MASK 13
#define TEST_TOP_FLEXE_OAM_RX15_INT_MASK 14
#define TEST_TOP_PORT_BUFFER0_INT_MASK 15
#define TEST_TOP_PORT_BUFFER1_INT_MASK 16
#define TEST_TOP_PORT_BUFFER2_INT_MASK 17
#define TEST_TOP_PORT_BUFFER3_INT_MASK 18
#define TEST_TOP_PORT_BUFFER4_INT_MASK 19
#define TEST_TOP_PORT_BUFFER5_INT_MASK 20
#define TEST_TOP_PORT_BUFFER6_INT_MASK 21
#define TEST_TOP_PORT_BUFFER7_INT_MASK 22

/*B66SAR_TX*/
#define TEST_B66SAR_TX_LOOPBACK 0
#define TEST_B66SAR_TX_B66SIZE_29B 1
#define TEST_B66SAR_TX_CNT_PROB 2
#define TEST_B66SAR_TX_BT256_CNT_PROB 3
#define TEST_B66SAR_TX_BDCOME_LOOPBACK 4
#define TEST_B66SAR_TX_RA2SAR_CFG_PERIOD 0
#define TEST_B66SAR_TX_RA2SAR_NOM_CNT 1
#define TEST_B66SAR_TX_SEG_EN 0
#define TEST_B66SAR_TX_RA2SAR_CH_EN 1
#define TEST_B66SAR_TX_CHAN_MAP 2
#define TEST_B66SAR_TX_RA2SAR_Q 0
#define TEST_B66SAR_TX_RA2SAR_ADJ_01EN 1
#define TEST_B66SAR_TX_RA2SAR_CALENDAR_EN 2
#define TEST_B66SAR_TX_ADJ_IN_CHECK_VALUE 3
#define TEST_B66SAR_TX_ADJ_IN_CORRECT_EN 4
#define TEST_B66SAR_TX_LOCAL_EN 0
#define TEST_B66SAR_TX_LOCAL_M 1
#define TEST_B66SAR_TX_RA2SAR_TABLE_SWITCH 0
#define TEST_B66SAR_TX_PKT_CNT 0
#define TEST_B66SAR_TX_PKT_CNT_256 0
#define TEST_B66SAR_TX_SEG_FSM_STATE 0
#define TEST_B66SAR_TX_RA2SAR_CURRENT_TABLE 1
#define TEST_B66SAR_TX_RA2SAR_BUSY 2
#define TEST_B66SAR_TX_ADJ_IN_ALM 0
#define TEST_B66SAR_TX_I1_OVERFLOW 1
#define TEST_B66SAR_TX_I1_UNDERFLOW 2
#define TEST_B66SAR_TX_I2_OVERFLOW 3
#define TEST_B66SAR_TX_I2_UNDERFLOW 4
#define TEST_B66SAR_TX_BTFIFO_FULL 5
#define TEST_B66SAR_TX_BTFIFO_FULL_INT 0
#define TEST_B66SAR_TX_BTFIFO_FULL_INT_MASK 0

/*MCMACRX*/
#define TEST_MCMACRX_WATCHDOG_EN 0
#define TEST_MCMACRX_WATCHDOG_TIME 1
#define TEST_MCMACRX_CHAN_EN_0 0
#define TEST_MCMACRX_CHAN_EN_1 1
#define TEST_MCMACRX_CHAN_EN_2 2
#define TEST_MCMACRX_STAT_EN_0 0
#define TEST_MCMACRX_STAT_EN_1 1
#define TEST_MCMACRX_STAT_EN_2 2
#define TEST_MCMACRX_CRC_CUTOFF_EN_0 0
#define TEST_MCMACRX_CRC_CUTOFF_EN_1 1
#define TEST_MCMACRX_CRC_CUTOFF_EN_2 2
#define TEST_MCMACRX_STA_CLR_CHAN 0
#define TEST_MCMACRX_CRC_ERRDROP_EN_0 0
#define TEST_MCMACRX_CRC_ERRDROP_EN_1 1
#define TEST_MCMACRX_CRC_ERRDROP_EN_2 2
#define TEST_MCMACRX_DECODE_SEL 0
#define TEST_MCMACRX_STA_CLR_PLS 0
#define TEST_MCMACRX_STA_ALL_CLR 0
#define TEST_MCMACRX_SOP_CNT 0
#define TEST_MCMACRX_EOP_CNT 0
#define TEST_MCMACRX_STA_RAM_INIT_DONE 0
#define TEST_MCMACRX_SOP_WARNING 0
#define TEST_MCMACRX_EOP_WARNING 1
#define TEST_MCMACRX_SW_RAM_FULL 2
#define TEST_MCMACRX_ARM_DECODE_ERR_0 0
#define TEST_MCMACRX_ARM_DECODE_ERR_1 1
#define TEST_MCMACRX_ARM_DECODE_ERR_2 2
#define TEST_MCMACRX_ARM_RF_0 3
#define TEST_MCMACRX_ARM_RF_1 4
#define TEST_MCMACRX_ARM_RF_2 5
#define TEST_MCMACRX_ARM_LF_0 6
#define TEST_MCMACRX_ARM_LF_1 7
#define TEST_MCMACRX_ARM_LF_2 8
#define TEST_MCMACRX_ENCODE_ERR_CODE_ECC_ERR_CORRECT1 0
#define TEST_MCMACRX_DECODE_ERR_CODE_ECC_ERR_CORRECT 1
#define TEST_MCMACRX_TOTAL_FRAME_ECC_ERR_CORRECT 2
#define TEST_MCMACRX_GOOD_FRAME_ECC_ERR_CORRECT 3
#define TEST_MCMACRX_BAD_FRAME_ECC_ERR_CORRECT 4
#define TEST_MCMACRX_FRAGMENT_FRAME_ECC_ERR_CORRECT 5
#define TEST_MCMACRX_JABBER_FRAME_ECC_ERR_CORRECT 6
#define TEST_MCMACRX_OVERSIZE_FRAME_ECC_ERR_CORRECT 7
#define TEST_MCMACRX_UNICAST_FRAME_ECC_ERR_CORRECT 8
#define TEST_MCMACRX_MULTICAST_FRAME_ECC_ERR_CORRECT 9
#define TEST_MCMACRX_BROADCAST_FRAME_ECC_ERR_CORRECT 10
#define TEST_MCMACRX_B64_FRAME_ECC_ERR_CORRECT 11
#define TEST_MCMACRX_B65_MPL_FRAME_ECC_ERR_CORRECT 12
#define TEST_MCMACRX_TOTAL_BYTES_ECC_ERR_CORRECT 13
#define TEST_MCMACRX_GOOD_BYTES_ECC_ERR_CORRECT 14
#define TEST_MCMACRX_BAD_BYTES_ECC_ERR_CORRECT 15
#define TEST_MCMACRX_FRAGMENT_BYTES_ECC_ERR_CORRECT 16
#define TEST_MCMACRX_JABBER_BYTES_ECC_ERR_CORRECT 17
#define TEST_MCMACRX_OVERSIZE_BYTES_ECC_ERR_CORRECT 18
#define TEST_MCMACRX_UNICAST_BYTES_ECC_ERR_CORRECT 19
#define TEST_MCMACRX_MULTICAST_BYTES_ECC_ERR_CORRECT 20
#define TEST_MCMACRX_BROADCAST_BYTES_ECC_ERR_CORRECT 21
#define TEST_MCMACRX_B64_BYTES_ECC_ERR_CORRECT 22
#define TEST_MCMACRX_B65_MPL_BYTES_ECC_ERR_CORRECT 23
#define TEST_MCMACRX_ENCODE_ERR_CODE_ECC_ERR_UNCORRECT1 0
#define TEST_MCMACRX_DECODE_ERR_CODE_ECC_ERR_UNCORRECT 1
#define TEST_MCMACRX_TOTAL_FRAME_ECC_ERR_UNCORRECT 2
#define TEST_MCMACRX_GOOD_FRAME_ECC_ERR_UNCORRECT 3
#define TEST_MCMACRX_BAD_FRAME_ECC_ERR_UNCORRECT 4
#define TEST_MCMACRX_FRAGMENT_FRAME_ECC_ERR_UNCORRECT 5
#define TEST_MCMACRX_JABBER_FRAME_ECC_ERR_UNCORRECT 6
#define TEST_MCMACRX_OVERSIZE_FRAME_ECC_ERR_UNCORRECT 7
#define TEST_MCMACRX_UNICAST_FRAME_ECC_ERR_UNCORRECT 8
#define TEST_MCMACRX_MULTICAST_FRAME_ECC_ERR_UNCORRECT 9
#define TEST_MCMACRX_BROADCAST_FRAME_ECC_ERR_UNCORRECT 10
#define TEST_MCMACRX_B64_FRAME_ECC_ERR_UNCORRECT 11
#define TEST_MCMACRX_B65_MPL_FRAME_ECC_ERR_UNCORRECT 12
#define TEST_MCMACRX_TOTAL_BYTES_ECC_ERR_UNCORRECT 13
#define TEST_MCMACRX_GOOD_BYTES_ECC_ERR_UNCORRECT 14
#define TEST_MCMACRX_BAD_BYTES_ECC_ERR_UNCORRECT 15
#define TEST_MCMACRX_FRAGMENT_BYTES_ECC_ERR_UNCORRECT 16
#define TEST_MCMACRX_JABBER_BYTES_ECC_ERR_UNCORRECT 17
#define TEST_MCMACRX_OVERSIZE_BYTES_ECC_ERR_UNCORRECT 18
#define TEST_MCMACRX_UNICAST_BYTES_ECC_ERR_UNCORRECT 19
#define TEST_MCMACRX_MULTICAST_BYTES_ECC_ERR_UNCORRECT 20
#define TEST_MCMACRX_BROADCAST_BYTES_ECC_ERR_UNCORRECT 21
#define TEST_MCMACRX_B64_BYTES_ECC_ERR_UNCORRECT 22
#define TEST_MCMACRX_B65_MPL_BYTES_ECC_ERR_UNCORRECT 23
#define TEST_MCMACRX_EOP_ABNOR_ALM_0 0
#define TEST_MCMACRX_EOP_ABNOR_ALM_1 1
#define TEST_MCMACRX_EOP_ABNOR_ALM_2 2


/*PCS_TX*/
#define TEST_PCS_TX_ENV_CFG_PERIOD 0
#define TEST_PCS_TX_ENV_NOM_CNT 1
#define TEST_PCS_TX_ENV_MULTIPLIER 2
#define TEST_PCS_TX_ENV_Q 0
#define TEST_PCS_TX_ENV_ADJ_01EN 1
#define TEST_PCS_TX_ENV_FIFO_ADJ_EN 2
#define TEST_PCS_TX_ENV_FIFO_ADJ_PERIOD 3
#define TEST_PCS_TX_KP4_EN 4
#define TEST_PCS_TX_FLEXE_BYPASS 5
#define TEST_PCS_TX_ENV_EN 6
#define TEST_PCS_TX_FLEXE_ENV_FIFO_ADJ_EN 7
#define TEST_PCS_TX_FLEXE_ENV_FIFO_ADJ_PERIOD 8
#define TEST_PCS_TX_FIFO_JUDGE_VALUE 0
#define TEST_PCS_TX_ALM_MASK 1
#define TEST_PCS_TX_SEL_50G_100G 2
#define TEST_PCS_TX_PROTECT_EN 3
#define TEST_PCS_TX_PROTECT_TIME 4
#define TEST_PCS_TX_INIT_PTR 5
#define TEST_PCS_TX_FORCE_LOCK 6
#define TEST_PCS_TX_RST_2LANE_N 7
#define TEST_PCS_TX_MAX_MIN_CLR 0
#define TEST_PCS_TX_FIFO_START_LEVEL 1
#define TEST_PCS_TX_FIFO_HIGH_LEVEL 2
#define TEST_PCS_TX_FIFO_LOW_LEVEL 3
#define TEST_PCS_TX_FIFO_MAX_MIN_CLR 4
#define TEST_PCS_TX_ADJ_IN_CHECK_VALUE 0
#define TEST_PCS_TX_ADJ_IN_CORRECT_EN 1
#define TEST_PCS_TX_FIFO_ADJ_MAX_EN 2
#define TEST_PCS_TX_LOCAL_EN 3
#define TEST_PCS_TX_LOCAL_M 4
#define TEST_PCS_TX_MAX_LEVEL 0
#define TEST_PCS_TX_MIN_LEVEL 1
#define TEST_PCS_TX_FIFO_MAX_LEVEL 2
#define TEST_PCS_TX_FIFO_MIN_LEVEL 3
#define TEST_PCS_TX_LEVEL_HIGH_ALM 0
#define TEST_PCS_TX_LEVEL_LOW_ALM 1
#define TEST_PCS_TX_FIFO_FULL 2
#define TEST_PCS_TX_FIFO_EMPTY 3
#define TEST_PCS_TX_FIFO_HIGH_ALM 4
#define TEST_PCS_TX_FIFO_LOW_ALM 5
#define TEST_PCS_TX_ADJ_IN_ALM 0
#define TEST_PCS_TX_I1_OVERFLOW 1
#define TEST_PCS_TX_I1_UNDERFLOW 2
#define TEST_PCS_TX_I2_OVERFLOW 3
#define TEST_PCS_TX_I2_UNDERFLOW 4
#define TEST_PCS_TX_UNLOCK 0
#define TEST_PCS_TX_PLL_UNLOCK 1

/*PCS_RX*/
#define TEST_PCS_RX_SMOOTH_CFG_PERIOD 0
#define TEST_PCS_RX_SMOOTH_NOM_CNT 1
#define TEST_PCS_RX_ADJ_IN_CORRECT_EN 2
#define TEST_PCS_RX_FIFO_ADJ_MAX_EN 3
#define TEST_PCS_RX_SRC_SEL 4
#define TEST_PCS_RX_KP4_EN 5
#define TEST_PCS_RX_SMOOTH_Q 0
#define TEST_PCS_RX_SMOOTH_ADJ_01EN 1
#define TEST_PCS_RX_SMOOTH_FIFO_ADJ_EN 2
#define TEST_PCS_RX_SMOOTH_FIFO_ADJ_PERIOD 3
#define TEST_PCS_RX_ADJ_IN_CHECK_VALUE 4
#define TEST_PCS_RX_FIFO_JUDGE_VALUE 0
#define TEST_PCS_RX_ALM_MASK 1
#define TEST_PCS_RX_SEL_50G_100G 2
#define TEST_PCS_RX_PROTECT_EN 3
#define TEST_PCS_RX_PROTECT_TIME 4
#define TEST_PCS_RX_LOCK_MASK 5
#define TEST_PCS_RX_MAX_MIN_CLR 6
#define TEST_PCS_RX_INIT_PTR 7
#define TEST_PCS_RX_FORCE_LOCK 8
#define TEST_PCS_RX_RST_2LANE_N 9
#define TEST_PCS_RX_LOCAL_EN 0
#define TEST_PCS_RX_LOCAL_M 1
#define TEST_PCS_RX_MAX_LEVEL 0
#define TEST_PCS_RX_MIN_LEVEL 0
#define TEST_PCS_RX_LEVEL_HIGH_ALM 0
#define TEST_PCS_RX_LEVEL_LOW_ALM 1
#define TEST_PCS_RX_CDR_UNLOCK 2
#define TEST_PCS_RX_UNLOCK 3
#define TEST_PCS_RX_ADJ_IN_ALM 0
#define TEST_PCS_RX_I1_OVERFLOW 1
#define TEST_PCS_RX_I1_UNDERFLOW 2
#define TEST_PCS_RX_I2_OVERFLOW 3
#define TEST_PCS_RX_I2_UNDERFLOW 4

#define TEST_RA2SAR_M_1ST 0
#define TEST_RA2SAR_BASE_M_1ST 0
#define TEST_RA2SAR_MULTIPLIER 0
#define TEST_RA2SAR_BYPASS_M_N_2ND 1
#define TEST_RA2SAR_M_2ND 0
#define TEST_RA2SAR_BASE_M_2ND 0

/*CHANNELIZE*/
#define TEST_CHAN_LEVELCLR_CHANNELIZE 0
#define TEST_CHAN_BYPASS_EN 0
#define TEST_CHAN_B66REPLACE_EN 1
#define TEST_CHAN_B66REPLACE_PATTERN 2
#define TEST_CHAN_PCSCHID_CFG_0 0
#define TEST_CHAN_PCSCHID_CFG_1 1
#define TEST_CHAN_MAXLEVEL_CHANNELIZE_0 0
#define TEST_CHAN_MAXLEVEL_CHANNELIZE_1 1
#define TEST_CHAN_FULL_CHANNELIZE 0

/*OAM_TX*/
#define TEST_OAM_TX_BAS_BRK_CFG 0
#define TEST_OAM_TX_LPI_INSERT_EN 1
#define TEST_OAM_TX_LF_INSERT_EN 2
#define TEST_OAM_TX_RF_INSERT_EN 3
#define TEST_OAM_TX_BAS_BRK_CH_CFG 4
#define TEST_OAM_TX_TS_1DM_INSERT_EN 5
#define TEST_OAM_TX_TS_2DMM_INSERT_EN 6
#define TEST_OAM_TX_TS_2DMR_INSERT_EN 7
#define TEST_OAM_TX_TS_DM_SEL 8
#define TEST_OAM_TX_FAULT_RPL_EN 9
#define TEST_OAM_TX_BAS_IDTY_CFG 0
#define TEST_OAM_TX_BAS_PERIOD_CFG_0 0
#define TEST_OAM_TX_BAS_PERIOD_CFG_1 1
#define TEST_OAM_TX_BAS_PERIOD_CFG_2 2
#define TEST_OAM_TX_BAS_PERIOD_CFG_3 3
#define TEST_OAM_TX_BAS_PERIOD_CFG_4 4
#define TEST_OAM_TX_SEQ_TYPE_CFG_0 0
#define TEST_OAM_TX_SEQ_TYPE_CFG_1 1
#define TEST_OAM_TX_SEQ_TYPE_CFG_2 2
#define TEST_OAM_TX_SEQ_NUM_CFG_0 0
#define TEST_OAM_TX_SEQ_NUM_CFG_1 1
#define TEST_OAM_TX_SEQ_NUM_CFG_2 2
#define TEST_OAM_TX_SEQ_NUM_CFG_3 3
#define TEST_OAM_TX_SEQ_NUM_CFG_4 4
#define TEST_OAM_TX_SEQ_NUM_CFG_5 5
#define TEST_OAM_TX_SEQ_NUM_CFG_6 6
#define TEST_OAM_TX_SEQ_NUM_CFG_7 7
#define TEST_OAM_TX_SEQ_NUM_CFG_8 8
#define TEST_OAM_TX_SEQ_NUM_CFG_9 9
#define TEST_OAM_TX_CRC_REV_CFG 0
#define TEST_OAM_TX_OTH_CRC_REV_CFG 1
#define TEST_OAM_TX_IDLE_RPL_EN_0 0
#define TEST_OAM_TX_IDLE_RPL_EN_1 1
#define TEST_OAM_TX_IDLE_RPL_EN_2 2
#define TEST_OAM_TX_OAM_TX_BYPASS 0
#define TEST_OAM_TX_BIP_ERR_MASK 0
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LPI_0 0
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LPI_1 1
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LPI_2 2
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LF_0 0
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LF_1 1
#define TEST_OAM_TX_MANUAL_INSERT_CSF_LF_2 2
#define TEST_OAM_TX_MANUAL_INSERT_CSF_RF_0 0
#define TEST_OAM_TX_MANUAL_INSERT_CSF_RF_1 1
#define TEST_OAM_TX_MANUAL_INSERT_CSF_RF_2 2
#define TEST_OAM_TX_BIP_ERR_LEVEL_0 0
#define TEST_OAM_TX_BIP_ERR_LEVEL_1 1
#define TEST_OAM_TX_BIP_ERR_LEVEL_2 2
#define TEST_OAM_TX_OAM_TX_BYPASS_CLIENT_0 0
#define TEST_OAM_TX_OAM_TX_BYPASS_CLIENT_1 1
#define TEST_OAM_TX_OAM_TX_BYPASS_CLIENT_2 2
#define TEST_OAM_TX_MANUAL_INSERT_RDI_0 0
#define TEST_OAM_TX_MANUAL_INSERT_RDI_1 1
#define TEST_OAM_TX_MANUAL_INSERT_RDI_2 2
#define TEST_OAM_TX_BAS_PERIOD_CFG0 0
#define TEST_OAM_TX_BAS_PERIOD_CFG1 1
#define TEST_OAM_TX_BAS_PERIOD_CFG2 0
#define TEST_OAM_TX_BAS_PERIOD_CFG3 1
#define TEST_OAM_TX_BAS_EN_CFG_ASIC_0 0
#define TEST_OAM_TX_BAS_EN_CFG_ASIC_1 1
#define TEST_OAM_TX_BAS_EN_CFG_ASIC_2 2
#define TEST_OAM_TX_OAM_PRI_ENCODE 0
#define TEST_OAM_TX_BAS_SOURCE_SEL 1
#define TEST_OAM_TX_OHIF_FIFO_SEL_0 0
#define TEST_OAM_TX_OHIF_FIFO_SEL_1 1
#define TEST_OAM_TX_OHIF_FIFO_SEL_2 2
#define TEST_OAM_TX_OHIF_FIFO_SEL_3 3
#define TEST_OAM_TX_OAM_CNT_CH_CFG 0
#define TEST_OAM_TX_OAM_CNT_CLR 1
#define TEST_OAM_TX_LPI_IDLE_RPL_EN_0 0
#define TEST_OAM_TX_LPI_IDLE_RPL_EN_1 1
#define TEST_OAM_TX_LPI_IDLE_RPL_EN_2 2
#define TEST_OAM_TX_INSERT_66BCODE_EN_0 0
#define TEST_OAM_TX_INSERT_66BCODE_EN_1 1
#define TEST_OAM_TX_INSERT_66BCODE_EN_2 2
#define TEST_OAM_TX_NEW_PERIOD_CFG 0
#define TEST_OAM_TX_APS_PERIOD_CFG 1
#define TEST_OAM_TX_BAS_FIFO_NUM 0
#define TEST_OAM_TX_LPI_PRE_CNT 0
#define TEST_OAM_TX_LPI_POS_CNT 1
#define TEST_OAM_TX_INSERT_66BCODE_CFG_0 0
#define TEST_OAM_TX_INSERT_66BCODE_CFG_1 1
#define TEST_OAM_TX_INSERT_66BCODE_CFG_2 2
#define TEST_OAM_TX_OAM_JOIT_BIP_CFG_0 0
#define TEST_OAM_TX_OAM_JOIT_BIP_CFG_1 1
#define TEST_OAM_TX_LPI_BAS_INS_EN_0 0
#define TEST_OAM_TX_LPI_BAS_INS_EN_1 1
#define TEST_OAM_TX_LPI_BAS_INS_EN_2 2
#define TEST_OAM_TX_BAS_CRC_ERR_EN_0 0
#define TEST_OAM_TX_BAS_CRC_ERR_EN_1 1
#define TEST_OAM_TX_BAS_CRC_ERR_EN_2 2
#define TEST_OAM_TX_BAS_CRC_ERR_MASK 3
#define TEST_OAM_TX_BIP_ERR_PULSE_0 0
#define TEST_OAM_TX_BIP_ERR_PULSE_1 1
#define TEST_OAM_TX_BIP_ERR_PULSE_2 2
#define TEST_OAM_TX_DATA_ERR_PULSE_0 0
#define TEST_OAM_TX_DATA_ERR_PULSE_1 1
#define TEST_OAM_TX_DATA_ERR_PULSE_2 2
#define TEST_OAM_TX_BAS_INSERT_CNT_0 0
#define TEST_OAM_TX_BAS_INSERT_CNT_1 1
#define TEST_OAM_TX_BAS_INSERT_CNT_2 2
#define TEST_OAM_TX_BAS_INSERT_CNT_3 3
#define TEST_OAM_TX_BAS_INSERT_CNT_4 0
#define TEST_OAM_TX_BAS_INSERT_CNT_5 1
#define TEST_OAM_TX_BAS_INSERT_CNT_6 2
#define TEST_OAM_TX_BAS_INSERT_CNT_7 3
#define TEST_OAM_TX_BAS_INSERT_CNT_8 0
#define TEST_OAM_TX_BAS_INSERT_CNT_9 1
#define TEST_OAM_TX_BAS_INSERT_CNT_10 2
#define TEST_OAM_TX_BAS_INSERT_CNT_11 3
#define TEST_OAM_TX_BAS_INSERT_CNT_12 0
#define TEST_OAM_TX_BAS_INSERT_CNT_13 1
#define TEST_OAM_TX_BAS_INSERT_CNT_14 2
#define TEST_OAM_TX_BAS_INSERT_CNT_15 3
#define TEST_OAM_TX_BAS_INSERT_CNT_16 0
#define TEST_OAM_TX_BAS_INSERT_CNT_17 1
#define TEST_OAM_TX_BAS_INSERT_CNT_18 2
#define TEST_OAM_TX_BAS_INSERT_CNT_19 3
#define TEST_OAM_TX_BAS_INSERT_CNT_20 0
#define TEST_OAM_TX_BAS_INSERT_CNT_21 1
#define TEST_OAM_TX_BAS_INSERT_CNT_22 2
#define TEST_OAM_TX_BAS_INSERT_CNT_23 3
#define TEST_OAM_TX_BAS_INSERT_CNT_24 0
#define TEST_OAM_TX_BAS_INSERT_CNT_25 1
#define TEST_OAM_TX_BAS_INSERT_CNT_26 2
#define TEST_OAM_TX_BAS_INSERT_CNT_27 3
#define TEST_OAM_TX_BAS_INSERT_CNT_28 0
#define TEST_OAM_TX_BAS_INSERT_CNT_29 1
#define TEST_OAM_TX_BAS_INSERT_CNT_30 2
#define TEST_OAM_TX_BAS_INSERT_CNT_31 3
#define TEST_OAM_TX_BAS_INSERT_CNT_32 0
#define TEST_OAM_TX_BAS_INSERT_CNT_33 1
#define TEST_OAM_TX_BAS_INSERT_CNT_34 2
#define TEST_OAM_TX_BAS_INSERT_CNT_35 3
#define TEST_OAM_TX_BAS_INSERT_CNT_36 0
#define TEST_OAM_TX_BAS_INSERT_CNT_37 1
#define TEST_OAM_TX_BAS_INSERT_CNT_38 2
#define TEST_OAM_TX_BAS_INSERT_CNT_39 3
#define TEST_OAM_TX_BAS_INSERT_CNT_40 0
#define TEST_OAM_TX_BAS_INSERT_CNT_41 1
#define TEST_OAM_TX_BAS_INSERT_CNT_42 2
#define TEST_OAM_TX_BAS_INSERT_CNT_43 3
#define TEST_OAM_TX_BAS_INSERT_CNT_44 0
#define TEST_OAM_TX_BAS_INSERT_CNT_45 1
#define TEST_OAM_TX_BAS_INSERT_CNT_46 2
#define TEST_OAM_TX_BAS_INSERT_CNT_47 3
#define TEST_OAM_TX_BAS_INSERT_CNT_48 0
#define TEST_OAM_TX_BAS_INSERT_CNT_49 1
#define TEST_OAM_TX_BAS_INSERT_CNT_50 2
#define TEST_OAM_TX_BAS_INSERT_CNT_51 3
#define TEST_OAM_TX_BAS_INSERT_CNT_52 0
#define TEST_OAM_TX_BAS_INSERT_CNT_53 1
#define TEST_OAM_TX_BAS_INSERT_CNT_54 2
#define TEST_OAM_TX_BAS_INSERT_CNT_55 3
#define TEST_OAM_TX_BAS_INSERT_CNT_56 0
#define TEST_OAM_TX_BAS_INSERT_CNT_57 1
#define TEST_OAM_TX_BAS_INSERT_CNT_58 2
#define TEST_OAM_TX_BAS_INSERT_CNT_59 3
#define TEST_OAM_TX_BAS_INSERT_CNT_60 0
#define TEST_OAM_TX_BAS_INSERT_CNT_61 1
#define TEST_OAM_TX_BAS_INSERT_CNT_62 2
#define TEST_OAM_TX_BAS_INSERT_CNT_63 3
#define TEST_OAM_TX_BAS_INSERT_CNT_64 0
#define TEST_OAM_TX_BAS_INSERT_CNT_65 1
#define TEST_OAM_TX_BAS_INSERT_CNT_66 2
#define TEST_OAM_TX_BAS_INSERT_CNT_67 3
#define TEST_OAM_TX_BAS_INSERT_CNT_68 0
#define TEST_OAM_TX_BAS_INSERT_CNT_69 1
#define TEST_OAM_TX_BAS_INSERT_CNT_70 2
#define TEST_OAM_TX_BAS_INSERT_CNT_71 3
#define TEST_OAM_TX_BAS_INSERT_CNT_72 0
#define TEST_OAM_TX_BAS_INSERT_CNT_73 1
#define TEST_OAM_TX_BAS_INSERT_CNT_74 2
#define TEST_OAM_TX_BAS_INSERT_CNT_75 3
#define TEST_OAM_TX_BAS_INSERT_CNT_76 0
#define TEST_OAM_TX_BAS_INSERT_CNT_77 1
#define TEST_OAM_TX_BAS_INSERT_CNT_78 2
#define TEST_OAM_TX_BAS_INSERT_CNT_79 3
#define TEST_OAM_TX_OTH_INSERT_CNT_0 0
#define TEST_OAM_TX_OTH_INSERT_CNT_1 1
#define TEST_OAM_TX_OTH_INSERT_CNT_2 2
#define TEST_OAM_TX_OTH_INSERT_CNT_3 3
#define TEST_OAM_TX_OTH_INSERT_CNT_4 0
#define TEST_OAM_TX_OTH_INSERT_CNT_5 1
#define TEST_OAM_TX_OTH_INSERT_CNT_6 2
#define TEST_OAM_TX_OTH_INSERT_CNT_7 3
#define TEST_OAM_TX_OTH_INSERT_CNT_8 0
#define TEST_OAM_TX_OTH_INSERT_CNT_9 1
#define TEST_OAM_TX_OTH_INSERT_CNT_10 2
#define TEST_OAM_TX_OTH_INSERT_CNT_11 3
#define TEST_OAM_TX_OTH_INSERT_CNT_12 0
#define TEST_OAM_TX_OTH_INSERT_CNT_13 1
#define TEST_OAM_TX_OTH_INSERT_CNT_14 2
#define TEST_OAM_TX_OTH_INSERT_CNT_15 3
#define TEST_OAM_TX_OTH_INSERT_CNT_18 0
#define TEST_OAM_TX_OTH_INSERT_CNT_19 1
#define TEST_OAM_TX_OTH_INSERT_CNT_16 2
#define TEST_OAM_TX_OTH_INSERT_CNT_17 3
#define TEST_OAM_TX_OTH_INSERT_CNT_20 0
#define TEST_OAM_TX_OTH_INSERT_CNT_21 1
#define TEST_OAM_TX_OTH_INSERT_CNT_22 2
#define TEST_OAM_TX_OTH_INSERT_CNT_23 3
#define TEST_OAM_TX_OTH_INSERT_CNT_24 0
#define TEST_OAM_TX_OTH_INSERT_CNT_25 1
#define TEST_OAM_TX_OTH_INSERT_CNT_26 2
#define TEST_OAM_TX_OTH_INSERT_CNT_27 3
#define TEST_OAM_TX_OTH_INSERT_CNT_28 0
#define TEST_OAM_TX_OTH_INSERT_CNT_29 1
#define TEST_OAM_TX_OTH_INSERT_CNT_30 2
#define TEST_OAM_TX_OTH_INSERT_CNT_31 3
#define TEST_OAM_TX_OTH_INSERT_CNT_32 0
#define TEST_OAM_TX_OTH_INSERT_CNT_33 1
#define TEST_OAM_TX_OTH_INSERT_CNT_34 2
#define TEST_OAM_TX_OTH_INSERT_CNT_35 3
#define TEST_OAM_TX_OTH_INSERT_CNT_36 0
#define TEST_OAM_TX_OTH_INSERT_CNT_37 1
#define TEST_OAM_TX_OTH_INSERT_CNT_38 2
#define TEST_OAM_TX_OTH_INSERT_CNT_39 3
#define TEST_OAM_TX_OTH_INSERT_CNT_40 0
#define TEST_OAM_TX_OTH_INSERT_CNT_41 1
#define TEST_OAM_TX_OTH_INSERT_CNT_42 2
#define TEST_OAM_TX_OTH_INSERT_CNT_43 3
#define TEST_OAM_TX_OTH_INSERT_CNT_44 0
#define TEST_OAM_TX_OTH_INSERT_CNT_45 1
#define TEST_OAM_TX_OTH_INSERT_CNT_46 2
#define TEST_OAM_TX_OTH_INSERT_CNT_47 3
#define TEST_OAM_TX_OTH_INSERT_CNT_48 0
#define TEST_OAM_TX_OTH_INSERT_CNT_49 1
#define TEST_OAM_TX_OTH_INSERT_CNT_50 2
#define TEST_OAM_TX_OTH_INSERT_CNT_51 3
#define TEST_OAM_TX_OTH_INSERT_CNT_52 0
#define TEST_OAM_TX_OTH_INSERT_CNT_53 1
#define TEST_OAM_TX_OTH_INSERT_CNT_54 2
#define TEST_OAM_TX_OTH_INSERT_CNT_55 3
#define TEST_OAM_TX_OTH_INSERT_CNT_56 0
#define TEST_OAM_TX_OTH_INSERT_CNT_57 1
#define TEST_OAM_TX_OTH_INSERT_CNT_58 2
#define TEST_OAM_TX_OTH_INSERT_CNT_59 3
#define TEST_OAM_TX_OTH_INSERT_CNT_60 0
#define TEST_OAM_TX_OTH_INSERT_CNT_61 1
#define TEST_OAM_TX_OTH_INSERT_CNT_62 2
#define TEST_OAM_TX_OTH_INSERT_CNT_63 3
#define TEST_OAM_TX_OTH_INSERT_CNT_64 0
#define TEST_OAM_TX_OTH_INSERT_CNT_65 1
#define TEST_OAM_TX_OTH_INSERT_CNT_66 2
#define TEST_OAM_TX_OTH_INSERT_CNT_67 3
#define TEST_OAM_TX_OTH_INSERT_CNT_68 0
#define TEST_OAM_TX_OTH_INSERT_CNT_69 1
#define TEST_OAM_TX_OTH_INSERT_CNT_70 2
#define TEST_OAM_TX_OTH_INSERT_CNT_71 3
#define TEST_OAM_TX_OTH_INSERT_CNT_72 0
#define TEST_OAM_TX_OTH_INSERT_CNT_73 1
#define TEST_OAM_TX_OTH_INSERT_CNT_74 2
#define TEST_OAM_TX_OTH_INSERT_CNT_75 3
#define TEST_OAM_TX_OTH_INSERT_CNT_76 0
#define TEST_OAM_TX_OTH_INSERT_CNT_77 1
#define TEST_OAM_TX_OTH_INSERT_CNT_78 2
#define TEST_OAM_TX_OTH_INSERT_CNT_79 3
#define TEST_OAM_TX_BAS_BRK_CNT 0
#define TEST_OAM_TX_BAS_CNT 0
#define TEST_OAM_TX_APS_CNT 0
#define TEST_OAM_TX_LOW_CNT 0
#define TEST_OAM_TX_NEW_CNT 0
#define TEST_OAM_TX_TIMESTAMP_LOCK_0 0
#define TEST_OAM_TX_TIMESTAMP_LOCK_1 1
#define TEST_OAM_TX_CSF_LPI_0 0
#define TEST_OAM_TX_CSF_LPI_1 1
#define TEST_OAM_TX_CSF_LPI_2 2
#define TEST_OAM_TX_CSF_LF_0 0
#define TEST_OAM_TX_CSF_LF_1 1
#define TEST_OAM_TX_CSF_LF_2 2
#define TEST_OAM_TX_CSF_RF_0 0
#define TEST_OAM_TX_CSF_RF_1 1
#define TEST_OAM_TX_CSF_RF_2 2
#define TEST_OAM_TX_FIFO_FULL_REI_0 0
#define TEST_OAM_TX_FIFO_FULL_REI_1 1
#define TEST_OAM_TX_FIFO_FULL_REI_2 2
#define TEST_OAM_TX_FIFO_FULL_APS_0 0
#define TEST_OAM_TX_FIFO_FULL_APS_1 1
#define TEST_OAM_TX_FIFO_FULL_APS_2 2
#define TEST_OAM_TX_FIFO_FULL_LOW_0 0
#define TEST_OAM_TX_FIFO_FULL_LOW_1 1
#define TEST_OAM_TX_FIFO_FULL_LOW_2 2
#define TEST_OAM_TX_FIFO_FULL_BAS_0 0
#define TEST_OAM_TX_FIFO_FULL_BAS_1 1
#define TEST_OAM_TX_FIFO_FULL_BAS_2 2
#define TEST_OAM_TX_FIFO_FULL_NEW_0 0
#define TEST_OAM_TX_FIFO_FULL_NEW_1 1
#define TEST_OAM_TX_FIFO_FULL_NEW_2 2
#define TEST_OAM_TX_FIFO_EMPTY_BAS_0 0
#define TEST_OAM_TX_FIFO_EMPTY_BAS_1 1
#define TEST_OAM_TX_FIFO_EMPTY_BAS_2 2
#define TEST_OAM_TX_CSF_LPI_0_INT 0
#define TEST_OAM_TX_CSF_LPI_1_INT 1
#define TEST_OAM_TX_CSF_LPI_2_INT 2
#define TEST_OAM_TX_CSF_LPI_3_INT 3
#define TEST_OAM_TX_CSF_LPI_4_INT 4
#define TEST_OAM_TX_CSF_LPI_5_INT 5
#define TEST_OAM_TX_CSF_LPI_6_INT 6
#define TEST_OAM_TX_CSF_LPI_7_INT 7
#define TEST_OAM_TX_CSF_LPI_8_INT 8
#define TEST_OAM_TX_CSF_LPI_9_INT 9
#define TEST_OAM_TX_CSF_LPI_0_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_1_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_2_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_3_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_4_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_5_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_6_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_7_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_8_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_9_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_10_INT 0
#define TEST_OAM_TX_CSF_LPI_11_INT 1
#define TEST_OAM_TX_CSF_LPI_12_INT 2
#define TEST_OAM_TX_CSF_LPI_13_INT 3
#define TEST_OAM_TX_CSF_LPI_14_INT 4
#define TEST_OAM_TX_CSF_LPI_15_INT 5
#define TEST_OAM_TX_CSF_LPI_16_INT 6
#define TEST_OAM_TX_CSF_LPI_17_INT 7
#define TEST_OAM_TX_CSF_LPI_18_INT 8
#define TEST_OAM_TX_CSF_LPI_19_INT 9
#define TEST_OAM_TX_CSF_LPI_10_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_11_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_12_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_13_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_14_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_15_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_16_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_17_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_18_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_19_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_20_INT 0
#define TEST_OAM_TX_CSF_LPI_21_INT 1
#define TEST_OAM_TX_CSF_LPI_22_INT 2
#define TEST_OAM_TX_CSF_LPI_23_INT 3
#define TEST_OAM_TX_CSF_LPI_24_INT 4
#define TEST_OAM_TX_CSF_LPI_25_INT 5
#define TEST_OAM_TX_CSF_LPI_26_INT 6
#define TEST_OAM_TX_CSF_LPI_27_INT 7
#define TEST_OAM_TX_CSF_LPI_28_INT 8
#define TEST_OAM_TX_CSF_LPI_29_INT 9
#define TEST_OAM_TX_CSF_LPI_20_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_21_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_22_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_23_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_24_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_25_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_26_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_27_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_28_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_29_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_30_INT 0
#define TEST_OAM_TX_CSF_LPI_31_INT 1
#define TEST_OAM_TX_CSF_LPI_32_INT 2
#define TEST_OAM_TX_CSF_LPI_33_INT 3
#define TEST_OAM_TX_CSF_LPI_34_INT 4
#define TEST_OAM_TX_CSF_LPI_35_INT 5
#define TEST_OAM_TX_CSF_LPI_36_INT 6
#define TEST_OAM_TX_CSF_LPI_37_INT 7
#define TEST_OAM_TX_CSF_LPI_38_INT 8
#define TEST_OAM_TX_CSF_LPI_39_INT 9
#define TEST_OAM_TX_CSF_LPI_30_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_31_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_32_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_33_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_34_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_35_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_36_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_37_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_38_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_39_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_40_INT 0
#define TEST_OAM_TX_CSF_LPI_41_INT 1
#define TEST_OAM_TX_CSF_LPI_42_INT 2
#define TEST_OAM_TX_CSF_LPI_43_INT 3
#define TEST_OAM_TX_CSF_LPI_44_INT 4
#define TEST_OAM_TX_CSF_LPI_45_INT 5
#define TEST_OAM_TX_CSF_LPI_46_INT 6
#define TEST_OAM_TX_CSF_LPI_47_INT 7
#define TEST_OAM_TX_CSF_LPI_48_INT 8
#define TEST_OAM_TX_CSF_LPI_49_INT 9
#define TEST_OAM_TX_CSF_LPI_40_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_41_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_42_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_43_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_44_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_45_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_46_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_47_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_48_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_49_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_50_INT 0
#define TEST_OAM_TX_CSF_LPI_51_INT 1
#define TEST_OAM_TX_CSF_LPI_52_INT 2
#define TEST_OAM_TX_CSF_LPI_53_INT 3
#define TEST_OAM_TX_CSF_LPI_54_INT 4
#define TEST_OAM_TX_CSF_LPI_55_INT 5
#define TEST_OAM_TX_CSF_LPI_56_INT 6
#define TEST_OAM_TX_CSF_LPI_57_INT 7
#define TEST_OAM_TX_CSF_LPI_58_INT 8
#define TEST_OAM_TX_CSF_LPI_59_INT 9
#define TEST_OAM_TX_CSF_LPI_50_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_51_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_52_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_53_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_54_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_55_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_56_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_57_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_58_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_59_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_60_INT 0
#define TEST_OAM_TX_CSF_LPI_61_INT 1
#define TEST_OAM_TX_CSF_LPI_62_INT 2
#define TEST_OAM_TX_CSF_LPI_63_INT 3
#define TEST_OAM_TX_CSF_LPI_64_INT 4
#define TEST_OAM_TX_CSF_LPI_65_INT 5
#define TEST_OAM_TX_CSF_LPI_66_INT 6
#define TEST_OAM_TX_CSF_LPI_67_INT 7
#define TEST_OAM_TX_CSF_LPI_68_INT 8
#define TEST_OAM_TX_CSF_LPI_69_INT 9
#define TEST_OAM_TX_CSF_LPI_60_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_61_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_62_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_63_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_64_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_65_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_66_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_67_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_68_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_69_INT_MASK 9
#define TEST_OAM_TX_CSF_LPI_70_INT 0
#define TEST_OAM_TX_CSF_LPI_71_INT 1
#define TEST_OAM_TX_CSF_LPI_72_INT 2
#define TEST_OAM_TX_CSF_LPI_73_INT 3
#define TEST_OAM_TX_CSF_LPI_74_INT 4
#define TEST_OAM_TX_CSF_LPI_75_INT 5
#define TEST_OAM_TX_CSF_LPI_76_INT 6
#define TEST_OAM_TX_CSF_LPI_77_INT 7
#define TEST_OAM_TX_CSF_LPI_78_INT 8
#define TEST_OAM_TX_CSF_LPI_79_INT 9
#define TEST_OAM_TX_CSF_LPI_70_INT_MASK 0
#define TEST_OAM_TX_CSF_LPI_71_INT_MASK 1
#define TEST_OAM_TX_CSF_LPI_72_INT_MASK 2
#define TEST_OAM_TX_CSF_LPI_73_INT_MASK 3
#define TEST_OAM_TX_CSF_LPI_74_INT_MASK 4
#define TEST_OAM_TX_CSF_LPI_75_INT_MASK 5
#define TEST_OAM_TX_CSF_LPI_76_INT_MASK 6
#define TEST_OAM_TX_CSF_LPI_77_INT_MASK 7
#define TEST_OAM_TX_CSF_LPI_78_INT_MASK 8
#define TEST_OAM_TX_CSF_LPI_79_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_0_INT 0
#define TEST_OAM_TX_CSF_LF_1_INT 1
#define TEST_OAM_TX_CSF_LF_2_INT 2
#define TEST_OAM_TX_CSF_LF_3_INT 3
#define TEST_OAM_TX_CSF_LF_4_INT 4
#define TEST_OAM_TX_CSF_LF_5_INT 5
#define TEST_OAM_TX_CSF_LF_6_INT 6
#define TEST_OAM_TX_CSF_LF_7_INT 7
#define TEST_OAM_TX_CSF_LF_8_INT 8
#define TEST_OAM_TX_CSF_LF_9_INT 9
#define TEST_OAM_TX_CSF_LF_0_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_1_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_2_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_3_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_4_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_5_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_6_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_7_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_8_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_9_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_10_INT 0
#define TEST_OAM_TX_CSF_LF_11_INT 1
#define TEST_OAM_TX_CSF_LF_12_INT 2
#define TEST_OAM_TX_CSF_LF_13_INT 3
#define TEST_OAM_TX_CSF_LF_14_INT 4
#define TEST_OAM_TX_CSF_LF_15_INT 5
#define TEST_OAM_TX_CSF_LF_16_INT 6
#define TEST_OAM_TX_CSF_LF_17_INT 7
#define TEST_OAM_TX_CSF_LF_18_INT 8
#define TEST_OAM_TX_CSF_LF_19_INT 9
#define TEST_OAM_TX_CSF_LF_10_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_11_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_12_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_13_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_14_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_15_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_16_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_17_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_18_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_19_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_20_INT 0
#define TEST_OAM_TX_CSF_LF_21_INT 1
#define TEST_OAM_TX_CSF_LF_22_INT 2
#define TEST_OAM_TX_CSF_LF_23_INT 3
#define TEST_OAM_TX_CSF_LF_24_INT 4
#define TEST_OAM_TX_CSF_LF_25_INT 5
#define TEST_OAM_TX_CSF_LF_26_INT 6
#define TEST_OAM_TX_CSF_LF_27_INT 7
#define TEST_OAM_TX_CSF_LF_28_INT 8
#define TEST_OAM_TX_CSF_LF_29_INT 9
#define TEST_OAM_TX_CSF_LF_20_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_21_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_22_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_23_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_24_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_25_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_26_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_27_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_28_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_29_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_30_INT 0
#define TEST_OAM_TX_CSF_LF_31_INT 1
#define TEST_OAM_TX_CSF_LF_32_INT 2
#define TEST_OAM_TX_CSF_LF_33_INT 3
#define TEST_OAM_TX_CSF_LF_34_INT 4
#define TEST_OAM_TX_CSF_LF_35_INT 5
#define TEST_OAM_TX_CSF_LF_36_INT 6
#define TEST_OAM_TX_CSF_LF_37_INT 7
#define TEST_OAM_TX_CSF_LF_38_INT 8
#define TEST_OAM_TX_CSF_LF_39_INT 9
#define TEST_OAM_TX_CSF_LF_30_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_31_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_32_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_33_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_34_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_35_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_36_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_37_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_38_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_39_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_40_INT 0
#define TEST_OAM_TX_CSF_LF_41_INT 1
#define TEST_OAM_TX_CSF_LF_42_INT 2
#define TEST_OAM_TX_CSF_LF_43_INT 3
#define TEST_OAM_TX_CSF_LF_44_INT 4
#define TEST_OAM_TX_CSF_LF_45_INT 5
#define TEST_OAM_TX_CSF_LF_46_INT 6
#define TEST_OAM_TX_CSF_LF_47_INT 7
#define TEST_OAM_TX_CSF_LF_48_INT 8
#define TEST_OAM_TX_CSF_LF_49_INT 9
#define TEST_OAM_TX_CSF_LF_40_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_41_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_42_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_43_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_44_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_45_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_46_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_47_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_48_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_49_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_50_INT 0
#define TEST_OAM_TX_CSF_LF_51_INT 1
#define TEST_OAM_TX_CSF_LF_52_INT 2
#define TEST_OAM_TX_CSF_LF_53_INT 3
#define TEST_OAM_TX_CSF_LF_54_INT 4
#define TEST_OAM_TX_CSF_LF_55_INT 5
#define TEST_OAM_TX_CSF_LF_56_INT 6
#define TEST_OAM_TX_CSF_LF_57_INT 7
#define TEST_OAM_TX_CSF_LF_58_INT 8
#define TEST_OAM_TX_CSF_LF_59_INT 9
#define TEST_OAM_TX_CSF_LF_50_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_51_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_52_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_53_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_54_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_55_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_56_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_57_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_58_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_59_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_60_INT 0
#define TEST_OAM_TX_CSF_LF_61_INT 1
#define TEST_OAM_TX_CSF_LF_62_INT 2
#define TEST_OAM_TX_CSF_LF_63_INT 3
#define TEST_OAM_TX_CSF_LF_64_INT 4
#define TEST_OAM_TX_CSF_LF_65_INT 5
#define TEST_OAM_TX_CSF_LF_66_INT 6
#define TEST_OAM_TX_CSF_LF_67_INT 7
#define TEST_OAM_TX_CSF_LF_68_INT 8
#define TEST_OAM_TX_CSF_LF_69_INT 9
#define TEST_OAM_TX_CSF_LF_60_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_61_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_62_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_63_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_64_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_65_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_66_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_67_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_68_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_69_INT_MASK 9
#define TEST_OAM_TX_CSF_LF_70_INT 0
#define TEST_OAM_TX_CSF_LF_71_INT 1
#define TEST_OAM_TX_CSF_LF_72_INT 2
#define TEST_OAM_TX_CSF_LF_73_INT 3
#define TEST_OAM_TX_CSF_LF_74_INT 4
#define TEST_OAM_TX_CSF_LF_75_INT 5
#define TEST_OAM_TX_CSF_LF_76_INT 6
#define TEST_OAM_TX_CSF_LF_77_INT 7
#define TEST_OAM_TX_CSF_LF_78_INT 8
#define TEST_OAM_TX_CSF_LF_79_INT 9
#define TEST_OAM_TX_CSF_LF_70_INT_MASK 0
#define TEST_OAM_TX_CSF_LF_71_INT_MASK 1
#define TEST_OAM_TX_CSF_LF_72_INT_MASK 2
#define TEST_OAM_TX_CSF_LF_73_INT_MASK 3
#define TEST_OAM_TX_CSF_LF_74_INT_MASK 4
#define TEST_OAM_TX_CSF_LF_75_INT_MASK 5
#define TEST_OAM_TX_CSF_LF_76_INT_MASK 6
#define TEST_OAM_TX_CSF_LF_77_INT_MASK 7
#define TEST_OAM_TX_CSF_LF_78_INT_MASK 8
#define TEST_OAM_TX_CSF_LF_79_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_0_INT 0
#define TEST_OAM_TX_CSF_RF_1_INT 1
#define TEST_OAM_TX_CSF_RF_2_INT 2
#define TEST_OAM_TX_CSF_RF_3_INT 3
#define TEST_OAM_TX_CSF_RF_4_INT 4
#define TEST_OAM_TX_CSF_RF_5_INT 5
#define TEST_OAM_TX_CSF_RF_6_INT 6
#define TEST_OAM_TX_CSF_RF_7_INT 7
#define TEST_OAM_TX_CSF_RF_8_INT 8
#define TEST_OAM_TX_CSF_RF_9_INT 9
#define TEST_OAM_TX_CSF_RF_0_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_1_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_2_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_3_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_4_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_5_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_6_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_7_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_8_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_9_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_10_INT 0
#define TEST_OAM_TX_CSF_RF_11_INT 1
#define TEST_OAM_TX_CSF_RF_12_INT 2
#define TEST_OAM_TX_CSF_RF_13_INT 3
#define TEST_OAM_TX_CSF_RF_14_INT 4
#define TEST_OAM_TX_CSF_RF_15_INT 5
#define TEST_OAM_TX_CSF_RF_16_INT 6
#define TEST_OAM_TX_CSF_RF_17_INT 7
#define TEST_OAM_TX_CSF_RF_18_INT 8
#define TEST_OAM_TX_CSF_RF_19_INT 9
#define TEST_OAM_TX_CSF_RF_10_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_11_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_12_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_13_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_14_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_15_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_16_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_17_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_18_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_19_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_20_INT 0
#define TEST_OAM_TX_CSF_RF_21_INT 1
#define TEST_OAM_TX_CSF_RF_22_INT 2
#define TEST_OAM_TX_CSF_RF_23_INT 3
#define TEST_OAM_TX_CSF_RF_24_INT 4
#define TEST_OAM_TX_CSF_RF_25_INT 5
#define TEST_OAM_TX_CSF_RF_26_INT 6
#define TEST_OAM_TX_CSF_RF_27_INT 7
#define TEST_OAM_TX_CSF_RF_28_INT 8
#define TEST_OAM_TX_CSF_RF_29_INT 9
#define TEST_OAM_TX_CSF_RF_20_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_21_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_22_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_23_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_24_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_25_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_26_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_27_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_28_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_29_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_30_INT 0
#define TEST_OAM_TX_CSF_RF_31_INT 1
#define TEST_OAM_TX_CSF_RF_32_INT 2
#define TEST_OAM_TX_CSF_RF_33_INT 3
#define TEST_OAM_TX_CSF_RF_34_INT 4
#define TEST_OAM_TX_CSF_RF_35_INT 5
#define TEST_OAM_TX_CSF_RF_36_INT 6
#define TEST_OAM_TX_CSF_RF_37_INT 7
#define TEST_OAM_TX_CSF_RF_38_INT 8
#define TEST_OAM_TX_CSF_RF_39_INT 9
#define TEST_OAM_TX_CSF_RF_30_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_31_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_32_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_33_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_34_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_35_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_36_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_37_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_38_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_39_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_40_INT 0
#define TEST_OAM_TX_CSF_RF_41_INT 1
#define TEST_OAM_TX_CSF_RF_42_INT 2
#define TEST_OAM_TX_CSF_RF_43_INT 3
#define TEST_OAM_TX_CSF_RF_44_INT 4
#define TEST_OAM_TX_CSF_RF_45_INT 5
#define TEST_OAM_TX_CSF_RF_46_INT 6
#define TEST_OAM_TX_CSF_RF_47_INT 7
#define TEST_OAM_TX_CSF_RF_48_INT 8
#define TEST_OAM_TX_CSF_RF_49_INT 9
#define TEST_OAM_TX_CSF_RF_40_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_41_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_42_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_43_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_44_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_45_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_46_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_47_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_48_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_49_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_50_INT 0
#define TEST_OAM_TX_CSF_RF_51_INT 1
#define TEST_OAM_TX_CSF_RF_52_INT 2
#define TEST_OAM_TX_CSF_RF_53_INT 3
#define TEST_OAM_TX_CSF_RF_54_INT 4
#define TEST_OAM_TX_CSF_RF_55_INT 5
#define TEST_OAM_TX_CSF_RF_56_INT 6
#define TEST_OAM_TX_CSF_RF_57_INT 7
#define TEST_OAM_TX_CSF_RF_58_INT 8
#define TEST_OAM_TX_CSF_RF_59_INT 9
#define TEST_OAM_TX_CSF_RF_50_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_51_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_52_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_53_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_54_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_55_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_56_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_57_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_58_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_59_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_60_INT 0
#define TEST_OAM_TX_CSF_RF_61_INT 1
#define TEST_OAM_TX_CSF_RF_62_INT 2
#define TEST_OAM_TX_CSF_RF_63_INT 3
#define TEST_OAM_TX_CSF_RF_64_INT 4
#define TEST_OAM_TX_CSF_RF_65_INT 5
#define TEST_OAM_TX_CSF_RF_66_INT 6
#define TEST_OAM_TX_CSF_RF_67_INT 7
#define TEST_OAM_TX_CSF_RF_68_INT 8
#define TEST_OAM_TX_CSF_RF_69_INT 9
#define TEST_OAM_TX_CSF_RF_60_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_61_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_62_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_63_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_64_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_65_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_66_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_67_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_68_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_69_INT_MASK 9
#define TEST_OAM_TX_CSF_RF_70_INT 0
#define TEST_OAM_TX_CSF_RF_71_INT 1
#define TEST_OAM_TX_CSF_RF_72_INT 2
#define TEST_OAM_TX_CSF_RF_73_INT 3
#define TEST_OAM_TX_CSF_RF_74_INT 4
#define TEST_OAM_TX_CSF_RF_75_INT 5
#define TEST_OAM_TX_CSF_RF_76_INT 6
#define TEST_OAM_TX_CSF_RF_77_INT 7
#define TEST_OAM_TX_CSF_RF_78_INT 8
#define TEST_OAM_TX_CSF_RF_79_INT 9
#define TEST_OAM_TX_CSF_RF_70_INT_MASK 0
#define TEST_OAM_TX_CSF_RF_71_INT_MASK 1
#define TEST_OAM_TX_CSF_RF_72_INT_MASK 2
#define TEST_OAM_TX_CSF_RF_73_INT_MASK 3
#define TEST_OAM_TX_CSF_RF_74_INT_MASK 4
#define TEST_OAM_TX_CSF_RF_75_INT_MASK 5
#define TEST_OAM_TX_CSF_RF_76_INT_MASK 6
#define TEST_OAM_TX_CSF_RF_77_INT_MASK 7
#define TEST_OAM_TX_CSF_RF_78_INT_MASK 8
#define TEST_OAM_TX_CSF_RF_79_INT_MASK 9



#define TEST_MCMACTX_MAC_SAR_MODE_0 0
#define TEST_MCMACTX_MAC_SAR_MODE_1 1
#define TEST_MCMACTX_MAC_SAR_MODE_2 2
#define TEST_MCMACTX_STA_CLR_CHAN 0
#define TEST_MCMACTX_MANUAL_RF_INSERT 0
#define TEST_MCMACTX_ENABLE_TX_FAULT 1
#define TEST_MCMACTX_MANUAL_IDLE_INSERT 2
#define TEST_MCMACTX_MANUAL_LF_INSERT 3
#define TEST_MCMACTX_TEST_EN 4
#define TEST_MCMACTX_REMOTE_FAULT_CONFIG 5
#define TEST_MCMACTX_LOCAL_FAULT_CONFIG 6
#define TEST_MCMACTX_STAT_EN_0 0
#define TEST_MCMACTX_STAT_EN_1 1
#define TEST_MCMACTX_STAT_EN_2 2
#define TEST_MCMACTX_AVG_IPG 0
#define TEST_MCMACTX_MINIMUM_MODE 1
#define TEST_MCMACTX_CRC_INC_EN_0 0
#define TEST_MCMACTX_CRC_INC_EN_1 1
#define TEST_MCMACTX_CRC_INC_EN_2 2
#define TEST_MCMACTX_CRC_RECAL_EN_0 0
#define TEST_MCMACTX_CRC_RECAL_EN_1 1
#define TEST_MCMACTX_CRC_RECAL_EN_2 2
#define TEST_MCMACTX_DECODE_SEL 0
#define TEST_MCMACTX_STA_ALL_CLR 0
#define TEST_MCMACTX_STA_CLR 0
#define TEST_MCMACTX_TS_RAM_INIT 0
#define TEST_MCMACTX_ENV_RAM_INIT 0
#define TEST_MCMACTX_ENV_RAM_INIT_DONE 0
#define TEST_MCMACTX_TS_RAM_INIT_DONE 1
#define TEST_MCMACTX_STA_RAM_INIT_DONE 2
#define TEST_MCMACTX_UNDERFLOW_0 0
#define TEST_MCMACTX_UNDERFLOW_1 1
#define TEST_MCMACTX_UNDERFLOW_2 2
#define TEST_MCMACTX_SAR_LF_ALM_0 0
#define TEST_MCMACTX_SAR_LF_ALM_1 1
#define TEST_MCMACTX_SAR_LF_ALM_2 2
#define TEST_MCMACTX_SAR_RF_ALM_0 0
#define TEST_MCMACTX_SAR_RF_ALM_1 1
#define TEST_MCMACTX_SAR_RF_ALM_2 2
#define TEST_MCMACTX_ENCODE_ERR_ALM_0 0
#define TEST_MCMACTX_ENCODE_ERR_ALM_1 1
#define TEST_MCMACTX_ENCODE_ERR_ALM_2 2
#define TEST_MCMACTX_DECODE_ERR_ALM_0 0
#define TEST_MCMACTX_DECODE_ERR_ALM_1 1
#define TEST_MCMACTX_DECODE_ERR_ALM_2 2
#define TEST_MCMACTX_ENCODE_ERR_CODE_ECC_ERR_CORRECT 0
#define TEST_MCMACTX_DECODE_ERR_CODE_ECC_ERR_CORRECT 1
#define TEST_MCMACTX_TOTAL_FRAME_ECC_ERR_CORRECT 2
#define TEST_MCMACTX_GOOD_FRAME_ECC_ERR_CORRECT 3
#define TEST_MCMACTX_BAD_FRAME_ECC_ERR_CORRECT 4
#define TEST_MCMACTX_SAR_FRAGMENT_FRAME_ECC_ERR_CORRECT 5
#define TEST_MCMACTX_SAR_JABBER_FRAME_ECC_ERR_CORRECT 6
#define TEST_MCMACTX_SAR_OVERSIZE_FRAME_ECC_ERR_CORRECT 7
#define TEST_MCMACTX_UNICAST_FRAME_ECC_ERR_CORRECT 8
#define TEST_MCMACTX_MULTICAST_FRAME_ECC_ERR_CORRECT 9
#define TEST_MCMACTX_BROADCAST_FRAME_ECC_ERR_CORRECT 10
#define TEST_MCMACTX_B64_FRAME_ECC_ERR_CORRECT 11
#define TEST_MCMACTX_B65_MPL_FRAME_ECC_ERR_CORRECT 12
#define TEST_MCMACTX_TOTAL_BYTES_ECC_ERR_CORRECT 13
#define TEST_MCMACTX_GOOD_BYTES_ECC_ERR_CORRECT 14
#define TEST_MCMACTX_BAD_BYTES_ECC_ERR_CORRECT 15
#define TEST_MCMACTX_SAR_FRAGMENT_BYTES_ECC_ERR_CORRECT 16
#define TEST_MCMACTX_SAR_JABBER_BYTES_ECC_ERR_CORRECT 17
#define TEST_MCMACTX_SAR_OVERSIZE_BYTES_ECC_ERR_CORRECT 18
#define TEST_MCMACTX_UNICAST_BYTES_ECC_ERR_CORRECT 19
#define TEST_MCMACTX_MULTICAST_BYTES_ECC_ERR_CORRECT 20
#define TEST_MCMACTX_BROADCAST_BYTES_ECC_ERR_CORRECT 21
#define TEST_MCMACTX_B64_BYTES_ECC_ERR_CORRECT 22
#define TEST_MCMACTX_B65_MPL_BYTES_ECC_ERR_CORRECT 23
#define TEST_MCMACTX_ENCODE_ERR_CODE_ECC_ERR_UNCORRECT 0
#define TEST_MCMACTX_DECODE_ERR_CODE_ECC_ERR_UNCORRECT 1
#define TEST_MCMACTX_TOTAL_FRAME_ECC_ERR_UNCORRECT 2
#define TEST_MCMACTX_GOOD_FRAME_ECC_ERR_UNCORRECT 3
#define TEST_MCMACTX_BAD_FRAME_ECC_ERR_UNCORRECT 4
#define TEST_MCMACTX_SAR_FRAGMENT_FRAME_ECC_ERR_UNCORRECT 5
#define TEST_MCMACTX_SAR_JABBER_FRAME_ECC_ERR_UNCORRECT 6
#define TEST_MCMACTX_SAR_OVERSIZE_FRAME_ECC_ERR_UNCORRECT 7
#define TEST_MCMACTX_UNICAST_FRAME_ECC_ERR_UNCORRECT 8
#define TEST_MCMACTX_MULTICAST_FRAME_ECC_ERR_UNCORRECT 9
#define TEST_MCMACTX_BROADCAST_FRAME_ECC_ERR_UNCORRECT 10
#define TEST_MCMACTX_B64_FRAME_ECC_ERR_UNCORRECT 11
#define TEST_MCMACTX_B65_MPL_FRAME_ECC_ERR_UNCORRECT 12
#define TEST_MCMACTX_TOTAL_BYTES_ECC_ERR_UNCORRECT 13
#define TEST_MCMACTX_GOOD_BYTES_ECC_ERR_UNCORRECT 14
#define TEST_MCMACTX_BAD_BYTES_ECC_ERR_UNCORRECT 15
#define TEST_MCMACTX_SAR_FRAGMENT_BYTES_ECC_ERR_UNCORRECT 16
#define TEST_MCMACTX_SAR_JABBER_BYTES_ECC_ERR_UNCORRECT 17
#define TEST_MCMACTX_SAR_OVERSIZE_BYTES_ECC_ERR_UNCORRECT 18
#define TEST_MCMACTX_UNICAST_BYTES_ECC_ERR_UNCORRECT 19
#define TEST_MCMACTX_MULTICAST_BYTES_ECC_ERR_UNCORRECT 20
#define TEST_MCMACTX_BROADCAST_BYTES_ECC_ERR_UNCORRECT 21
#define TEST_MCMACTX_B64_BYTES_ECC_ERR_UNCORRECT 22
#define TEST_MCMACTX_B65_MPL_BYTES_ECC_ERR_UNCORRECT 23
#define TEST_MCMACTX_EOP_ABNOR_ALM_0 0
#define TEST_MCMACTX_EOP_ABNOR_ALM_1 1
#define TEST_MCMACTX_EOP_ABNOR_ALM_2 2


#define TEST_CCU_TX_SSM_REQ 0
#define TEST_CCU_TX_FRAME_CNT 0
#define TEST_CCU_TX_DROP_CNT 0
#define TEST_CCU_TX_FILTER_CNT 0
#define TEST_CCU_TX_ERR_CNT 0
#define TEST_CCU_TX_LEN_ERR_CNT 0
#define TEST_CCU_TX_PTP_CNT 0
#define TEST_CCU_TX_SSM_CNT 0
#define TEST_CCU_TX_SYNC_PORT_CNT 0
#define TEST_CCU_TX_DELAY_REQ_PORT_CNT 0
#define TEST_CCU_TX_PDELAY_REQ_PORT_CNT 0
#define TEST_CCU_TX_PDELAY_RESP_PORT_CNT 0
#define TEST_CCU_TX_FOLLOW_UP_PORT_CNT 0
#define TEST_CCU_TX_DELAY_RESP_PORT_CNT 0
#define TEST_CCU_TX_PDELAY_FOLLOW_UP_PORT_CNT 0
#define TEST_CCU_TX_ANNOUNCE_PORT_CNT 0
#define TEST_CCU_TX_SIGNALING_PORT_CNT 0
#define TEST_CCU_TX_MANAGEMENT_PORT_CNT 0
#define TEST_CCU_TX_RESV_PORT_CNT 0
#define TEST_CCU_TX_SSM_PORT_CNT 0
#define TEST_CCU_TX_ENCODE_ERR_CNT 0
#define TEST_CCU_TX_SSM_MESSAGE0 0
#define TEST_CCU_TX_SSM_MESSAGE1 0
#define TEST_CCU_TX_ENCODE_ERR_ALM 0
#define TEST_CCU_TX_64_TO_640_FIFO_FULL 1
#define TEST_CCU_TX_64_TO_640_ERR_ALM 2
#define TEST_CCU_TX_OH_BUFF_ERR_ALM 3
#define TEST_CCU_TX_ENCODE_ERR_INT 0
#define TEST_CCU_TX_64_TO_640_FIFO_FULL_INT 1
#define TEST_CCU_TX_64_TO_640_ERR_INT 2
#define TEST_CCU_TX_OH_BUFF_ERR_INT 3
#define TEST_CCU_TX_ENCODE_ERR_INT_MASK 0
#define TEST_CCU_TX_64_TO_640_FIFO_FULL_INT_MASK 1
#define TEST_CCU_TX_64_TO_640_ERR_INT_MASK 2
#define TEST_CCU_TX_OH_BUFF_ERR_INT_MASK 3

/*PTP_TX*/
#define TEST_PTP_TX_RECALC_CRC_EN 0
#define TEST_PTP_TX_RECALC_CKSUM_EN 1
#define TEST_PTP_TX_LEN_CTRL_EN 2
#define TEST_PTP_TX_SAMPLE_TX_TS_EN 3
#define TEST_PTP_TX2RX_LOOP_EN 4
#define TEST_PTP_TX_CF_FILED_SIGN 5
#define TEST_PTP_TX_ELASTIC_EN 6
#define TEST_PTP_TX_ASYM_COMP_DATA 0
#define TEST_PTP_TX_ASYM_COMP_SIGN 1
#define TEST_PTP_TX_ASYM_COMP_FRAC 2
#define TEST_PTP_TX_CF_SET_THRESHOLD 0
#define TEST_PTP_TX_PORT_TX_FRM_CNT 0
#define TEST_PTP_TX_PORT_TX_PTP_CNT 0
#define TEST_PTP_TX_PORT_TX_SSM_CNT 0
#define TEST_PTP_TX_PBUFF_DROP_CNT 0
#define TEST_PTP_TX_PORT_2STEP_TIMESTAMP_0 0
#define TEST_PTP_TX_PORT_2STEP_TIMESTAMP_1 1
#define TEST_PTP_TX_PORT_BUFF_FULL 0
#define TEST_PTP_TX_PORT_BUFF_EMPTY 1
#define TEST_PTP_TX_BBUFF_BANK_ST 2
#define TEST_PTP_TX_2STEP_CAP_READY 0
#define TEST_PTP_TX_CF_CORRECT_ALM 1
#define TEST_PTP_TX_PTP_TX_OH_ERR 2
#define TEST_PTP_TX_66B_CODE_ALM 3
#define TEST_PTP_TX_PBUFF_DROP_ALM 4
#define TEST_PTP_TX_RD_LENGTH_ALM 5
#define TEST_PTP_TX_2STEP_CAP_READY_INT 0
#define TEST_PTP_TX_CF_CORRECT_ALM_INT 1
#define TEST_PTP_TX_PTP_TX_OH_ERR_INT 2
#define TEST_PTP_TX_66B_CODE_ALM_INT 3
#define TEST_PTP_TX_PBUFF_DROP_ALM_INT 4
#define TEST_PTP_TX_RD_LENGTH_ALM_INT 5
#define TEST_PTP_TX_2STEP_CAP_READY_INT_MASK 0
#define TEST_PTP_TX_CF_CORRECT_ALM_INT_MASK 1
#define TEST_PTP_TX_PTP_TX_OH_ERR_INT_MASK 2
#define TEST_PTP_TX_66B_CODE_ALM_INT_MASK 3
#define TEST_PTP_TX_PBUFF_DROP_ALM_INT_MASK 4
#define TEST_PTP_TX_RD_LENGTH_ALM_INT_MASK 5


#define TEST_RX_LOOPBACK 0
#define TEST_B66SIZE_29B 1
#define TEST_RX_PKT_CNT_PROB 2
#define TEST_RX_PKT_CNT_256_PROB 3
#define TEST_BDCOME_FC_EN 4
#define TEST_MON_EN 0
#define TEST_CPB2SAR_CH_EN 1
#define TEST_BRCM_FC_CH_EN 2
#define TEST_RX_CHAN_MAP 3
#define TEST_RX_FIFO_HIGH_CFG 4
#define TEST_RX_FIFO_LOW_CFG 5
#define TEST_RX_FIFO_MID_CFG 6
#define TEST_CPB2SAR_FIFO_ADJ_PERIOD 0
#define TEST_SAR_FIFO_ADJ_PERIOD 1
#define TEST_CPB2SAR_CFG_PERIOD 0
#define TEST_CPB2SAR_NOM_CNT 1
#define TEST_CPB2SAR_FIFO_ADJ_EN 2
#define TEST_SAR_FIFO_ADJ_EN 3
#define TEST_CPB2SAR_Q 0
#define TEST_CPB2SAR_ADJ_01EN 1
#define TEST_CPB2SAR_CALENDAR_EN 2
#define TEST_ADJ_IN_CHECK_VALUE 3
#define TEST_ADJ_IN_CORRECT_EN 4
#define TEST_LOCAL_EN 0
#define TEST_LOCAL_M 1
#define TEST_DELAY_CYCLES 2
#define TEST_CPB2SAR_TABLE_SWITCH 0
#define TEST_RX_JOINT_INFO_INIT 1
#define TEST_CPB2SAR_FIFO_ADJ_INIT 2
#define TEST_SAR_FIFO_ADJ_INIT 3
#define TEST_CPB2SAR_DECIMATE_INIT 4
#define TEST_RX_PKT_CNT 0
#define TEST_RX_PKT_CNT_256 0
#define TEST_RX_PATH_DELAY 0
#define TEST_CSI 1
#define TEST_CPB2SAR_CURRENT_TABLE 2
#define TEST_CPB2SAR_BUSY 3
#define TEST_RX_JOINT_INIT_DONE 4
#define TEST_CPB2SAR_FIFO_ADJ_INIT_DONE 5
#define TEST_SAR_FIFO_ADJ_INIT_DONE 6
#define TEST_CPB2SAR_DECIMATE_INIT_DONE 7
#define TEST_B66SAR_RX_BSIZE_ERR 0
#define TEST_B66SAR_RX_ADJ_IN_ALM 1
#define TEST_B66SAR_RX_I1_OVERFLOW 2
#define TEST_B66SAR_RX_I1_UNDERFLOW 3
#define TEST_B66SAR_RX_I2_OVERFLOW 4
#define TEST_B66SAR_RX_I2_UNDERFLOW 5
#define TEST_B66SAR_RX_BT_SOP_ERR 6
#define TEST_B66SAR_RX_BT_CHAN_ERR 7
#define TEST_RX_PAR_ERR 0
#define TEST_RX_DROP_ONE_ERR 1
#define TEST_RX_DROP_TWO_ERR 2
#define TEST_RX_FIFO_HIGH_IND 3
#define TEST_RX_FIFO_LOW_IND 4
#define TEST_RX_FIFO_FULL 5
#define TEST_RX_FIFO_EMPTY 6
#define TEST_BT_SOP_ERR_INT 0
#define TEST_BT_CHAN_ERR_INT 1
#define TEST_BT_SOP_ERR_INT_MASK 0
#define TEST_BT_CHAN_ERR_INT_MASK 1
#define TEST_RX_FIFO_ERR_0_INT 0
#define TEST_RX_FIFO_ERR_1_INT 1
#define TEST_RX_FIFO_ERR_2_INT 2
#define TEST_RX_FIFO_ERR_3_INT 3
#define TEST_RX_FIFO_ERR_4_INT 4
#define TEST_RX_FIFO_ERR_5_INT 5
#define TEST_RX_FIFO_ERR_6_INT 6
#define TEST_RX_FIFO_ERR_7_INT 7
#define TEST_RX_FIFO_ERR_8_INT 8
#define TEST_RX_FIFO_ERR_9_INT 9
#define TEST_RX_FIFO_ERR_10_INT 10
#define TEST_RX_FIFO_ERR_11_INT 11
#define TEST_RX_FIFO_ERR_12_INT 12
#define TEST_RX_FIFO_ERR_13_INT 13
#define TEST_RX_FIFO_ERR_14_INT 14
#define TEST_RX_FIFO_ERR_15_INT 15
#define TEST_RX_FIFO_ERR_0_INT_MASK 0
#define TEST_RX_FIFO_ERR_1_INT_MASK 1
#define TEST_RX_FIFO_ERR_2_INT_MASK 2
#define TEST_RX_FIFO_ERR_3_INT_MASK 3
#define TEST_RX_FIFO_ERR_4_INT_MASK 4
#define TEST_RX_FIFO_ERR_5_INT_MASK 5
#define TEST_RX_FIFO_ERR_6_INT_MASK 6
#define TEST_RX_FIFO_ERR_7_INT_MASK 7
#define TEST_RX_FIFO_ERR_8_INT_MASK 8
#define TEST_RX_FIFO_ERR_9_INT_MASK 9
#define TEST_RX_FIFO_ERR_10_INT_MASK 10
#define TEST_RX_FIFO_ERR_11_INT_MASK 11
#define TEST_RX_FIFO_ERR_12_INT_MASK 12
#define TEST_RX_FIFO_ERR_13_INT_MASK 13
#define TEST_RX_FIFO_ERR_14_INT_MASK 14
#define TEST_RX_FIFO_ERR_15_INT_MASK 15
#define TEST_REQ_GEN_M 0
#define TEST_BASE_M 0
#define TEST_CALENDAR_EN 0
#define TEST_OHIF_1588_RATE_LIMIT_EN 1
#define TEST_EXTRA_SRC 0
#define TEST_EXTRA_DST0 1
#define TEST_EXTRA_DST1 2
#define TEST_OHIF_1588_RATIO 0
#define TEST_OHIF_1588_RATE_LIMIT_M 0
#define TEST_OHIF_1588_RATE_LIMIT_BASE_M 0
#define TEST_OHIF_1588_RATE_LIMIT_RATIO 0
#define TEST_EXTRA_M 0
#define TEST_EXTRA_BASE_M 1
#define TEST_MAC_ENV_INIT 0
#define TEST_TABLE_SWITCH 1
#define TEST_MAC_ENV_INIT_DONE 0
#define TEST_CURRENT_TABLE 1
#define TEST_BUSY 2
#define TEST_MAP_TABLE 0
#define TEST_TS_DELTA 0
#define TEST_IS_400G 0
#define TEST_IS_200G 1
#define TEST_IS_PORT6 2
#define TEST_IS_ASYM 3
#define TEST_ASYM_INST_SEL 4
#define TEST_LF_SEL 0
#define TEST_PORT_RESTART 0
#define TEST_FULL 0
#define TEST_EMPTY 1


/***************************************define ram_no******************************************/
#define TEST_FLEXE_RX_BIPERR_RAM 0
#define TEST_FLEXE_RX_BEIERR_RAM 1
#define TEST_FLEXE_RX_SDCFG 2
#define TEST_FLEXE_CHID_RAM 3
#define TEST_FLEXE_RX_SFCFG 4
#define TEST_FLEXE_OAM_CNT 5
#define TEST_FLEXE_RX_SDBEICFG 6
#define TEST_FLEXE_RX_SFBEICFG 7
#define TEST_FLEXE_REIXC_CFG 8
#define TEST_FLEXE_BASE_OAM 9
#define TEST_FLEXE_BASE_OAM_CNT 10
#define TEST_SNAP_EXT 11
#define TEST_SNAP_INS 12
#define TEST_WR_CFG 13
#define TEST_RD_CFG_0 14
#define TEST_RD_CFG_1 15
#define TEST_RD_CFG_2 16
#define TEST_RD_CFG_3 17
#define TEST_RD_CFG_4 18
#define TEST_RD_CFG_5 19
#define TEST_RD_CFG_6 20
#define TEST_RD_CFG_7 21
#define TEST_RD_CFG_8 22
#define TEST_RD_CFG_9 23
#define TEST_WR_CFG_B 24
#define TEST_RD_CFG_B_0 25
#define TEST_RD_CFG_B_1 26
#define TEST_RD_CFG_B_2 27
#define TEST_RD_CFG_B_3 28
#define TEST_RD_CFG_B_4 29
#define TEST_RD_CFG_B_5 30
#define TEST_RD_CFG_B_6 31
#define TEST_RD_CFG_B_7 32
#define TEST_RD_CFG_B_8 33
#define TEST_RD_CFG_B_9 34
#define TEST_SWRAM_0 35
#define TEST_SWRAM_1 36
#define TEST_SWRAM_2 37
#define TEST_SOAM_FLEXE_TYPE_TABLE 38
#define TEST_SOAM_MAC_TYPE_TABLE 39
#define TEST_PHYMAP_INS_CFG 40
#define TEST_CCA_INS_CFG 41
#define TEST_CCB_INS_CFG 42
#define TEST_PHYMAP_RX 43
#define TEST_PHYMAP_RX_EXP 44
#define TEST_CCAB_RX 45
#define TEST_CCA_RX_EXP 46
#define TEST_CCB_RX_EXP 47
#define TEST_FLEXE_MACRX_MAX_PKT 48
#define TEST_FLEXE_MACRX_DECODE_ERR_CODE 49
#define TEST_FLEXE_MACRX_TOTAL_BYTES 50
#define TEST_FLEXE_MACRX_GOOD_BYTES 51
#define TEST_FLEXE_MACRX_BAD_BYTES 52
#define TEST_FLEXE_MACRX_FRAGMENT_BYTES 53
#define TEST_FLEXE_MACRX_JABBER_BYTES 54
#define TEST_FLEXE_MACRX_OVERSIZE_BYTES 55
#define TEST_FLEXE_MACRX_UNICAST_BYTES 56
#define TEST_FLEXE_MACRX_MULTICAST_BYTES 57
#define TEST_FLEXE_MACRX_BROADCAST_BYTES 58
#define TEST_FLEXE_MACRX_B64_BYTES 59
#define TEST_FLEXE_MACRX_B65_MPL_BYTES 60
#define TEST_FLEXE_MACRX_TOTAL_FRAME 61
#define TEST_FLEXE_MACRX_GOOD_FRAME 62
#define TEST_FLEXE_MACRX_BAD_FRAME 63
#define TEST_FLEXE_MACRX_FRAGMENT_FRAME 64
#define TEST_FLEXE_MACRX_JABBER_FRAME 65
#define TEST_FLEXE_MACRX_OVERSIZE_FRAME 66
#define TEST_FLEXE_MACRX_UNICAST_FRAME 67
#define TEST_FLEXE_MACRX_MULTICAST_FRAME 68
#define TEST_FLEXE_MACRX_BROADCAST_FRAME 69
#define TEST_FLEXE_MACRX_B64_FRAME 70
#define TEST_FLEXE_MACRX_B65_MPL_FRAME 71
#define TEST_FLEXE_TX_RESCFG 72
#define TEST_MAP_RAM 73
#define TEST_WCFGRAM_0 74
#define TEST_WCFGRAM_1 75
#define TEST_WCFGRAM_2 76
#define TEST_WCFGRAM_3 77
#define TEST_WCFGRAM_4 78
#define TEST_WCFGRAM_5 79
#define TEST_WCFGRAM_6 80
#define TEST_WCFGRAM_7 81
#define TEST_WCFGRAM_8 82
#define TEST_WCFGRAM_9 83
#define TEST_RDRULE 84
#define TEST_CHPROPERTY 85
#define TEST_WCFGRAM_B_0 86
#define TEST_WCFGRAM_B_1 87
#define TEST_WCFGRAM_B_2 88
#define TEST_WCFGRAM_B_3 89
#define TEST_WCFGRAM_B_4 90
#define TEST_WCFGRAM_B_5 91
#define TEST_WCFGRAM_B_6 92
#define TEST_WCFGRAM_B_7 93
#define TEST_WCFGRAM_B_8 94
#define TEST_WCFGRAM_B_9 95
#define TEST_RDRULE_B 96
#define TEST_CHPROPERTY_B 97
#define TEST_RX_BIPERR_RAM 98
#define TEST_RX_BEIERR_RAM 99
#define TEST_RX_SDCFG 100
#define TEST_CHID_RAM 101
#define TEST_RX_SFCFG 102
#define TEST_OAM_CNT 103
#define TEST_RX_SDBEICFG 104
#define TEST_RX_SFBEICFG 105
#define TEST_REIXC_CFG 106
#define TEST_BASE_OAM 107
#define TEST_BASE_OAM_CNT 108
#define TEST_ERR_CNT_EG_TB 109
#define TEST_SOP_IN_CNT_EGRESS 110
#define TEST_SOP_OUT_CNT_EGRESS 111
#define TEST_BP_LOW_EGRESS 112
#define TEST_START_BLK_TB 113
#define TEST_NEXT_BLK_TB 114
#define TEST_FULL_DEPTH_EGRESS 115
#define TEST_BP_LEVEL_EGRESS 116
#define TEST_RD_LEVEL_EGRESS 117
#define TEST_CELL_IN_CNT_EGRESS 118
#define TEST_CELL_OUT_CNT_EGRESS 119
#define TEST_HIGH_DEPTH_EG 120
#define TEST_LOW_DEPTH_EG 121
#define TEST_AEMPTY_DEPTH 122
#define TEST_RA2SAR_RAM 123
#define TEST_MACRX_MAX_PKT 124
#define TEST_MACRX_DECODE_ERR_CODE 125
#define TEST_MACRX_TOTAL_BYTES 126
#define TEST_MACRX_GOOD_BYTES 127
#define TEST_MACRX_BAD_BYTES 128
#define TEST_MACRX_FRAGMENT_BYTES 129
#define TEST_MACRX_JABBER_BYTES 130
#define TEST_MACRX_OVERSIZE_BYTES 131
#define TEST_MACRX_UNICAST_BYTES 132
#define TEST_MACRX_MULTICAST_BYTES 133
#define TEST_MACRX_BROADCAST_BYTES 134
#define TEST_MACRX_B64_BYTES 135
#define TEST_MACRX_B65_MPL_BYTES 136
#define TEST_MACRX_TOTAL_FRAME 137
#define TEST_MACRX_GOOD_FRAME 138
#define TEST_MACRX_BAD_FRAME 139
#define TEST_MACRX_FRAGMENT_FRAME 140
#define TEST_MACRX_JABBER_FRAME 141
#define TEST_MACRX_OVERSIZE_FRAME 142
#define TEST_MACRX_UNICAST_FRAME 143
#define TEST_MACRX_MULTICAST_FRAME 144
#define TEST_MACRX_BROADCAST_FRAME 145
#define TEST_MACRX_B64_FRAME 146
#define TEST_MACRX_B65_MPL_FRAME 147
#define TEST_TX_RESCFG 148
#define TEST_MACTX_TS_CONFIG 149
#define TEST_MACTX_MAX_PKT 150
#define TEST_MACTX_DECODE_ERR_CODE 151
#define TEST_MACTX_ENCODE_ERR_CODE 152
#define TEST_MACTX_TOTAL_BYTES 153
#define TEST_MACTX_GOOD_BYTES 154
#define TEST_MACTX_BAD_BYTES 155
#define TEST_MACTX_SAR_FRAGMENT_BYTES 156
#define TEST_MACTX_SAR_JABBER_BYTES 157
#define TEST_MACTX_SAR_OVERSIZE_BYTES 158
#define TEST_MACTX_UNICAST_BYTES 159
#define TEST_MACTX_MULTICAST_BYTES 160
#define TEST_MACTX_BROADCAST_BYTES 161
#define TEST_MACTX_B64_BYTES 162
#define TEST_MACTX_B65_MPL_BYTES 163
#define TEST_MACTX_TOTAL_FRAME 164
#define TEST_MACTX_GOOD_FRAME 165
#define TEST_MACTX_BAD_FRAME 166
#define TEST_MACTX_SAR_FRAGMENT_FRAME 167
#define TEST_MACTX_SAR_JABBER_FRAME 168
#define TEST_MACTX_SAR_OVERSIZE_FRAME 169
#define TEST_MACTX_UNICAST_FRAME 170
#define TEST_MACTX_MULTICAST_FRAME 171
#define TEST_MACTX_BROADCAST_FRAME 172
#define TEST_MACTX_B64_FRAME 173
#define TEST_MACTX_B65_MPL_FRAME 174
#define TEST_CPB2SAR_RAM 175
#define TEST_REQ_GEN_RAM 176





#endif

