
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075397547                       # Number of ticks simulated
final_tick                               400277538975                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212466                       # Simulator instruction rate (inst/s)
host_op_rate                                   273939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  38418                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340368                       # Number of bytes of host memory used
host_seconds                                 27992.19                       # Real time elapsed on the host
sim_insts                                  5947378416                       # Number of instructions simulated
sim_ops                                    7668154092                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        19200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        19712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        66432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        38656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        65792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               307712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24448                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       141440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            141440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          150                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          118                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          519                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          302                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          514                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2404                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1105                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1105                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2856618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17853863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3689798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34993571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3332721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14045039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3094670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19282172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2856618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18329966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1547335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     61774364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3808824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     35945777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1547335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     61179236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               286137904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2856618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3689798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3332721                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3094670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2856618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1547335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3808824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1547335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22733918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         131523454                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              131523454                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         131523454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2856618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17853863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3689798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34993571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3332721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14045039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3094670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19282172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2856618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18329966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1547335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     61774364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3808824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     35945777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1547335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     61179236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              417661358                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          209744                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171526                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22180                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87155                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79928                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21256                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1010                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2007096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1196621                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             209744                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101184                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               261539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          63585                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         61696                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125043                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2371360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.973163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2109821     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27841      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32029      1.35%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17651      0.74%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20117      0.85%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11806      0.50%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7768      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20731      0.87%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          123596      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2371360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081331                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464006                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1989914                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        79515                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259218                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2079                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         40630                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34287                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          400                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1459778                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2182                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         40630                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1993480                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16636                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53714                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           257754                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9142                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1457566                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2022                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4481                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2026918                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6784458                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6784458                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          323819                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          389                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          222                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26418                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       139800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1906                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15767                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1453601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1366485                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1928                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       196879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       458085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2371360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576245                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1796040     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230949      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124711      5.26%     90.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86045      3.63%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        74931      3.16%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38774      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9398      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6099      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4413      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2371360                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1314     43.63%     55.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1352     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1143858     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21287      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126432      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74742      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1366485                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.529873                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3012                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002204                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5109269                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1650914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1341728                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1369497                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        26921                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2476                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         40630                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11543                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1285                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1454001                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       139800                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25096                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1344709                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118478                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21775                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193159                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187746                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74681                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521429                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1341818                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1341728                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798164                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2089510                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381986                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227125                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22127                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2330730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344797                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1829396     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232700      9.98%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97404      4.18%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58387      2.51%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40242      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26455      1.14%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13690      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10811      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21645      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2330730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21645                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3763086                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2948670                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 207532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578887                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578887                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387764                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387764                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6063745                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1864093                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1361572                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          201188                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       181319                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12504                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        91992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69939                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10824                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          569                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2115744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1264610                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             201188                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80763                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          39620                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         52226                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           123280                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2443704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.940128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2194780     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8584      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18024      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7400      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40762      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36630      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6933      0.28%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14831      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          115760      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2443704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078013                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2103320                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        65108                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           247865                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          823                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         26584                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17638                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1481073                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1396                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         26584                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2106191                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          44097                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        13348                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245907                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7573                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1479020                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2824                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         3009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1741779                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6960264                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6960264                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1506037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          235720                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          181                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21045                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       347734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       174620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1658                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8626                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1473967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1406301                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1092                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       135659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       328348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2443704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.372847                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1943743     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       150001      6.14%     85.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123051      5.04%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52682      2.16%     92.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67431      2.76%     95.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        64986      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36985      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3012      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1813      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2443704                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3475     10.88%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27616     86.48%     97.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          841      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       883264     62.81%     62.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12134      0.86%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       336950     23.96%     87.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       173870     12.36%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1406301                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.545312                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31932                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022706                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5289329                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1609871                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1391881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1438233                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17325                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1960                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         26584                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          40158                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1835                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1474159                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       347734                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       174620                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        14263                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1394799                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       335502                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11501                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              509306                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182246                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            173804                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540852                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1392025                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1391881                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           752690                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1482612                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539721                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507678                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1120458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1316044                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       158220                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12540                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2417120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1939659     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       174402      7.22%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81673      3.38%     90.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80890      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21651      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        94123      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7154      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5061      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12507      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2417120                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1120458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1316044                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                503069                       # Number of memory references committed
system.switch_cpus1.commit.loads               330409                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173678                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1170076                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12603                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12507                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3878864                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2975141                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 135188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1120458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1316044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1120458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.301641                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.301641                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.434473                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.434473                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6892314                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1619189                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1758581                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          213695                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       174948                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22475                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86616                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           81837                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21618                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1029                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2047292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1195670                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             213695                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       103455                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               248277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         42925                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126758                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2378108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.965359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2129831     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11449      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18022      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24133      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25569      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21659      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11536      0.49%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18120      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          117789      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2378108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082863                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463637                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2026526                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        64156                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           247651                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          363                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39405                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34884                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1465340                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39405                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2032469                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          12524                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        38581                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           242090                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13030                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1464077                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1643                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2043874                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6807652                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6807652                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1740162                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          303706                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          181                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40752                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       137877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          804                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17919                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1461263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1377664                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       179795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       436379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2378108                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579311                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271386                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1795752     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       239073     10.05%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121337      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        91692      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        71986      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28873      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18507      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9614      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1274      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2378108                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            295     12.02%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           909     37.04%     49.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1250     50.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1159009     84.13%     84.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20468      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       124899      9.07%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73117      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1377664                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534208                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2454                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001781                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5136183                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1641428                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1355057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1380118                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2778                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24718                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39405                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9725                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1151                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1461619                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       137877                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73500                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           974                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25553                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1357176                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       117371                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20488                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              190468                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          192392                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73097                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526263                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1355135                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1355057                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           778546                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2098966                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525442                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370919                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1014577                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1248554                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       213065                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22534                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2338703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.380852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1825945     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       254262     10.87%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96266      4.12%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        45444      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38649      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22245      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19451      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8627      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27814      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2338703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1014577                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1248554                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                185162                       # Number of memory references committed
system.switch_cpus2.commit.loads               113155                       # Number of loads committed
system.switch_cpus2.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            180033                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1124955                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        25725                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27814                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3772495                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2962657                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 200784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1014577                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1248554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1014577                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.541840                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.541840                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393416                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393416                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6106387                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1889330                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1357983                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          195231                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175457                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17049                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132437                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128651                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10613                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          512                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2068459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1111514                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             195231                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139264                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56632                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         29934                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126474                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2384818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2137876     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38336      1.61%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18392      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           38014      1.59%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10691      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35525      1.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5195      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8428      0.35%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92361      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2384818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075703                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431004                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2029849                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69327                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           246270                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39103                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17273                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1233873                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39103                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2034442                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          43624                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13107                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           242342                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12197                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1231246                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1014                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        10366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1605605                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5564836                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5564836                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264956                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          340623                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24351                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          290                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7406                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1222811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1132736                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1119                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       245197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       518230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2384818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.474978                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.084878                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1888125     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       152788      6.41%     85.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       170119      7.13%     92.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98171      4.12%     96.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48457      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12500      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        14030      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          335      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          293      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2384818                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1900     57.61%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           782     23.71%     81.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          616     18.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       882824     77.94%     77.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8176      0.72%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208861     18.44%     97.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32801      2.90%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1132736                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.439234                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3298                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002912                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4654707                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1468191                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1101298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1136034                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          885                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        50700                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1246                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39103                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25233                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1467                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1222980                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230679                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33233                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        18031                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1117440                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205644                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15296                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238422                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170253                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32778                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.433302                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1101660                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1101298                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668634                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1423486                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.427043                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469716                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       873432                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       975268                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247733                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16756                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2345715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.415766                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.287309                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1986701     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138259      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91520      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28098      1.20%     95.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49148      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8795      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5747      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4950      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32497      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2345715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       873432                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        975268                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211959                       # Number of memory references committed
system.switch_cpus3.commit.loads               179972                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150502                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           849594                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32497                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3536206                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2485154                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 194074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             873432                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               975268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       873432                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.952596                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.952596                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.338685                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.338685                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5204849                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1428170                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1321071                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          209727                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       171625                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22281                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87013                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           79902                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21264                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1030                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2004652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1197388                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             209727                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       101166                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               261821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64108                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         63210                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           125092                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2371136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.618365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.974012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2109315     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           27812      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           32118      1.35%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           17788      0.75%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20125      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11732      0.49%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7798      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20717      0.87%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          123731      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2371136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081324                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464303                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1988015                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        80500                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           259484                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2078                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41055                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34182                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          399                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1461076                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2154                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41055                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1991532                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15776                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        55703                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           258049                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         9017                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1458813                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1998                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2028966                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6790482                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6790482                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1700533                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          328427                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          390                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            26272                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        75263                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1865                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15775                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1454802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1365615                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1960                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       200144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       468584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2371136                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575933                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.266985                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1796641     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       230424      9.72%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       124365      5.24%     90.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        85973      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        75066      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        38765      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9333      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6097      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4472      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2371136                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            353     11.63%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1332     43.90%     55.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1349     44.46%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1143225     83.72%     83.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21277      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          165      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126414      9.26%     94.54% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74534      5.46%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1365615                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.529536                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3034                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002222                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5107360                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1655380                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1340881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1368649                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3359                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27487                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2331                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41055                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10899                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1204                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1455202                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140183                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        75263                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          225                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12992                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25150                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1343914                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       118341                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        21701                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              192833                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          187358                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74492                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521121                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1340970                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1340881                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           797553                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2089435                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519945                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381707                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       998467                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1224953                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       230265                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22228                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2330081                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.525713                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.343961                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1829497     78.52%     78.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       232312      9.97%     88.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97271      4.17%     92.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        58444      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        40115      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26359      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        13698      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        10756      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        21629      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2330081                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       998467                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1224953                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                185628                       # Number of memory references committed
system.switch_cpus4.commit.loads               112696                       # Number of loads committed
system.switch_cpus4.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            175244                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1104372                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24908                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        21629                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3763657                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2951499                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 207756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             998467                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1224953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       998467                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.582852                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.582852                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.387169                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.387169                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6060300                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1863295                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1361998                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          201803                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       164570                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21317                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        82418                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           76983                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20156                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1960307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1194511                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             201803                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        97139                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               245122                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          66713                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         59046                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122372                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2309094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.996203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2063972     89.38%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           12900      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20592      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31165      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12883      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           14825      0.64%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15906      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11262      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          125589      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2309094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078252                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463188                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1935577                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        84465                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           243389                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1368                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44294                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32738                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1448279                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44294                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1940467                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          39201                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        29796                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           239962                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15365                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1445221                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1251                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2745                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1521                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1977813                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6738063                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6738063                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1631275                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          346532                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          312                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          163                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            43818                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       146018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        80939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4100                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15606                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1440313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1344779                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2018                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       220955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       507305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2309094                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582384                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266265                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1735828     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       232592     10.07%     85.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       128732      5.58%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84286      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77000      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23585      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17397      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5834      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3840      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2309094                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            388     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1433     42.60%     54.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1543     45.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1107362     82.35%     82.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24808      1.84%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       133076      9.90%     94.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        79384      5.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1344779                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521456                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3364                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002502                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5004034                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661644                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1320235                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1348143                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6397                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30444                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5267                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1063                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44294                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          28543                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1679                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1440626                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       146018                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        80939                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          163                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24762                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1325172                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       126146                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19607                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              205399                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          179733                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             79253                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513853                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1320325                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1320235                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           781693                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1982654                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511939                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394266                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       977731                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1192174                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       249634                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21722                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2264800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377347                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1781749     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       230045     10.16%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95566      4.22%     93.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48748      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36513      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20768      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12859      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10709      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27843      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2264800                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       977731                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1192174                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                191246                       # Number of memory references committed
system.switch_cpus5.commit.loads               115574                       # Number of loads committed
system.switch_cpus5.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165457                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1077924                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23246                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27843                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3678765                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2927918                       # The number of ROB writes
system.switch_cpus5.timesIdled                  34988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 269798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             977731                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1192174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       977731                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.637629                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.637629                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379128                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379128                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6015534                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1804233                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1372382                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          200999                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181142                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12438                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        92310                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69908                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10799                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          559                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2112773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1264110                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             200999                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80707                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39582                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         54828                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123082                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2443236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.940353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2194432     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8623      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18072      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7372      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40684      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36496      1.49%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6867      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14791      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115899      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2443236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077940                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490176                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2100164                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        67911                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           247709                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          845                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26603                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17609                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1480531                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26603                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2103074                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          45261                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14977                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           245734                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7583                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1478146                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2815                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1740107                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6956909                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6956909                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1503617                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          236386                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          187                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21147                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       347760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       174712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1617                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8693                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1472760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1405069                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1099                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       328326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2443236                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575085                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.372398                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1943806     79.56%     79.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       149559      6.12%     85.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123167      5.04%     90.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52758      2.16%     92.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        67195      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        64991      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        36961      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2991      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1808      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2443236                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3449     10.81%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         27626     86.57%     97.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          836      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       881882     62.76%     62.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12139      0.86%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       337048     23.99%     87.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       173918     12.38%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1405069                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.544834                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31911                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022711                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5286384                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1609378                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1390698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1436980                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2592                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17486                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2160                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26603                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          41170                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1837                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1472958                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       347760                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       174712                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          105                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1235                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14259                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1393592                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       335656                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11477                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              509499                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182090                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            173843                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.540384                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1390847                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1390698                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           752130                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1480677                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.539262                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507964                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1119007                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1314359                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158629                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12483                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2416633                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543880                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.366641                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1939896     80.27%     80.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       173999      7.20%     87.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81672      3.38%     90.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        80775      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21469      0.89%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        94121      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7167      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5064      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12470      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2416633                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1119007                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1314359                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                502818                       # Number of memory references committed
system.switch_cpus6.commit.loads               330266                       # Number of loads committed
system.switch_cpus6.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173465                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1168555                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12581                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12470                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3877138                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2972672                       # The number of ROB writes
system.switch_cpus6.timesIdled                  47914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 135656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1119007                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1314359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1119007                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.304625                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.304625                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.433910                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.433910                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6887576                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1616833                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1758328                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578892                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          201759                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       164441                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21325                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        82120                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           76966                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20141                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          917                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1959740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1194305                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             201759                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        97107                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               245061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          66603                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         61067                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           122316                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2310369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.628586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.995852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2065308     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12856      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20567      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31109      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12912      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14981      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15753      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           11186      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          125697      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2310369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078235                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463108                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1935115                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        86379                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           243333                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1365                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44176                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32815                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1448347                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44176                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1939926                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          40488                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        30774                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           239993                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        15003                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1445446                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          761                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2700                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1190                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1978348                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6739632                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6739632                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1632678                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          345670                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            43486                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       146182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        80737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3971                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15660                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1440559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1345266                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2039                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       220008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       507129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2310369                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582273                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266156                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1737041     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       232437     10.06%     85.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       128726      5.57%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84451      3.66%     94.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77080      3.34%     97.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23654      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17261      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5884      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3835      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2310369                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            382     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1417     42.50%     53.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1535     46.04%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1108084     82.37%     82.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        24795      1.84%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       133042      9.89%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        79196      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1345266                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.521645                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3334                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002478                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5006274                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1660947                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1320603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1348600                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6286                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        30516                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         5003                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1051                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44176                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          29790                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1693                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1440875                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           36                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       146182                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        80737                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          166                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13210                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24734                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1325588                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       126066                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19678                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              205107                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          179806                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             79041                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.514015                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1320708                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1320603                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           782082                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1984491                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512082                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394097                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       978544                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1193182                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       248860                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21731                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2266193                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526514                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377479                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1782897     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       230119     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        95417      4.21%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        48853      2.16%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36645      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20844      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12841      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10792      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27785      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2266193                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       978544                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1193182                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                191400                       # Number of memory references committed
system.switch_cpus7.commit.loads               115666                       # Number of loads committed
system.switch_cpus7.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            165603                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1078826                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23265                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27785                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3680450                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2928270                       # The number of ROB writes
system.switch_cpus7.timesIdled                  34888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 268523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             978544                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1193182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       978544                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.635438                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.635438                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.379444                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.379444                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6017076                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1805193                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1371824                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           300                       # number of misc regfile writes
system.l2.replacements                           2407                       # number of replacements
system.l2.tagsinuse                      32750.535783                       # Cycle average of tags in use
system.l2.total_refs                          1122169                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35162                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.914254                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1918.941632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.249901                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     84.578750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.634154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    171.198802                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.746407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     55.375848                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.806446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     89.205714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     23.250695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     88.263483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.641435                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    230.092090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     25.272125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    175.371305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.636709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    224.632833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3058.398823                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4131.055698                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2480.827041                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3841.621700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3047.902381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4405.650285                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4176.205746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4409.975777                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002581                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002694                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.007022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.005352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006855                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.093335                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.075709                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117237                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.093015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.134450                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.127448                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.134582                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999467                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          425                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          541                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          280                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          402                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          593                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          536                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          593                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3798                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2051                       # number of Writeback hits
system.l2.Writeback_hits::total                  2051                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          544                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          594                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3817                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          428                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          544                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          283                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          405                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          424                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          593                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          539                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          594                       # number of overall hits
system.l2.overall_hits::total                    3817                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          150                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          294                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          466                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          303                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          459                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2297                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 108                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          519                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          514                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2405                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          150                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          294                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          118                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          162                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          154                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          519                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          303                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          514                       # number of overall misses
system.l2.overall_misses::total                  2405                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3771542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     22604562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4928263                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     44391479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4160013                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17458510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3916767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     24718914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3517066                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     23045093                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2023293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     70093943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5077737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     45995327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2080606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     69136782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       346919897                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      7873699                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      8162940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16036639                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3771542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     22604562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4928263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     44391479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4160013                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17458510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3916767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     24718914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3517066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     23045093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2023293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     77967642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5077737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     45995327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2080606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     77299722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        362956536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3771542                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     22604562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4928263                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     44391479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4160013                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17458510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3916767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     24718914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3517066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     23045093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2023293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     77967642                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5077737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     45995327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2080606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     77299722                       # number of overall miss cycles
system.l2.overall_miss_latency::total       362956536                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6095                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2051                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2051                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               127                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          842                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6222                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          842                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6222                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.260870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.352096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.296482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.287234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.267826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.440038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.361144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.436312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.376866                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.982143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850394                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.259516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.350835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.294264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.266436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.466727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.359857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.463899                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.386532                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.259516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.350835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.294264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.266436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.466727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.359857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.463899                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.386532                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157147.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150697.080000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158976.225806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150991.425170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148571.892857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 147953.474576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150644.884615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152585.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 146544.416667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149643.461039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155637.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150416.186695                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 158679.281250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151799.759076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 160046.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150624.797386                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151031.735742                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 148560.358491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 148417.090909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 148487.398148                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157147.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150697.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158976.225806                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150991.425170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148571.892857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 147953.474576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150644.884615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152585.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 146544.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149643.461039                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155637.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150226.670520                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 158679.281250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151799.759076                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 160046.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150388.564202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150917.478586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157147.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150697.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158976.225806                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150991.425170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148571.892857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 147953.474576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150644.884615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152585.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 146544.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149643.461039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155637.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150226.670520                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 158679.281250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151799.759076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 160046.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150388.564202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150917.478586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1105                       # number of writebacks
system.l2.writebacks::total                      1105                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          294                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          459                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2297                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2405                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2378116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     13868888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3125614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     27273928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2530336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10582357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2401295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     15284913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2121046                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     14079281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1267003                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     42959610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3218181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     28413726                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1324074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     42418166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    213246534                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      4787452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4958194                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9745646                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2378116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     13868888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3125614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     27273928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2530336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10582357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2401295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     15284913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2121046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     14079281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1267003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     47747062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3218181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     28413726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1324074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     47376360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222992180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2378116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     13868888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3125614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     27273928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2530336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10582357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2401295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     15284913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2121046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     14079281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1267003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     47747062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3218181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     28413726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1324074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     47376360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222992180                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.352096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.287234                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.267826                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.440038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.361144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.436312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.376866                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.982143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850394                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.259516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.350835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.294264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.266436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.466727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.359857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.463899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.259516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.350835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.294264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.266436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.466727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.359857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.463899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386532                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99088.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92459.253333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100826.258065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92768.462585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90369.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89680.991525                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92357.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94351.314815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 88376.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91423.902597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97461.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92188.004292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 100568.156250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93774.673267                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 101851.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92414.305011                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92836.976056                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 90329.283019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 90148.981818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90237.462963                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99088.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92459.253333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100826.258065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92768.462585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90369.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89680.991525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92357.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94351.314815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 88376.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91423.902597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97461.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91998.192678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 100568.156250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93774.673267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 101851.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92171.906615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92720.241164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99088.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92459.253333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100826.258065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92768.462585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90369.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89680.991525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92357.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94351.314815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 88376.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91423.902597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97461.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91998.192678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 100568.156250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93774.673267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 101851.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92171.906615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92720.241164                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.211475                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132972                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.213018                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.211475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038800                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811236                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125010                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125010                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125010                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125010                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125010                       # number of overall hits
system.cpu0.icache.overall_hits::total         125010                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5249519                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5249519                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5249519                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5249519                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5249519                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5249519                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125043                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125043                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000264                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000264                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159076.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159076.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159076.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159076.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159076.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159076.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4199096                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4199096                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4199096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4199096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4199096                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4199096                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167963.840000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 167963.840000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 167963.840000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 167963.840000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 167963.840000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 167963.840000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   578                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203433                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   834                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141730.735012                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.617495                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.382505                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717256                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282744                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72631                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159335                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159335                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159335                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1964                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2029                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2029                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2029                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2029                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    224973978                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    224973978                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7387479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7387479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    232361457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    232361457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    232361457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    232361457                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161364                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022150                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022150                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012574                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114548.868635                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114548.868635                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113653.523077                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113653.523077                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114520.185806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114520.185806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114520.185806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114520.185806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu0.dcache.writebacks::total              225                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1389                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1389                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1451                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     52984115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52984115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     53176415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53176415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     53176415                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53176415                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003582                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003582                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003582                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003582                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92146.286957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92146.286957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92000.717993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92000.717993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92000.717993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92000.717993                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               566.994155                       # Cycle average of tags in use
system.cpu1.icache.total_refs               768706569                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1336880.989565                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.269851                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.724303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.040497                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868148                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.908644                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       123237                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         123237                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       123237                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          123237                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       123237                       # number of overall hits
system.cpu1.icache.overall_hits::total         123237                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7283410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7283410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7283410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7283410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7283410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7283410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       123280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       123280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       123280                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       123280                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       123280                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       123280                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000349                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000349                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169381.627907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169381.627907                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169381.627907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169381.627907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169381.627907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169381.627907                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5720352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5720352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5720352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5720352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5720352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5720352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       178761                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       178761                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       178761                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       178761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       178761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       178761                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   838                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289307588                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1094                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              264449.349177                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.269844                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.730156                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.434648                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.565352                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       316794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         316794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       172472                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        172472                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           87                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       489266                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          489266                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       489266                       # number of overall hits
system.cpu1.dcache.overall_hits::total         489266                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2944                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           10                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2954                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2954                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2954                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2954                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    333323668                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333323668                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       768230                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       768230                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    334091898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    334091898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    334091898                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    334091898                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       319738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       319738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       172482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       172482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       492220                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       492220                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       492220                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       492220                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009208                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009208                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006001                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006001                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006001                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113221.354620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113221.354620                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        76823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        76823                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113098.137441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113098.137441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113098.137441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113098.137441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          168                       # number of writebacks
system.cpu1.dcache.writebacks::total              168                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2109                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2116                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2116                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2116                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          835                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          838                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     85603565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     85603565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     85795865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     85795865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     85795865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     85795865                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001702                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001702                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001702                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102519.239521                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102519.239521                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102381.700477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102381.700477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102381.700477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102381.700477                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               489.901511                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749560666                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1484278.546535                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.901511                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023881                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.785099                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126723                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126723                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126723                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126723                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126723                       # number of overall hits
system.cpu2.icache.overall_hits::total         126723                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.cpu2.icache.overall_misses::total           35                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5298547                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5298547                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5298547                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5298547                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5298547                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5298547                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126758                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126758                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000276                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000276                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151387.057143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151387.057143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151387.057143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151387.057143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151387.057143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151387.057143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4626109                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4626109                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4626109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4626109                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4626109                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4626109                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154203.633333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154203.633333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154203.633333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154203.633333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154203.633333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154203.633333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113237722                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172355.741248                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.146555                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.853445                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.543541                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.456459                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86198                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71656                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          173                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       157854                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          157854                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       157854                       # number of overall hits
system.cpu2.dcache.overall_hits::total         157854                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1253                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1269                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1269                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    140770754                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    140770754                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1265664                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1265664                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    142036418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    142036418                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    142036418                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    142036418                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71672                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71672                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       159123                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       159123                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       159123                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       159123                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014328                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014328                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007975                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007975                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007975                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007975                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112346.970471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112346.970471                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        79104                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        79104                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111927.831363                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111927.831363                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111927.831363                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111927.831363                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu2.dcache.writebacks::total               90                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          855                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          855                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          868                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          868                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     37147406                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     37147406                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       199665                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       199665                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     37347071                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     37347071                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     37347071                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     37347071                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004551                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004551                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93335.190955                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93335.190955                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        66555                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        66555                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93134.840399                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93134.840399                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93134.840399                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93134.840399                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.805450                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646510003                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1169095.846293                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.690062                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115389                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.037965                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841531                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879496                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126442                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126442                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126442                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126442                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126442                       # number of overall hits
system.cpu3.icache.overall_hits::total         126442                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4895410                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4895410                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4895410                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4895410                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4895410                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4895410                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126474                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126474                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000253                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152981.562500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152981.562500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152981.562500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152981.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152981.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152981.562500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4223839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4223839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4223839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4223839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4223839                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4223839                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156438.481481                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156438.481481                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156438.481481                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156438.481481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156438.481481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156438.481481                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   567                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270910                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   823                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              183804.264885                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.702233                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.297767                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.592587                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.407413                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189328                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189328                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           81                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221139                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221139                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221139                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221139                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1874                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1874                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1889                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1889                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1889                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1889                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    190301990                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    190301990                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1215641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1215641                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    191517631                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    191517631                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    191517631                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    191517631                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191202                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191202                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       223028                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       223028                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       223028                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       223028                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009801                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009801                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008470                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008470                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008470                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008470                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101548.553895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101548.553895                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81042.733333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81042.733333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101385.723134                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101385.723134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101385.723134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101385.723134                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu3.dcache.writebacks::total               58                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1310                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1310                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1322                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1322                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1322                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          564                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          567                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          567                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     53204319                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     53204319                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     53396862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     53396862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     53396862                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     53396862                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94333.898936                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94333.898936                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64181                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64181                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94174.359788                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94174.359788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94174.359788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94174.359788                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               506.212321                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750133022                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1479552.311637                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.212321                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.038802                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.811238                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125060                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125060                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125060                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125060                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125060                       # number of overall hits
system.cpu4.icache.overall_hits::total         125060                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.cpu4.icache.overall_misses::total           32                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4835049                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4835049                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4835049                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4835049                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4835049                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4835049                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125092                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125092                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125092                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125092                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125092                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125092                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000256                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000256                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 151095.281250                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 151095.281250                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 151095.281250                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 151095.281250                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 151095.281250                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 151095.281250                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      3904959                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3904959                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      3904959                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3904959                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      3904959                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3904959                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156198.360000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156198.360000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156198.360000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156198.360000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156198.360000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156198.360000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   578                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               118203251                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   834                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              141730.516787                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   183.657448                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    72.342552                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.717412                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.282588                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        86650                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          86650                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72501                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72501                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          183                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          168                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       159151                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          159151                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       159151                       # number of overall hits
system.cpu4.dcache.overall_hits::total         159151                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1945                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1945                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           65                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2010                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2010                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2010                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2010                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    225268147                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    225268147                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6134665                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6134665                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    231402812                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    231402812                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    231402812                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    231402812                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        88595                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        88595                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72566                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72566                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161161                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161161                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161161                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161161                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021954                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021954                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000896                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000896                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012472                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012472                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012472                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012472                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115819.098715                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115819.098715                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 94379.461538                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 94379.461538                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115125.777114                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115125.777114                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115125.777114                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115125.777114                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu4.dcache.writebacks::total              217                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1370                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1370                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           62                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1432                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1432                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          575                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          578                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          578                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     53065094                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     53065094                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     53257394                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     53257394                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     53257394                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     53257394                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006490                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006490                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003586                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003586                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003586                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003586                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92287.120000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92287.120000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92140.820069                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92140.820069                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92140.820069                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92140.820069                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               502.640711                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753314202                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1497642.548708                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.640711                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020258                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.805514                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122358                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122358                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122358                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122358                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122358                       # number of overall hits
system.cpu5.icache.overall_hits::total         122358                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2378438                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2378438                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2378438                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2378438                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2378438                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2378438                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122372                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122372                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122372                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122372                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122372                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122372                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000114                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169888.428571                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169888.428571                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169888.428571                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169888.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169888.428571                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169888.428571                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2157538                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2157538                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2157538                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2157538                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2157538                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2157538                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165964.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165964.461538                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165964.461538                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165964.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165964.461538                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165964.461538                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1112                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125533797                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1368                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              91764.471491                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   194.426279                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    61.573721                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.759478                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.240522                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        92564                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          92564                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        74882                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         74882                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          159                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          150                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       167446                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          167446                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       167446                       # number of overall hits
system.cpu5.dcache.overall_hits::total         167446                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2535                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2535                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          391                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          391                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2926                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2926                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2926                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2926                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    318656960                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    318656960                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     70564521                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     70564521                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    389221481                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    389221481                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    389221481                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    389221481                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        95099                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        95099                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        75273                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        75273                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       170372                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       170372                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       170372                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       170372                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026656                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026656                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005194                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005194                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.017174                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.017174                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.017174                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017174                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 125702.942801                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 125702.942801                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 180471.920716                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 180471.920716                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133021.695489                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133021.695489                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133021.695489                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133021.695489                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          556                       # number of writebacks
system.cpu5.dcache.writebacks::total              556                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1476                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          338                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          338                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1814                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1814                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1814                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1814                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1059                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1059                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           53                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1112                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1112                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1112                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1112                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    115207411                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    115207411                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8489788                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8489788                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    123697199                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    123697199                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    123697199                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    123697199                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011136                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000704                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006527                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006527                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006527                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006527                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108788.867800                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 108788.867800                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 160184.679245                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 160184.679245                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 111238.488309                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 111238.488309                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 111238.488309                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 111238.488309                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               566.994405                       # Cycle average of tags in use
system.cpu6.icache.total_refs               768706371                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1334559.671875                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.907510                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.086895                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041518                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867126                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.908645                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123039                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123039                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123039                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123039                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123039                       # number of overall hits
system.cpu6.icache.overall_hits::total         123039                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7539329                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7539329                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7539329                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7539329                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7539329                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7539329                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123082                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123082                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123082                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123082                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123082                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123082                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000349                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000349                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 175333.232558                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 175333.232558                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 175333.232558                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 175333.232558                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 175333.232558                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 175333.232558                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6096913                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6096913                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6096913                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6096913                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6096913                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6096913                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 184754.939394                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 184754.939394                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 184754.939394                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 184754.939394                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 184754.939394                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 184754.939394                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   840                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289307599                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1096                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              263966.787409                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.187134                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.812866                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.434325                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.565675                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       316908                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         316908                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       172368                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        172368                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           90                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           84                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       489276                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          489276                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       489276                       # number of overall hits
system.cpu6.dcache.overall_hits::total         489276                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2986                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2986                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            9                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2995                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2995                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2995                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2995                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    341717933                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    341717933                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       682906                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       682906                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    342400839                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    342400839                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    342400839                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    342400839                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       319894                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       319894                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       172377                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       172377                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       492271                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       492271                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       492271                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       492271                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009334                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009334                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006084                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006084                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006084                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006084                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114440.031145                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114440.031145                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 75878.444444                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 75878.444444                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114324.153255                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114324.153255                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114324.153255                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114324.153255                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          175                       # number of writebacks
system.cpu6.dcache.writebacks::total              175                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2147                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2147                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            6                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2153                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2153                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2153                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2153                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          839                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          839                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          842                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          842                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     86902530                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     86902530                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192488                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192488                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     87095018                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     87095018                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     87095018                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     87095018                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001710                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001710                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001710                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001710                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103578.700834                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 103578.700834                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64162.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64162.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 103438.263658                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 103438.263658                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 103438.263658                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 103438.263658                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.635994                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753314146                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1497642.437376                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.635994                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020250                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805506                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       122302                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         122302                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       122302                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          122302                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       122302                       # number of overall hits
system.cpu7.icache.overall_hits::total         122302                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2426085                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2426085                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2426085                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2426085                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2426085                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2426085                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       122316                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       122316                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       122316                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       122316                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       122316                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       122316                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000114                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 173291.785714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 173291.785714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 173291.785714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 173291.785714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 173291.785714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 173291.785714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2202820                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2202820                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2202820                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2202820                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2202820                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2202820                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 169447.692308                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 169447.692308                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 169447.692308                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 169447.692308                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 169447.692308                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 169447.692308                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1108                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125533885                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1364                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              92033.640029                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   193.539043                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    62.460957                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.756012                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.243988                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        92623                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          92623                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        74913                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         74913                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          157                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          150                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       167536                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          167536                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       167536                       # number of overall hits
system.cpu7.dcache.overall_hits::total         167536                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2494                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          422                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2916                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2916                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2916                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2916                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    311926024                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    311926024                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     73702322                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     73702322                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    385628346                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    385628346                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    385628346                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    385628346                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        95117                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        95117                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75335                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75335                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       170452                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       170452                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       170452                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       170452                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026220                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026220                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005602                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005602                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017107                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017107                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017107                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017107                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 125070.578990                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 125070.578990                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 174650.052133                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 174650.052133                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 132245.660494                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 132245.660494                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 132245.660494                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 132245.660494                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          562                       # number of writebacks
system.cpu7.dcache.writebacks::total              562                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1442                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1442                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          366                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1808                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1808                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1808                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1808                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1052                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           56                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1108                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1108                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1108                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1108                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    114257467                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    114257467                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8792613                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8792613                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    123050080                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    123050080                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    123050080                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    123050080                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011060                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011060                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000743                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006500                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006500                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006500                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006500                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108609.759506                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 108609.759506                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 157010.946429                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 157010.946429                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 111056.028881                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111056.028881                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 111056.028881                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111056.028881                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
