--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57430 paths analyzed, 530 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.884ns.
--------------------------------------------------------------------------------
Slack:                  12.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (2.271ns logic, 5.549ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  12.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.807ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.318 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (2.271ns logic, 5.536ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (2.340ns logic, 5.440ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y38.A2       net (fanout=14)       0.766   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y38.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[11]
                                                       statemachine/boole_results/M_counter_q_8_rstpot
                                                       statemachine/boole_results/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (2.271ns logic, 5.500ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y40.A1       net (fanout=16)       1.376   statemachine/M_boole_results_rst
    SLICE_X9Y40.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[18]
                                                       statemachine/boole_results/M_counter_q_15_rstpot
                                                       statemachine/boole_results/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.271ns logic, 5.496ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.340ns logic, 5.427ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.195ns logic, 5.572ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  12.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.A4       net (fanout=14)       0.761   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_0_rstpot
                                                       statemachine/boole_results/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.271ns logic, 5.495ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (2.330ns logic, 5.432ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  12.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.753ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y41.A1       net (fanout=16)       1.362   statemachine/M_boole_results_rst
    SLICE_X9Y41.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[22]
                                                       statemachine/boole_results/M_counter_q_19_rstpot
                                                       statemachine/boole_results/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      7.753ns (2.271ns logic, 5.482ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  12.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.318 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (2.195ns logic, 5.559ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.318 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (2.330ns logic, 5.419ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.315 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y38.A2       net (fanout=14)       0.766   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y38.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[11]
                                                       statemachine/boole_results/M_counter_q_8_rstpot
                                                       statemachine/boole_results/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (2.340ns logic, 5.391ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.313 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y40.A1       net (fanout=16)       1.376   statemachine/M_boole_results_rst
    SLICE_X9Y40.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[18]
                                                       statemachine/boole_results/M_counter_q_15_rstpot
                                                       statemachine/boole_results/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (2.340ns logic, 5.387ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.A4       net (fanout=14)       0.761   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_0_rstpot
                                                       statemachine/boole_results/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.340ns logic, 5.386ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.315 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y38.A2       net (fanout=14)       0.766   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y38.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[11]
                                                       statemachine/boole_results/M_counter_q_8_rstpot
                                                       statemachine/boole_results/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (2.195ns logic, 5.523ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.313 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y40.A1       net (fanout=16)       1.376   statemachine/M_boole_results_rst
    SLICE_X9Y40.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[18]
                                                       statemachine/boole_results/M_counter_q_15_rstpot
                                                       statemachine/boole_results/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (2.195ns logic, 5.519ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  12.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y38.A2       net (fanout=14)       0.766   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y38.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[11]
                                                       statemachine/boole_results/M_counter_q_8_rstpot
                                                       statemachine/boole_results/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.330ns logic, 5.383ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.315 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.DMUX     Taxd                  0.455   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A5       net (fanout=5)        0.519   statemachine/add_results/M_add_s[7]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y41.A1       net (fanout=16)       1.362   statemachine/M_boole_results_rst
    SLICE_X9Y41.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[22]
                                                       statemachine/boole_results/M_counter_q_19_rstpot
                                                       statemachine/boole_results/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.340ns logic, 5.373ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y40.A1       net (fanout=16)       1.376   statemachine/M_boole_results_rst
    SLICE_X9Y40.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[18]
                                                       statemachine/boole_results/M_counter_q_15_rstpot
                                                       statemachine/boole_results/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (2.330ns logic, 5.379ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.A4       net (fanout=14)       0.761   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_0_rstpot
                                                       statemachine/boole_results/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.195ns logic, 5.518ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  12.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.A4       net (fanout=14)       0.761   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_0_rstpot
                                                       statemachine/boole_results/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (2.330ns logic, 5.378ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.BMUX     Tcinb                 0.277   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (2.338ns logic, 5.369ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28 (FF)
  Destination:          statemachine/boole_results/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.315 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28 to statemachine/boole_results/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.AQ       Tcko                  0.476   statemachine/M_add_results_display[3]
                                                       statemachine/add_results/M_counter_q_28
    SLICE_X7Y46.B1       net (fanout=16)       0.955   statemachine/M_counter_q_28_0
    SLICE_X7Y46.B        Tilo                  0.259   statemachine/add_results/_n0062[13]
                                                       statemachine/add_results/Mram__n00621211
    SLICE_X6Y46.AX       net (fanout=2)        0.875   statemachine/add_results/_n0062[13]
    SLICE_X6Y46.BMUX     Taxb                  0.310   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y41.A1       net (fanout=16)       1.362   statemachine/M_boole_results_rst
    SLICE_X9Y41.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[22]
                                                       statemachine/boole_results/M_counter_q_19_rstpot
                                                       statemachine/boole_results/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.195ns logic, 5.505ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  12.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.D5       net (fanout=14)       0.697   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_3_rstpot
                                                       statemachine/boole_results/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.271ns logic, 5.431ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  12.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_1 (FF)
  Destination:          statemachine/boole_results/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_1 to statemachine/boole_results/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A4       net (fanout=1)        1.071   statemachine/add_results/M_counter_q_27_1
    SLICE_X7Y45.A        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00622411
    SLICE_X6Y45.AX       net (fanout=1)        0.275   statemachine/add_results/_n0062[24]
    SLICE_X6Y45.BMUX     Taxb                  0.403   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X5Y45.A1       net (fanout=5)        0.995   statemachine/add_results/M_add_s[1]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y41.A1       net (fanout=16)       1.362   statemachine/M_boole_results_rst
    SLICE_X9Y41.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[22]
                                                       statemachine/boole_results/M_counter_q_19_rstpot
                                                       statemachine/boole_results/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (2.330ns logic, 5.365ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.318 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.BMUX     Tcinb                 0.277   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A3       net (fanout=6)        0.651   statemachine/add_results/M_add_s[5]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (2.338ns logic, 5.356ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  12.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28_3 (FF)
  Destination:          statemachine/boole_results/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28_3 to statemachine/boole_results/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.430   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_28_3
    SLICE_X7Y45.B1       net (fanout=1)        0.708   statemachine/add_results/M_counter_q_28_3
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y36.B4       net (fanout=14)       0.815   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y36.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[3]
                                                       statemachine/boole_results/M_counter_q_1_rstpot
                                                       statemachine/boole_results/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (2.183ns logic, 5.510ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_27_2 (FF)
  Destination:          statemachine/boole_results/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.313 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_27_2 to statemachine/boole_results/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DMUX     Tshcko                0.518   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B2       net (fanout=3)        0.747   statemachine/add_results/M_counter_q_27_2
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X5Y43.B4       net (fanout=5)        0.365   statemachine/Mmux_error38
    SLICE_X5Y43.B        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y39.D5       net (fanout=16)       1.288   statemachine/M_boole_results_rst
    SLICE_X9Y39.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/boole_results/M_counter_q_14_rstpot
                                                       statemachine/boole_results/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (2.271ns logic, 5.408ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  12.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/add_results/M_counter_q_28_3 (FF)
  Destination:          statemachine/boole_results/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.318 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/add_results/M_counter_q_28_3 to statemachine/boole_results/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.430   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/M_counter_q_28_3
    SLICE_X7Y45.B1       net (fanout=1)        0.708   statemachine/add_results/M_counter_q_28_3
    SLICE_X7Y45.B        Tilo                  0.259   statemachine/add_results/M_counter_q_29_1
                                                       statemachine/add_results/Mram__n00621011
    SLICE_X6Y45.CX       net (fanout=1)        0.877   statemachine/add_results/_n0062[10]
    SLICE_X6Y45.COUT     Tcxcy                 0.134   statemachine/add_results/add/Madd_sum_Madd_cy[3]
                                                       statemachine/add_results/add/Madd_sum_Madd_cy<3>
    SLICE_X6Y46.CIN      net (fanout=1)        0.003   statemachine/add_results/add/Madd_sum_Madd_cy[3]
    SLICE_X6Y46.AMUX     Tcina                 0.210   statemachine/add_results/M_add_s[7]
                                                       statemachine/add_results/add/Madd_sum_Madd_xor<7>
    SLICE_X5Y45.A2       net (fanout=6)        0.831   statemachine/add_results/M_add_s[4]
    SLICE_X5Y45.A        Tilo                  0.259   statemachine/add_results/Mmux_error36
                                                       statemachine/add_results/Mmux_error37
    SLICE_X5Y43.C2       net (fanout=1)        1.297   statemachine/add_results/Mmux_error36
    SLICE_X5Y43.C        Tilo                  0.259   statemachine/M_counter_q_29
                                                       statemachine/add_results/Mmux_error39
    SLICE_X9Y39.C5       net (fanout=5)        0.979   statemachine/Mmux_error38
    SLICE_X9Y39.C        Tilo                  0.259   statemachine/boole_results/M_counter_q[14]
                                                       statemachine/M_state_q_FSM_FFd4-In11_1
    SLICE_X9Y37.A2       net (fanout=14)       0.802   statemachine/M_state_q_FSM_FFd4-In11
    SLICE_X9Y37.CLK      Tas                   0.373   statemachine/boole_results/M_counter_q[7]
                                                       statemachine/boole_results/M_counter_q_4_rstpot
                                                       statemachine/boole_results/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (2.183ns logic, 5.497ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[3]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_0/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[3]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[3]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_2/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[3]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_3/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[7]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_4/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[7]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_5/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[7]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_6/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[7]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_7/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[11]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_8/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[11]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_9/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[11]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_10/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[11]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_11/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[15]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_12/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[15]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_13/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[15]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_14/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[15]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_15/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[19]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_16/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[19]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_17/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[19]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_18/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[19]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_19/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[23]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_20/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[23]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_21/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[23]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_22/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/compare_results/M_counter_q[23]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_23/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_27_1/CLK
  Logical resource: statemachine/compare_results/M_counter_q_24/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_27_1/CLK
  Logical resource: statemachine/compare_results/M_counter_q_25/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_27_1/CLK
  Logical resource: statemachine/compare_results/M_counter_q_26/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_27_1/CLK
  Logical resource: statemachine/compare_results/M_counter_q_27/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_compare_results_display[2]/CLK
  Logical resource: statemachine/compare_results/M_counter_q_28/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.884|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57430 paths, 0 nets, and 599 connections

Design statistics:
   Minimum period:   7.884ns{1}   (Maximum frequency: 126.839MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 09:08:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



