#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x634188db33c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x634188db3550 .scope module, "tb_pll_top" "tb_pll_top" 3 2;
 .timescale -9 -12;
v0x634188df0810_0 .var "clk", 0 0;
v0x634188df08d0_0 .net "locked", 0 0, v0x634188dee2d0_0;  1 drivers
v0x634188df09e0_0 .net "pll_out", 0 0, v0x634188deeb20_0;  1 drivers
v0x634188df0a80_0 .var "ref_in", 0 0;
v0x634188df0b70_0 .var "rst_n", 0 0;
S_0x634188db6d50 .scope module, "dut" "pll_top" 3 13, 4 6 0, S_0x634188db3550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ref_in";
    .port_info 3 /OUTPUT 1 "pll_out";
    .port_info 4 /OUTPUT 1 "locked";
P_0x634188dcf270 .param/l "DIV_N" 0 4 10, +C4<00000000000000000000000000000100>;
P_0x634188dcf2b0 .param/l "FW" 0 4 7, +C4<00000000000000000000000000011000>;
P_0x634188dcf2f0 .param/l "KI_SH" 0 4 9, +C4<00000000000000000000000000001011>;
P_0x634188dcf330 .param/l "KP_SH" 0 4 8, +C4<00000000000000000000000000000110>;
v0x634188defe40_0 .net "clk", 0 0, v0x634188df0810_0;  1 drivers
v0x634188deff00_0 .net "dn", 0 0, v0x634188def1c0_0;  1 drivers
v0x634188deffc0_0 .net "fb_clk", 0 0, v0x634188da80f0_0;  1 drivers
v0x634188df0090_0 .net "fb_edge", 0 0, L_0x634188df0d50;  1 drivers
v0x634188df0180_0 .net "freq_word", 23 0, v0x634188ded800_0;  1 drivers
v0x634188df02c0_0 .net "locked", 0 0, v0x634188dee2d0_0;  alias, 1 drivers
v0x634188df0360_0 .net "phase", 23 0, v0x634188deec20_0;  1 drivers
v0x634188df0400_0 .net "pll_out", 0 0, v0x634188deeb20_0;  alias, 1 drivers
v0x634188df04f0_0 .net "ref_edge", 0 0, L_0x634188dceaa0;  1 drivers
v0x634188df0590_0 .net "ref_in", 0 0, v0x634188df0a80_0;  1 drivers
v0x634188df0630_0 .net "ref_sync", 0 0, L_0x634188da7f90;  1 drivers
v0x634188df06d0_0 .net "rst_n", 0 0, v0x634188df0b70_0;  1 drivers
v0x634188df0770_0 .net "up", 0 0, v0x634188def500_0;  1 drivers
S_0x634188dbdd50 .scope module, "u_div" "divider" 4 23, 5 6 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_div";
    .port_info 3 /OUTPUT 1 "edge_pulse";
P_0x634188dce940 .param/l "CW" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x634188dce980 .param/l "N" 0 5 7, +C4<00000000000000000000000000000100>;
L_0x634188df0d50 .functor BUFZ 1, v0x634188dcdb80_0, C4<0>, C4<0>, C4<0>;
v0x634188da5800_0 .net "clk", 0 0, v0x634188deeb20_0;  alias, 1 drivers
v0x634188da80f0_0 .var "clk_div", 0 0;
v0x634188da81c0_0 .var "cnt", 1 0;
v0x634188dcdae0_0 .net "edge_pulse", 0 0, L_0x634188df0d50;  alias, 1 drivers
v0x634188dcdb80_0 .var "pulse", 0 0;
v0x634188dcebc0_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
E_0x634188db04d0/0 .event negedge, v0x634188dcebc0_0;
E_0x634188db04d0/1 .event posedge, v0x634188da5800_0;
E_0x634188db04d0 .event/or E_0x634188db04d0/0, E_0x634188db04d0/1;
S_0x634188dec650 .scope module, "u_lf" "loop_filter" 4 32, 6 7 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "dn";
    .port_info 4 /OUTPUT 24 "freq_word";
P_0x634188dec850 .param/l "FW" 0 6 8, +C4<00000000000000000000000000011000>;
P_0x634188dec890 .param/l "KI_SH" 0 6 10, +C4<00000000000000000000000000001011>;
P_0x634188dec8d0 .param/l "KP_SH" 0 6 9, +C4<00000000000000000000000000000110>;
L_0x7599b006e018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x634188decd70_0 .net/2s *"_ivl_0", 2 0, L_0x7599b006e018;  1 drivers
v0x634188dece70_0 .net/s *"_ivl_10", 24 0, L_0x634188df10c0;  1 drivers
v0x634188decf50_0 .net *"_ivl_14", 18 0, L_0x634188df11b0;  1 drivers
v0x634188ded010_0 .net/s *"_ivl_16", 24 0, L_0x634188df13c0;  1 drivers
v0x634188ded0f0_0 .net *"_ivl_18", 24 0, L_0x634188df1590;  1 drivers
L_0x7599b006e060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x634188ded220_0 .net/2s *"_ivl_2", 2 0, L_0x7599b006e060;  1 drivers
v0x634188ded300_0 .net *"_ivl_20", 13 0, L_0x634188df14a0;  1 drivers
L_0x7599b006e0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x634188ded3e0_0 .net/2s *"_ivl_4", 2 0, L_0x7599b006e0a8;  1 drivers
v0x634188ded4c0_0 .net *"_ivl_6", 2 0, L_0x634188df0e20;  1 drivers
v0x634188ded5a0_0 .net "clk", 0 0, v0x634188df0810_0;  alias, 1 drivers
v0x634188ded660_0 .net "dn", 0 0, v0x634188def1c0_0;  alias, 1 drivers
v0x634188ded720_0 .net/s "e", 2 0, L_0x634188df0f40;  1 drivers
v0x634188ded800_0 .var "freq_word", 23 0;
v0x634188ded8e0_0 .net/s "i_next", 24 0, L_0x634188df16d0;  1 drivers
v0x634188ded9c0_0 .var/s "iacc", 24 0;
v0x634188dedaa0_0 .net/s "p_term", 24 0, L_0x634188df12d0;  1 drivers
v0x634188dedb80_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
v0x634188dedc20_0 .net/s "sum", 24 0, L_0x634188df1830;  1 drivers
v0x634188dedce0_0 .net "up", 0 0, v0x634188def500_0;  alias, 1 drivers
E_0x634188db0d80/0 .event negedge, v0x634188dcebc0_0;
E_0x634188db0d80/1 .event posedge, v0x634188ded5a0_0;
E_0x634188db0d80 .event/or E_0x634188db0d80/0, E_0x634188db0d80/1;
L_0x634188df0e20 .functor MUXZ 3, L_0x7599b006e0a8, L_0x7599b006e060, v0x634188def1c0_0, C4<>;
L_0x634188df0f40 .functor MUXZ 3, L_0x634188df0e20, L_0x7599b006e018, v0x634188def500_0, C4<>;
L_0x634188df10c0 .extend/s 25, L_0x634188df0f40;
L_0x634188df11b0 .part L_0x634188df10c0, 6, 19;
L_0x634188df12d0 .extend/s 25, L_0x634188df11b0;
L_0x634188df13c0 .extend/s 25, L_0x634188df0f40;
L_0x634188df14a0 .part L_0x634188df13c0, 11, 14;
L_0x634188df1590 .extend/s 25, L_0x634188df14a0;
L_0x634188df16d0 .arith/sum 25, v0x634188ded9c0_0, L_0x634188df1590;
L_0x634188df1830 .arith/sum 25, L_0x634188df12d0, L_0x634188df16d0;
S_0x634188deca30 .scope function.vec4.s24, "sat_u" "sat_u" 6 29, 6 29 0, S_0x634188dec650;
 .timescale -9 -12;
; Variable sat_u is vec4 return value of scope S_0x634188deca30
v0x634188decc90_0 .var/s "x", 24 0;
TD_tb_pll_top.dut.u_lf.sat_u ;
    %load/vec4 v0x634188decc90_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x634188decc90_0;
    %cmpi/s 16777215, 0, 25;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 16777215, 0, 24;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x634188decc90_0;
    %parti/s 24, 0, 2;
    %ret/vec4 0, 0, 24;  Assign to sat_u (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
S_0x634188dede70 .scope module, "u_lock" "lock_detector" 4 39, 7 6 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "up";
    .port_info 3 /INPUT 1 "dn";
    .port_info 4 /OUTPUT 1 "locked";
P_0x634188dac310 .param/l "CW" 1 7 15, +C4<00000000000000000000000000001011>;
P_0x634188dac350 .param/l "THRESH" 0 7 7, +C4<00000000000000000000010000000000>;
v0x634188dee130_0 .net "clk", 0 0, v0x634188df0810_0;  alias, 1 drivers
v0x634188dee200_0 .net "dn", 0 0, v0x634188def1c0_0;  alias, 1 drivers
v0x634188dee2d0_0 .var "locked", 0 0;
v0x634188dee3a0_0 .var "qcnt", 10 0;
v0x634188dee440_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
v0x634188dee580_0 .net "up", 0 0, v0x634188def500_0;  alias, 1 drivers
S_0x634188dee6a0 .scope module, "u_nco" "nco" 4 36, 8 6 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "freq_word";
    .port_info 3 /OUTPUT 1 "nco_clk";
    .port_info 4 /OUTPUT 24 "phase";
P_0x634188dee880 .param/l "FW" 0 8 7, +C4<00000000000000000000000000011000>;
v0x634188dee950_0 .net "clk", 0 0, v0x634188df0810_0;  alias, 1 drivers
v0x634188deea60_0 .net "freq_word", 23 0, v0x634188ded800_0;  alias, 1 drivers
v0x634188deeb20_0 .var "nco_clk", 0 0;
v0x634188deec20_0 .var "phase", 23 0;
v0x634188deecc0_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
S_0x634188deee30 .scope module, "u_pfd" "phase_detector" 4 27, 9 6 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ref_edge";
    .port_info 3 /INPUT 1 "fb_edge";
    .port_info 4 /OUTPUT 1 "up";
    .port_info 5 /OUTPUT 1 "dn";
v0x634188def100_0 .net "clk", 0 0, v0x634188df0810_0;  alias, 1 drivers
v0x634188def1c0_0 .var "dn", 0 0;
v0x634188def2d0_0 .net "fb_edge", 0 0, L_0x634188df0d50;  alias, 1 drivers
v0x634188def370_0 .net "ref_edge", 0 0, L_0x634188dceaa0;  alias, 1 drivers
v0x634188def410_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
v0x634188def500_0 .var "up", 0 0;
S_0x634188def620 .scope module, "u_sync_ref" "sync_edge" 4 20, 10 6 0, S_0x634188db6d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "async_in";
    .port_info 3 /OUTPUT 1 "sync_level";
    .port_info 4 /OUTPUT 1 "sync_rise";
L_0x634188da7f90 .functor BUFZ 1, v0x634188defb00_0, C4<0>, C4<0>, C4<0>;
L_0x634188dcd030 .functor NOT 1, v0x634188defb00_0, C4<0>, C4<0>, C4<0>;
L_0x634188dceaa0 .functor AND 1, v0x634188defa60_0, L_0x634188dcd030, C4<1>, C4<1>;
v0x634188def800_0 .net *"_ivl_2", 0 0, L_0x634188dcd030;  1 drivers
v0x634188def900_0 .net "async_in", 0 0, v0x634188df0a80_0;  alias, 1 drivers
v0x634188def9c0_0 .net "clk", 0 0, v0x634188df0810_0;  alias, 1 drivers
v0x634188defa60_0 .var "q1", 0 0;
v0x634188defb00_0 .var "q2", 0 0;
v0x634188defbc0_0 .net "rst_n", 0 0, v0x634188df0b70_0;  alias, 1 drivers
v0x634188defc60_0 .net "sync_level", 0 0, L_0x634188da7f90;  alias, 1 drivers
v0x634188defd20_0 .net "sync_rise", 0 0, L_0x634188dceaa0;  alias, 1 drivers
    .scope S_0x634188def620;
T_1 ;
    %wait E_0x634188db0d80;
    %load/vec4 v0x634188defbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188defa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188defb00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x634188def900_0;
    %assign/vec4 v0x634188defa60_0, 0;
    %load/vec4 v0x634188defa60_0;
    %assign/vec4 v0x634188defb00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x634188dbdd50;
T_2 ;
    %wait E_0x634188db04d0;
    %load/vec4 v0x634188dcebc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x634188da81c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188da80f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188dcdb80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188dcdb80_0, 0;
    %load/vec4 v0x634188da81c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x634188da81c0_0, 0;
    %load/vec4 v0x634188da80f0_0;
    %inv;
    %assign/vec4 v0x634188da80f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x634188dcdb80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x634188da81c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x634188da81c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x634188deee30;
T_3 ;
    %wait E_0x634188db0d80;
    %load/vec4 v0x634188def410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def1c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x634188def370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x634188def500_0, 0;
T_3.2 ;
    %load/vec4 v0x634188def2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x634188def1c0_0, 0;
T_3.4 ;
    %load/vec4 v0x634188def370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v0x634188def1c0_0;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def1c0_0, 0;
T_3.6 ;
    %load/vec4 v0x634188def2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v0x634188def500_0;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def500_0, 0;
T_3.9 ;
    %load/vec4 v0x634188def500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0x634188def1c0_0;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188def1c0_0, 0;
T_3.12 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x634188dec650;
T_4 ;
    %wait E_0x634188db0d80;
    %load/vec4 v0x634188dedb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x634188ded9c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x634188ded800_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x634188ded8e0_0;
    %assign/vec4 v0x634188ded9c0_0, 0;
    %load/vec4 v0x634188dedc20_0;
    %store/vec4 v0x634188decc90_0, 0, 25;
    %callf/vec4 TD_tb_pll_top.dut.u_lf.sat_u, S_0x634188deca30;
    %assign/vec4 v0x634188ded800_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x634188dee6a0;
T_5 ;
    %wait E_0x634188db0d80;
    %load/vec4 v0x634188deecc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x634188deec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188deeb20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x634188deec20_0;
    %load/vec4 v0x634188deea60_0;
    %add;
    %assign/vec4 v0x634188deec20_0, 0;
    %load/vec4 v0x634188deec20_0;
    %parti/s 1, 23, 6;
    %assign/vec4 v0x634188deeb20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x634188dede70;
T_6 ;
    %wait E_0x634188db0d80;
    %load/vec4 v0x634188dee440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x634188dee3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x634188dee2d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x634188dee580_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x634188dee200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x634188dee3a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x634188dee3a0_0;
    %cmpi/ne 1024, 0, 11;
    %jmp/0xz  T_6.5, 4;
    %load/vec4 v0x634188dee3a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x634188dee3a0_0, 0;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0x634188dee3a0_0;
    %pushi/vec4 1024, 0, 11;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x634188dee2d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x634188db3550;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634188df0810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634188df0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634188df0a80_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x634188db3550;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x634188df0810_0;
    %inv;
    %store/vec4 v0x634188df0810_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x634188db3550;
T_9 ;
    %delay 250000, 0;
    %load/vec4 v0x634188df0a80_0;
    %inv;
    %store/vec4 v0x634188df0a80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x634188db3550;
T_10 ;
    %vpi_call/w 3 19 "$dumpfile", "sim/tb_pll_top.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x634188db3550 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634188df0b70_0, 0, 1;
    %delay 200000000, 0;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_pll_top.v";
    "src/pll_top.v";
    "src/divider.v";
    "src/loop_filter.v";
    "src/lock_detector.v";
    "src/nco.v";
    "src/phase_detector.v";
    "src/sync_edge.v";
