-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer2_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer2_out_empty_n : IN STD_LOGIC;
    layer2_out_read : OUT STD_LOGIC;
    layer4_out_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    layer4_out_full_n : IN STD_LOGIC;
    layer4_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_384 : STD_LOGIC_VECTOR (9 downto 0) := "1110000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101001";
    constant ap_const_lv32_A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100011";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv32_AA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101010";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_B9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111001";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_B2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110010";
    constant ap_const_lv32_BA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111010";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_C9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001001";
    constant ap_const_lv32_C3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000011";
    constant ap_const_lv32_C2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000010";
    constant ap_const_lv32_CA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001010";
    constant ap_const_lv32_D4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010100";
    constant ap_const_lv32_D9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011001";
    constant ap_const_lv32_D3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010011";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_DA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011010";
    constant ap_const_lv32_E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100100";
    constant ap_const_lv32_E9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101001";
    constant ap_const_lv32_E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100011";
    constant ap_const_lv32_E2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100010";
    constant ap_const_lv32_EA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101010";
    constant ap_const_lv32_F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110100";
    constant ap_const_lv32_F9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111001";
    constant ap_const_lv32_F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110011";
    constant ap_const_lv32_F2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110010";
    constant ap_const_lv32_FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111010";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer2_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer4_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal out_data_data_31_fu_600_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_31_reg_2740 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_33_fu_740_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_33_reg_2745 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_35_fu_880_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_35_reg_2750 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_37_fu_1020_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_37_reg_2755 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_39_fu_1160_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_39_reg_2760 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_41_fu_1300_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_41_reg_2765 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_43_fu_1440_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_43_reg_2770 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_45_fu_1580_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_data_45_reg_2775 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_fu_1720_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_reg_2780 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_127_fu_1860_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_127_reg_2785 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_128_fu_2000_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_128_reg_2790 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_129_fu_2140_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_129_reg_2795 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_130_fu_2280_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_130_reg_2800 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_131_fu_2420_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_131_reg_2805 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_132_fu_2560_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_132_reg_2810 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_133_fu_2700_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1649_133_reg_2815 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_fu_278 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_6_fu_309_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_5 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal in_data_data_fu_320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln828_fu_506_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_840_fu_498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_210_fu_480_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_fu_536_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_546_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_292_fu_540_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_714_fu_568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_841_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_fu_592_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_data_data_28_fu_344_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_281_fu_640_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_797_fu_624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_143_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_143_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_842_fu_632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_143_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_211_fu_614_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_143_fu_676_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_282_fu_686_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_294_fu_680_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_718_fu_708_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_143_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_143_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_843_fu_656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_143_fu_716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_143_fu_724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_143_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_32_fu_732_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_data_data_29_fu_354_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_283_fu_780_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_800_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_144_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_144_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_844_fu_772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_144_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_212_fu_754_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_144_fu_816_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_284_fu_826_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_296_fu_820_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_722_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_144_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_144_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_845_fu_796_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_144_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_144_fu_864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_144_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_34_fu_872_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_data_data_30_fu_364_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_285_fu_920_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_803_fu_904_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_145_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_145_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_846_fu_912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_145_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_213_fu_894_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_145_fu_956_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_286_fu_966_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_298_fu_960_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_726_fu_988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_145_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_145_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_847_fu_936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_145_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_145_fu_1004_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_145_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_36_fu_1012_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_209_fu_374_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1060_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_806_fu_1044_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_146_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_146_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_848_fu_1052_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_146_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_214_fu_1034_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_146_fu_1096_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_287_fu_1106_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_299_fu_1100_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_730_fu_1128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_146_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_146_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_849_fu_1076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_146_fu_1136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_146_fu_1144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_146_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_38_fu_1152_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_121_fu_384_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_288_fu_1200_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_809_fu_1184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_147_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_147_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_850_fu_1192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_147_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_215_fu_1174_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_147_fu_1236_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_289_fu_1246_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_300_fu_1240_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_734_fu_1268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_147_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_147_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_851_fu_1216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_147_fu_1276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_147_fu_1284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_147_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_40_fu_1292_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_122_fu_394_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_290_fu_1340_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_812_fu_1324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_148_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_148_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_852_fu_1332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_148_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_216_fu_1314_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_148_fu_1376_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_291_fu_1386_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_301_fu_1380_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_738_fu_1408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_148_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_148_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_853_fu_1356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_148_fu_1416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_148_fu_1424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_148_fu_1308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_42_fu_1432_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_123_fu_404_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_292_fu_1480_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_815_fu_1464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_149_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_149_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_854_fu_1472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_149_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_217_fu_1454_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_149_fu_1516_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_293_fu_1526_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_302_fu_1520_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_742_fu_1548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_149_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_149_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_855_fu_1496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_149_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_149_fu_1564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_149_fu_1448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_data_44_fu_1572_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_124_fu_414_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_294_fu_1620_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_818_fu_1604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_150_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_150_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_856_fu_1612_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_150_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_218_fu_1594_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_150_fu_1656_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_295_fu_1666_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_303_fu_1660_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_746_fu_1688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_150_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_150_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_857_fu_1636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_150_fu_1696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_150_fu_1704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_150_fu_1588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_fu_1712_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_125_fu_424_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_296_fu_1760_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_821_fu_1744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_151_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_151_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_858_fu_1752_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_151_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_219_fu_1734_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_151_fu_1796_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_297_fu_1806_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_304_fu_1800_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_750_fu_1828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_151_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_151_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_859_fu_1776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_151_fu_1836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_151_fu_1844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_151_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_127_fu_1852_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_126_fu_434_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_298_fu_1900_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_824_fu_1884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_152_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_152_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_860_fu_1892_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_152_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_220_fu_1874_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_152_fu_1936_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_299_fu_1946_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_305_fu_1940_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_754_fu_1968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_152_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_152_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_861_fu_1916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_152_fu_1976_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_152_fu_1984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_152_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_128_fu_1992_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_127_fu_444_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_300_fu_2040_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_827_fu_2024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_153_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_153_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_862_fu_2032_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_153_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_221_fu_2014_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_153_fu_2076_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_301_fu_2086_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_306_fu_2080_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_758_fu_2108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_153_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_153_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_863_fu_2056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_153_fu_2116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_153_fu_2124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_153_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_129_fu_2132_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_128_fu_454_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_302_fu_2180_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_830_fu_2164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_154_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_154_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_864_fu_2172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_154_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_222_fu_2154_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_154_fu_2216_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_303_fu_2226_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_307_fu_2220_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_762_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_154_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_154_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_865_fu_2196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_154_fu_2256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_154_fu_2264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_154_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_130_fu_2272_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_129_fu_464_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_304_fu_2320_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_833_fu_2304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_155_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_155_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_866_fu_2312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_155_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_223_fu_2294_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_155_fu_2356_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_305_fu_2366_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_308_fu_2360_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_766_fu_2388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_155_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_155_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_867_fu_2336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_155_fu_2396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_155_fu_2404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_155_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_131_fu_2412_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_309_fu_324_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_306_fu_2460_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_836_fu_2444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_156_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_156_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_868_fu_2452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_156_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_310_fu_2434_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_156_fu_2496_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_307_fu_2506_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_311_fu_2500_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_770_fu_2528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_156_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_156_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_869_fu_2476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_156_fu_2536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_156_fu_2544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_156_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_132_fu_2552_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_208_fu_334_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_308_fu_2600_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_839_fu_2584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_157_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln374_157_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_870_fu_2592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln374_157_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_312_fu_2574_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln377_157_fu_2636_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_309_fu_2646_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_313_fu_2640_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_774_fu_2668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_157_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_157_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_871_fu_2616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln888_157_fu_2676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_157_fu_2684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1649_157_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln302_133_fu_2692_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_142 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component kernel_wrapper_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_142)) then
                if ((icmp_ln41_fu_303_p2 = ap_const_lv1_0)) then 
                    i_fu_278 <= i_6_fu_309_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_278 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                out_data_data_31_reg_2740 <= out_data_data_31_fu_600_p3;
                out_data_data_33_reg_2745 <= out_data_data_33_fu_740_p3;
                out_data_data_35_reg_2750 <= out_data_data_35_fu_880_p3;
                out_data_data_37_reg_2755 <= out_data_data_37_fu_1020_p3;
                out_data_data_39_reg_2760 <= out_data_data_39_fu_1160_p3;
                out_data_data_41_reg_2765 <= out_data_data_41_fu_1300_p3;
                out_data_data_43_reg_2770 <= out_data_data_43_fu_1440_p3;
                out_data_data_45_reg_2775 <= out_data_data_45_fu_1580_p3;
                select_ln1649_127_reg_2785 <= select_ln1649_127_fu_1860_p3;
                select_ln1649_128_reg_2790 <= select_ln1649_128_fu_2000_p3;
                select_ln1649_129_reg_2795 <= select_ln1649_129_fu_2140_p3;
                select_ln1649_130_reg_2800 <= select_ln1649_130_fu_2280_p3;
                select_ln1649_131_reg_2805 <= select_ln1649_131_fu_2420_p3;
                select_ln1649_132_reg_2810 <= select_ln1649_132_fu_2560_p3;
                select_ln1649_133_reg_2815 <= select_ln1649_133_fu_2700_p3;
                select_ln1649_reg_2780 <= select_ln1649_fu_1720_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Range1_all_ones_143_fu_696_p2 <= "1" when (tmp_282_fu_686_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_144_fu_836_p2 <= "1" when (tmp_284_fu_826_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_145_fu_976_p2 <= "1" when (tmp_286_fu_966_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_146_fu_1116_p2 <= "1" when (tmp_287_fu_1106_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_147_fu_1256_p2 <= "1" when (tmp_289_fu_1246_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_148_fu_1396_p2 <= "1" when (tmp_291_fu_1386_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_149_fu_1536_p2 <= "1" when (tmp_293_fu_1526_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_150_fu_1676_p2 <= "1" when (tmp_295_fu_1666_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_151_fu_1816_p2 <= "1" when (tmp_297_fu_1806_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_152_fu_1956_p2 <= "1" when (tmp_299_fu_1946_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_153_fu_2096_p2 <= "1" when (tmp_301_fu_2086_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_154_fu_2236_p2 <= "1" when (tmp_303_fu_2226_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_155_fu_2376_p2 <= "1" when (tmp_305_fu_2366_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_156_fu_2516_p2 <= "1" when (tmp_307_fu_2506_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_157_fu_2656_p2 <= "1" when (tmp_309_fu_2646_p4 = ap_const_lv6_3F) else "0";
    Range1_all_ones_fu_556_p2 <= "1" when (tmp_s_fu_546_p4 = ap_const_lv6_3F) else "0";
    Range1_all_zeros_143_fu_702_p2 <= "1" when (tmp_282_fu_686_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_144_fu_842_p2 <= "1" when (tmp_284_fu_826_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_145_fu_982_p2 <= "1" when (tmp_286_fu_966_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_146_fu_1122_p2 <= "1" when (tmp_287_fu_1106_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_147_fu_1262_p2 <= "1" when (tmp_289_fu_1246_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_148_fu_1402_p2 <= "1" when (tmp_291_fu_1386_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_149_fu_1542_p2 <= "1" when (tmp_293_fu_1526_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_150_fu_1682_p2 <= "1" when (tmp_295_fu_1666_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_151_fu_1822_p2 <= "1" when (tmp_297_fu_1806_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_152_fu_1962_p2 <= "1" when (tmp_299_fu_1946_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_153_fu_2102_p2 <= "1" when (tmp_301_fu_2086_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_154_fu_2242_p2 <= "1" when (tmp_303_fu_2226_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_155_fu_2382_p2 <= "1" when (tmp_305_fu_2366_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_156_fu_2522_p2 <= "1" when (tmp_307_fu_2506_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_157_fu_2662_p2 <= "1" when (tmp_309_fu_2646_p4 = ap_const_lv6_0) else "0";
    Range1_all_zeros_fu_562_p2 <= "1" when (tmp_s_fu_546_p4 = ap_const_lv6_0) else "0";
    and_ln374_143_fu_670_p2 <= (p_Result_842_fu_632_p3 and or_ln374_143_fu_664_p2);
    and_ln374_144_fu_810_p2 <= (p_Result_844_fu_772_p3 and or_ln374_144_fu_804_p2);
    and_ln374_145_fu_950_p2 <= (p_Result_846_fu_912_p3 and or_ln374_145_fu_944_p2);
    and_ln374_146_fu_1090_p2 <= (p_Result_848_fu_1052_p3 and or_ln374_146_fu_1084_p2);
    and_ln374_147_fu_1230_p2 <= (p_Result_850_fu_1192_p3 and or_ln374_147_fu_1224_p2);
    and_ln374_148_fu_1370_p2 <= (p_Result_852_fu_1332_p3 and or_ln374_148_fu_1364_p2);
    and_ln374_149_fu_1510_p2 <= (p_Result_854_fu_1472_p3 and or_ln374_149_fu_1504_p2);
    and_ln374_150_fu_1650_p2 <= (p_Result_856_fu_1612_p3 and or_ln374_150_fu_1644_p2);
    and_ln374_151_fu_1790_p2 <= (p_Result_858_fu_1752_p3 and or_ln374_151_fu_1784_p2);
    and_ln374_152_fu_1930_p2 <= (p_Result_860_fu_1892_p3 and or_ln374_152_fu_1924_p2);
    and_ln374_153_fu_2070_p2 <= (p_Result_862_fu_2032_p3 and or_ln374_153_fu_2064_p2);
    and_ln374_154_fu_2210_p2 <= (p_Result_864_fu_2172_p3 and or_ln374_154_fu_2204_p2);
    and_ln374_155_fu_2350_p2 <= (p_Result_866_fu_2312_p3 and or_ln374_155_fu_2344_p2);
    and_ln374_156_fu_2490_p2 <= (p_Result_868_fu_2452_p3 and or_ln374_156_fu_2484_p2);
    and_ln374_157_fu_2630_p2 <= (p_Result_870_fu_2592_p3 and or_ln374_157_fu_2624_p2);
    and_ln374_fu_530_p2 <= (p_Result_840_fu_498_p3 and or_ln374_fu_524_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer2_out_empty_n, layer4_out_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((layer4_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer2_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer2_out_empty_n, layer4_out_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((layer4_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer2_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer2_out_empty_n, layer4_out_full_n, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((layer4_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer2_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer2_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer2_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer4_out_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (layer4_out_full_n = ap_const_logic_0);
    end process;


    ap_condition_142_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_142 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln41_fu_303_p2, ap_start_int)
    begin
        if (((icmp_ln41_fu_303_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_278, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_5 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_5 <= i_fu_278;
        end if; 
    end process;

    deleted_zeros_143_fu_724_p3 <= 
        select_ln888_143_fu_716_p3 when (p_Result_843_fu_656_p3(0) = '1') else 
        Range1_all_zeros_143_fu_702_p2;
    deleted_zeros_144_fu_864_p3 <= 
        select_ln888_144_fu_856_p3 when (p_Result_845_fu_796_p3(0) = '1') else 
        Range1_all_zeros_144_fu_842_p2;
    deleted_zeros_145_fu_1004_p3 <= 
        select_ln888_145_fu_996_p3 when (p_Result_847_fu_936_p3(0) = '1') else 
        Range1_all_zeros_145_fu_982_p2;
    deleted_zeros_146_fu_1144_p3 <= 
        select_ln888_146_fu_1136_p3 when (p_Result_849_fu_1076_p3(0) = '1') else 
        Range1_all_zeros_146_fu_1122_p2;
    deleted_zeros_147_fu_1284_p3 <= 
        select_ln888_147_fu_1276_p3 when (p_Result_851_fu_1216_p3(0) = '1') else 
        Range1_all_zeros_147_fu_1262_p2;
    deleted_zeros_148_fu_1424_p3 <= 
        select_ln888_148_fu_1416_p3 when (p_Result_853_fu_1356_p3(0) = '1') else 
        Range1_all_zeros_148_fu_1402_p2;
    deleted_zeros_149_fu_1564_p3 <= 
        select_ln888_149_fu_1556_p3 when (p_Result_855_fu_1496_p3(0) = '1') else 
        Range1_all_zeros_149_fu_1542_p2;
    deleted_zeros_150_fu_1704_p3 <= 
        select_ln888_150_fu_1696_p3 when (p_Result_857_fu_1636_p3(0) = '1') else 
        Range1_all_zeros_150_fu_1682_p2;
    deleted_zeros_151_fu_1844_p3 <= 
        select_ln888_151_fu_1836_p3 when (p_Result_859_fu_1776_p3(0) = '1') else 
        Range1_all_zeros_151_fu_1822_p2;
    deleted_zeros_152_fu_1984_p3 <= 
        select_ln888_152_fu_1976_p3 when (p_Result_861_fu_1916_p3(0) = '1') else 
        Range1_all_zeros_152_fu_1962_p2;
    deleted_zeros_153_fu_2124_p3 <= 
        select_ln888_153_fu_2116_p3 when (p_Result_863_fu_2056_p3(0) = '1') else 
        Range1_all_zeros_153_fu_2102_p2;
    deleted_zeros_154_fu_2264_p3 <= 
        select_ln888_154_fu_2256_p3 when (p_Result_865_fu_2196_p3(0) = '1') else 
        Range1_all_zeros_154_fu_2242_p2;
    deleted_zeros_155_fu_2404_p3 <= 
        select_ln888_155_fu_2396_p3 when (p_Result_867_fu_2336_p3(0) = '1') else 
        Range1_all_zeros_155_fu_2382_p2;
    deleted_zeros_156_fu_2544_p3 <= 
        select_ln888_156_fu_2536_p3 when (p_Result_869_fu_2476_p3(0) = '1') else 
        Range1_all_zeros_156_fu_2522_p2;
    deleted_zeros_157_fu_2684_p3 <= 
        select_ln888_157_fu_2676_p3 when (p_Result_871_fu_2616_p3(0) = '1') else 
        Range1_all_zeros_157_fu_2662_p2;
    deleted_zeros_fu_584_p3 <= 
        select_ln888_fu_576_p3 when (p_Result_841_fu_516_p3(0) = '1') else 
        Range1_all_zeros_fu_562_p2;
    i_6_fu_309_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_5) + unsigned(ap_const_lv10_1));
    icmp_ln1649_143_fu_608_p2 <= "1" when (signed(in_data_data_28_fu_344_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_144_fu_748_p2 <= "1" when (signed(in_data_data_29_fu_354_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_145_fu_888_p2 <= "1" when (signed(in_data_data_30_fu_364_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_146_fu_1028_p2 <= "1" when (signed(p_Val2_209_fu_374_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_147_fu_1168_p2 <= "1" when (signed(p_Val2_121_fu_384_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_148_fu_1308_p2 <= "1" when (signed(p_Val2_122_fu_394_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_149_fu_1448_p2 <= "1" when (signed(p_Val2_123_fu_404_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_150_fu_1588_p2 <= "1" when (signed(p_Val2_124_fu_414_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_151_fu_1728_p2 <= "1" when (signed(p_Val2_125_fu_424_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_152_fu_1868_p2 <= "1" when (signed(p_Val2_126_fu_434_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_153_fu_2008_p2 <= "1" when (signed(p_Val2_127_fu_444_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_154_fu_2148_p2 <= "1" when (signed(p_Val2_128_fu_454_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_155_fu_2288_p2 <= "1" when (signed(p_Val2_129_fu_464_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_156_fu_2428_p2 <= "1" when (signed(p_Val2_309_fu_324_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_157_fu_2568_p2 <= "1" when (signed(p_Val2_208_fu_334_p4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1649_fu_474_p2 <= "1" when (signed(in_data_data_fu_320_p1) > signed(ap_const_lv16_0)) else "0";
    icmp_ln41_fu_303_p2 <= "1" when (ap_sig_allocacmp_i_5 = ap_const_lv10_384) else "0";
    in_data_data_28_fu_344_p4 <= layer2_out_dout(31 downto 16);
    in_data_data_29_fu_354_p4 <= layer2_out_dout(47 downto 32);
    in_data_data_30_fu_364_p4 <= layer2_out_dout(63 downto 48);
    in_data_data_fu_320_p1 <= layer2_out_dout(16 - 1 downto 0);

    layer2_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer2_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_out_blk_n <= layer2_out_empty_n;
        else 
            layer2_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer2_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer2_out_read <= ap_const_logic_1;
        else 
            layer2_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer4_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer4_out_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer4_out_blk_n <= layer4_out_full_n;
        else 
            layer4_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer4_out_din <= (((((((((((((((select_ln1649_133_reg_2815 & select_ln1649_132_reg_2810) & select_ln1649_131_reg_2805) & select_ln1649_130_reg_2800) & select_ln1649_129_reg_2795) & select_ln1649_128_reg_2790) & select_ln1649_127_reg_2785) & select_ln1649_reg_2780) & out_data_data_45_reg_2775) & out_data_data_43_reg_2770) & out_data_data_41_reg_2765) & out_data_data_39_reg_2760) & out_data_data_37_reg_2755) & out_data_data_35_reg_2750) & out_data_data_33_reg_2745) & out_data_data_31_reg_2740);

    layer4_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer4_out_write <= ap_const_logic_1;
        else 
            layer4_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln374_143_fu_664_p2 <= (r_143_fu_650_p2 or p_Result_797_fu_624_p3);
    or_ln374_144_fu_804_p2 <= (r_144_fu_790_p2 or p_Result_800_fu_764_p3);
    or_ln374_145_fu_944_p2 <= (r_145_fu_930_p2 or p_Result_803_fu_904_p3);
    or_ln374_146_fu_1084_p2 <= (r_146_fu_1070_p2 or p_Result_806_fu_1044_p3);
    or_ln374_147_fu_1224_p2 <= (r_147_fu_1210_p2 or p_Result_809_fu_1184_p3);
    or_ln374_148_fu_1364_p2 <= (r_148_fu_1350_p2 or p_Result_812_fu_1324_p3);
    or_ln374_149_fu_1504_p2 <= (r_149_fu_1490_p2 or p_Result_815_fu_1464_p3);
    or_ln374_150_fu_1644_p2 <= (r_150_fu_1630_p2 or p_Result_818_fu_1604_p3);
    or_ln374_151_fu_1784_p2 <= (r_151_fu_1770_p2 or p_Result_821_fu_1744_p3);
    or_ln374_152_fu_1924_p2 <= (r_152_fu_1910_p2 or p_Result_824_fu_1884_p3);
    or_ln374_153_fu_2064_p2 <= (r_153_fu_2050_p2 or p_Result_827_fu_2024_p3);
    or_ln374_154_fu_2204_p2 <= (r_154_fu_2190_p2 or p_Result_830_fu_2164_p3);
    or_ln374_155_fu_2344_p2 <= (r_155_fu_2330_p2 or p_Result_833_fu_2304_p3);
    or_ln374_156_fu_2484_p2 <= (r_156_fu_2470_p2 or p_Result_836_fu_2444_p3);
    or_ln374_157_fu_2624_p2 <= (r_157_fu_2610_p2 or p_Result_839_fu_2584_p3);
    or_ln374_fu_524_p2 <= (r_fu_510_p2 or p_Result_s_fu_490_p3);
    out_data_data_31_fu_600_p3 <= 
        out_data_data_fu_592_p3 when (icmp_ln1649_fu_474_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_32_fu_732_p3 <= 
        p_Val2_294_fu_680_p2 when (deleted_zeros_143_fu_724_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_33_fu_740_p3 <= 
        out_data_data_32_fu_732_p3 when (icmp_ln1649_143_fu_608_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_34_fu_872_p3 <= 
        p_Val2_296_fu_820_p2 when (deleted_zeros_144_fu_864_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_35_fu_880_p3 <= 
        out_data_data_34_fu_872_p3 when (icmp_ln1649_144_fu_748_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_36_fu_1012_p3 <= 
        p_Val2_298_fu_960_p2 when (deleted_zeros_145_fu_1004_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_37_fu_1020_p3 <= 
        out_data_data_36_fu_1012_p3 when (icmp_ln1649_145_fu_888_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_38_fu_1152_p3 <= 
        p_Val2_299_fu_1100_p2 when (deleted_zeros_146_fu_1144_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_39_fu_1160_p3 <= 
        out_data_data_38_fu_1152_p3 when (icmp_ln1649_146_fu_1028_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_40_fu_1292_p3 <= 
        p_Val2_300_fu_1240_p2 when (deleted_zeros_147_fu_1284_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_41_fu_1300_p3 <= 
        out_data_data_40_fu_1292_p3 when (icmp_ln1649_147_fu_1168_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_42_fu_1432_p3 <= 
        p_Val2_301_fu_1380_p2 when (deleted_zeros_148_fu_1424_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_43_fu_1440_p3 <= 
        out_data_data_42_fu_1432_p3 when (icmp_ln1649_148_fu_1308_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_44_fu_1572_p3 <= 
        p_Val2_302_fu_1520_p2 when (deleted_zeros_149_fu_1564_p3(0) = '1') else 
        ap_const_lv6_3F;
    out_data_data_45_fu_1580_p3 <= 
        out_data_data_44_fu_1572_p3 when (icmp_ln1649_149_fu_1448_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_data_fu_592_p3 <= 
        p_Val2_292_fu_540_p2 when (deleted_zeros_fu_584_p3(0) = '1') else 
        ap_const_lv6_3F;
    p_Result_797_fu_624_p3 <= layer2_out_dout(20 downto 20);
    p_Result_800_fu_764_p3 <= layer2_out_dout(36 downto 36);
    p_Result_803_fu_904_p3 <= layer2_out_dout(52 downto 52);
    p_Result_806_fu_1044_p3 <= layer2_out_dout(68 downto 68);
    p_Result_809_fu_1184_p3 <= layer2_out_dout(84 downto 84);
    p_Result_812_fu_1324_p3 <= layer2_out_dout(100 downto 100);
    p_Result_815_fu_1464_p3 <= layer2_out_dout(116 downto 116);
    p_Result_818_fu_1604_p3 <= layer2_out_dout(132 downto 132);
    p_Result_821_fu_1744_p3 <= layer2_out_dout(148 downto 148);
    p_Result_824_fu_1884_p3 <= layer2_out_dout(164 downto 164);
    p_Result_827_fu_2024_p3 <= layer2_out_dout(180 downto 180);
    p_Result_830_fu_2164_p3 <= layer2_out_dout(196 downto 196);
    p_Result_833_fu_2304_p3 <= layer2_out_dout(212 downto 212);
    p_Result_836_fu_2444_p3 <= layer2_out_dout(228 downto 228);
    p_Result_839_fu_2584_p3 <= layer2_out_dout(244 downto 244);
    p_Result_840_fu_498_p3 <= layer2_out_dout(3 downto 3);
    p_Result_841_fu_516_p3 <= layer2_out_dout(9 downto 9);
    p_Result_842_fu_632_p3 <= layer2_out_dout(19 downto 19);
    p_Result_843_fu_656_p3 <= layer2_out_dout(25 downto 25);
    p_Result_844_fu_772_p3 <= layer2_out_dout(35 downto 35);
    p_Result_845_fu_796_p3 <= layer2_out_dout(41 downto 41);
    p_Result_846_fu_912_p3 <= layer2_out_dout(51 downto 51);
    p_Result_847_fu_936_p3 <= layer2_out_dout(57 downto 57);
    p_Result_848_fu_1052_p3 <= layer2_out_dout(67 downto 67);
    p_Result_849_fu_1076_p3 <= layer2_out_dout(73 downto 73);
    p_Result_850_fu_1192_p3 <= layer2_out_dout(83 downto 83);
    p_Result_851_fu_1216_p3 <= layer2_out_dout(89 downto 89);
    p_Result_852_fu_1332_p3 <= layer2_out_dout(99 downto 99);
    p_Result_853_fu_1356_p3 <= layer2_out_dout(105 downto 105);
    p_Result_854_fu_1472_p3 <= layer2_out_dout(115 downto 115);
    p_Result_855_fu_1496_p3 <= layer2_out_dout(121 downto 121);
    p_Result_856_fu_1612_p3 <= layer2_out_dout(131 downto 131);
    p_Result_857_fu_1636_p3 <= layer2_out_dout(137 downto 137);
    p_Result_858_fu_1752_p3 <= layer2_out_dout(147 downto 147);
    p_Result_859_fu_1776_p3 <= layer2_out_dout(153 downto 153);
    p_Result_860_fu_1892_p3 <= layer2_out_dout(163 downto 163);
    p_Result_861_fu_1916_p3 <= layer2_out_dout(169 downto 169);
    p_Result_862_fu_2032_p3 <= layer2_out_dout(179 downto 179);
    p_Result_863_fu_2056_p3 <= layer2_out_dout(185 downto 185);
    p_Result_864_fu_2172_p3 <= layer2_out_dout(195 downto 195);
    p_Result_865_fu_2196_p3 <= layer2_out_dout(201 downto 201);
    p_Result_866_fu_2312_p3 <= layer2_out_dout(211 downto 211);
    p_Result_867_fu_2336_p3 <= layer2_out_dout(217 downto 217);
    p_Result_868_fu_2452_p3 <= layer2_out_dout(227 downto 227);
    p_Result_869_fu_2476_p3 <= layer2_out_dout(233 downto 233);
    p_Result_870_fu_2592_p3 <= layer2_out_dout(243 downto 243);
    p_Result_871_fu_2616_p3 <= layer2_out_dout(249 downto 249);
    p_Result_s_fu_490_p3 <= layer2_out_dout(4 downto 4);
    p_Val2_121_fu_384_p4 <= layer2_out_dout(95 downto 80);
    p_Val2_122_fu_394_p4 <= layer2_out_dout(111 downto 96);
    p_Val2_123_fu_404_p4 <= layer2_out_dout(127 downto 112);
    p_Val2_124_fu_414_p4 <= layer2_out_dout(143 downto 128);
    p_Val2_125_fu_424_p4 <= layer2_out_dout(159 downto 144);
    p_Val2_126_fu_434_p4 <= layer2_out_dout(175 downto 160);
    p_Val2_127_fu_444_p4 <= layer2_out_dout(191 downto 176);
    p_Val2_128_fu_454_p4 <= layer2_out_dout(207 downto 192);
    p_Val2_129_fu_464_p4 <= layer2_out_dout(223 downto 208);
    p_Val2_208_fu_334_p4 <= layer2_out_dout(255 downto 240);
    p_Val2_209_fu_374_p4 <= layer2_out_dout(79 downto 64);
    p_Val2_210_fu_480_p4 <= layer2_out_dout(9 downto 4);
    p_Val2_211_fu_614_p4 <= layer2_out_dout(25 downto 20);
    p_Val2_212_fu_754_p4 <= layer2_out_dout(41 downto 36);
    p_Val2_213_fu_894_p4 <= layer2_out_dout(57 downto 52);
    p_Val2_214_fu_1034_p4 <= layer2_out_dout(73 downto 68);
    p_Val2_215_fu_1174_p4 <= layer2_out_dout(89 downto 84);
    p_Val2_216_fu_1314_p4 <= layer2_out_dout(105 downto 100);
    p_Val2_217_fu_1454_p4 <= layer2_out_dout(121 downto 116);
    p_Val2_218_fu_1594_p4 <= layer2_out_dout(137 downto 132);
    p_Val2_219_fu_1734_p4 <= layer2_out_dout(153 downto 148);
    p_Val2_220_fu_1874_p4 <= layer2_out_dout(169 downto 164);
    p_Val2_221_fu_2014_p4 <= layer2_out_dout(185 downto 180);
    p_Val2_222_fu_2154_p4 <= layer2_out_dout(201 downto 196);
    p_Val2_223_fu_2294_p4 <= layer2_out_dout(217 downto 212);
    p_Val2_292_fu_540_p2 <= std_logic_vector(unsigned(p_Val2_210_fu_480_p4) + unsigned(zext_ln377_fu_536_p1));
    p_Val2_294_fu_680_p2 <= std_logic_vector(unsigned(p_Val2_211_fu_614_p4) + unsigned(zext_ln377_143_fu_676_p1));
    p_Val2_296_fu_820_p2 <= std_logic_vector(unsigned(p_Val2_212_fu_754_p4) + unsigned(zext_ln377_144_fu_816_p1));
    p_Val2_298_fu_960_p2 <= std_logic_vector(unsigned(p_Val2_213_fu_894_p4) + unsigned(zext_ln377_145_fu_956_p1));
    p_Val2_299_fu_1100_p2 <= std_logic_vector(unsigned(p_Val2_214_fu_1034_p4) + unsigned(zext_ln377_146_fu_1096_p1));
    p_Val2_300_fu_1240_p2 <= std_logic_vector(unsigned(p_Val2_215_fu_1174_p4) + unsigned(zext_ln377_147_fu_1236_p1));
    p_Val2_301_fu_1380_p2 <= std_logic_vector(unsigned(p_Val2_216_fu_1314_p4) + unsigned(zext_ln377_148_fu_1376_p1));
    p_Val2_302_fu_1520_p2 <= std_logic_vector(unsigned(p_Val2_217_fu_1454_p4) + unsigned(zext_ln377_149_fu_1516_p1));
    p_Val2_303_fu_1660_p2 <= std_logic_vector(unsigned(p_Val2_218_fu_1594_p4) + unsigned(zext_ln377_150_fu_1656_p1));
    p_Val2_304_fu_1800_p2 <= std_logic_vector(unsigned(p_Val2_219_fu_1734_p4) + unsigned(zext_ln377_151_fu_1796_p1));
    p_Val2_305_fu_1940_p2 <= std_logic_vector(unsigned(p_Val2_220_fu_1874_p4) + unsigned(zext_ln377_152_fu_1936_p1));
    p_Val2_306_fu_2080_p2 <= std_logic_vector(unsigned(p_Val2_221_fu_2014_p4) + unsigned(zext_ln377_153_fu_2076_p1));
    p_Val2_307_fu_2220_p2 <= std_logic_vector(unsigned(p_Val2_222_fu_2154_p4) + unsigned(zext_ln377_154_fu_2216_p1));
    p_Val2_308_fu_2360_p2 <= std_logic_vector(unsigned(p_Val2_223_fu_2294_p4) + unsigned(zext_ln377_155_fu_2356_p1));
    p_Val2_309_fu_324_p4 <= layer2_out_dout(239 downto 224);
    p_Val2_310_fu_2434_p4 <= layer2_out_dout(233 downto 228);
    p_Val2_311_fu_2500_p2 <= std_logic_vector(unsigned(p_Val2_310_fu_2434_p4) + unsigned(zext_ln377_156_fu_2496_p1));
    p_Val2_312_fu_2574_p4 <= layer2_out_dout(249 downto 244);
    p_Val2_313_fu_2640_p2 <= std_logic_vector(unsigned(p_Val2_312_fu_2574_p4) + unsigned(zext_ln377_157_fu_2636_p1));
    r_143_fu_650_p2 <= "0" when (tmp_281_fu_640_p4 = ap_const_lv3_0) else "1";
    r_144_fu_790_p2 <= "0" when (tmp_283_fu_780_p4 = ap_const_lv3_0) else "1";
    r_145_fu_930_p2 <= "0" when (tmp_285_fu_920_p4 = ap_const_lv3_0) else "1";
    r_146_fu_1070_p2 <= "0" when (tmp_fu_1060_p4 = ap_const_lv3_0) else "1";
    r_147_fu_1210_p2 <= "0" when (tmp_288_fu_1200_p4 = ap_const_lv3_0) else "1";
    r_148_fu_1350_p2 <= "0" when (tmp_290_fu_1340_p4 = ap_const_lv3_0) else "1";
    r_149_fu_1490_p2 <= "0" when (tmp_292_fu_1480_p4 = ap_const_lv3_0) else "1";
    r_150_fu_1630_p2 <= "0" when (tmp_294_fu_1620_p4 = ap_const_lv3_0) else "1";
    r_151_fu_1770_p2 <= "0" when (tmp_296_fu_1760_p4 = ap_const_lv3_0) else "1";
    r_152_fu_1910_p2 <= "0" when (tmp_298_fu_1900_p4 = ap_const_lv3_0) else "1";
    r_153_fu_2050_p2 <= "0" when (tmp_300_fu_2040_p4 = ap_const_lv3_0) else "1";
    r_154_fu_2190_p2 <= "0" when (tmp_302_fu_2180_p4 = ap_const_lv3_0) else "1";
    r_155_fu_2330_p2 <= "0" when (tmp_304_fu_2320_p4 = ap_const_lv3_0) else "1";
    r_156_fu_2470_p2 <= "0" when (tmp_306_fu_2460_p4 = ap_const_lv3_0) else "1";
    r_157_fu_2610_p2 <= "0" when (tmp_308_fu_2600_p4 = ap_const_lv3_0) else "1";
    r_fu_510_p2 <= "0" when (trunc_ln828_fu_506_p1 = ap_const_lv3_0) else "1";

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln1649_127_fu_1860_p3 <= 
        select_ln302_127_fu_1852_p3 when (icmp_ln1649_151_fu_1728_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_128_fu_2000_p3 <= 
        select_ln302_128_fu_1992_p3 when (icmp_ln1649_152_fu_1868_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_129_fu_2140_p3 <= 
        select_ln302_129_fu_2132_p3 when (icmp_ln1649_153_fu_2008_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_130_fu_2280_p3 <= 
        select_ln302_130_fu_2272_p3 when (icmp_ln1649_154_fu_2148_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_131_fu_2420_p3 <= 
        select_ln302_131_fu_2412_p3 when (icmp_ln1649_155_fu_2288_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_132_fu_2560_p3 <= 
        select_ln302_132_fu_2552_p3 when (icmp_ln1649_156_fu_2428_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_133_fu_2700_p3 <= 
        select_ln302_133_fu_2692_p3 when (icmp_ln1649_157_fu_2568_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln1649_fu_1720_p3 <= 
        select_ln302_fu_1712_p3 when (icmp_ln1649_150_fu_1588_p2(0) = '1') else 
        ap_const_lv6_0;
    select_ln302_127_fu_1852_p3 <= 
        p_Val2_304_fu_1800_p2 when (deleted_zeros_151_fu_1844_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_128_fu_1992_p3 <= 
        p_Val2_305_fu_1940_p2 when (deleted_zeros_152_fu_1984_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_129_fu_2132_p3 <= 
        p_Val2_306_fu_2080_p2 when (deleted_zeros_153_fu_2124_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_130_fu_2272_p3 <= 
        p_Val2_307_fu_2220_p2 when (deleted_zeros_154_fu_2264_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_131_fu_2412_p3 <= 
        p_Val2_308_fu_2360_p2 when (deleted_zeros_155_fu_2404_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_132_fu_2552_p3 <= 
        p_Val2_311_fu_2500_p2 when (deleted_zeros_156_fu_2544_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_133_fu_2692_p3 <= 
        p_Val2_313_fu_2640_p2 when (deleted_zeros_157_fu_2684_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln302_fu_1712_p3 <= 
        p_Val2_303_fu_1660_p2 when (deleted_zeros_150_fu_1704_p3(0) = '1') else 
        ap_const_lv6_3F;
    select_ln888_143_fu_716_p3 <= 
        Range1_all_zeros_143_fu_702_p2 when (tmp_718_fu_708_p3(0) = '1') else 
        Range1_all_ones_143_fu_696_p2;
    select_ln888_144_fu_856_p3 <= 
        Range1_all_zeros_144_fu_842_p2 when (tmp_722_fu_848_p3(0) = '1') else 
        Range1_all_ones_144_fu_836_p2;
    select_ln888_145_fu_996_p3 <= 
        Range1_all_zeros_145_fu_982_p2 when (tmp_726_fu_988_p3(0) = '1') else 
        Range1_all_ones_145_fu_976_p2;
    select_ln888_146_fu_1136_p3 <= 
        Range1_all_zeros_146_fu_1122_p2 when (tmp_730_fu_1128_p3(0) = '1') else 
        Range1_all_ones_146_fu_1116_p2;
    select_ln888_147_fu_1276_p3 <= 
        Range1_all_zeros_147_fu_1262_p2 when (tmp_734_fu_1268_p3(0) = '1') else 
        Range1_all_ones_147_fu_1256_p2;
    select_ln888_148_fu_1416_p3 <= 
        Range1_all_zeros_148_fu_1402_p2 when (tmp_738_fu_1408_p3(0) = '1') else 
        Range1_all_ones_148_fu_1396_p2;
    select_ln888_149_fu_1556_p3 <= 
        Range1_all_zeros_149_fu_1542_p2 when (tmp_742_fu_1548_p3(0) = '1') else 
        Range1_all_ones_149_fu_1536_p2;
    select_ln888_150_fu_1696_p3 <= 
        Range1_all_zeros_150_fu_1682_p2 when (tmp_746_fu_1688_p3(0) = '1') else 
        Range1_all_ones_150_fu_1676_p2;
    select_ln888_151_fu_1836_p3 <= 
        Range1_all_zeros_151_fu_1822_p2 when (tmp_750_fu_1828_p3(0) = '1') else 
        Range1_all_ones_151_fu_1816_p2;
    select_ln888_152_fu_1976_p3 <= 
        Range1_all_zeros_152_fu_1962_p2 when (tmp_754_fu_1968_p3(0) = '1') else 
        Range1_all_ones_152_fu_1956_p2;
    select_ln888_153_fu_2116_p3 <= 
        Range1_all_zeros_153_fu_2102_p2 when (tmp_758_fu_2108_p3(0) = '1') else 
        Range1_all_ones_153_fu_2096_p2;
    select_ln888_154_fu_2256_p3 <= 
        Range1_all_zeros_154_fu_2242_p2 when (tmp_762_fu_2248_p3(0) = '1') else 
        Range1_all_ones_154_fu_2236_p2;
    select_ln888_155_fu_2396_p3 <= 
        Range1_all_zeros_155_fu_2382_p2 when (tmp_766_fu_2388_p3(0) = '1') else 
        Range1_all_ones_155_fu_2376_p2;
    select_ln888_156_fu_2536_p3 <= 
        Range1_all_zeros_156_fu_2522_p2 when (tmp_770_fu_2528_p3(0) = '1') else 
        Range1_all_ones_156_fu_2516_p2;
    select_ln888_157_fu_2676_p3 <= 
        Range1_all_zeros_157_fu_2662_p2 when (tmp_774_fu_2668_p3(0) = '1') else 
        Range1_all_ones_157_fu_2656_p2;
    select_ln888_fu_576_p3 <= 
        Range1_all_zeros_fu_562_p2 when (tmp_714_fu_568_p3(0) = '1') else 
        Range1_all_ones_fu_556_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_281_fu_640_p4 <= layer2_out_dout(18 downto 16);
    tmp_282_fu_686_p4 <= layer2_out_dout(31 downto 26);
    tmp_283_fu_780_p4 <= layer2_out_dout(34 downto 32);
    tmp_284_fu_826_p4 <= layer2_out_dout(47 downto 42);
    tmp_285_fu_920_p4 <= layer2_out_dout(50 downto 48);
    tmp_286_fu_966_p4 <= layer2_out_dout(63 downto 58);
    tmp_287_fu_1106_p4 <= layer2_out_dout(79 downto 74);
    tmp_288_fu_1200_p4 <= layer2_out_dout(82 downto 80);
    tmp_289_fu_1246_p4 <= layer2_out_dout(95 downto 90);
    tmp_290_fu_1340_p4 <= layer2_out_dout(98 downto 96);
    tmp_291_fu_1386_p4 <= layer2_out_dout(111 downto 106);
    tmp_292_fu_1480_p4 <= layer2_out_dout(114 downto 112);
    tmp_293_fu_1526_p4 <= layer2_out_dout(127 downto 122);
    tmp_294_fu_1620_p4 <= layer2_out_dout(130 downto 128);
    tmp_295_fu_1666_p4 <= layer2_out_dout(143 downto 138);
    tmp_296_fu_1760_p4 <= layer2_out_dout(146 downto 144);
    tmp_297_fu_1806_p4 <= layer2_out_dout(159 downto 154);
    tmp_298_fu_1900_p4 <= layer2_out_dout(162 downto 160);
    tmp_299_fu_1946_p4 <= layer2_out_dout(175 downto 170);
    tmp_300_fu_2040_p4 <= layer2_out_dout(178 downto 176);
    tmp_301_fu_2086_p4 <= layer2_out_dout(191 downto 186);
    tmp_302_fu_2180_p4 <= layer2_out_dout(194 downto 192);
    tmp_303_fu_2226_p4 <= layer2_out_dout(207 downto 202);
    tmp_304_fu_2320_p4 <= layer2_out_dout(210 downto 208);
    tmp_305_fu_2366_p4 <= layer2_out_dout(223 downto 218);
    tmp_306_fu_2460_p4 <= layer2_out_dout(226 downto 224);
    tmp_307_fu_2506_p4 <= layer2_out_dout(239 downto 234);
    tmp_308_fu_2600_p4 <= layer2_out_dout(242 downto 240);
    tmp_309_fu_2646_p4 <= layer2_out_dout(255 downto 250);
    tmp_714_fu_568_p3 <= p_Val2_292_fu_540_p2(5 downto 5);
    tmp_718_fu_708_p3 <= p_Val2_294_fu_680_p2(5 downto 5);
    tmp_722_fu_848_p3 <= p_Val2_296_fu_820_p2(5 downto 5);
    tmp_726_fu_988_p3 <= p_Val2_298_fu_960_p2(5 downto 5);
    tmp_730_fu_1128_p3 <= p_Val2_299_fu_1100_p2(5 downto 5);
    tmp_734_fu_1268_p3 <= p_Val2_300_fu_1240_p2(5 downto 5);
    tmp_738_fu_1408_p3 <= p_Val2_301_fu_1380_p2(5 downto 5);
    tmp_742_fu_1548_p3 <= p_Val2_302_fu_1520_p2(5 downto 5);
    tmp_746_fu_1688_p3 <= p_Val2_303_fu_1660_p2(5 downto 5);
    tmp_750_fu_1828_p3 <= p_Val2_304_fu_1800_p2(5 downto 5);
    tmp_754_fu_1968_p3 <= p_Val2_305_fu_1940_p2(5 downto 5);
    tmp_758_fu_2108_p3 <= p_Val2_306_fu_2080_p2(5 downto 5);
    tmp_762_fu_2248_p3 <= p_Val2_307_fu_2220_p2(5 downto 5);
    tmp_766_fu_2388_p3 <= p_Val2_308_fu_2360_p2(5 downto 5);
    tmp_770_fu_2528_p3 <= p_Val2_311_fu_2500_p2(5 downto 5);
    tmp_774_fu_2668_p3 <= p_Val2_313_fu_2640_p2(5 downto 5);
    tmp_fu_1060_p4 <= layer2_out_dout(66 downto 64);
    tmp_s_fu_546_p4 <= layer2_out_dout(15 downto 10);
    trunc_ln828_fu_506_p1 <= layer2_out_dout(3 - 1 downto 0);
    zext_ln377_143_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_143_fu_670_p2),6));
    zext_ln377_144_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_144_fu_810_p2),6));
    zext_ln377_145_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_145_fu_950_p2),6));
    zext_ln377_146_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_146_fu_1090_p2),6));
    zext_ln377_147_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_147_fu_1230_p2),6));
    zext_ln377_148_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_148_fu_1370_p2),6));
    zext_ln377_149_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_149_fu_1510_p2),6));
    zext_ln377_150_fu_1656_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_150_fu_1650_p2),6));
    zext_ln377_151_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_151_fu_1790_p2),6));
    zext_ln377_152_fu_1936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_152_fu_1930_p2),6));
    zext_ln377_153_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_153_fu_2070_p2),6));
    zext_ln377_154_fu_2216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_154_fu_2210_p2),6));
    zext_ln377_155_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_155_fu_2350_p2),6));
    zext_ln377_156_fu_2496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_156_fu_2490_p2),6));
    zext_ln377_157_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_157_fu_2630_p2),6));
    zext_ln377_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln374_fu_530_p2),6));
end behav;
