<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='327' type='std::map&lt;unsigned int, unsigned int&gt;'/>
<offset>896</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='326'>// Num of schedulable unscheduled blocks reading the register.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1520' u='m' c='_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1682' u='m' c='_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1683' u='m' c='_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1710' u='m' c='_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1729' u='m' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
