# micropython ESP32
# ORAO RAM/ROM snapshot image loader

# AUTHOR=EMARD
# LICENSE=BSD

from struct import unpack
from time import sleep_ms

class ld_vic20:
  def __init__(self,spi,cs):
    self.spi=spi
    self.cs=cs
    self.cs.off()
    self.via={}

  # LOAD/SAVE and CPU control

  # read from file -> write to SPI RAM
  def load_stream(self, filedata, addr=0, maxlen=0x10000, blocksize=1024):
    block = bytearray(blocksize)
    # Request load
    self.cs.on()
    self.spi.write(bytearray([0,(addr >> 24) & 0xFF, (addr >> 16) & 0xFF, (addr >> 8) & 0xFF, addr & 0xFF]))
    bytes_loaded = 0
    while bytes_loaded < maxlen:
      if filedata.readinto(block):
        self.spi.write(block)
        bytes_loaded += blocksize
      else:
        break
    self.cs.off()

  # read from SPI RAM -> write to file
  def save_stream(self, filedata, addr=0, length=1024, blocksize=1024):
    bytes_saved = 0
    block = bytearray(blocksize)
    # Request save
    self.cs.on()
    self.spi.write(bytearray([1,(addr >> 24) & 0xFF, (addr >> 16) & 0xFF, (addr >> 8) & 0xFF, addr & 0xFF, 0]))
    while bytes_saved < length:
      self.spi.readinto(block)
      filedata.write(block)
      bytes_saved += len(block)
    self.cs.off()

  def ctrl(self,i):
    self.cs.on()
    self.spi.write(bytearray([0, 0xFF, 0xFF, 0xFF, 0xFF, i]))
    self.cs.off()

  def cpu_halt(self):
    self.ctrl(2)

  def cpu_continue(self):
    self.ctrl(0)

  def store_rom(self,length=32):
    self.stored_code=bytearray(length)
    self.cs.on()
    self.spi.write(bytearray([1, 0,0,(self.code_addr>>8)&0xFF,self.code_addr&0xFF, 0]))
    self.spi.readinto(self.stored_code)
    self.cs.off()
    self.stored_vector=bytearray(2)
    self.cs.on()
    self.spi.write(bytearray([1, 0,0,(self.vector_addr>>8)&0xFF,self.vector_addr&0xFF, 0]))
    self.spi.readinto(self.stored_vector)
    self.cs.off()

  def restore_rom(self):
    self.cs.on()
    self.spi.write(bytearray([0, 0,0,(self.code_addr>>8)&0xFF,self.code_addr&0xFF]))
    self.spi.write(self.stored_code)
    self.cs.off()
    self.cs.on()
    self.spi.write(bytearray([0, 0,0,(self.vector_addr>>8)&0xFF,self.vector_addr&0xFF]))
    self.spi.write(self.stored_vector)
    self.cs.off()
    del self.stored_code
    del self.stored_vector

  def patch_rom(self,regs):
    # regs   = 0:A 1:X 2:Y 3:P 4:S 5-6:PC
    # overwrite with register restore code
    self.cs.on()
    self.spi.write(bytearray([0, 0,0,(self.vector_addr>>8)&0xFF,self.vector_addr&0xFF, self.code_addr&0xFF, (self.code_addr>>8)&0xFF])) # overwrite reset vector at 0xFFFC
    self.cs.off()
    stackval=bytearray(1)
    self.cs.on()
    self.spi.write(bytearray([1, 0,0,1,regs[4], 0])) # read stack value
    self.spi.readinto(stackval)
    self.cs.off()
    self.cs.on()
    self.spi.write(bytearray([0, 0,0,(self.code_addr>>8)&0xFF,self.code_addr&0xFF])) # overwrite code
    self.spi.write(bytearray([0x78])) # SEI disable IRQ
    if self.vic1regs:
      for i in range(len(self.vic1regs)):
        self.spi.write(bytearray([0xA9,self.vic1regs[i],0x8D,i,0x90]))
    # restore vias, viaremap[index]=header_position, value=via_register
    #                   0 1 2 3 4 5   6   7   8   9  10  11  12  13  14  15  16  17 18 19 20 21 22  23  24
    viaremap=bytearray([1,3,0,2,4,5,255,255,255,255,255,255,255,255,255,255,255,255,10,11,12,13,14,255,255])
    #viaremap=bytearray([255]) # don't restore via
    if self.via[1] and self.via[2]:
      for i in range(2):
        #self.via[i+1][22]=0xC0 # DEBUG force interrupt enabled
        for j in range(len(viaremap)):
          #print("via%d header[%d]=%02X -> reg %d" % (i+1,j,self.via[i+1][j],viaremap[j]))
          if viaremap[j]!=255:
            if j<22:
              hindex=2-i # FIXME value from other via
            else:
              hindex=1+i # value from this via
            self.spi.write(bytearray([0xA9,self.via[hindex][j],0x8D,16*(i+1)+viaremap[j],0x91]))
    self.spi.write(bytearray([0xA2,regs[4],0x9A])) # S restore stack pointer using X
    self.spi.write(bytearray([0xA2,regs[1],0xA0,regs[2],0xA9,regs[3],0x48,0x28,0xA9,stackval[0],0x48,0x68,0xA9,regs[0]])) # X Y P A
    #self.spi.write(bytearray([0xA2,regs[1],0xA0,regs[2],0xA9,regs[0]])) # X Y A
    #if (regs[3]&4)==0:
    #  self.spi.write(bytearray([0x58])) # CLI enable IRQ
    self.spi.write(bytearray([0x4C,regs[5],regs[6]])) # final JMP
    self.cs.off()

  def read_maincpu(self,s,size):
    print("READING MAIN CPU STATE")
    header=bytearray(47)
    s.readinto(header)
    bytes_read=len(header)
    A=header[4]
    X=header[5]
    Y=header[6]
    S=header[7]
    PC=unpack("<H",header[8:10])[0]
    P=header[10]
    self.regs=bytearray([A,X,Y,P,S,header[8],header[9]])
    print("A=0x%02X X=0x%02X Y=0x%02X S=0x%02X PC=0x%04X P=0x%02X" % (A,X,Y,S,PC,P))
    if size-bytes_read:
      print("size %d unknown bytes to read %d" % (size, size-bytes_read))
      s.seek(size-bytes_read,1)
    return True

  def read_vic20mem(self,s,size):
    print("READING RAM")
    header=bytearray(4)
    s.readinto(header)
    bytes_read=len(header)
    config=header[0]
    self.ramconfig=config
    if True:
      print("1K RAM 0000-03FF")
      self.load_stream(s,0,1*1024)
      print("4K RAM 1000-1FFF")
      self.load_stream(s,0x1000,4*1024)
      bytes_read+=5*1024
    if config&1: # 1B17-2816 - 3K RAM dump ($0400-0FFF, if CONFIG bit 0 set)
      print("3K RAM 0400-0FFF")
      self.load_stream(s,0x400,3*1024)
      bytes_read+=3*1024
    if config&2: # 2817-4816 - 8K RAM dump ($2000-3FFF, if CONFIG bit 1 set)
      print("8K RAM 2000-3FFF")
      self.load_stream(s,0x2000,8*1024)
      bytes_read+=8*1024
    if config&4: # 4817-6816 - 8K RAM dump ($4000-5FFF, if CONFIG bit 2 set)
      print("8K RAM 4000-5FFF")
      self.load_stream(s,0x4000,8*1024)
      bytes_read+=8*1024
    if config&8: # 6817-8816 - 8K RAM dump ($6000-7FFF, if CONFIG bit 3 set)
      print("8K RAM 6000-7FFF")
      self.load_stream(s,0x6000,8*1024)
      bytes_read+=8*1024
    if config&16: # 8817-A816 - 8K RAM dump ($A000-BFFF, if CONFIG bit 5 set)
      print("8K RAM A000-BFFF")
      self.load_stream(s,0xA000,8*1024)
      bytes_read+=8*1024
    if size-bytes_read:
      print("size %d unknown bytes to read %d" % (size, size-bytes_read))
      s.seek(size-bytes_read,1)
    return True

  def read_vic1(self,s,size):
    print("READING COLOR RAM, VIC-I REGS")
    header=bytearray(62)
    s.readinto(header)
    bytes_read=len(header)
    self.load_stream(s,0x9400,1024)
    bytes_read+=1024
    self.vic1regs=bytearray(16)
    s.readinto(self.vic1regs)
    bytes_read+=len(self.vic1regs)
    if size-bytes_read:
      print("size %d unknown bytes to read %d" % (size, size-bytes_read))
      s.seek(size-bytes_read,1)
    return True

  def read_via(self,s,size,n):
    print("READING VIA %d" % n)
    self.via[n]=bytearray(25)
    s.readinto(self.via[n])
    bytes_read=len(self.via[n])
    if size-bytes_read:
      print("size %d unknown bytes to read %d" % (size,size-bytes_read))
      s.seek(size-bytes_read,1)
    return True
  
  def read_vice_module(self,s):
    header=bytearray(0x16)
    if s.readinto(header):
      type=header[0:0x10]
      #print(type)
      size=unpack("<I",header[0x12:0x16])[0]-0x16
      if type[0:9]==bytearray("VIC20MEM\0".encode()):
        return self.read_vic20mem(s,size)
      if type[0:6]==bytearray("VIC-I\0".encode()):
        return self.read_vic1(s,size)
      if type[0:5]==bytearray("VIA1\0".encode()):
        return self.read_via(s,size,1)
      if type[0:5]==bytearray("VIA2\0".encode()):
        return self.read_via(s,size,2)
      if type[0:8]==bytearray("MAINCPU\0".encode()):
        return self.read_maincpu(s,size)
      s.seek(size,1)
      return True
    else:
      return False


  def loadvsf(self,filename):
    f=open(filename,"rb")
    header=bytearray(0x25+0x15)
    f.readinto(header)
    machine=header[0x15:0x25]
    expect=bytearray("VIC20\0")
    if machine[0:6]==expect:
      self.via[1]=False
      self.via[2]=False
      self.vic1regs=False
      self.cpu_halt()
      while self.read_vice_module(f):
        pass
      self.code_addr=0x8C00
      self.vector_addr=0xFFFC
      self.store_rom(320)
      self.patch_rom(self.regs)
      self.ctrl(3) # reset and halt
      self.cpu_halt()
      self.cpu_continue()
      sleep_ms(5)
      self.cpu_halt()
      self.restore_rom()
      self.cpu_continue()
    else:
      print("unrecognized header")
      print("header:", header)
      print("expected:", expect)
