// SPDX-License-Identifier: Apache-2.0
//
// Compiler-driven megakernel synthesis pass (backend-neutral).
//
// This module sits between `solver` and `codegen` in the macro
// pipeline. It walks the per-bucket SFUF claim assignments, identifies
// fuseable atom subgraphs (subject to dispatch-shape compatibility,
// register/TG-mem-only data flow, atomicity walls), and emits one
// synthesized kernel per group by stitching the atom emit fragments.
//
// MVP scope: a `synthesize_pre_attn_chunk` function that takes the
// already-collected (AddRmsNormAtom, AffineQmvAtom, RopeAppendAtom)
// triple and produces the Metal source for the corresponding fused
// decoder kernel. Once that produces a valid `.metal` source that
// compiles with `xcrun metal`, the rest is plumbing:
//   1. Wire `Implementation::as_atom` so the solver's claim assignments
//      can be mapped to atoms.
//   2. Generalize subgraph identification (don't hardcode the
//      pre-attn-chunk atom sequence).
//   3. Hand the generated source off to the macro for runtime
//      `newLibraryWithSource` loading + `SynthesizedKernel`
//      Instruction emission.

#![allow(dead_code)] // MVP demo; full pipeline wiring in next phase.

use crate::atom::{Atom, AtomConstantValue, AtomCtx};
use crate::atom_lib::{AddRmsNormAtom, AffineQmvAtom, RopeAppendAtom, SiluMulAtom};

/// Backend-neutral synthesis target.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SynthesisBackend {
    Metal,
    Cuda,
}

/// One synthesized kernel ready to hand to a backend's loader. The
/// `source` is shader-language source in the dialect implied by
/// `backend` (MSL for Metal, CUDA / C++ for CUDA).
#[derive(Clone, Debug)]
pub struct SynthesizedKernel {
    pub symbol: String,
    pub source: String,
    pub backend: SynthesisBackend,
}

/// Shape constants the synthesized kernel reads as function constants.
/// Names match the indices used in the body fragments.
/// Render an f32 as a valid MSL float literal. The caller appends the
/// `f` suffix. Uses Rust's `Debug` formatting (`{:?}`) which preserves
/// enough digits to round-trip and writes small magnitudes in
/// scientific form (e.g. `1e-5`) — both forms MSL accepts.
fn format_msl_float(v: f32) -> String {
    // Debug format on f32 already emits a parseable literal across
    // the full range; bare numerals don't need the `f` suffix to be
    // double-promoted inside an `EPS = <lit>f;` initializer.
    format!("{:?}", v)
}

#[derive(Clone, Debug)]
pub struct ChunkConstants {
    pub hidden:        u32,
    pub num_q_heads:   u32,
    pub num_kv_heads:  u32,
    pub head_dim:      u32,
    pub rot_dim:       u32,
    pub block_size:    u32,
    /// MLP intermediate size (TP-divided). Used only by
    /// `synthesize_mlp_pre_down_chunk` for the `INTERMEDIATE`
    /// `constant constexpr` bake. Set to 0 for pre-attn chunks.
    pub intermediate:  u32,
    pub m:             u32,
    pub group_size:    u32,
    pub rms_norm_eps:  f32,
    /// When `true`, `synthesize_pre_attn_chunk` emits a `_bias` symbol
    /// variant: the kernel signature gains three extra device-pointer
    /// bindings (`__q_linear_bias`, `__k_linear_bias`,
    /// `__v_linear_bias`) and each `AffineQmvAtom` is instantiated
    /// with `has_linear_bias: true`. Set by the codegen call site to
    /// `BackendCaps::has_bias_add` so a model whose DSL emits
    /// `bias_add(...)` on the QKV projections (Qwen2/Qwen2.5) gets the
    /// biased synth megakernel; bias-free models (Llama) keep the
    /// existing two-suffix-free symbol. Unused by the MLP / gate-up
    /// synthesizers — Qwen2's MLP has no bias.
    pub has_linear_bias: bool,
}

/// Synthesize the pre-attention decoder chunk:
/// `AddRmsNorm → AffineQmv (Q+K+V) → RopeAppend + KvPagedWrite`.
///
/// Output is a complete Metal source file that compiles with
/// `xcrun metal`. The fuse pass owns:
/// - channel-name allocation (kernel-scope variable names threaded
///   from each producer atom's output to the consumer's input);
/// - kernel signature derivation from the group's boundary I/O;
/// - function-constant declarations;
/// - threadgroup-memory scratch allocations;
/// - per-atom body emission with channel-name substitution.
pub fn synthesize_pre_attn_chunk(
    backend: SynthesisBackend,
    t_act: &'static str,
    t_scale: &'static str,
    consts: &ChunkConstants,
) -> SynthesizedKernel {
    synthesize_pre_attn_chunk_impl(backend, t_act, t_scale, consts, false)
}

/// Layer-0 variant: emits the same kernel as `synthesize_pre_attn_chunk`
/// but without the `residual += delta` step and without the per-Q-head
/// residual writeback. Symbol name is `synth_pre_attn_init_<t_act>_<t_scale>_gs<gs>`.
/// The lowering arm binds the input slot to BOTH the `residual_io` and
/// `delta` bindings — the kernel never reads `delta` in init mode.
pub fn synthesize_pre_attn_init_chunk(
    backend: SynthesisBackend,
    t_act: &'static str,
    t_scale: &'static str,
    consts: &ChunkConstants,
) -> SynthesizedKernel {
    synthesize_pre_attn_chunk_impl(backend, t_act, t_scale, consts, true)
}

fn synthesize_pre_attn_chunk_impl(
    backend: SynthesisBackend,
    t_act: &'static str,
    t_scale: &'static str,
    consts: &ChunkConstants,
    init: bool,
) -> SynthesizedKernel {
    assert_eq!(
        backend,
        SynthesisBackend::Metal,
        "MVP only emits Metal; CUDA emission lands in a later phase",
    );

    // Concrete channel-name allocation. The fuse pass threads the
    // producer atom's output channel name → consumer atom's input
    // channel name as kernel-scope variable names.
    //
    // - "x_norm"   : TG-mem activation produced by AddRmsNorm, consumed
    //                by AffineQmv.
    // - "qmv_smem" : TG-mem dot-product results produced by AffineQmv,
    //                consumed by RopeAppend.
    let x_norm_name   = "__x_norm".to_string();
    let qmv_smem_name = "__qmv_smem".to_string();
    let residual_io   = "__residual_io".to_string();
    let delta_buf     = "__delta".to_string();
    let rms_wt_buf    = "__rms_weight".to_string();
    // Per-projection weight triples — the chain emits ONE
    // SynthPreAttn that binds three separate `LinearLayer::AffineQuant`s
    // (Q, K, V). The kernel branches on head index to pick the right
    // triple for its qmv. Avoids the load-time packed-concat
    // infrastructure that would be needed for a single-buffer design.
    let q_wt_buf      = "__q_weight".to_string();
    let q_sc_buf      = "__q_scales".to_string();
    let q_bi_buf      = "__q_biases".to_string();
    let k_wt_buf      = "__k_weight".to_string();
    let k_sc_buf      = "__k_scales".to_string();
    let k_bi_buf      = "__k_biases".to_string();
    let v_wt_buf      = "__v_weight".to_string();
    let v_sc_buf      = "__v_scales".to_string();
    let v_bi_buf      = "__v_biases".to_string();
    // Per-row linear biases (Qwen2 QKV). Bound at buffers 18/19/20
    // only when `consts.has_linear_bias == true`; otherwise the
    // signature stops at buffer 17 (kv_cache_v) like the bias-free
    // variant.
    let q_lb_buf      = "__q_linear_bias".to_string();
    let k_lb_buf      = "__k_linear_bias".to_string();
    let v_lb_buf      = "__v_linear_bias".to_string();
    let cos_sin_buf   = "__cos_sin".to_string();
    let positions_buf = "__positions".to_string();
    let slot_map_buf  = "__slot_mapping".to_string();
    let q_out_buf     = "__q_out".to_string();
    let kv_cache_k    = "__kv_cache_k".to_string();
    let kv_cache_v    = "__kv_cache_v".to_string();

    // Build the per-atom AtomCtx (constants slice is shared across atoms
    // for the MVP; production fuse pass will tighten this).
    let constants_slice: Vec<(&'static str, AtomConstantValue)> = vec![
        ("HIDDEN",      AtomConstantValue::Uint(consts.hidden)),
        ("NUM_Q",       AtomConstantValue::Uint(consts.num_q_heads)),
        ("NUM_KV",      AtomConstantValue::Uint(consts.num_kv_heads)),
        ("HEAD_DIM",    AtomConstantValue::Uint(consts.head_dim)),
        ("ROT_DIM",     AtomConstantValue::Uint(consts.rot_dim)),
        ("BLOCK_SIZE",  AtomConstantValue::Uint(consts.block_size)),
        ("M",           AtomConstantValue::Uint(consts.m)),
        ("EPS",         AtomConstantValue::Float(consts.rms_norm_eps)),
    ];

    let addrms = AddRmsNormAtom { init };
    let rope   = RopeAppendAtom;
    // One AffineQmvAtom per QKV band — the only thing that varies
    // between bands is the local-head expression (each band's weight
    // buffer is row 0..) and the W/S/B channel triple bound below.
    let qmv_q = AffineQmvAtom {
        group_size: consts.group_size,
        local_head_expr: "__head",
        has_linear_bias: consts.has_linear_bias,
    };
    let qmv_k = AffineQmvAtom {
        group_size: consts.group_size,
        local_head_expr: "(__head - __num_q)",
        has_linear_bias: consts.has_linear_bias,
    };
    let qmv_v = AffineQmvAtom {
        group_size: consts.group_size,
        local_head_expr: "(__head - __num_q - __num_kv)",
        has_linear_bias: consts.has_linear_bias,
    };

    // Bind channel names for each atom.
    let addrms_in  = vec![residual_io.clone(), delta_buf.clone(), rms_wt_buf.clone()];
    let addrms_out = vec![x_norm_name.clone()];
    let addrms_ctx = AtomCtx {
        bound_inputs: &addrms_in,
        bound_outputs: &addrms_out,
        constants: &constants_slice,
        t_act,
        t_scale,
    };

    // QKV qmv is now atom-driven: three AffineQmvAtom instances, one
    // per band, each with its own local-head expression and W/S/B
    // channel triple. The kernel still branches on head index because
    // the three weight buffers stay separate (avoids load-time concat).
    let _ = qmv_smem_name;

    let rope_in  = vec![
        qmv_smem_name.clone(),
        cos_sin_buf.clone(),
        positions_buf.clone(),
        slot_map_buf.clone(),
    ];
    let rope_out = vec![q_out_buf.clone(), kv_cache_k.clone(), kv_cache_v.clone()];
    let rope_ctx = AtomCtx {
        bound_inputs: &rope_in,
        bound_outputs: &rope_out,
        constants: &constants_slice,
        t_act,
        t_scale,
    };

    let addrms_body = addrms.emit_metal_body(&addrms_ctx)
        .expect("AddRmsNormAtom Metal emit");
    let rope_body   = rope.emit_metal_body(&rope_ctx)
        .expect("RopeAppendAtom Metal emit");

    // Per-band QKV qmv: three AffineQmvAtom calls, each with its own
    // local-head expression and W/S/B channel triple. All three emit
    // into the shared `qmv_smem` so RopeAppend doesn't care which
    // band ran.
    let emit_band_body =
        |atom: &AffineQmvAtom, w: &str, s: &str, b: &str, lb: Option<&str>| -> String {
            let mut band_in = vec![
                x_norm_name.clone(),
                w.to_string(),
                s.to_string(),
                b.to_string(),
            ];
            if let Some(lb_name) = lb {
                band_in.push(lb_name.to_string());
            }
            let band_out = vec![qmv_smem_name.clone()];
            let band_ctx = AtomCtx {
                bound_inputs: &band_in,
                bound_outputs: &band_out,
                constants: &constants_slice,
                t_act,
                t_scale,
            };
            atom.emit_metal_body(&band_ctx)
                .expect("AffineQmvAtom Metal emit")
        };
    let q_lb_opt: Option<&str> = if consts.has_linear_bias {
        Some(q_lb_buf.as_str())
    } else {
        None
    };
    let k_lb_opt: Option<&str> = if consts.has_linear_bias {
        Some(k_lb_buf.as_str())
    } else {
        None
    };
    let v_lb_opt: Option<&str> = if consts.has_linear_bias {
        Some(v_lb_buf.as_str())
    } else {
        None
    };
    let qmv_q_body = emit_band_body(&qmv_q, &q_wt_buf, &q_sc_buf, &q_bi_buf, q_lb_opt);
    let qmv_k_body = emit_band_body(&qmv_k, &k_wt_buf, &k_sc_buf, &k_bi_buf, k_lb_opt);
    let qmv_v_body = emit_band_body(&qmv_v, &v_wt_buf, &v_sc_buf, &v_bi_buf, v_lb_opt);
    let qmv_body = format!(
        r#"
    // --- per-band QKV qmv (3× AffineQmvAtom, band-selected by __head) ---
    if (__head < __num_q) {{
        {qmv_q_body}
    }} else if (__head < __num_q + __num_kv) {{
        {qmv_k_body}
    }} else {{
        {qmv_v_body}
    }}
"#,
        qmv_q_body = qmv_q_body,
        qmv_k_body = qmv_k_body,
        qmv_v_body = qmv_v_body,
    );

    // Symbol name: deterministic hash of the atom sequence + dtype + gs.
    // For the MVP we just use a readable name; production version uses
    // a structural hash.
    // `_bias` suffix distinguishes Qwen2-style biased pre-attn from
    // the bias-free Llama variant. The cost CSV's existing
    // `synth_pre_attn_*` rows match only the bias-free form; the
    // biased variant falls back to the analytical model in
    // `MetalSynthPreAttnImpl::cost_us` until a sweep lands.
    let bias_suffix = if consts.has_linear_bias { "_bias" } else { "" };
    let symbol = if init {
        format!(
            "synth_pre_attn_init_{}_{}_gs{}{}",
            t_act, t_scale, consts.group_size, bias_suffix,
        )
    } else {
        format!(
            "synth_pre_attn_{}_{}_gs{}{}",
            t_act, t_scale, consts.group_size, bias_suffix,
        )
    };

    // Conditional extra kernel params for the biased variant.
    // Indented to align with the surrounding signature.
    let maybe_bias_params = if consts.has_linear_bias {
        format!(
            "    device const {t_act}*   {q_lb_buf}      [[buffer(18)]],\n\
             \x20   device const {t_act}*   {k_lb_buf}      [[buffer(19)]],\n\
             \x20   device const {t_act}*   {v_lb_buf}      [[buffer(20)]],\n",
            t_act = t_act,
            q_lb_buf = q_lb_buf,
            k_lb_buf = k_lb_buf,
            v_lb_buf = v_lb_buf,
        )
    } else {
        String::new()
    };

    let source_tail = format!(
        r#"


// Model-invariant dims baked at synth time. Same source-compile
// optimizations as if they were hand-written literals: loop trip
// counts known, divisions strength-reduced, branches folded.
constant constexpr uint  HIDDEN     = {hidden_lit}u;
constant constexpr uint  NUM_Q      = {num_q_lit}u;
constant constexpr uint  NUM_KV     = {num_kv_lit}u;
constant constexpr uint  HEAD_DIM   = {head_dim_lit}u;
constant constexpr uint  ROT_DIM    = {rot_dim_lit}u;
constant constexpr uint  BLOCK_SIZE = {block_size_lit}u;
constant constexpr float EPS        = {eps_lit}f;
// `M` (active token count up to bucket capacity) stays a
// function constant — varies per dispatch bucket.
constant uint  M [[function_constant(0)]];

constant constexpr uint __HIDDEN_MAX  = 8192;
constant constexpr uint __HEAD_DIM_MAX = 256;
constant constexpr uint __SCRATCH_MAX  = __HEAD_DIM_MAX / MK_ROWS_PER_SIMDGROUP;

[[kernel]] void {symbol}(
    device       {t_act}*   {q_out_buf}      [[buffer(0)]],
    device       {t_act}*   {residual_io}    [[buffer(1)]],
    device const {t_act}*   {delta_buf}      [[buffer(2)]],
    device const {t_scale}* {rms_wt_buf}     [[buffer(3)]],
    device const uint32_t*  {q_wt_buf}       [[buffer(4)]],
    device const {t_scale}* {q_sc_buf}       [[buffer(5)]],
    device const {t_scale}* {q_bi_buf}       [[buffer(6)]],
    device const uint32_t*  {k_wt_buf}       [[buffer(7)]],
    device const {t_scale}* {k_sc_buf}       [[buffer(8)]],
    device const {t_scale}* {k_bi_buf}       [[buffer(9)]],
    device const uint32_t*  {v_wt_buf}       [[buffer(10)]],
    device const {t_scale}* {v_sc_buf}       [[buffer(11)]],
    device const {t_scale}* {v_bi_buf}       [[buffer(12)]],
    device const {t_act}*   {cos_sin_buf}    [[buffer(13)]],
    device const uint*      {positions_buf}  [[buffer(14)]],
    device const uint*      {slot_map_buf}   [[buffer(15)]],
    device       {t_act}*   {kv_cache_k}     [[buffer(16)]],
    device       {t_act}*   {kv_cache_v}     [[buffer(17)]],
{maybe_bias_params}    uint3 __tg_pos    [[threadgroup_position_in_grid]],
    uint3 __tid_pos   [[thread_position_in_threadgroup]],
    uint  __simd_gid  [[simdgroup_index_in_threadgroup]],
    uint  __simd_lid  [[thread_index_in_simdgroup]])
{{
    const uint __t                = __tg_pos.x;
    const uint __head             = __tg_pos.y;
    const uint __tid              = __tid_pos.x;
    const uint __head_dim         = HEAD_DIM;
    const uint __hidden           = HIDDEN;
    const uint __num_q            = NUM_Q;
    const uint __num_kv           = NUM_KV;
    const uint __rot_dim          = ROT_DIM;
    const uint __half_dim         = __rot_dim / 2;
    const uint __block_sz         = BLOCK_SIZE;
    const uint __num_heads_total  = __num_q + 2u * __num_kv;
    const uint __threads_per_tg   = MK_SIMD_SIZE * __head_dim / MK_ROWS_PER_SIMDGROUP;
    const uint __num_simdgroups   = __head_dim / MK_ROWS_PER_SIMDGROUP;
    const float __eps             = EPS;

    if (__t >= M || __head >= __num_heads_total) return;

    threadgroup {t_act} {x_norm_name}[__HIDDEN_MAX];
    threadgroup float   __scratch  [__SCRATCH_MAX];
    threadgroup float   {qmv_smem_name}[__HEAD_DIM_MAX];

    {addrms_body}

    {qmv_body}

    {rope_body}
}}
"#,
        symbol = symbol,
        t_act = t_act,
        t_scale = t_scale,
        q_out_buf = q_out_buf,
        residual_io = residual_io,
        delta_buf = delta_buf,
        rms_wt_buf = rms_wt_buf,
        q_wt_buf = q_wt_buf,
        q_sc_buf = q_sc_buf,
        q_bi_buf = q_bi_buf,
        k_wt_buf = k_wt_buf,
        k_sc_buf = k_sc_buf,
        k_bi_buf = k_bi_buf,
        v_wt_buf = v_wt_buf,
        v_sc_buf = v_sc_buf,
        v_bi_buf = v_bi_buf,
        cos_sin_buf = cos_sin_buf,
        positions_buf = positions_buf,
        slot_map_buf = slot_map_buf,
        kv_cache_k = kv_cache_k,
        kv_cache_v = kv_cache_v,
        maybe_bias_params = maybe_bias_params,
        x_norm_name = x_norm_name,
        qmv_smem_name = qmv_smem_name,
        addrms_body = addrms_body,
        qmv_body = qmv_body,
        rope_body = rope_body,
        hidden_lit = consts.hidden,
        num_q_lit = consts.num_q_heads,
        num_kv_lit = consts.num_kv_heads,
        head_dim_lit = consts.head_dim,
        rot_dim_lit = consts.rot_dim,
        block_size_lit = consts.block_size,
        eps_lit = format_msl_float(consts.rms_norm_eps),
    );

    // The runtime path (newLibraryWithSource) has no source-tree
    // visibility, so we inline `metal_kittens.h` directly into the
    // synthesized source. The header contains literal `{`/`}` which
    // would crash `format!` — so we concatenate raw (no format!) into
    // the source prefix below.
    let mk_header = include_str!(
        "../../ferrite-metal-kernels/shaders/metal_kittens.h"
    );
    let source = format!(
        "// SPDX-License-Identifier: Apache-2.0\n\
         //\n\
         // SYNTHESIZED KERNEL — generated by ferrite-forward-macro::fuse_pass.\n\
         // Do not hand-edit.\n\n\
         #include <metal_stdlib>\n\
         using namespace metal;\n\n\
         // === inlined metal_kittens.h ===\n\
         {mk_header}\n\
         // === end inlined metal_kittens.h ===\n\n\
         {source_tail}",
        mk_header = mk_header,
        source_tail = source_tail,
    );

    SynthesizedKernel {
        symbol,
        source,
        backend: SynthesisBackend::Metal,
    }
}

/// Synthesize the MLP pre-down chunk:
/// `FusedAddRmsNorm → AffineQmv (gate) → AffineQmv (up) → SiluMul`.
///
/// Output is a device buffer of shape `[M, intermediate_size]`. The
/// standalone down-projection AffineQmm follows in the instruction
/// stream and consumes it.
///
/// Mirrors `synthesize_pre_attn_chunk` structurally, with three
/// differences:
///   1. No RoPE / KV-cache write — the epilogue is a SiluMul atom.
///   2. The qmv tile axis spans `intermediate_size / TILE_N` tiles
///      (rather than `num_q + 2*num_kv` heads). TILE_N is set equal
///      to HEAD_DIM so the same `32 * TILE_N / MK_ROWS_PER_SIMDGROUP`
///      thread count and per-simdgroup row layout reuse the existing
///      AffineQmvAtom unchanged.
///   3. Two separate qmv calls write to two TG-mem float scratch
///      buffers (`gate_smem`, `up_smem`); the SiluMul atom reads both.
///
/// The AddRmsNorm atom's residual-writeback predicate
/// `(__head < __num_q)` is reused by setting kernel-scope
/// `__num_q = HIDDEN / TILE_N` — the first `hidden/TILE_N` TGs own
/// the disjoint slices of the HIDDEN-wide residual buffer.
pub fn synthesize_mlp_pre_down_chunk(
    backend: SynthesisBackend,
    t_act: &'static str,
    t_scale: &'static str,
    consts: &ChunkConstants,
) -> SynthesizedKernel {
    assert_eq!(
        backend,
        SynthesisBackend::Metal,
        "MVP only emits Metal; CUDA emission lands in a later phase",
    );

    let x_norm_name    = "__x_norm".to_string();
    let gate_smem_name = "__gate_smem".to_string();
    let up_smem_name   = "__up_smem".to_string();
    let residual_io    = "__residual_io".to_string();
    let delta_buf      = "__delta".to_string();
    let rms_wt_buf     = "__rms_weight".to_string();
    let gate_wt_buf    = "__gate_weight".to_string();
    let gate_sc_buf    = "__gate_scales".to_string();
    let gate_bi_buf    = "__gate_biases".to_string();
    let up_wt_buf      = "__up_weight".to_string();
    let up_sc_buf      = "__up_scales".to_string();
    let up_bi_buf      = "__up_biases".to_string();
    let silu_mul_out   = "__silu_mul_out".to_string();

    // Per-atom AtomCtx constants. The shape parameters arrive at
    // kernel launch time as function constants; this slice only
    // contributes to the symbol-name hashing for atoms that look at
    // group_size (AffineQmvAtom does).
    let constants_slice: Vec<(&'static str, AtomConstantValue)> = vec![
        ("HIDDEN",       AtomConstantValue::Uint(consts.hidden)),
        ("INTERMEDIATE", AtomConstantValue::Uint(consts.num_q_heads)), // overloaded — unused by atoms
        ("HEAD_DIM",     AtomConstantValue::Uint(consts.head_dim)),
        ("M",            AtomConstantValue::Uint(consts.m)),
        ("EPS",          AtomConstantValue::Float(consts.rms_norm_eps)),
    ];

    let addrms = AddRmsNormAtom::default();
    let silu_mul = SiluMulAtom;
    // Both qmv bands address row 0..intermediate of their own
    // separate weight buffer — local_head_expr is just `__head` (the
    // tile index, since TILE_N = __head_dim).
    let qmv = AffineQmvAtom {
        group_size: consts.group_size,
        local_head_expr: "__head",
        // MLP gate/up have no per-row linear bias.
        has_linear_bias: false,
    };

    let addrms_in  = vec![residual_io.clone(), delta_buf.clone(), rms_wt_buf.clone()];
    let addrms_out = vec![x_norm_name.clone()];
    let addrms_ctx = AtomCtx {
        bound_inputs: &addrms_in,
        bound_outputs: &addrms_out,
        constants: &constants_slice,
        t_act,
        t_scale,
    };
    let addrms_body = addrms.emit_metal_body(&addrms_ctx)
        .expect("AddRmsNormAtom Metal emit");

    let emit_qmv_body = |w: &str, s: &str, b: &str, out_smem: &str| -> String {
        let q_in = vec![
            x_norm_name.clone(),
            w.to_string(),
            s.to_string(),
            b.to_string(),
        ];
        let q_out = vec![out_smem.to_string()];
        let q_ctx = AtomCtx {
            bound_inputs: &q_in,
            bound_outputs: &q_out,
            constants: &constants_slice,
            t_act,
            t_scale,
        };
        qmv.emit_metal_body(&q_ctx)
            .expect("AffineQmvAtom Metal emit")
    };
    let gate_qmv_body = emit_qmv_body(&gate_wt_buf, &gate_sc_buf, &gate_bi_buf, &gate_smem_name);
    let up_qmv_body   = emit_qmv_body(&up_wt_buf,   &up_sc_buf,   &up_bi_buf,   &up_smem_name);

    let sm_in  = vec![gate_smem_name.clone(), up_smem_name.clone()];
    let sm_out = vec![silu_mul_out.clone()];
    let sm_ctx = AtomCtx {
        bound_inputs: &sm_in,
        bound_outputs: &sm_out,
        constants: &constants_slice,
        t_act,
        t_scale,
    };
    let silu_mul_body = silu_mul.emit_metal_body(&sm_ctx)
        .expect("SiluMulAtom Metal emit");

    let symbol = format!(
        "synth_mlp_pre_down_{}_{}_gs{}",
        t_act,
        t_scale,
        consts.group_size,
    );

    let source_tail = format!(
        r#"


// Model-invariant dims baked at synth time. See pre-attn chunk for
// the rationale (constant folding, loop-trip-count known at source
// compile, no function-constant indirection at pipeline creation).
constant constexpr uint  HIDDEN_FC       = {hidden_lit}u;
constant constexpr uint  INTERMEDIATE_FC = {intermediate_lit}u;
constant constexpr uint  TILE_N_FC       = {tile_n_lit}u;
constant constexpr float EPS_FC          = {eps_lit}f;
// `M_FC` (active token count up to bucket capacity) stays a
// function constant — varies per dispatch bucket.
constant uint  M_FC [[function_constant(0)]];

constant constexpr uint __HIDDEN_MAX   = 8192;
constant constexpr uint __HEAD_DIM_MAX = 256;
constant constexpr uint __SCRATCH_MAX  = __HEAD_DIM_MAX / MK_ROWS_PER_SIMDGROUP;

[[kernel]] void {symbol}(
    device       {t_act}*   {silu_mul_out}  [[buffer(0)]],
    device       {t_act}*   {residual_io}   [[buffer(1)]],
    device const {t_act}*   {delta_buf}     [[buffer(2)]],
    device const {t_scale}* {rms_wt_buf}    [[buffer(3)]],
    device const uint32_t*  {gate_wt_buf}   [[buffer(4)]],
    device const {t_scale}* {gate_sc_buf}   [[buffer(5)]],
    device const {t_scale}* {gate_bi_buf}   [[buffer(6)]],
    device const uint32_t*  {up_wt_buf}     [[buffer(7)]],
    device const {t_scale}* {up_sc_buf}     [[buffer(8)]],
    device const {t_scale}* {up_bi_buf}     [[buffer(9)]],
    uint3 __tg_pos    [[threadgroup_position_in_grid]],
    uint3 __tid_pos   [[thread_position_in_threadgroup]],
    uint  __simd_gid  [[simdgroup_index_in_threadgroup]],
    uint  __simd_lid  [[thread_index_in_simdgroup]])
{{
    const uint __t                = __tg_pos.x;
    const uint __head             = __tg_pos.y;
    const uint __tid              = __tid_pos.x;
    const uint __head_dim         = TILE_N_FC;
    const uint __hidden           = HIDDEN_FC;
    const uint __intermediate     = INTERMEDIATE_FC;
    // `__num_q` is repurposed in MLP scope as the count of TGs that
    // own a disjoint slice of the HIDDEN-wide residual buffer (one
    // tile per `__head_dim` of hidden). AddRmsNormAtom's
    // `(__head < __num_q)` predicate then gates residual writeback
    // correctly for the first hidden/TILE_N TGs.
    const uint __num_q            = __hidden / __head_dim;
    const uint __num_kv           = 0u;
    (void)__num_kv;
    const uint __num_heads_total  = __intermediate / __head_dim;
    const uint __threads_per_tg   = MK_SIMD_SIZE * __head_dim / MK_ROWS_PER_SIMDGROUP;
    const uint __num_simdgroups   = __head_dim / MK_ROWS_PER_SIMDGROUP;
    const float __eps             = EPS_FC;

    if (__t >= M_FC || __head >= __num_heads_total) return;

    threadgroup {t_act} {x_norm}[__HIDDEN_MAX];
    threadgroup float   __scratch[__SCRATCH_MAX];
    threadgroup float   {gate_smem}[__HEAD_DIM_MAX];
    threadgroup float   {up_smem}[__HEAD_DIM_MAX];

    {addrms_body}

    {gate_qmv_body}

    {up_qmv_body}

    {silu_mul_body}
}}
"#,
        symbol = symbol,
        t_act = t_act,
        t_scale = t_scale,
        silu_mul_out = silu_mul_out,
        residual_io = residual_io,
        delta_buf = delta_buf,
        rms_wt_buf = rms_wt_buf,
        gate_wt_buf = gate_wt_buf,
        gate_sc_buf = gate_sc_buf,
        gate_bi_buf = gate_bi_buf,
        up_wt_buf = up_wt_buf,
        up_sc_buf = up_sc_buf,
        up_bi_buf = up_bi_buf,
        x_norm = x_norm_name,
        gate_smem = gate_smem_name,
        up_smem = up_smem_name,
        addrms_body = addrms_body,
        gate_qmv_body = gate_qmv_body,
        up_qmv_body = up_qmv_body,
        silu_mul_body = silu_mul_body,
        hidden_lit = consts.hidden,
        intermediate_lit = consts.intermediate,
        tile_n_lit = consts.head_dim,
        eps_lit = format_msl_float(consts.rms_norm_eps),
    );

    let mk_header = include_str!(
        "../../ferrite-metal-kernels/shaders/metal_kittens.h"
    );
    let source = format!(
        "// SPDX-License-Identifier: Apache-2.0\n\
         //\n\
         // SYNTHESIZED KERNEL — generated by ferrite-forward-macro::fuse_pass.\n\
         // Do not hand-edit.\n\n\
         #include <metal_stdlib>\n\
         using namespace metal;\n\n\
         // === inlined metal_kittens.h ===\n\
         {mk_header}\n\
         // === end inlined metal_kittens.h ===\n\n\
         {source_tail}",
        mk_header = mk_header,
        source_tail = source_tail,
    );

    SynthesizedKernel {
        symbol,
        source,
        backend: SynthesisBackend::Metal,
    }
}

/// Synthesize the fused gate+up+SiluMul large-M prefill kernel.
///
/// Claims gate_Gemm + up_Gemm + Silu + Mul (4 tiles). Uses simdgroup_matrix
/// 8x8 GEMM tiles: BM=BN=BK=32, WM=WN=2, TM=TN=2, 128 threads per TG.
/// Gate and up projections share a single __Ws buffer (sequential passes).
/// Epilogue uses simdgroup_store to per-simdgroup scratch for SiluMul.
/// Compiled at -O3 (simdgroup_store epilogue is correct at -O3).
///
/// NOTE: this kernel includes <metal_simdgroup_matrix> directly in its
/// source. It does NOT add new code to metal_kittens.h — preserving
/// the hashes of synth_pre_attn / synth_mlp_pre_down so their cached
/// metallibs are never invalidated by changes to this kernel.
pub fn synthesize_gate_up_silu_mul_large_chunk(
    backend: SynthesisBackend,
    t_act: &'static str,
    t_scale: &'static str,
    consts: &ChunkConstants,
) -> SynthesizedKernel {
    assert_eq!(backend, SynthesisBackend::Metal, "Metal only");

    let symbol = format!(
        "synth_gate_up_silu_mul_large_{}_{}_gs{}",
        t_act, t_scale, consts.group_size,
    );

    let gs = consts.group_size;
    let silu_mul_out = "__silu_mul_out";
    let x_norm       = "__x_norm";
    let gate_wt      = "__gate_weight";
    let gate_sc      = "__gate_scales";
    let gate_bi      = "__gate_biases";
    let up_wt        = "__up_weight";
    let up_sc        = "__up_scales";
    let up_bi        = "__up_biases";

    let bk_pad = 40u32;  // BK(32) + 8 (bfloat bank-conflict pad)
    let group_steps = consts.group_size / 32; // gs/BK; gs=64 → 2

    let source_tail = format!(r#"
// BM=BN=BK=32, WM=WN=2, TM=TN=2, TGP=128. Mirrors MLX affine_qmm_t.
constant constexpr int BM_SG   = 32;
constant constexpr int BN_SG   = 32;
constant constexpr int BK_SG   = 32;
constant constexpr int BK_PAD  = {bk_pad};
constant constexpr int TGP_SG  = 128;
constant constexpr int WM_SG   = 2;
constant constexpr int WN_SG   = 2;
constant constexpr int TM_SG   = 2;
constant constexpr int TN_SG   = 2;
constant constexpr int KFR_SG  = 4;   // BK / 8
constant constexpr int GS_SG   = {gs};
constant constexpr int GS_STEPS = {group_steps};

constant constexpr uint  HIDDEN_LG       = {hidden}u;
constant constexpr uint  INTERMEDIATE_LG = {intermediate}u;
constant uint  M_LG [[function_constant(0)]];

[[kernel, max_total_threads_per_threadgroup(TGP_SG)]]
void {symbol}(
    device       {t_act}*   {silu_mul_out}  [[buffer(0)]],
    device const {t_act}*   {x_norm}        [[buffer(1)]],
    device const uint32_t*  {gate_wt}       [[buffer(2)]],
    device const {t_scale}* {gate_sc}       [[buffer(3)]],
    device const {t_scale}* {gate_bi}       [[buffer(4)]],
    device const uint32_t*  {up_wt}         [[buffer(5)]],
    device const {t_scale}* {up_sc}         [[buffer(6)]],
    device const {t_scale}* {up_bi}         [[buffer(7)]],
    uint3 __tgid [[threadgroup_position_in_grid]],
    uint  __simd_gid [[simdgroup_index_in_threadgroup]],
    uint  __simd_lid [[thread_index_in_simdgroup]])
{{
    const int __c_col = (int)__tgid.x * BN_SG;
    const int __c_row = (int)__tgid.y * BM_SG;
    if (__c_row >= (int)M_LG || __c_col >= (int)INTERMEDIATE_LG) return;

    const int __K = (int)HIDDEN_LG;
    const int __N = (int)INTERMEDIATE_LG;
    const int __M = (int)M_LG;
    const int __thread_idx = (int)(__simd_gid * 32u + __simd_lid);

    const int __m_tile = min(BM_SG, __M - __c_row);
    const int __n_tile = min(BN_SG, __N - __c_col);
    const bool __m_full = (__m_tile == BM_SG);
    const bool __n_full = (__n_tile == BN_SG);

    const int __bi_x = __thread_idx / 4;
    const int __bj_x = 8 * (__thread_idx % 4);
    const int __bi_w = (4 * __thread_idx) / 16;
    const int __bj_w = (4 * __thread_idx) % 16;

    threadgroup {t_act} __Xs   [BM_SG * BK_PAD];
    threadgroup {t_act} __Ws   [BN_SG * BK_PAD];
    threadgroup float   __ep_g [WM_SG * WN_SG * 64];
    threadgroup float   __ep_u [WM_SG * WN_SG * 64];

    const int __K_w = __K / 2;
    const int __K_g = __K / GS_SG;

    const device {t_act}*   __x_base  = {x_norm}  + (int64_t)__c_row * __K;
    const device uint8_t*   __wg_base = (const device uint8_t*){gate_wt} + (int64_t)__c_col * __K_w;
    const device {t_scale}* __sg_base = {gate_sc} + (int64_t)__c_col * __K_g;
    const device {t_scale}* __bg_base = {gate_bi} + (int64_t)__c_col * __K_g;
    const device uint8_t*   __wu_base = (const device uint8_t*){up_wt}   + (int64_t)__c_col * __K_w;
    const device {t_scale}* __su_base = {up_sc}   + (int64_t)__c_col * __K_g;
    const device {t_scale}* __bu_base = {up_bi}   + (int64_t)__c_col * __K_g;

    const device {t_act}*   __X_src  = __x_base  + __bi_x * __K + __bj_x;
    const device uint8_t*   __Wg_src = __wg_base + __bi_w * __K_w + __bj_w;
    const device {t_scale}* __Sg_row = __sg_base + __bi_w * __K_g;
    const device {t_scale}* __Bg_row = __bg_base + __bi_w * __K_g;
    const device uint8_t*   __Wu_src = __wu_base + __bi_w * __K_w + __bj_w;
    const device {t_scale}* __Su_row = __su_base + __bi_w * __K_g;
    const device {t_scale}* __Bu_row = __bu_base + __bi_w * __K_g;

    simdgroup_float8x8 __gate_acc[TM_SG][TN_SG];
    simdgroup_float8x8 __up_acc  [TM_SG][TN_SG];
    for (int __i = 0; __i < TM_SG; ++__i)
        for (int __j = 0; __j < TN_SG; ++__j) {{
            __gate_acc[__i][__j] = simdgroup_float8x8(0.0f);
            __up_acc  [__i][__j] = simdgroup_float8x8(0.0f);
        }}

    const int __sgM = (int)__simd_gid / WN_SG;
    const int __sgN = (int)__simd_gid % WN_SG;
    int __gs_cnt_g = 0, __gs_cnt_u = 0;

    for (int __k = 0; __k < __K; __k += BK_SG) {{
        threadgroup_barrier(mem_flags::mem_threadgroup);

        if (__m_full || __bi_x < __m_tile) {{
            *((threadgroup vec<{t_act}, 4>*)(__Xs + __bi_x * BK_PAD + __bj_x))     = *((const device vec<{t_act}, 4>*)(__X_src));
            *((threadgroup vec<{t_act}, 4>*)(__Xs + __bi_x * BK_PAD + __bj_x + 4)) = *((const device vec<{t_act}, 4>*)(__X_src + 4));
        }} else {{
            *((threadgroup vec<{t_act}, 4>*)(__Xs + __bi_x * BK_PAD + __bj_x))     = vec<{t_act}, 4>(0);
            *((threadgroup vec<{t_act}, 4>*)(__Xs + __bi_x * BK_PAD + __bj_x + 4)) = vec<{t_act}, 4>(0);
        }}

        {{
            {t_act} __s0g = {t_act}(*__Sg_row), __b0g = {t_act}(*__Bg_row);
            {t_act} __s1g = __s0g / {t_act}(16.0f);
            if (__n_full || __bi_w < __n_tile) {{
                for (int __i = 0; __i < 4; ++__i) {{
                    uint8_t __b = __Wg_src[__i];
                    __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i * 2 + 0] = __s0g * {t_act}(__b & 0x0f) + __b0g;
                    __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i * 2 + 1] = __s1g * {t_act}(__b & 0xf0) + __b0g;
                }}
            }} else {{
                for (int __i = 0; __i < 8; ++__i) __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i] = {t_act}(0);
            }}
        }}
        threadgroup_barrier(mem_flags::mem_threadgroup);
        for (int __kf = 0; __kf < KFR_SG; ++__kf) {{
            simdgroup_matrix<{t_act}, 8, 8> __A_frag[TM_SG];
            for (int __i = 0; __i < TM_SG; ++__i)
                simdgroup_load(__A_frag[__i], __Xs + (__sgM*16 + __i*8)*BK_PAD + __kf*8, BK_PAD);
            simdgroup_matrix<{t_act}, 8, 8> __Bg[TN_SG];
            for (int __j = 0; __j < TN_SG; ++__j)
                simdgroup_load(__Bg[__j], __Ws + (__sgN*16 + __j*8)*BK_PAD + __kf*8, BK_PAD, ulong2(0,0), true);
            for (int __i = 0; __i < TM_SG; ++__i)
                for (int __j = 0; __j < TN_SG; ++__j)
                    simdgroup_multiply_accumulate(__gate_acc[__i][__j], __A_frag[__i], __Bg[__j], __gate_acc[__i][__j]);
        }}

        threadgroup_barrier(mem_flags::mem_threadgroup);
        {{
            {t_act} __s0u = {t_act}(*__Su_row), __b0u = {t_act}(*__Bu_row);
            {t_act} __s1u = __s0u / {t_act}(16.0f);
            if (__n_full || __bi_w < __n_tile) {{
                for (int __i = 0; __i < 4; ++__i) {{
                    uint8_t __b = __Wu_src[__i];
                    __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i * 2 + 0] = __s0u * {t_act}(__b & 0x0f) + __b0u;
                    __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i * 2 + 1] = __s1u * {t_act}(__b & 0xf0) + __b0u;
                }}
            }} else {{
                for (int __i = 0; __i < 8; ++__i) __Ws[__bi_w * BK_PAD + __bj_w * 2 + __i] = {t_act}(0);
            }}
        }}
        threadgroup_barrier(mem_flags::mem_threadgroup);
        for (int __kf = 0; __kf < KFR_SG; ++__kf) {{
            simdgroup_matrix<{t_act}, 8, 8> __A_frag[TM_SG];
            for (int __i = 0; __i < TM_SG; ++__i)
                simdgroup_load(__A_frag[__i], __Xs + (__sgM*16 + __i*8)*BK_PAD + __kf*8, BK_PAD);
            simdgroup_matrix<{t_act}, 8, 8> __Bu[TN_SG];
            for (int __j = 0; __j < TN_SG; ++__j)
                simdgroup_load(__Bu[__j], __Ws + (__sgN*16 + __j*8)*BK_PAD + __kf*8, BK_PAD, ulong2(0,0), true);
            for (int __i = 0; __i < TM_SG; ++__i)
                for (int __j = 0; __j < TN_SG; ++__j)
                    simdgroup_multiply_accumulate(__up_acc[__i][__j], __A_frag[__i], __Bu[__j], __up_acc[__i][__j]);
        }}

        __X_src  += BK_SG;
        __Wg_src += BK_SG / 2;  __Wu_src += BK_SG / 2;
        if (++__gs_cnt_g == GS_STEPS) {{ __gs_cnt_g = 0; ++__Sg_row; ++__Bg_row; }}
        if (++__gs_cnt_u == GS_STEPS) {{ __gs_cnt_u = 0; ++__Su_row; ++__Bu_row; }}
    }}

    const int __ep_row = (int)__simd_lid / 4;
    const int __ep_c0  = ((int)__simd_lid % 4) * 2;
    const int __sg_off = (int)__simd_gid * 64;
    for (int __i = 0; __i < TM_SG; ++__i) {{
        for (int __j = 0; __j < TN_SG; ++__j) {{
            simdgroup_store(__gate_acc[__i][__j], __ep_g + __sg_off, 8);
            simdgroup_store(__up_acc  [__i][__j], __ep_u + __sg_off, 8);
            simdgroup_barrier(mem_flags::mem_threadgroup);
            const int __m  = __c_row + __sgM*16 + __i*8 + __ep_row;
            const int __n0 = __c_col + __sgN*16 + __j*8 + __ep_c0;
            const int __n1 = __n0 + 1;
            if (__m < __M) {{
                if (__n0 < __N) {{
                    float __g0 = __ep_g[__sg_off + __ep_row * 8 + __ep_c0];
                    float __u0 = __ep_u[__sg_off + __ep_row * 8 + __ep_c0];
                    float __sg0 = __g0 / (1.0f + exp(-__g0));
                    {silu_mul_out}[(int64_t)__m * __N + __n0] = {t_act}(__sg0 * __u0);
                }}
                if (__n1 < __N) {{
                    float __g1 = __ep_g[__sg_off + __ep_row * 8 + __ep_c0 + 1];
                    float __u1 = __ep_u[__sg_off + __ep_row * 8 + __ep_c0 + 1];
                    float __sg1 = __g1 / (1.0f + exp(-__g1));
                    {silu_mul_out}[(int64_t)__m * __N + __n1] = {t_act}(__sg1 * __u1);
                }}
            }}
        }}
    }}
}}
"#,
        symbol = symbol, t_act = t_act, t_scale = t_scale, gs = gs,
        bk_pad = bk_pad, group_steps = group_steps,
        silu_mul_out = silu_mul_out, x_norm = x_norm,
        gate_wt = gate_wt, gate_sc = gate_sc, gate_bi = gate_bi,
        up_wt = up_wt, up_sc = up_sc, up_bi = up_bi,
        hidden = consts.hidden, intermediate = consts.intermediate,
    );

    // metal_kittens.h is included unchanged — do NOT add simdgroup_matrix
    // code to that header or all synth kernels will be recompiled.
    // This kernel includes <metal_simdgroup_matrix> directly in its header.
    let mk_header = include_str!("../../ferrite-metal-kernels/shaders/metal_kittens.h");
    let source = format!(
        "// SPDX-License-Identifier: Apache-2.0\n// SYNTHESIZED KERNEL — do not hand-edit.\n\n\
         #include <metal_stdlib>\n#include <metal_simdgroup_matrix>\nusing namespace metal;\n\n\
         // === inlined metal_kittens.h ===\n{mk_header}\n// === end inlined metal_kittens.h ===\n\n{source_tail}",
        mk_header = mk_header, source_tail = source_tail,
    );

    SynthesizedKernel { symbol, source, backend: SynthesisBackend::Metal }
}

/// Public helper for the synth-kernel dump probe (`bin/dump_synth.rs`).
/// Returns the Metal source string for Llama-3.2-3B-4bit shape so we
/// can run `xcrun metal` on it without standing up the full macro
/// pipeline.
pub fn dump_llama_3_2_3b_4bit_pre_attn() -> SynthesizedKernel {
    let consts = ChunkConstants {
        hidden:        3072,
        num_q_heads:   24,
        num_kv_heads:  8,
        head_dim:      128,
        rot_dim:       128,
        block_size:    16,
        intermediate:  8192,
        m:             1,
        group_size:    64,
        rms_norm_eps:  1e-5,
        has_linear_bias: false,
    };
    synthesize_pre_attn_chunk(SynthesisBackend::Metal, "bfloat", "half", &consts)
}

#[cfg(test)]
mod tests {
    use super::*;

    fn llama_3_2_3b_constants() -> ChunkConstants {
        // Llama-3.2-3B-Instruct-4bit: hidden=3072, q_heads=24, kv_heads=8,
        // head_dim=128, rot_dim=128, group_size=64, block_size=16.
        ChunkConstants {
            hidden:        3072,
            num_q_heads:   24,
            num_kv_heads:  8,
            head_dim:      128,
            rot_dim:       128,
            block_size:    16,
            intermediate:  8192,
            m:             1,
            group_size:    64,
            rms_norm_eps:  1e-5,
            has_linear_bias: false,
        }
    }

    #[test]
    fn synthesize_pre_attn_chunk_emits_non_empty_metal_source() {
        let kernel = synthesize_pre_attn_chunk(
            SynthesisBackend::Metal,
            "bfloat",
            "half",
            &llama_3_2_3b_constants(),
        );
        assert!(kernel.source.contains("[[kernel]]"));
        assert!(kernel.source.contains("mk_tg_rmsnorm_scale"));
        assert!(kernel.source.contains("mk_load_vector"));
        assert!(kernel.source.contains("mk_qdot"));
        assert!(kernel.source.contains("mk_rope_pair"));
        assert!(kernel.source.contains(&kernel.symbol));
        assert_eq!(kernel.backend, SynthesisBackend::Metal);
    }
}
