TimeQuest Timing Analyzer report for adc_dac_top
Tue May 16 14:23:06 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'clk'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Slow Corner Signal Integrity Metrics
 47. Fast Corner Signal Integrity Metrics
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; adc_dac_top                                                       ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 308.55 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.241 ; -65.094            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.366 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -86.237                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -2.241 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.114     ; 3.049      ;
; -0.909 ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.827      ;
; -0.899 ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.817      ;
; -0.836 ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.754      ;
; -0.748 ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.666      ;
; -0.717 ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.635      ;
; -0.398 ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.316      ;
; -0.235 ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.153      ;
; -0.214 ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 1.132      ;
; -0.140 ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.286      ; 1.464      ;
; -0.111 ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.286      ; 1.435      ;
; 0.098  ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 0.820      ;
; 0.153  ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.080     ; 0.765      ;
; 0.190  ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.286      ; 1.134      ;
; 0.228  ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.286      ; 1.096      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.030      ;
; 0.395 ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.059      ;
; 0.408 ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.442 ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.708      ;
; 0.657 ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.676 ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.942      ;
; 0.704 ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.368      ;
; 0.729 ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.393      ;
; 0.854 ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.120      ;
; 0.975 ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.989 ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.255      ;
; 0.994 ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.260      ;
; 1.164 ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.430      ;
; 1.169 ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.435      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
; 2.712 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.036      ; 2.934      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[4]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[5]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[6]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.135  ; 0.370        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.138  ; 0.373        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; address[4]                                                                                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; address[5]                                                                                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; address[6]                                                                                                ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; address[4]                                                                                                ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; address[5]                                                                                                ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; address[6]                                                                                                ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.372  ; 0.607        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.374  ; 0.609        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 8.633 ; 8.506 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 7.512 ; 7.443 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 7.283 ; 7.226 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 7.316 ; 7.294 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 7.734 ; 7.620 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 7.288 ; 7.243 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 7.371 ; 7.279 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 7.658 ; 7.565 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 7.474 ; 7.394 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 7.480 ; 7.448 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 8.260 ; 8.127 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 8.279 ; 8.313 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 7.868 ; 7.855 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 8.112 ; 8.050 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 8.633 ; 8.506 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 8.027 ; 7.933 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 7.808 ; 7.717 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 7.996 ; 7.869 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 7.972 ; 7.907 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 7.759 ; 7.710 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 7.675 ; 7.537 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 7.592 ; 7.481 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 7.769 ; 7.684 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 7.757 ; 7.704 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 7.455 ; 7.397 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 7.556 ; 7.482 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 7.661 ; 7.556 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 7.685 ; 7.561 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 8.027 ; 7.933 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 7.826 ; 7.773 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.655 ; 6.521 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 6.655 ; 6.521 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 6.692 ; 6.637 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 5.819 ; 5.750 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.655 ; 6.521 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 6.655 ; 6.521 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 6.692 ; 6.637 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 5.819 ; 5.750 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 7.123 ; 7.068 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 7.343 ; 7.277 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 7.123 ; 7.068 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 7.156 ; 7.134 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 7.558 ; 7.447 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 7.129 ; 7.085 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 7.208 ; 7.120 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 7.484 ; 7.395 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 7.307 ; 7.230 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 7.312 ; 7.281 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 8.062 ; 7.934 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 8.080 ; 8.113 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 7.686 ; 7.674 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 7.920 ; 7.860 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 8.420 ; 8.298 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 7.289 ; 7.234 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 7.629 ; 7.542 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 7.810 ; 7.688 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 7.786 ; 7.724 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 7.582 ; 7.534 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 7.501 ; 7.367 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 7.421 ; 7.315 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 7.591 ; 7.509 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 7.580 ; 7.528 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 7.289 ; 7.234 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 7.386 ; 7.315 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 7.487 ; 7.386 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 7.511 ; 7.391 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 7.838 ; 7.747 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 7.645 ; 7.594 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.509 ; 6.384 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 6.509 ; 6.384 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 6.545 ; 6.496 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 5.706 ; 5.644 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.509 ; 6.384 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 6.509 ; 6.384 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 6.545 ; 6.496 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 5.706 ; 5.644 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.02 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.941 ; -56.128           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.365 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -84.961                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -1.941 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.109     ; 2.763      ;
; -0.728 ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.655      ;
; -0.708 ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.635      ;
; -0.645 ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.572      ;
; -0.568 ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.495      ;
; -0.551 ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.478      ;
; -0.247 ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.174      ;
; -0.107 ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.034      ;
; -0.097 ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.249      ; 1.376      ;
; -0.096 ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 1.023      ;
; -0.045 ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.249      ; 1.324      ;
; 0.183  ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 0.744      ;
; 0.244  ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.245  ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.249      ; 1.034      ;
; 0.282  ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.249      ; 0.997      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.368 ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 0.965      ;
; 0.399 ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 0.997      ;
; 0.599 ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.619 ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.862      ;
; 0.663 ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.260      ;
; 0.663 ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.396      ; 1.260      ;
; 0.784 ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.027      ;
; 0.885 ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.128      ;
; 0.892 ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.135      ;
; 0.903 ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 1.055 ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.074 ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.317      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
; 2.449 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.040      ; 2.657      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[4]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[5]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[6]                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.131  ; 0.364        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.136  ; 0.369        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; address[4]                                                                                                ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; address[5]                                                                                                ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; address[6]                                                                                                ;
; 0.260  ; 0.446        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.334  ; 0.552        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; address[4]                                                                                                ;
; 0.334  ; 0.552        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; address[5]                                                                                                ;
; 0.334  ; 0.552        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; address[6]                                                                                                ;
; 0.334  ; 0.552        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                               ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.396  ; 0.629        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 8.169 ; 7.918 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 7.099 ; 6.965 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 6.881 ; 6.761 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 6.903 ; 6.828 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 7.318 ; 7.133 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 6.874 ; 6.767 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 6.981 ; 6.814 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 7.247 ; 7.088 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 7.062 ; 6.907 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 7.075 ; 6.957 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 7.814 ; 7.592 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 7.835 ; 7.730 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 7.445 ; 7.322 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 7.665 ; 7.511 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 8.169 ; 7.918 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 7.588 ; 7.428 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 7.379 ; 7.213 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 7.573 ; 7.336 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 7.523 ; 7.405 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 7.343 ; 7.185 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 7.260 ; 7.057 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 7.194 ; 7.003 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 7.347 ; 7.191 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 7.344 ; 7.176 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 7.049 ; 6.924 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 7.136 ; 7.010 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 7.248 ; 7.076 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 7.271 ; 7.072 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 7.588 ; 7.428 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 7.402 ; 7.259 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.270 ; 6.322 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 6.270 ; 6.322 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 6.303 ; 6.438 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 5.523 ; 5.594 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.270 ; 6.322 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 6.270 ; 6.322 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 6.303 ; 6.438 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 5.523 ; 5.594 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 6.722 ; 6.614 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 6.937 ; 6.810 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 6.728 ; 6.614 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 6.751 ; 6.680 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 7.149 ; 6.972 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 6.722 ; 6.620 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 6.825 ; 6.665 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 7.080 ; 6.928 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 6.903 ; 6.755 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 6.915 ; 6.802 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 7.625 ; 7.412 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 7.645 ; 7.545 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 7.271 ; 7.153 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 7.482 ; 7.335 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 7.966 ; 7.726 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 6.891 ; 6.772 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 7.209 ; 7.049 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 7.395 ; 7.168 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 7.346 ; 7.234 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 7.174 ; 7.022 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 7.093 ; 6.898 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 7.030 ; 6.847 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 7.177 ; 7.028 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 7.174 ; 7.013 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 6.891 ; 6.772 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 6.975 ; 6.854 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 7.082 ; 6.918 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 7.104 ; 6.914 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 7.407 ; 7.255 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 7.229 ; 7.092 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.139 ; 6.193 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 6.139 ; 6.193 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 6.172 ; 6.305 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 5.422 ; 5.494 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.139 ; 6.193 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 6.139 ; 6.193 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 6.172 ; 6.305 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 5.422 ; 5.494 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.344 ; -9.632            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.150 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -39.936                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; -0.344 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 1.000        ; -0.067     ; 1.232      ;
; 0.075  ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.871      ;
; 0.110  ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.836      ;
; 0.113  ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.833      ;
; 0.158  ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.788      ;
; 0.187  ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.759      ;
; 0.310  ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.636      ;
; 0.394  ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.552      ;
; 0.402  ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.745      ;
; 0.405  ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.742      ;
; 0.405  ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.541      ;
; 0.561  ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.586      ;
; 0.562  ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.384      ;
; 0.584  ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 1.000        ; 0.138      ; 0.563      ;
; 0.587  ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 1.000        ; -0.041     ; 0.359      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; address[4]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.483      ;
; 0.163 ; address[6]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.496      ;
; 0.189 ; address[4]                                                                                                ; address[4]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; address[7]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.325      ;
; 0.300 ; address[6]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.306 ; address[5]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.639      ;
; 0.308 ; address[5]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.433      ;
; 0.312 ; address[7]                                                                                                ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.229      ; 0.645      ;
; 0.382 ; address[4]                                                                                                ; address[5]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.507      ;
; 0.449 ; address[6]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.574      ;
; 0.461 ; address[5]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.586      ;
; 0.464 ; address[5]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.589      ;
; 0.534 ; address[4]                                                                                                ; address[6]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.659      ;
; 0.537 ; address[4]                                                                                                ; address[7]                                                                                                ; clk          ; clk         ; 0.000        ; 0.041      ; 0.662      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
; 1.029 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ; clk          ; clk         ; 0.000        ; 0.032      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; address[4]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; address[5]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; address[6]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; address[7]                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; address[4]                                                                                                ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; address[5]                                                                                                ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; address[6]                                                                                                ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sine1|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; address[4]|clk                                                                                            ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; address[5]|clk                                                                                            ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; address[6]|clk                                                                                            ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; address[7]|clk                                                                                            ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                               ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                 ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                               ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; address[4]                                                                                                ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; address[5]                                                                                                ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; address[6]                                                                                                ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; address[7]                                                                                                ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[1]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[2]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[3]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[4]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[5]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[6]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[7]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[8]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine1|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[9]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[0]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[10]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[11]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[12]                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; sine:sine2|altsyncram:altsyncram_component|altsyncram_6671:auto_generated|q_a[13]                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 4.517 ; 4.695 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 3.974 ; 4.097 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 3.867 ; 3.988 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 3.902 ; 4.009 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 4.095 ; 4.225 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 3.861 ; 3.972 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 3.906 ; 4.005 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 4.064 ; 4.177 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 3.957 ; 4.076 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 3.955 ; 4.087 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 4.368 ; 4.531 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 4.380 ; 4.592 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 4.171 ; 4.318 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 4.295 ; 4.454 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 4.517 ; 4.695 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 4.249 ; 4.406 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 4.142 ; 4.272 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 4.221 ; 4.366 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 4.249 ; 4.406 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 4.100 ; 4.246 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 4.042 ; 4.161 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 4.025 ; 4.128 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 4.123 ; 4.249 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 4.101 ; 4.237 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 3.961 ; 4.067 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 4.024 ; 4.148 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 4.051 ; 4.165 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 4.051 ; 4.164 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 4.238 ; 4.390 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 4.143 ; 4.292 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.756 ; 3.859 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 3.756 ; 3.859 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 3.772 ; 3.889 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 3.282 ; 3.461 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.756 ; 3.859 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 3.756 ; 3.859 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 3.772 ; 3.889 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 3.282 ; 3.461 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 3.767 ; 3.876 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 3.875 ; 3.995 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 3.773 ; 3.890 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 3.808 ; 3.912 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 3.993 ; 4.119 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 3.767 ; 3.876 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 3.811 ; 3.908 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 3.962 ; 4.072 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 3.860 ; 3.976 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 3.857 ; 3.986 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 4.254 ; 4.412 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 4.266 ; 4.471 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 4.065 ; 4.208 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 4.184 ; 4.339 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 4.398 ; 4.570 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 3.865 ; 3.968 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 4.039 ; 4.165 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 4.115 ; 4.255 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 4.141 ; 4.293 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 3.998 ; 4.140 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 3.941 ; 4.057 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 3.926 ; 4.026 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 4.019 ; 4.142 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 3.999 ; 4.131 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 3.865 ; 3.968 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 3.925 ; 4.046 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 3.951 ; 4.061 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 3.950 ; 4.060 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 4.129 ; 4.277 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 4.039 ; 4.183 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.672 ; 3.788 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 3.672 ; 3.788 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 3.689 ; 3.817 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 3.218 ; 3.406 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.672 ; 3.788 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 3.672 ; 3.788 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 3.689 ; 3.817 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 3.218 ; 3.406 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.241  ; 0.150 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.241  ; 0.150 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -65.094 ; 0.0   ; 0.0      ; 0.0     ; -86.237             ;
;  clk             ; -65.094 ; 0.000 ; N/A      ; N/A     ; -86.237             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 8.633 ; 8.506 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 7.512 ; 7.443 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 7.283 ; 7.226 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 7.316 ; 7.294 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 7.734 ; 7.620 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 7.288 ; 7.243 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 7.371 ; 7.279 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 7.658 ; 7.565 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 7.474 ; 7.394 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 7.480 ; 7.448 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 8.260 ; 8.127 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 8.279 ; 8.313 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 7.868 ; 7.855 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 8.112 ; 8.050 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 8.633 ; 8.506 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 8.027 ; 7.933 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 7.808 ; 7.717 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 7.996 ; 7.869 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 7.972 ; 7.907 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 7.759 ; 7.710 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 7.675 ; 7.537 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 7.592 ; 7.481 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 7.769 ; 7.684 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 7.757 ; 7.704 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 7.455 ; 7.397 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 7.556 ; 7.482 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 7.661 ; 7.556 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 7.685 ; 7.561 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 8.027 ; 7.933 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 7.826 ; 7.773 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.655 ; 6.521 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 6.655 ; 6.521 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 6.692 ; 6.637 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 5.819 ; 5.750 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 6.655 ; 6.521 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 6.655 ; 6.521 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 6.692 ; 6.637 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 5.819 ; 5.750 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; DAC_A[*]   ; clk        ; 3.767 ; 3.876 ; Rise       ; clk             ;
;  DAC_A[0]  ; clk        ; 3.875 ; 3.995 ; Rise       ; clk             ;
;  DAC_A[1]  ; clk        ; 3.773 ; 3.890 ; Rise       ; clk             ;
;  DAC_A[2]  ; clk        ; 3.808 ; 3.912 ; Rise       ; clk             ;
;  DAC_A[3]  ; clk        ; 3.993 ; 4.119 ; Rise       ; clk             ;
;  DAC_A[4]  ; clk        ; 3.767 ; 3.876 ; Rise       ; clk             ;
;  DAC_A[5]  ; clk        ; 3.811 ; 3.908 ; Rise       ; clk             ;
;  DAC_A[6]  ; clk        ; 3.962 ; 4.072 ; Rise       ; clk             ;
;  DAC_A[7]  ; clk        ; 3.860 ; 3.976 ; Rise       ; clk             ;
;  DAC_A[8]  ; clk        ; 3.857 ; 3.986 ; Rise       ; clk             ;
;  DAC_A[9]  ; clk        ; 4.254 ; 4.412 ; Rise       ; clk             ;
;  DAC_A[10] ; clk        ; 4.266 ; 4.471 ; Rise       ; clk             ;
;  DAC_A[11] ; clk        ; 4.065 ; 4.208 ; Rise       ; clk             ;
;  DAC_A[12] ; clk        ; 4.184 ; 4.339 ; Rise       ; clk             ;
;  DAC_A[13] ; clk        ; 4.398 ; 4.570 ; Rise       ; clk             ;
; DAC_B[*]   ; clk        ; 3.865 ; 3.968 ; Rise       ; clk             ;
;  DAC_B[0]  ; clk        ; 4.039 ; 4.165 ; Rise       ; clk             ;
;  DAC_B[1]  ; clk        ; 4.115 ; 4.255 ; Rise       ; clk             ;
;  DAC_B[2]  ; clk        ; 4.141 ; 4.293 ; Rise       ; clk             ;
;  DAC_B[3]  ; clk        ; 3.998 ; 4.140 ; Rise       ; clk             ;
;  DAC_B[4]  ; clk        ; 3.941 ; 4.057 ; Rise       ; clk             ;
;  DAC_B[5]  ; clk        ; 3.926 ; 4.026 ; Rise       ; clk             ;
;  DAC_B[6]  ; clk        ; 4.019 ; 4.142 ; Rise       ; clk             ;
;  DAC_B[7]  ; clk        ; 3.999 ; 4.131 ; Rise       ; clk             ;
;  DAC_B[8]  ; clk        ; 3.865 ; 3.968 ; Rise       ; clk             ;
;  DAC_B[9]  ; clk        ; 3.925 ; 4.046 ; Rise       ; clk             ;
;  DAC_B[10] ; clk        ; 3.951 ; 4.061 ; Rise       ; clk             ;
;  DAC_B[11] ; clk        ; 3.950 ; 4.060 ; Rise       ; clk             ;
;  DAC_B[12] ; clk        ; 4.129 ; 4.277 ; Rise       ; clk             ;
;  DAC_B[13] ; clk        ; 4.039 ; 4.183 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.672 ; 3.788 ; Rise       ; clk             ;
; dac_clk_B  ; clk        ; 3.672 ; 3.788 ; Rise       ; clk             ;
; dac_wrt_A  ; clk        ; 3.689 ; 3.817 ; Rise       ; clk             ;
; dac_wrt_B  ; clk        ; 3.218 ; 3.406 ; Rise       ; clk             ;
; dac_clk_A  ; clk        ; 3.672 ; 3.788 ; Fall       ; clk             ;
; dac_clk_B  ; clk        ; 3.672 ; 3.788 ; Fall       ; clk             ;
; dac_wrt_A  ; clk        ; 3.689 ; 3.817 ; Fall       ; clk             ;
; dac_wrt_B  ; clk        ; 3.218 ; 3.406 ; Fall       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC_A[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_A[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mode          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wrt_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wrt_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_A[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_A[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; mode          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dac_wrt_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; dac_wrt_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-07 V                   ; 3.11 V              ; -0.0542 V           ; 0.302 V                              ; 0.2 V                                ; 9.53e-10 s                  ; 8.45e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-07 V                  ; 3.11 V             ; -0.0542 V          ; 0.302 V                             ; 0.2 V                               ; 9.53e-10 s                 ; 8.45e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC_A[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_A[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; mode          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dac_clk_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dac_clk_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dac_wrt_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dac_wrt_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 16 14:23:05 2023
Info: Command: quartus_sta adc_dac -c adc_dac_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adc_dac_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.241       -65.094 clk 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.366         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -86.237 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -56.128 clk 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.365         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -84.961 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.344        -9.632 clk 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.150         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.936 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4645 megabytes
    Info: Processing ended: Tue May 16 14:23:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


