// Seed: 1204947836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign id_2 = -1;
  wire id_5;
  wire id_6;
  assign id_6 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd34
) (
    input tri1 _id_0,
    output tri id_1,
    output supply1 id_2
);
  wire [1  ==  id_0 : id_0] id_4;
  logic [7:0][{  id_0  ,  1  } : -1] id_5;
  initial begin : LABEL_0
    deassign id_4;
    begin : LABEL_1
      if (-1 && {1 < -1'b0{-1}}) begin : LABEL_2
        deassign id_1;
      end else begin : LABEL_3
        if (1) begin : LABEL_4
          id_5[-1] <= id_4#(.id_0(1));
        end
      end
    end
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
