{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747712 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747713 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747713 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747714 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747715 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747718 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_slave_agent_1930/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747720 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747722 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747722 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747723 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747725 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747725 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747728 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747735 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747736 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_merlin_waitrequest_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747742 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_mm_bridge_0/altera_avalon_mm_bridge_2010/synth/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747742 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv " "File \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv\" is a duplicate of already analyzed file \"C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/ft_avmm_32to8_bridge.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1761669747766 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(12) " "Verilog HDL warning at xcvr_st_converter.v(12): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 12 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(13) " "Verilog HDL warning at xcvr_st_converter.v(13): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 13 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH xcvr_st_converter.v(21) " "Verilog HDL warning at xcvr_st_converter.v(21): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 21 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(22) " "Verilog HDL warning at xcvr_st_converter.v(22): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 22 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "NUM_OF_CH xcvr_st_converter.v(23) " "Verilog HDL warning at xcvr_st_converter.v(23): identifier NUM_OF_CH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 23 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "DATAWIDTH xcvr_st_converter.v(24) " "Verilog HDL warning at xcvr_st_converter.v(24): identifier DATAWIDTH is used before its declaration" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_xcvr_st_converter_0/xcvr_st_converter_10/synth/xcvr_st_converter.v" 24 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1761669748667 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "altera_s10_user_rst_clkgate_1947; reset_release; freq_counter_10; ftile_xcvr_test_freq_counter_0; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1930; altera_merlin_slave_agent_1930; altera_avalon_sc_fifo_1932; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_reset_controller_1922; xcvr_test_system; q_sys; hs_clk_xer_1940; ftile_xcvr_test; altera_iopll_1931; iopll; systemclk_f_310; q_sys_systemclk_f_1; q_sys_systemclk_f_0; q_sys_product_info_0; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_jtag_avalon_master_191; q_sys_master_0; q_sys_clk_50; q_sys_clk_100; altera_avalon_mm_bridge_2010; xcvr_test_system_mm_bridge_0; xcvr_test_system_clk_50; xcvr_st_converter_10; ftile_xcvr_test_xcvr_st_converter_0; xcvr_conduit_ctrl_10; ftile_xcvr_test_xcvr_conduit_ctrl_0; ftile_xcvr_test_mm_bridge_0; ftile_adme_100; directphy_f_490; ftile_xcvr_test_directphy_f_0; ftile_xcvr_test_clk_50_0; ftile_xcvr_test_clk_100_0; data_pattern_generator_core_10; data_pattern_generator_10; xcvr_test_system_data_pattern_generator_0; data_pattern_checker_core_10; data_pattern_checker_10; xcvr_test_system_data_pattern_checker_0; q_sys_systemclk_f_3; product_info_10 " "Library search order is as follows: \"altera_s10_user_rst_clkgate_1947; reset_release; freq_counter_10; ftile_xcvr_test_freq_counter_0; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1930; altera_merlin_slave_agent_1930; altera_avalon_sc_fifo_1932; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; altera_reset_controller_1922; xcvr_test_system; q_sys; hs_clk_xer_1940; ftile_xcvr_test; altera_iopll_1931; iopll; systemclk_f_310; q_sys_systemclk_f_1; q_sys_systemclk_f_0; q_sys_product_info_0; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_jtag_avalon_master_191; q_sys_master_0; q_sys_clk_50; q_sys_clk_100; altera_avalon_mm_bridge_2010; xcvr_test_system_mm_bridge_0; xcvr_test_system_clk_50; xcvr_st_converter_10; ftile_xcvr_test_xcvr_st_converter_0; xcvr_conduit_ctrl_10; ftile_xcvr_test_xcvr_conduit_ctrl_0; ftile_xcvr_test_mm_bridge_0; ftile_adme_100; directphy_f_490; ftile_xcvr_test_directphy_f_0; ftile_xcvr_test_clk_50_0; ftile_xcvr_test_clk_100_0; data_pattern_generator_core_10; data_pattern_generator_10; xcvr_test_system_data_pattern_generator_0; data_pattern_checker_core_10; data_pattern_checker_10; xcvr_test_system_data_pattern_checker_0; q_sys_systemclk_f_3; product_info_10\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1761669748973 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "o_user_sw_valid bts_xcvr.v(84) " "Verilog HDL warning at bts_xcvr.v(84): port \"o_user_sw_valid\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/bts_xcvr.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/bts_xcvr.v" 84 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749071 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "debug_reset q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v(151) " "Verilog HDL warning at q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v(151): port \"debug_reset\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_avalon_master_191/synth/q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_avalon_master_191/synth/q_sys_master_0_altera_jtag_avalon_master_191_unfwqdy.v" 151 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749072 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "tms altera_jtag_sld_node.v(105) " "Verilog HDL warning at altera_jtag_sld_node.v(105): port \"tms\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" 105 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749072 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "tdo sld_virtual_jtag_basic.v(152) " "Verilog HDL warning at sld_virtual_jtag_basic.v(152): port \"tdo\" remains unconnected for this instance" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749072 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "vir_tdi sld_virtual_jtag_basic.v(415) " "Verilog HDL warning at sld_virtual_jtag_basic.v(415): port \"vir_tdi\" remains unconnected for this instance" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749073 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "irq sld_jtag_endpoint_adapter_impl.sv(120) " "Verilog HDL warning at sld_jtag_endpoint_adapter_impl.sv(120): port \"irq\" remains unconnected for this instance" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv" 120 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749073 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "refclk_fgt_enabled_0 q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(1183) " "Verilog HDL warning at q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(1183): port \"refclk_fgt_enabled_0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" 1183 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749075 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(1595) " "Verilog HDL warning at q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(1595): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" 1595 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749084 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(2019) " "Verilog HDL warning at q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv(2019): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_0/systemclk_f_310/synth/q_sys_systemclk_f_0_systemclk_f_310_egj76yq.sv" 2019 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749084 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "refclk_fgt_enabled_0 q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(1183) " "Verilog HDL warning at q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(1183): port \"refclk_fgt_enabled_0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" 1183 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749085 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(1595) " "Verilog HDL warning at q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(1595): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" 1595 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749086 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(2019) " "Verilog HDL warning at q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv(2019): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_1/systemclk_f_310/synth/q_sys_systemclk_f_1_systemclk_f_310_egj76yq.sv" 2019 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749086 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "refclk_fgt_enabled_0 q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(1183) " "Verilog HDL warning at q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(1183): port \"refclk_fgt_enabled_0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" 1183 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749087 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(1595) " "Verilog HDL warning at q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(1595): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" 1595 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749088 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "avmm_reservedin q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(2019) " "Verilog HDL warning at q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv(2019): port \"avmm_reservedin\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_systemclk_f_3/systemclk_f_310/synth/q_sys_systemclk_f_3_systemclk_f_310_egj76yq.sv" 2019 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749088 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "tx_enable_xcvr ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv(957) " "Verilog HDL warning at ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv(957): port \"tx_enable_xcvr\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv" 957 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749089 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "pld_txelecidle ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv(1473) " "Verilog HDL warning at ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv(1473): port \"pld_txelecidle\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/directphy_f_490/synth/ftile_xcvr_test_directphy_f_0_directphy_f_490_wp4j2iq.sv" 1473 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749089 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "asi_valid xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v(120) " "Verilog HDL warning at xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v(120): port \"asi_valid\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_10/synth/xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_10/synth/xcvr_test_system_data_pattern_checker_0_data_pattern_checker_10_4b6b3ca.v" 120 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749093 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "reset_req_in0 data_pattern_checker.v(414) " "Verilog HDL warning at data_pattern_checker.v(414): port \"reset_req_in0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" 414 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749094 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "reset_req_in0 data_pattern_checker.v(602) " "Verilog HDL warning at data_pattern_checker.v(602): port \"reset_req_in0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" 602 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749094 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "reset_req_in0 data_pattern_checker.v(3496) " "Verilog HDL warning at data_pattern_checker.v(3496): port \"reset_req_in0\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.v" 3496 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749095 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "asi_clk xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v(95) " "Verilog HDL warning at xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v(95): port \"asi_clk\" remains unconnected for this instance" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_10/synth/xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_10/synth/xcvr_test_system_data_pattern_generator_0_data_pattern_generator_10_6yerkha.v" 95 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1761669749095 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_agilex_config_reset_release_endpoint rtl altera_agilex_config_reset_release_endpoint.vhd(120) " "VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity \"altera_agilex_config_reset_release_endpoint\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749112 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric agilex_config_reset_release dir agent psig 142e1a3c\}\")(1,60)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749112 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3) rtl sld_jtag_endpoint_adapter.vhd(96) " "VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity \"sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index=\"YES\",sld_node_info_internal=203451904)(1,1)(1,3)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 96 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749116 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1) rtl altera_sld_agent_endpoint.vhd(120) " "VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity \"altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749116 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=5,receive_width=26,settings=\"\{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host \{ \} psig 9b67919e\}\")(1,127)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749117 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(126) " "Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(126): extracting RAM for identifier 'mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v" 126 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749126 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(127) " "Verilog HDL info at q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/altera_avalon_sc_fifo_1932/synth/q_sys_master_0_altera_avalon_sc_fifo_1932_onpcouq.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749127 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 q_sys_master_0_channel_adapter_1921_7rrjmxq.sv(91) " "Verilog HDL assignment warning at q_sys_master_0_channel_adapter_1921_7rrjmxq.sv(91): truncated value with size 8 to match size of target (1)" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_7rrjmxq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_7rrjmxq.sv" 91 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1761669749135 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "product_info rtl product_info.vhd(7) " "VHDL info at product_info.vhd(7): executing entity \"product_info\" with architecture \"rtl\"" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" 7 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749137 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "product_info.vhd(77) " "VHDL Case Statement information at product_info.vhd(77): OTHERS choice is never selected" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd" 77 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1761669749137 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_config_clock_source_endpoint rtl altera_config_clock_source_endpoint.vhd(120) " "VHDL info at altera_config_clock_source_endpoint.vhd(120): executing entity \"altera_config_clock_source_endpoint\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_config_clock_source_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749142 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric config_clock dir agent psig b4c631e1\}\")(1,45) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=0,receive_width=1,settings=\"\{fabric config_clock dir agent psig b4c631e1\}\")(1,45)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749142 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_debug_master_endpoint(addr_width=18,has_rdv=0,slave_map=\"\{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath \{avmm2\} assignments \{ avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 \} \}\")(1,204)(1,1) rtl altera_debug_master_endpoint.vhd(120) " "VHDL info at altera_debug_master_endpoint.vhd(120): executing entity \"altera_debug_master_endpoint(addr_width=18,has_rdv=0,slave_map=\"\{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath \{avmm2\} assignments \{ avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 \} \}\")(1,204)(1,1)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_debug_master_endpoint.vhd" 120 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749180 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "altera_fabric_endpoint(send_width=35,receive_width=52,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 18 data_width 32 has_rdv 0 slave_map \{\{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath \{avmm2\} assignments \{ avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 \} \}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,327) rtl altera_fabric_endpoint.vhd(126) " "VHDL info at altera_fabric_endpoint.vhd(126): executing entity \"altera_fabric_endpoint(send_width=35,receive_width=52,num_clocks=1,settings=\"\{fabric mapped dir agent addr_width 18 data_width 32 has_rdv 0 slave_map \{\{ typeName f_adme_dphy_avmm2 address 0x0 span 1048576 hpath \{avmm2\} assignments \{ avmm2_pma_port_count 1 avmm2_pma_type FGT avmm2_duplex_mode duplex avmm2_pma_modulation NRZ avmm2_pma_datarate 25650.6 \} \}\} prefer_host \{ \} clock_rate_clk 0 psig b6c1a030\}\")(1,327)\" with architecture \"rtl\"" {  } { { "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" "" { Text "c:/intelfpga_pro/24.2/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd" 126 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1761669749181 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "left alt_xcvr_arbiter.sv(65) " "Verilog HDL warning at alt_xcvr_arbiter.sv(65): left shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_arbiter.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ip/ftile_xcvr_test/ftile_xcvr_test_directphy_f_0/ftile_adme_100/synth/alt_xcvr_arbiter.sv" 65 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749183 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_avalon_sc_fifo_1932/synth/xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_avalon_sc_fifo_1932/synth/xcvr_test_system_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749267 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv(93) " "Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv(93): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv" 93 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749276 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv(100) " "Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv(100): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_4lcugii.sv" 100 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749276 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv(331) " "Verilog HDL Case Statement warning at xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv(331): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fzxajyi.sv" 331 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1761669749280 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749300 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749305 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_avalon_sc_fifo_1932/synth/ftile_xcvr_test_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749314 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(107) " "Verilog HDL warning at ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(107): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" 107 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749321 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(114) " "Verilog HDL warning at ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(114): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" 114 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749321 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(121) " "Verilog HDL warning at ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(121): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" 121 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749322 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(128) " "Verilog HDL warning at ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv(128): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_demultiplexer_1921/synth/ftile_xcvr_test_altera_merlin_demultiplexer_1921_axnbz4i.sv" 128 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749322 ""}
{ "Warning" "WVRFX2_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv(365) " "Verilog HDL Case Statement warning at ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv(365): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/ftile_xcvr_test/altera_merlin_multiplexer_1922/synth/ftile_xcvr_test_altera_merlin_multiplexer_1922_jg7slly.sv" 365 0 0 0 } }  } 0 13448 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 1 0 "Design Software" 0 -1 1761669749327 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749361 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "infer_mem q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127) " "Verilog HDL info at q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v(127): extracting RAM for identifier 'infer_mem'" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_avalon_sc_fifo_1932/synth/q_sys_altera_avalon_sc_fifo_1932_22gxxgi.v" 127 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1761669749367 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(170) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(170): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 170 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(177) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(177): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 177 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(184) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(184): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 184 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(191) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(191): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 191 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(198) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(198): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 198 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(205) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(205): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 205 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749393 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(212) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(212): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 212 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749402 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(219) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(219): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 219 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749402 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(226) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(226): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 226 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749402 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(233) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(233): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" "" { Text "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv" 233 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 1 0 "Design Software" 0 -1 1761669749403 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(240) " "Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_svirkgq.sv(240): right shift count is greater than or equal to the width of the value" {  } { { "C:/Users/Haas1S/Downloads/agilex_xcvr/qsfp_xcvr_012_custom_25650.6/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_dem